<stg><name>backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> ></name>


<trans_list>

<trans id="443" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:0 %dL_dy_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %dL_dy_val

]]></Node>
<StgValue><ssdm name="dL_dy_val_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:1 %sext_ln85 = sext i16 %dL_dy_val_read

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:2 %mul_ln85 = mul i24 %sext_ln85, i24 102

]]></Node>
<StgValue><ssdm name="mul_ln85"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln85, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4 %delta = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln85, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:5 %sext_ln85_1 = sext i14 %delta

]]></Node>
<StgValue><ssdm name="sext_ln85_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:6 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln85, i32 9

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="24">
<![CDATA[
entry_ifconv:7 %trunc_ln85 = trunc i24 %mul_ln85

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:8 %icmp_ln85 = icmp_ne  i9 %trunc_ln85, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:9 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln85, i32 10

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:10 %or_ln85 = or i1 %tmp_45, i1 %icmp_ln85

]]></Node>
<StgValue><ssdm name="or_ln85"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:11 %and_ln85 = and i1 %or_ln85, i1 %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln85"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="1">
<![CDATA[
entry_ifconv:12 %zext_ln85 = zext i1 %and_ln85

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:13 %delta_1 = add i15 %sext_ln85_1, i15 %zext_ln85

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:14 %sext_ln85_2 = sext i15 %delta_1

]]></Node>
<StgValue><ssdm name="sext_ln85_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:15 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sext_ln85_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:16 %xor_ln85 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln85"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:17 %or_ln85_2 = or i1 %tmp_46, i1 %xor_ln85

]]></Node>
<StgValue><ssdm name="or_ln85_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:18 %xor_ln85_1 = xor i1 %tmp, i1 %or_ln85_2

]]></Node>
<StgValue><ssdm name="xor_ln85_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:19 %xor_ln85_2 = xor i1 %xor_ln85_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln85_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %or_ln85_1 = or i1 %tmp_46, i1 %xor_ln85_2

]]></Node>
<StgValue><ssdm name="or_ln85_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:21 %and_ln85_1 = and i1 %or_ln85_1, i1 %xor_ln85

]]></Node>
<StgValue><ssdm name="and_ln85_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:22 %delta_2 = select i1 %and_ln85_1, i16 32767, i16 %sext_ln85_2

]]></Node>
<StgValue><ssdm name="delta_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:24 %sext_ln91_1 = sext i16 %delta_2

]]></Node>
<StgValue><ssdm name="sext_ln91_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:26 %u_index = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0

]]></Node>
<StgValue><ssdm name="u_index"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="8" op_123_bw="8" op_124_bw="8" op_125_bw="8" op_126_bw="8" op_127_bw="8" op_128_bw="8" op_129_bw="8" op_130_bw="8" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="8" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="8" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="8" op_153_bw="8" op_154_bw="8" op_155_bw="8" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="8" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="8" op_168_bw="8" op_169_bw="8" op_170_bw="8" op_171_bw="8" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="8" op_183_bw="8" op_184_bw="8" op_185_bw="8" op_186_bw="8" op_187_bw="8" op_188_bw="8" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="8" op_193_bw="8" op_194_bw="8" op_195_bw="8" op_196_bw="8" op_197_bw="8" op_198_bw="8" op_199_bw="8" op_200_bw="8" op_201_bw="8" op_202_bw="8" op_203_bw="8" op_204_bw="8" op_205_bw="8" op_206_bw="8" op_207_bw="8" op_208_bw="8" op_209_bw="8" op_210_bw="8" op_211_bw="8" op_212_bw="8" op_213_bw="8" op_214_bw="8" op_215_bw="8" op_216_bw="8" op_217_bw="8" op_218_bw="8" op_219_bw="8" op_220_bw="8" op_221_bw="8" op_222_bw="8" op_223_bw="8" op_224_bw="8" op_225_bw="8" op_226_bw="8" op_227_bw="8" op_228_bw="8" op_229_bw="8" op_230_bw="8" op_231_bw="8" op_232_bw="8" op_233_bw="8" op_234_bw="8" op_235_bw="8" op_236_bw="8" op_237_bw="8" op_238_bw="8" op_239_bw="8" op_240_bw="8" op_241_bw="8" op_242_bw="8" op_243_bw="8" op_244_bw="8" op_245_bw="8" op_246_bw="8" op_247_bw="8" op_248_bw="8" op_249_bw="8" op_250_bw="8" op_251_bw="8" op_252_bw="8" op_253_bw="8" op_254_bw="8" op_255_bw="8" op_256_bw="8" op_257_bw="8" op_258_bw="8" op_259_bw="8" op_260_bw="8" op_261_bw="8" op_262_bw="8" op_263_bw="8" op_264_bw="8" op_265_bw="8" op_266_bw="8" op_267_bw="8" op_268_bw="8" op_269_bw="8" op_270_bw="8" op_271_bw="8" op_272_bw="8" op_273_bw="8" op_274_bw="8" op_275_bw="8" op_276_bw="8" op_277_bw="8" op_278_bw="8" op_279_bw="8" op_280_bw="8" op_281_bw="8" op_282_bw="8" op_283_bw="8" op_284_bw="8" op_285_bw="8" op_286_bw="8" op_287_bw="8" op_288_bw="8" op_289_bw="8" op_290_bw="8" op_291_bw="8" op_292_bw="8" op_293_bw="8" op_294_bw="8" op_295_bw="8" op_296_bw="8" op_297_bw="8" op_298_bw="8" op_299_bw="8" op_300_bw="8" op_301_bw="8" op_302_bw="8" op_303_bw="8" op_304_bw="8" op_305_bw="8" op_306_bw="8" op_307_bw="8" op_308_bw="8" op_309_bw="8" op_310_bw="8" op_311_bw="8" op_312_bw="8" op_313_bw="8" op_314_bw="8" op_315_bw="8" op_316_bw="8" op_317_bw="8" op_318_bw="8" op_319_bw="8" op_320_bw="8" op_321_bw="8" op_322_bw="8" op_323_bw="8" op_324_bw="8" op_325_bw="8" op_326_bw="8" op_327_bw="8" op_328_bw="8" op_329_bw="8" op_330_bw="8" op_331_bw="8" op_332_bw="8" op_333_bw="8" op_334_bw="8" op_335_bw="8" op_336_bw="8" op_337_bw="8" op_338_bw="8" op_339_bw="8" op_340_bw="8" op_341_bw="8" op_342_bw="8" op_343_bw="8" op_344_bw="8" op_345_bw="8" op_346_bw="8" op_347_bw="8" op_348_bw="8" op_349_bw="8" op_350_bw="8" op_351_bw="8" op_352_bw="8" op_353_bw="8" op_354_bw="8" op_355_bw="8" op_356_bw="8" op_357_bw="8" op_358_bw="8" op_359_bw="8" op_360_bw="8" op_361_bw="8" op_362_bw="8" op_363_bw="8" op_364_bw="8" op_365_bw="8" op_366_bw="8" op_367_bw="8" op_368_bw="8" op_369_bw="8" op_370_bw="8" op_371_bw="8" op_372_bw="8" op_373_bw="8" op_374_bw="8" op_375_bw="8" op_376_bw="8" op_377_bw="8" op_378_bw="8" op_379_bw="8" op_380_bw="8" op_381_bw="8" op_382_bw="8" op_383_bw="8" op_384_bw="8" op_385_bw="8" op_386_bw="8" op_387_bw="8" op_388_bw="8" op_389_bw="8" op_390_bw="8" op_391_bw="8" op_392_bw="8" op_393_bw="8" op_394_bw="8" op_395_bw="8" op_396_bw="8" op_397_bw="8" op_398_bw="8" op_399_bw="8" op_400_bw="8" op_401_bw="8" op_402_bw="8" op_403_bw="8" op_404_bw="8" op_405_bw="8" op_406_bw="8" op_407_bw="8" op_408_bw="8" op_409_bw="8" op_410_bw="8" op_411_bw="8" op_412_bw="8" op_413_bw="8" op_414_bw="8" op_415_bw="8" op_416_bw="8" op_417_bw="8" op_418_bw="8" op_419_bw="8" op_420_bw="8" op_421_bw="8" op_422_bw="8" op_423_bw="8" op_424_bw="8" op_425_bw="8" op_426_bw="8" op_427_bw="8" op_428_bw="8" op_429_bw="8" op_430_bw="8" op_431_bw="8" op_432_bw="8" op_433_bw="8" op_434_bw="8" op_435_bw="8" op_436_bw="8" op_437_bw="8" op_438_bw="8" op_439_bw="8" op_440_bw="8" op_441_bw="8" op_442_bw="8" op_443_bw="8" op_444_bw="8" op_445_bw="8" op_446_bw="8" op_447_bw="8" op_448_bw="8" op_449_bw="8" op_450_bw="8" op_451_bw="8" op_452_bw="8" op_453_bw="8" op_454_bw="8" op_455_bw="8" op_456_bw="8" op_457_bw="8" op_458_bw="8" op_459_bw="8" op_460_bw="8" op_461_bw="8" op_462_bw="8" op_463_bw="8" op_464_bw="8" op_465_bw="8" op_466_bw="8" op_467_bw="8" op_468_bw="8" op_469_bw="8" op_470_bw="8" op_471_bw="8" op_472_bw="8" op_473_bw="8" op_474_bw="8" op_475_bw="8" op_476_bw="8" op_477_bw="8" op_478_bw="8" op_479_bw="8" op_480_bw="8" op_481_bw="8" op_482_bw="8" op_483_bw="8" op_484_bw="8" op_485_bw="8" op_486_bw="8" op_487_bw="8" op_488_bw="8" op_489_bw="8" op_490_bw="8" op_491_bw="8" op_492_bw="8" op_493_bw="8" op_494_bw="8" op_495_bw="8" op_496_bw="8" op_497_bw="8" op_498_bw="8" op_499_bw="8" op_500_bw="8" op_501_bw="8" op_502_bw="8" op_503_bw="8" op_504_bw="8" op_505_bw="8" op_506_bw="8" op_507_bw="8" op_508_bw="8" op_509_bw="8" op_510_bw="8" op_511_bw="8" op_512_bw="8" op_513_bw="8" op_514_bw="8">
<![CDATA[
entry_ifconv:27 %zext_ln95_2_cast = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 171, i8 1, i8 169, i8 2, i8 167, i8 3, i8 165, i8 4, i8 163, i8 5, i8 161, i8 6, i8 159, i8 7, i8 157, i8 8, i8 155, i8 9, i8 153, i8 10, i8 151, i8 11, i8 150, i8 12, i8 148, i8 13, i8 146, i8 14, i8 144, i8 15, i8 142, i8 16, i8 141, i8 17, i8 139, i8 18, i8 137, i8 19, i8 135, i8 20, i8 134, i8 21, i8 132, i8 22, i8 130, i8 23, i8 129, i8 24, i8 127, i8 25, i8 125, i8 26, i8 124, i8 27, i8 122, i8 28, i8 121, i8 29, i8 119, i8 30, i8 117, i8 31, i8 116, i8 32, i8 114, i8 33, i8 113, i8 34, i8 111, i8 35, i8 110, i8 36, i8 108, i8 37, i8 107, i8 38, i8 105, i8 39, i8 104, i8 40, i8 103, i8 41, i8 101, i8 42, i8 100, i8 43, i8 98, i8 44, i8 97, i8 45, i8 96, i8 46, i8 94, i8 47, i8 93, i8 48, i8 92, i8 49, i8 90, i8 50, i8 89, i8 51, i8 88, i8 52, i8 86, i8 53, i8 85, i8 54, i8 84, i8 55, i8 83, i8 56, i8 81, i8 57, i8 80, i8 58, i8 79, i8 59, i8 78, i8 60, i8 77, i8 61, i8 75, i8 62, i8 74, i8 63, i8 73, i8 64, i8 72, i8 65, i8 71, i8 66, i8 70, i8 67, i8 69, i8 68, i8 68, i8 69, i8 67, i8 70, i8 65, i8 71, i8 64, i8 72, i8 63, i8 73, i8 62, i8 74, i8 61, i8 75, i8 60, i8 76, i8 59, i8 77, i8 58, i8 78, i8 57, i8 79, i8 56, i8 80, i8 55, i8 81, i8 55, i8 82, i8 54, i8 83, i8 53, i8 84, i8 52, i8 85, i8 51, i8 86, i8 50, i8 87, i8 49, i8 88, i8 48, i8 89, i8 47, i8 90, i8 47, i8 91, i8 46, i8 92, i8 45, i8 93, i8 44, i8 94, i8 43, i8 95, i8 42, i8 96, i8 42, i8 97, i8 41, i8 98, i8 40, i8 99, i8 39, i8 100, i8 39, i8 101, i8 38, i8 102, i8 37, i8 103, i8 36, i8 104, i8 36, i8 105, i8 35, i8 106, i8 34, i8 107, i8 34, i8 108, i8 33, i8 109, i8 32, i8 110, i8 32, i8 111, i8 31, i8 112, i8 30, i8 113, i8 30, i8 114, i8 29, i8 115, i8 29, i8 116, i8 28, i8 117, i8 27, i8 118, i8 27, i8 119, i8 26, i8 120, i8 26, i8 121, i8 25, i8 122, i8 24, i8 123, i8 24, i8 124, i8 23, i8 125, i8 23, i8 126, i8 22, i8 127, i8 22, i8 128, i8 21, i8 129, i8 21, i8 130, i8 20, i8 131, i8 20, i8 132, i8 19, i8 133, i8 19, i8 134, i8 18, i8 135, i8 18, i8 136, i8 18, i8 137, i8 17, i8 138, i8 17, i8 139, i8 16, i8 140, i8 16, i8 141, i8 15, i8 142, i8 15, i8 143, i8 15, i8 144, i8 14, i8 145, i8 14, i8 146, i8 14, i8 147, i8 13, i8 148, i8 13, i8 149, i8 12, i8 150, i8 12, i8 151, i8 12, i8 152, i8 11, i8 153, i8 11, i8 154, i8 11, i8 155, i8 10, i8 156, i8 10, i8 157, i8 10, i8 158, i8 10, i8 159, i8 9, i8 160, i8 9, i8 161, i8 9, i8 162, i8 8, i8 163, i8 8, i8 164, i8 8, i8 165, i8 8, i8 166, i8 7, i8 167, i8 7, i8 168, i8 7, i8 169, i8 7, i8 170, i8 6, i8 171, i8 6, i8 172, i8 6, i8 173, i8 6, i8 174, i8 6, i8 175, i8 5, i8 176, i8 5, i8 177, i8 5, i8 178, i8 5, i8 179, i8 5, i8 180, i8 4, i8 181, i8 4, i8 182, i8 4, i8 183, i8 4, i8 184, i8 4, i8 185, i8 4, i8 186, i8 3, i8 187, i8 3, i8 188, i8 3, i8 189, i8 3, i8 190, i8 3, i8 191, i8 3, i8 192, i8 3, i8 193, i8 3, i8 194, i8 2, i8 195, i8 2, i8 196, i8 2, i8 197, i8 2, i8 198, i8 2, i8 199, i8 2, i8 200, i8 2, i8 201, i8 2, i8 202, i8 2, i8 203, i8 2, i8 204, i8 1, i8 205, i8 1, i8 206, i8 1, i8 207, i8 1, i8 208, i8 1, i8 209, i8 1, i8 210, i8 1, i8 211, i8 1, i8 212, i8 1, i8 213, i8 1, i8 214, i8 1, i8 215, i8 1, i8 216, i8 1, i8 217, i8 1, i8 218, i8 1, i8 219, i8 1, i8 220, i8 0, i8 221, i8 0, i8 222, i8 0, i8 223, i8 0, i8 224, i8 0, i8 225, i8 0, i8 226, i8 0, i8 227, i8 0, i8 228, i8 0, i8 229, i8 0, i8 230, i8 0, i8 231, i8 0, i8 232, i8 0, i8 233, i8 0, i8 234, i8 0, i8 235, i8 0, i8 236, i8 0, i8 237, i8 0, i8 238, i8 0, i8 239, i8 0, i8 240, i8 0, i8 241, i8 0, i8 242, i8 0, i8 243, i8 0, i8 244, i8 0, i8 245, i8 0, i8 246, i8 0, i8 247, i8 0, i8 248, i8 0, i8 249, i8 0, i8 250, i8 0, i8 251, i8 0, i8 252, i8 0, i8 253, i8 0, i8 254, i8 0, i8 255, i8 0, i8 0, i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln95_2_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:28 %zext_ln95_2 = zext i8 %zext_ln95_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln95_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:29 %mul_ln95 = mul i24 %sext_ln91_1, i24 %zext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4">
<![CDATA[
entry_ifconv:25 %k = load i4 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:29 %mul_ln95 = mul i24 %sext_ln91_1, i24 %zext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
entry_ifconv:30 %zext_ln95_3 = zext i4 %k

]]></Node>
<StgValue><ssdm name="zext_ln95_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:31 %P_0_addr = getelementptr i16 %P_0, i64 0, i64 %zext_ln95_3

]]></Node>
<StgValue><ssdm name="P_0_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="4">
<![CDATA[
entry_ifconv:32 %P_0_load = load i4 %P_0_addr

]]></Node>
<StgValue><ssdm name="P_0_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:29 %mul_ln95 = mul i24 %sext_ln91_1, i24 %zext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="4">
<![CDATA[
entry_ifconv:32 %P_0_load = load i4 %P_0_addr

]]></Node>
<StgValue><ssdm name="P_0_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:33 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="27" op_0_bw="26">
<![CDATA[
entry_ifconv:34 %sext_ln95 = sext i26 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln95"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="27" op_0_bw="24">
<![CDATA[
entry_ifconv:35 %sext_ln95_1 = sext i24 %mul_ln95

]]></Node>
<StgValue><ssdm name="sext_ln95_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:36 %sub_ln95 = sub i27 %sext_ln95, i27 %sext_ln95_1

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="26" op_0_bw="16">
<![CDATA[
entry_ifconv:23 %sext_ln91 = sext i16 %delta_2

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:36 %sub_ln95 = sub i27 %sext_ln95, i27 %sext_ln95_1

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
entry_ifconv:37 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95, i32 26

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:38 %trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln95, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
entry_ifconv:39 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95, i32 9

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="27">
<![CDATA[
entry_ifconv:40 %trunc_ln95 = trunc i27 %sub_ln95

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:41 %icmp_ln95 = icmp_ne  i9 %trunc_ln95, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
entry_ifconv:42 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95, i32 25

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
entry_ifconv:43 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95, i32 10

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:44 %or_ln95 = or i1 %tmp_50, i1 %icmp_ln95

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:45 %and_ln95 = and i1 %or_ln95, i1 %tmp_48

]]></Node>
<StgValue><ssdm name="and_ln95"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:46 %zext_ln95 = zext i1 %and_ln95

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:47 %add_ln95 = add i16 %trunc_ln2, i16 %zext_ln95

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry_ifconv:48 %store_ln95 = store i16 %add_ln95, i4 %P_0_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:49 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln95, i32 15

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:50 %xor_ln95 = xor i1 %tmp_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:51 %or_ln95_6 = or i1 %tmp_51, i1 %xor_ln95

]]></Node>
<StgValue><ssdm name="or_ln95_6"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:52 %xor_ln95_2 = xor i1 %tmp_47, i1 %or_ln95_6

]]></Node>
<StgValue><ssdm name="xor_ln95_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:53 %xor_ln95_1 = xor i1 %tmp_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:54 %xor_ln95_3 = xor i1 %xor_ln95_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:55 %or_ln95_1 = or i1 %tmp_51, i1 %xor_ln95_3

]]></Node>
<StgValue><ssdm name="or_ln95_1"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:56 %and_ln95_1 = and i1 %or_ln95_1, i1 %xor_ln95_1

]]></Node>
<StgValue><ssdm name="and_ln95_1"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:57 %or_ln95_8 = or i1 %tmp_49, i1 %tmp_51

]]></Node>
<StgValue><ssdm name="or_ln95_8"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:58 %xor_ln95_4 = xor i1 %or_ln95_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95_4"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:59 %and_ln95_2 = and i1 %tmp_47, i1 %xor_ln95_4

]]></Node>
<StgValue><ssdm name="and_ln95_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:60 %or_ln95_2 = or i1 %and_ln95_2, i1 %and_ln95_1

]]></Node>
<StgValue><ssdm name="or_ln95_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry_ifconv:61 %br_ln95 = br i1 %or_ln95_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv, void %if.end.i.i.i588

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i588:0 %br_ln95 = br i1 %and_ln95_1, void %if.else.i.i.i596, void %if.then2.i.i.i595

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_2" val="1"/>
<literal name="and_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i596:0 %br_ln95 = br i1 %and_ln95_2, void %if.end15.i.i.i601, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="103" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_2" val="1"/>
<literal name="and_ln95_2" val="1"/>
<literal name="and_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i600:0 %store_ln95 = store i16 32768, i4 %P_0_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_2" val="1"/>
<literal name="and_ln95_2" val="1"/>
<literal name="and_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i600:1 %br_ln95 = br void %if.end15.i.i.i601

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_2" val="1"/>
<literal name="and_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i601:0 %br_ln95 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_2" val="1"/>
<literal name="and_ln95_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i595:0 %store_ln95 = store i16 32767, i4 %P_0_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_2" val="1"/>
<literal name="and_ln95_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i595:1 %br_ln95 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="8" op_6_bw="10" op_7_bw="8" op_8_bw="10" op_9_bw="8" op_10_bw="10" op_11_bw="8" op_12_bw="10" op_13_bw="8" op_14_bw="10" op_15_bw="8" op_16_bw="10" op_17_bw="8" op_18_bw="10" op_19_bw="8" op_20_bw="10" op_21_bw="8" op_22_bw="10" op_23_bw="8" op_24_bw="10" op_25_bw="8" op_26_bw="10" op_27_bw="8" op_28_bw="10" op_29_bw="8" op_30_bw="10" op_31_bw="8" op_32_bw="10" op_33_bw="8" op_34_bw="10" op_35_bw="8" op_36_bw="10" op_37_bw="8" op_38_bw="10" op_39_bw="8" op_40_bw="10" op_41_bw="8" op_42_bw="10" op_43_bw="8" op_44_bw="10" op_45_bw="8" op_46_bw="10" op_47_bw="8" op_48_bw="10" op_49_bw="8" op_50_bw="10" op_51_bw="8" op_52_bw="10" op_53_bw="8" op_54_bw="10" op_55_bw="8" op_56_bw="10" op_57_bw="8" op_58_bw="10" op_59_bw="8" op_60_bw="10" op_61_bw="8" op_62_bw="10" op_63_bw="8" op_64_bw="10" op_65_bw="8" op_66_bw="10" op_67_bw="8" op_68_bw="10" op_69_bw="8" op_70_bw="10" op_71_bw="8" op_72_bw="10" op_73_bw="8" op_74_bw="10" op_75_bw="8" op_76_bw="10" op_77_bw="8" op_78_bw="10" op_79_bw="8" op_80_bw="10" op_81_bw="8" op_82_bw="10" op_83_bw="8" op_84_bw="10" op_85_bw="8" op_86_bw="10" op_87_bw="8" op_88_bw="10" op_89_bw="8" op_90_bw="10" op_91_bw="8" op_92_bw="10" op_93_bw="8" op_94_bw="10" op_95_bw="8" op_96_bw="10" op_97_bw="8" op_98_bw="10" op_99_bw="8" op_100_bw="10" op_101_bw="8" op_102_bw="10" op_103_bw="8" op_104_bw="10" op_105_bw="8" op_106_bw="10" op_107_bw="8" op_108_bw="10" op_109_bw="8" op_110_bw="10" op_111_bw="8" op_112_bw="10" op_113_bw="8" op_114_bw="10" op_115_bw="8" op_116_bw="10" op_117_bw="8" op_118_bw="10" op_119_bw="8" op_120_bw="10" op_121_bw="8" op_122_bw="10" op_123_bw="8" op_124_bw="10" op_125_bw="8" op_126_bw="10" op_127_bw="8" op_128_bw="10" op_129_bw="8" op_130_bw="10" op_131_bw="8" op_132_bw="10" op_133_bw="8" op_134_bw="10" op_135_bw="8" op_136_bw="10" op_137_bw="8" op_138_bw="10" op_139_bw="8" op_140_bw="10" op_141_bw="8" op_142_bw="10" op_143_bw="8" op_144_bw="10" op_145_bw="8" op_146_bw="10" op_147_bw="8" op_148_bw="10" op_149_bw="8" op_150_bw="10" op_151_bw="8" op_152_bw="10" op_153_bw="8" op_154_bw="10" op_155_bw="8" op_156_bw="10" op_157_bw="8" op_158_bw="10" op_159_bw="8" op_160_bw="10" op_161_bw="8" op_162_bw="10" op_163_bw="8" op_164_bw="10" op_165_bw="8" op_166_bw="10" op_167_bw="8" op_168_bw="10" op_169_bw="8" op_170_bw="10" op_171_bw="8" op_172_bw="10" op_173_bw="8" op_174_bw="10" op_175_bw="8" op_176_bw="10" op_177_bw="8" op_178_bw="10" op_179_bw="8" op_180_bw="10" op_181_bw="8" op_182_bw="10" op_183_bw="8" op_184_bw="10" op_185_bw="8" op_186_bw="10" op_187_bw="8" op_188_bw="10" op_189_bw="8" op_190_bw="10" op_191_bw="8" op_192_bw="10" op_193_bw="8" op_194_bw="10" op_195_bw="8" op_196_bw="10" op_197_bw="8" op_198_bw="10" op_199_bw="8" op_200_bw="10" op_201_bw="8" op_202_bw="10" op_203_bw="8" op_204_bw="10" op_205_bw="8" op_206_bw="10" op_207_bw="8" op_208_bw="10" op_209_bw="8" op_210_bw="10" op_211_bw="8" op_212_bw="10" op_213_bw="8" op_214_bw="10" op_215_bw="8" op_216_bw="10" op_217_bw="8" op_218_bw="10" op_219_bw="8" op_220_bw="10" op_221_bw="8" op_222_bw="10" op_223_bw="8" op_224_bw="10" op_225_bw="8" op_226_bw="10" op_227_bw="8" op_228_bw="10" op_229_bw="8" op_230_bw="10" op_231_bw="8" op_232_bw="10" op_233_bw="8" op_234_bw="10" op_235_bw="8" op_236_bw="10" op_237_bw="8" op_238_bw="10" op_239_bw="8" op_240_bw="10" op_241_bw="8" op_242_bw="10" op_243_bw="8" op_244_bw="10" op_245_bw="8" op_246_bw="10" op_247_bw="8" op_248_bw="10" op_249_bw="8" op_250_bw="10" op_251_bw="8" op_252_bw="10" op_253_bw="8" op_254_bw="10" op_255_bw="8" op_256_bw="10" op_257_bw="8" op_258_bw="10" op_259_bw="8" op_260_bw="10" op_261_bw="8" op_262_bw="10" op_263_bw="8" op_264_bw="10" op_265_bw="8" op_266_bw="10" op_267_bw="8" op_268_bw="10" op_269_bw="8" op_270_bw="10" op_271_bw="8" op_272_bw="10" op_273_bw="8" op_274_bw="10" op_275_bw="8" op_276_bw="10" op_277_bw="8" op_278_bw="10" op_279_bw="8" op_280_bw="10" op_281_bw="8" op_282_bw="10" op_283_bw="8" op_284_bw="10" op_285_bw="8" op_286_bw="10" op_287_bw="8" op_288_bw="10" op_289_bw="8" op_290_bw="10" op_291_bw="8" op_292_bw="10" op_293_bw="8" op_294_bw="10" op_295_bw="8" op_296_bw="10" op_297_bw="8" op_298_bw="10" op_299_bw="8" op_300_bw="10" op_301_bw="8" op_302_bw="10" op_303_bw="8" op_304_bw="10" op_305_bw="8" op_306_bw="10" op_307_bw="8" op_308_bw="10" op_309_bw="8" op_310_bw="10" op_311_bw="8" op_312_bw="10" op_313_bw="8" op_314_bw="10" op_315_bw="8" op_316_bw="10" op_317_bw="8" op_318_bw="10" op_319_bw="8" op_320_bw="10" op_321_bw="8" op_322_bw="10" op_323_bw="8" op_324_bw="10" op_325_bw="8" op_326_bw="10" op_327_bw="8" op_328_bw="10" op_329_bw="8" op_330_bw="10" op_331_bw="8" op_332_bw="10" op_333_bw="8" op_334_bw="10" op_335_bw="8" op_336_bw="10" op_337_bw="8" op_338_bw="10" op_339_bw="8" op_340_bw="10" op_341_bw="8" op_342_bw="10" op_343_bw="8" op_344_bw="10" op_345_bw="8" op_346_bw="10" op_347_bw="8" op_348_bw="10" op_349_bw="8" op_350_bw="10" op_351_bw="8" op_352_bw="10" op_353_bw="8" op_354_bw="10" op_355_bw="8" op_356_bw="10" op_357_bw="8" op_358_bw="10" op_359_bw="8" op_360_bw="10" op_361_bw="8" op_362_bw="10" op_363_bw="8" op_364_bw="10" op_365_bw="8" op_366_bw="10" op_367_bw="8" op_368_bw="10" op_369_bw="8" op_370_bw="10" op_371_bw="8" op_372_bw="10" op_373_bw="8" op_374_bw="10" op_375_bw="8" op_376_bw="10" op_377_bw="8" op_378_bw="10" op_379_bw="8" op_380_bw="10" op_381_bw="8" op_382_bw="10" op_383_bw="8" op_384_bw="10" op_385_bw="8" op_386_bw="10" op_387_bw="8" op_388_bw="10" op_389_bw="8" op_390_bw="10" op_391_bw="8" op_392_bw="10" op_393_bw="8" op_394_bw="10" op_395_bw="8" op_396_bw="10" op_397_bw="8" op_398_bw="10" op_399_bw="8" op_400_bw="10" op_401_bw="8" op_402_bw="10" op_403_bw="8" op_404_bw="10" op_405_bw="8" op_406_bw="10" op_407_bw="8" op_408_bw="10" op_409_bw="8" op_410_bw="10" op_411_bw="8" op_412_bw="10" op_413_bw="8" op_414_bw="10" op_415_bw="8" op_416_bw="10" op_417_bw="8" op_418_bw="10" op_419_bw="8" op_420_bw="10" op_421_bw="8" op_422_bw="10" op_423_bw="8" op_424_bw="10" op_425_bw="8" op_426_bw="10" op_427_bw="8" op_428_bw="10" op_429_bw="8" op_430_bw="10" op_431_bw="8" op_432_bw="10" op_433_bw="8" op_434_bw="10" op_435_bw="8" op_436_bw="10" op_437_bw="8" op_438_bw="10" op_439_bw="8" op_440_bw="10" op_441_bw="8" op_442_bw="10" op_443_bw="8" op_444_bw="10" op_445_bw="8" op_446_bw="10" op_447_bw="8" op_448_bw="10" op_449_bw="8" op_450_bw="10" op_451_bw="8" op_452_bw="10" op_453_bw="8" op_454_bw="10" op_455_bw="8" op_456_bw="10" op_457_bw="8" op_458_bw="10" op_459_bw="8" op_460_bw="10" op_461_bw="8" op_462_bw="10" op_463_bw="8" op_464_bw="10" op_465_bw="8" op_466_bw="10" op_467_bw="8" op_468_bw="10" op_469_bw="8" op_470_bw="10" op_471_bw="8" op_472_bw="10" op_473_bw="8" op_474_bw="10" op_475_bw="8" op_476_bw="10" op_477_bw="8" op_478_bw="10" op_479_bw="8" op_480_bw="10" op_481_bw="8" op_482_bw="10" op_483_bw="8" op_484_bw="10" op_485_bw="8" op_486_bw="10" op_487_bw="8" op_488_bw="10" op_489_bw="8" op_490_bw="10" op_491_bw="8" op_492_bw="10" op_493_bw="8" op_494_bw="10" op_495_bw="8" op_496_bw="10" op_497_bw="8" op_498_bw="10" op_499_bw="8" op_500_bw="10" op_501_bw="8" op_502_bw="10" op_503_bw="8" op_504_bw="10" op_505_bw="8" op_506_bw="10" op_507_bw="8" op_508_bw="10" op_509_bw="8" op_510_bw="10" op_511_bw="8" op_512_bw="10" op_513_bw="10" op_514_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:0 %zext_ln96_2_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 683, i8 1, i10 683, i8 2, i10 683, i8 3, i10 683, i8 4, i10 682, i8 5, i10 682, i8 6, i10 682, i8 7, i10 682, i8 8, i10 682, i8 9, i10 681, i8 10, i10 681, i8 11, i10 681, i8 12, i10 680, i8 13, i10 680, i8 14, i10 680, i8 15, i10 679, i8 16, i10 679, i8 17, i10 678, i8 18, i10 678, i8 19, i10 677, i8 20, i10 677, i8 21, i10 676, i8 22, i10 675, i8 23, i10 675, i8 24, i10 674, i8 25, i10 673, i8 26, i10 673, i8 27, i10 672, i8 28, i10 671, i8 29, i10 670, i8 30, i10 669, i8 31, i10 669, i8 32, i10 668, i8 33, i10 667, i8 34, i10 666, i8 35, i10 665, i8 36, i10 664, i8 37, i10 663, i8 38, i10 662, i8 39, i10 661, i8 40, i10 660, i8 41, i10 659, i8 42, i10 657, i8 43, i10 656, i8 44, i10 655, i8 45, i10 654, i8 46, i10 653, i8 47, i10 651, i8 48, i10 650, i8 49, i10 649, i8 50, i10 647, i8 51, i10 646, i8 52, i10 645, i8 53, i10 643, i8 54, i10 642, i8 55, i10 640, i8 56, i10 639, i8 57, i10 638, i8 58, i10 636, i8 59, i10 635, i8 60, i10 633, i8 61, i10 631, i8 62, i10 630, i8 63, i10 628, i8 64, i10 627, i8 65, i10 625, i8 66, i10 623, i8 67, i10 622, i8 68, i10 620, i8 69, i10 618, i8 70, i10 617, i8 71, i10 615, i8 72, i10 613, i8 73, i10 611, i8 74, i10 609, i8 75, i10 608, i8 76, i10 606, i8 77, i10 604, i8 78, i10 602, i8 79, i10 600, i8 80, i10 598, i8 81, i10 596, i8 82, i10 594, i8 83, i10 592, i8 84, i10 591, i8 85, i10 589, i8 86, i10 587, i8 87, i10 584, i8 88, i10 582, i8 89, i10 580, i8 90, i10 578, i8 91, i10 576, i8 92, i10 574, i8 93, i10 572, i8 94, i10 570, i8 95, i10 568, i8 96, i10 566, i8 97, i10 564, i8 98, i10 561, i8 99, i10 559, i8 100, i10 557, i8 101, i10 555, i8 102, i10 552, i8 103, i10 550, i8 104, i10 548, i8 105, i10 546, i8 106, i10 543, i8 107, i10 541, i8 108, i10 539, i8 109, i10 537, i8 110, i10 534, i8 111, i10 532, i8 112, i10 530, i8 113, i10 527, i8 114, i10 525, i8 115, i10 522, i8 116, i10 520, i8 117, i10 518, i8 118, i10 515, i8 119, i10 513, i8 120, i10 510, i8 121, i10 508, i8 122, i10 506, i8 123, i10 503, i8 124, i10 501, i8 125, i10 498, i8 126, i10 496, i8 127, i10 493, i8 128, i10 491, i8 129, i10 488, i8 130, i10 486, i8 131, i10 483, i8 132, i10 481, i8 133, i10 478, i8 134, i10 476, i8 135, i10 473, i8 136, i10 470, i8 137, i10 468, i8 138, i10 465, i8 139, i10 463, i8 140, i10 460, i8 141, i10 458, i8 142, i10 455, i8 143, i10 452, i8 144, i10 450, i8 145, i10 447, i8 146, i10 445, i8 147, i10 442, i8 148, i10 439, i8 149, i10 437, i8 150, i10 434, i8 151, i10 431, i8 152, i10 429, i8 153, i10 426, i8 154, i10 424, i8 155, i10 421, i8 156, i10 418, i8 157, i10 416, i8 158, i10 413, i8 159, i10 410, i8 160, i10 408, i8 161, i10 405, i8 162, i10 402, i8 163, i10 400, i8 164, i10 397, i8 165, i10 394, i8 166, i10 392, i8 167, i10 389, i8 168, i10 386, i8 169, i10 384, i8 170, i10 381, i8 171, i10 378, i8 172, i10 376, i8 173, i10 373, i8 174, i10 370, i8 175, i10 368, i8 176, i10 365, i8 177, i10 362, i8 178, i10 360, i8 179, i10 357, i8 180, i10 354, i8 181, i10 352, i8 182, i10 349, i8 183, i10 346, i8 184, i10 344, i8 185, i10 341, i8 186, i10 338, i8 187, i10 336, i8 188, i10 333, i8 189, i10 331, i8 190, i10 328, i8 191, i10 325, i8 192, i10 323, i8 193, i10 320, i8 194, i10 317, i8 195, i10 315, i8 196, i10 312, i8 197, i10 310, i8 198, i10 307, i8 199, i10 304, i8 200, i10 302, i8 201, i10 299, i8 202, i10 297, i8 203, i10 294, i8 204, i10 292, i8 205, i10 289, i8 206, i10 286, i8 207, i10 284, i8 208, i10 281, i8 209, i10 279, i8 210, i10 276, i8 211, i10 274, i8 212, i10 271, i8 213, i10 269, i8 214, i10 266, i8 215, i10 264, i8 216, i10 261, i8 217, i10 259, i8 218, i10 256, i8 219, i10 254, i8 220, i10 251, i8 221, i10 249, i8 222, i10 246, i8 223, i10 244, i8 224, i10 242, i8 225, i10 239, i8 226, i10 237, i8 227, i10 234, i8 228, i10 232, i8 229, i10 230, i8 230, i10 227, i8 231, i10 225, i8 232, i10 223, i8 233, i10 220, i8 234, i10 218, i8 235, i10 216, i8 236, i10 214, i8 237, i10 211, i8 238, i10 209, i8 239, i10 207, i8 240, i10 205, i8 241, i10 202, i8 242, i10 200, i8 243, i10 198, i8 244, i10 196, i8 245, i10 194, i8 246, i10 191, i8 247, i10 189, i8 248, i10 187, i8 249, i10 185, i8 250, i10 183, i8 251, i10 181, i8 252, i10 179, i8 253, i10 177, i8 254, i10 175, i8 255, i10 173, i10 0, i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln96_2_cast"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:1 %zext_ln96_2 = zext i10 %zext_ln96_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:2 %mul_ln96 = mul i26 %zext_ln96_2, i26 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="111" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:2 %mul_ln96 = mul i26 %zext_ln96_2, i26 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:3 %add_ln96 = add i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:4 %zext_ln96_3 = zext i4 %add_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96_3"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:5 %P_0_addr_8 = getelementptr i16 %P_0, i64 0, i64 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="P_0_addr_8"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:6 %P_0_load_8 = load i4 %P_0_addr_8

]]></Node>
<StgValue><ssdm name="P_0_load_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="116" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:2 %mul_ln96 = mul i26 %zext_ln96_2, i26 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:6 %P_0_load_8 = load i4 %P_0_addr_8

]]></Node>
<StgValue><ssdm name="P_0_load_8"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:7 %shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_8, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:8 %sext_ln96 = sext i26 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:9 %sext_ln96_1 = sext i26 %mul_ln96

]]></Node>
<StgValue><ssdm name="sext_ln96_1"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:10 %sub_ln96 = sub i27 %sext_ln96, i27 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="sub_ln96"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="122" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:10 %sub_ln96 = sub i27 %sext_ln96, i27 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="sub_ln96"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:11 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96, i32 26

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:12 %trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln96, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:13 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96, i32 9

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:14 %trunc_ln96 = trunc i27 %sub_ln96

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:15 %icmp_ln96 = icmp_ne  i9 %trunc_ln96, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:16 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96, i32 25

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:17 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96, i32 10

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:18 %or_ln96 = or i1 %tmp_55, i1 %icmp_ln96

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:19 %and_ln96 = and i1 %or_ln96, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="and_ln96"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:20 %zext_ln96 = zext i1 %and_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:21 %add_ln96_1 = add i16 %trunc_ln3, i16 %zext_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:22 %store_ln96 = store i16 %add_ln96_1, i4 %P_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:23 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln96_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:24 %xor_ln96 = xor i1 %tmp_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln96"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:25 %or_ln96_6 = or i1 %tmp_56, i1 %xor_ln96

]]></Node>
<StgValue><ssdm name="or_ln96_6"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:26 %xor_ln96_2 = xor i1 %tmp_52, i1 %or_ln96_6

]]></Node>
<StgValue><ssdm name="xor_ln96_2"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:27 %xor_ln96_1 = xor i1 %tmp_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln96_1"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:28 %xor_ln96_3 = xor i1 %xor_ln96_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln96_3"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:29 %or_ln96_1 = or i1 %tmp_56, i1 %xor_ln96_3

]]></Node>
<StgValue><ssdm name="or_ln96_1"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:30 %and_ln96_1 = and i1 %or_ln96_1, i1 %xor_ln96_1

]]></Node>
<StgValue><ssdm name="and_ln96_1"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:31 %or_ln96_8 = or i1 %tmp_54, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="or_ln96_8"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:32 %xor_ln96_4 = xor i1 %or_ln96_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln96_4"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:33 %and_ln96_2 = and i1 %tmp_52, i1 %xor_ln96_4

]]></Node>
<StgValue><ssdm name="and_ln96_2"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:34 %or_ln96_2 = or i1 %and_ln96_2, i1 %and_ln96_1

]]></Node>
<StgValue><ssdm name="or_ln96_2"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602_ifconv:35 %br_ln96 = br i1 %or_ln96_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv, void %if.end.i.i.i396

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i396:0 %br_ln96 = br i1 %and_ln96_1, void %if.else.i.i.i404, void %if.then2.i.i.i403

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_2" val="1"/>
<literal name="and_ln96_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i404:0 %br_ln96 = br i1 %and_ln96_2, void %if.end15.i.i.i409, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="150" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_2" val="1"/>
<literal name="and_ln96_2" val="1"/>
<literal name="and_ln96_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i408:0 %store_ln96 = store i16 32768, i4 %P_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_2" val="1"/>
<literal name="and_ln96_2" val="1"/>
<literal name="and_ln96_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i408:1 %br_ln96 = br void %if.end15.i.i.i409

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_2" val="1"/>
<literal name="and_ln96_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i409:0 %br_ln96 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_2" val="1"/>
<literal name="and_ln96_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i403:0 %store_ln96 = store i16 32767, i4 %P_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_2" val="1"/>
<literal name="and_ln96_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i403:1 %br_ln96 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="8" op_6_bw="10" op_7_bw="8" op_8_bw="10" op_9_bw="8" op_10_bw="10" op_11_bw="8" op_12_bw="10" op_13_bw="8" op_14_bw="10" op_15_bw="8" op_16_bw="10" op_17_bw="8" op_18_bw="10" op_19_bw="8" op_20_bw="10" op_21_bw="8" op_22_bw="10" op_23_bw="8" op_24_bw="10" op_25_bw="8" op_26_bw="10" op_27_bw="8" op_28_bw="10" op_29_bw="8" op_30_bw="10" op_31_bw="8" op_32_bw="10" op_33_bw="8" op_34_bw="10" op_35_bw="8" op_36_bw="10" op_37_bw="8" op_38_bw="10" op_39_bw="8" op_40_bw="10" op_41_bw="8" op_42_bw="10" op_43_bw="8" op_44_bw="10" op_45_bw="8" op_46_bw="10" op_47_bw="8" op_48_bw="10" op_49_bw="8" op_50_bw="10" op_51_bw="8" op_52_bw="10" op_53_bw="8" op_54_bw="10" op_55_bw="8" op_56_bw="10" op_57_bw="8" op_58_bw="10" op_59_bw="8" op_60_bw="10" op_61_bw="8" op_62_bw="10" op_63_bw="8" op_64_bw="10" op_65_bw="8" op_66_bw="10" op_67_bw="8" op_68_bw="10" op_69_bw="8" op_70_bw="10" op_71_bw="8" op_72_bw="10" op_73_bw="8" op_74_bw="10" op_75_bw="8" op_76_bw="10" op_77_bw="8" op_78_bw="10" op_79_bw="8" op_80_bw="10" op_81_bw="8" op_82_bw="10" op_83_bw="8" op_84_bw="10" op_85_bw="8" op_86_bw="10" op_87_bw="8" op_88_bw="10" op_89_bw="8" op_90_bw="10" op_91_bw="8" op_92_bw="10" op_93_bw="8" op_94_bw="10" op_95_bw="8" op_96_bw="10" op_97_bw="8" op_98_bw="10" op_99_bw="8" op_100_bw="10" op_101_bw="8" op_102_bw="10" op_103_bw="8" op_104_bw="10" op_105_bw="8" op_106_bw="10" op_107_bw="8" op_108_bw="10" op_109_bw="8" op_110_bw="10" op_111_bw="8" op_112_bw="10" op_113_bw="8" op_114_bw="10" op_115_bw="8" op_116_bw="10" op_117_bw="8" op_118_bw="10" op_119_bw="8" op_120_bw="10" op_121_bw="8" op_122_bw="10" op_123_bw="8" op_124_bw="10" op_125_bw="8" op_126_bw="10" op_127_bw="8" op_128_bw="10" op_129_bw="8" op_130_bw="10" op_131_bw="8" op_132_bw="10" op_133_bw="8" op_134_bw="10" op_135_bw="8" op_136_bw="10" op_137_bw="8" op_138_bw="10" op_139_bw="8" op_140_bw="10" op_141_bw="8" op_142_bw="10" op_143_bw="8" op_144_bw="10" op_145_bw="8" op_146_bw="10" op_147_bw="8" op_148_bw="10" op_149_bw="8" op_150_bw="10" op_151_bw="8" op_152_bw="10" op_153_bw="8" op_154_bw="10" op_155_bw="8" op_156_bw="10" op_157_bw="8" op_158_bw="10" op_159_bw="8" op_160_bw="10" op_161_bw="8" op_162_bw="10" op_163_bw="8" op_164_bw="10" op_165_bw="8" op_166_bw="10" op_167_bw="8" op_168_bw="10" op_169_bw="8" op_170_bw="10" op_171_bw="8" op_172_bw="10" op_173_bw="8" op_174_bw="10" op_175_bw="8" op_176_bw="10" op_177_bw="8" op_178_bw="10" op_179_bw="8" op_180_bw="10" op_181_bw="8" op_182_bw="10" op_183_bw="8" op_184_bw="10" op_185_bw="8" op_186_bw="10" op_187_bw="8" op_188_bw="10" op_189_bw="8" op_190_bw="10" op_191_bw="8" op_192_bw="10" op_193_bw="8" op_194_bw="10" op_195_bw="8" op_196_bw="10" op_197_bw="8" op_198_bw="10" op_199_bw="8" op_200_bw="10" op_201_bw="8" op_202_bw="10" op_203_bw="8" op_204_bw="10" op_205_bw="8" op_206_bw="10" op_207_bw="8" op_208_bw="10" op_209_bw="8" op_210_bw="10" op_211_bw="8" op_212_bw="10" op_213_bw="8" op_214_bw="10" op_215_bw="8" op_216_bw="10" op_217_bw="8" op_218_bw="10" op_219_bw="8" op_220_bw="10" op_221_bw="8" op_222_bw="10" op_223_bw="8" op_224_bw="10" op_225_bw="8" op_226_bw="10" op_227_bw="8" op_228_bw="10" op_229_bw="8" op_230_bw="10" op_231_bw="8" op_232_bw="10" op_233_bw="8" op_234_bw="10" op_235_bw="8" op_236_bw="10" op_237_bw="8" op_238_bw="10" op_239_bw="8" op_240_bw="10" op_241_bw="8" op_242_bw="10" op_243_bw="8" op_244_bw="10" op_245_bw="8" op_246_bw="10" op_247_bw="8" op_248_bw="10" op_249_bw="8" op_250_bw="10" op_251_bw="8" op_252_bw="10" op_253_bw="8" op_254_bw="10" op_255_bw="8" op_256_bw="10" op_257_bw="8" op_258_bw="10" op_259_bw="8" op_260_bw="10" op_261_bw="8" op_262_bw="10" op_263_bw="8" op_264_bw="10" op_265_bw="8" op_266_bw="10" op_267_bw="8" op_268_bw="10" op_269_bw="8" op_270_bw="10" op_271_bw="8" op_272_bw="10" op_273_bw="8" op_274_bw="10" op_275_bw="8" op_276_bw="10" op_277_bw="8" op_278_bw="10" op_279_bw="8" op_280_bw="10" op_281_bw="8" op_282_bw="10" op_283_bw="8" op_284_bw="10" op_285_bw="8" op_286_bw="10" op_287_bw="8" op_288_bw="10" op_289_bw="8" op_290_bw="10" op_291_bw="8" op_292_bw="10" op_293_bw="8" op_294_bw="10" op_295_bw="8" op_296_bw="10" op_297_bw="8" op_298_bw="10" op_299_bw="8" op_300_bw="10" op_301_bw="8" op_302_bw="10" op_303_bw="8" op_304_bw="10" op_305_bw="8" op_306_bw="10" op_307_bw="8" op_308_bw="10" op_309_bw="8" op_310_bw="10" op_311_bw="8" op_312_bw="10" op_313_bw="8" op_314_bw="10" op_315_bw="8" op_316_bw="10" op_317_bw="8" op_318_bw="10" op_319_bw="8" op_320_bw="10" op_321_bw="8" op_322_bw="10" op_323_bw="8" op_324_bw="10" op_325_bw="8" op_326_bw="10" op_327_bw="8" op_328_bw="10" op_329_bw="8" op_330_bw="10" op_331_bw="8" op_332_bw="10" op_333_bw="8" op_334_bw="10" op_335_bw="8" op_336_bw="10" op_337_bw="8" op_338_bw="10" op_339_bw="8" op_340_bw="10" op_341_bw="8" op_342_bw="10" op_343_bw="8" op_344_bw="10" op_345_bw="8" op_346_bw="10" op_347_bw="8" op_348_bw="10" op_349_bw="8" op_350_bw="10" op_351_bw="8" op_352_bw="10" op_353_bw="8" op_354_bw="10" op_355_bw="8" op_356_bw="10" op_357_bw="8" op_358_bw="10" op_359_bw="8" op_360_bw="10" op_361_bw="8" op_362_bw="10" op_363_bw="8" op_364_bw="10" op_365_bw="8" op_366_bw="10" op_367_bw="8" op_368_bw="10" op_369_bw="8" op_370_bw="10" op_371_bw="8" op_372_bw="10" op_373_bw="8" op_374_bw="10" op_375_bw="8" op_376_bw="10" op_377_bw="8" op_378_bw="10" op_379_bw="8" op_380_bw="10" op_381_bw="8" op_382_bw="10" op_383_bw="8" op_384_bw="10" op_385_bw="8" op_386_bw="10" op_387_bw="8" op_388_bw="10" op_389_bw="8" op_390_bw="10" op_391_bw="8" op_392_bw="10" op_393_bw="8" op_394_bw="10" op_395_bw="8" op_396_bw="10" op_397_bw="8" op_398_bw="10" op_399_bw="8" op_400_bw="10" op_401_bw="8" op_402_bw="10" op_403_bw="8" op_404_bw="10" op_405_bw="8" op_406_bw="10" op_407_bw="8" op_408_bw="10" op_409_bw="8" op_410_bw="10" op_411_bw="8" op_412_bw="10" op_413_bw="8" op_414_bw="10" op_415_bw="8" op_416_bw="10" op_417_bw="8" op_418_bw="10" op_419_bw="8" op_420_bw="10" op_421_bw="8" op_422_bw="10" op_423_bw="8" op_424_bw="10" op_425_bw="8" op_426_bw="10" op_427_bw="8" op_428_bw="10" op_429_bw="8" op_430_bw="10" op_431_bw="8" op_432_bw="10" op_433_bw="8" op_434_bw="10" op_435_bw="8" op_436_bw="10" op_437_bw="8" op_438_bw="10" op_439_bw="8" op_440_bw="10" op_441_bw="8" op_442_bw="10" op_443_bw="8" op_444_bw="10" op_445_bw="8" op_446_bw="10" op_447_bw="8" op_448_bw="10" op_449_bw="8" op_450_bw="10" op_451_bw="8" op_452_bw="10" op_453_bw="8" op_454_bw="10" op_455_bw="8" op_456_bw="10" op_457_bw="8" op_458_bw="10" op_459_bw="8" op_460_bw="10" op_461_bw="8" op_462_bw="10" op_463_bw="8" op_464_bw="10" op_465_bw="8" op_466_bw="10" op_467_bw="8" op_468_bw="10" op_469_bw="8" op_470_bw="10" op_471_bw="8" op_472_bw="10" op_473_bw="8" op_474_bw="10" op_475_bw="8" op_476_bw="10" op_477_bw="8" op_478_bw="10" op_479_bw="8" op_480_bw="10" op_481_bw="8" op_482_bw="10" op_483_bw="8" op_484_bw="10" op_485_bw="8" op_486_bw="10" op_487_bw="8" op_488_bw="10" op_489_bw="8" op_490_bw="10" op_491_bw="8" op_492_bw="10" op_493_bw="8" op_494_bw="10" op_495_bw="8" op_496_bw="10" op_497_bw="8" op_498_bw="10" op_499_bw="8" op_500_bw="10" op_501_bw="8" op_502_bw="10" op_503_bw="8" op_504_bw="10" op_505_bw="8" op_506_bw="10" op_507_bw="8" op_508_bw="10" op_509_bw="8" op_510_bw="10" op_511_bw="8" op_512_bw="10" op_513_bw="10" op_514_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:0 %zext_ln97_2_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 171, i8 1, i10 173, i8 2, i10 175, i8 3, i10 177, i8 4, i10 179, i8 5, i10 181, i8 6, i10 183, i8 7, i10 185, i8 8, i10 187, i8 9, i10 189, i8 10, i10 191, i8 11, i10 194, i8 12, i10 196, i8 13, i10 198, i8 14, i10 200, i8 15, i10 202, i8 16, i10 205, i8 17, i10 207, i8 18, i10 209, i8 19, i10 211, i8 20, i10 214, i8 21, i10 216, i8 22, i10 218, i8 23, i10 220, i8 24, i10 223, i8 25, i10 225, i8 26, i10 227, i8 27, i10 230, i8 28, i10 232, i8 29, i10 234, i8 30, i10 237, i8 31, i10 239, i8 32, i10 242, i8 33, i10 244, i8 34, i10 246, i8 35, i10 249, i8 36, i10 251, i8 37, i10 254, i8 38, i10 256, i8 39, i10 259, i8 40, i10 261, i8 41, i10 264, i8 42, i10 266, i8 43, i10 269, i8 44, i10 271, i8 45, i10 274, i8 46, i10 276, i8 47, i10 279, i8 48, i10 281, i8 49, i10 284, i8 50, i10 286, i8 51, i10 289, i8 52, i10 292, i8 53, i10 294, i8 54, i10 297, i8 55, i10 299, i8 56, i10 302, i8 57, i10 304, i8 58, i10 307, i8 59, i10 310, i8 60, i10 312, i8 61, i10 315, i8 62, i10 317, i8 63, i10 320, i8 64, i10 323, i8 65, i10 325, i8 66, i10 328, i8 67, i10 331, i8 68, i10 333, i8 69, i10 336, i8 70, i10 338, i8 71, i10 341, i8 72, i10 344, i8 73, i10 346, i8 74, i10 349, i8 75, i10 352, i8 76, i10 354, i8 77, i10 357, i8 78, i10 360, i8 79, i10 362, i8 80, i10 365, i8 81, i10 368, i8 82, i10 370, i8 83, i10 373, i8 84, i10 376, i8 85, i10 378, i8 86, i10 381, i8 87, i10 384, i8 88, i10 386, i8 89, i10 389, i8 90, i10 392, i8 91, i10 394, i8 92, i10 397, i8 93, i10 400, i8 94, i10 402, i8 95, i10 405, i8 96, i10 408, i8 97, i10 410, i8 98, i10 413, i8 99, i10 416, i8 100, i10 418, i8 101, i10 421, i8 102, i10 424, i8 103, i10 426, i8 104, i10 429, i8 105, i10 431, i8 106, i10 434, i8 107, i10 437, i8 108, i10 439, i8 109, i10 442, i8 110, i10 445, i8 111, i10 447, i8 112, i10 450, i8 113, i10 452, i8 114, i10 455, i8 115, i10 458, i8 116, i10 460, i8 117, i10 463, i8 118, i10 465, i8 119, i10 468, i8 120, i10 470, i8 121, i10 473, i8 122, i10 476, i8 123, i10 478, i8 124, i10 481, i8 125, i10 483, i8 126, i10 486, i8 127, i10 488, i8 128, i10 491, i8 129, i10 493, i8 130, i10 496, i8 131, i10 498, i8 132, i10 501, i8 133, i10 503, i8 134, i10 506, i8 135, i10 508, i8 136, i10 510, i8 137, i10 513, i8 138, i10 515, i8 139, i10 518, i8 140, i10 520, i8 141, i10 522, i8 142, i10 525, i8 143, i10 527, i8 144, i10 530, i8 145, i10 532, i8 146, i10 534, i8 147, i10 537, i8 148, i10 539, i8 149, i10 541, i8 150, i10 543, i8 151, i10 546, i8 152, i10 548, i8 153, i10 550, i8 154, i10 552, i8 155, i10 555, i8 156, i10 557, i8 157, i10 559, i8 158, i10 561, i8 159, i10 564, i8 160, i10 566, i8 161, i10 568, i8 162, i10 570, i8 163, i10 572, i8 164, i10 574, i8 165, i10 576, i8 166, i10 578, i8 167, i10 580, i8 168, i10 582, i8 169, i10 584, i8 170, i10 587, i8 171, i10 589, i8 172, i10 591, i8 173, i10 592, i8 174, i10 594, i8 175, i10 596, i8 176, i10 598, i8 177, i10 600, i8 178, i10 602, i8 179, i10 604, i8 180, i10 606, i8 181, i10 608, i8 182, i10 609, i8 183, i10 611, i8 184, i10 613, i8 185, i10 615, i8 186, i10 617, i8 187, i10 618, i8 188, i10 620, i8 189, i10 622, i8 190, i10 623, i8 191, i10 625, i8 192, i10 627, i8 193, i10 628, i8 194, i10 630, i8 195, i10 631, i8 196, i10 633, i8 197, i10 635, i8 198, i10 636, i8 199, i10 638, i8 200, i10 639, i8 201, i10 640, i8 202, i10 642, i8 203, i10 643, i8 204, i10 645, i8 205, i10 646, i8 206, i10 647, i8 207, i10 649, i8 208, i10 650, i8 209, i10 651, i8 210, i10 653, i8 211, i10 654, i8 212, i10 655, i8 213, i10 656, i8 214, i10 657, i8 215, i10 659, i8 216, i10 660, i8 217, i10 661, i8 218, i10 662, i8 219, i10 663, i8 220, i10 664, i8 221, i10 665, i8 222, i10 666, i8 223, i10 667, i8 224, i10 668, i8 225, i10 669, i8 226, i10 669, i8 227, i10 670, i8 228, i10 671, i8 229, i10 672, i8 230, i10 673, i8 231, i10 673, i8 232, i10 674, i8 233, i10 675, i8 234, i10 675, i8 235, i10 676, i8 236, i10 677, i8 237, i10 677, i8 238, i10 678, i8 239, i10 678, i8 240, i10 679, i8 241, i10 679, i8 242, i10 680, i8 243, i10 680, i8 244, i10 680, i8 245, i10 681, i8 246, i10 681, i8 247, i10 681, i8 248, i10 682, i8 249, i10 682, i8 250, i10 682, i8 251, i10 682, i8 252, i10 682, i8 253, i10 683, i8 254, i10 683, i8 255, i10 683, i10 0, i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln97_2_cast"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:1 %zext_ln97_2 = zext i10 %zext_ln97_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln97_2"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:2 %mul_ln97 = mul i26 %zext_ln97_2, i26 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="158" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:2 %mul_ln97 = mul i26 %zext_ln97_2, i26 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:3 %add_ln97 = add i4 %k, i4 2

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:4 %zext_ln97_3 = zext i4 %add_ln97

]]></Node>
<StgValue><ssdm name="zext_ln97_3"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:5 %P_0_addr_9 = getelementptr i16 %P_0, i64 0, i64 %zext_ln97_3

]]></Node>
<StgValue><ssdm name="P_0_addr_9"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:6 %P_0_load_9 = load i4 %P_0_addr_9

]]></Node>
<StgValue><ssdm name="P_0_load_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="163" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:2 %mul_ln97 = mul i26 %zext_ln97_2, i26 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:6 %P_0_load_9 = load i4 %P_0_addr_9

]]></Node>
<StgValue><ssdm name="P_0_load_9"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:7 %shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_9, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:8 %sext_ln97 = sext i26 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:9 %sext_ln97_1 = sext i26 %mul_ln97

]]></Node>
<StgValue><ssdm name="sext_ln97_1"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:10 %sub_ln97 = sub i27 %sext_ln97, i27 %sext_ln97_1

]]></Node>
<StgValue><ssdm name="sub_ln97"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="169" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:10 %sub_ln97 = sub i27 %sext_ln97, i27 %sext_ln97_1

]]></Node>
<StgValue><ssdm name="sub_ln97"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:11 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97, i32 26

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:12 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln97, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:13 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97, i32 9

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:14 %trunc_ln97 = trunc i27 %sub_ln97

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:15 %icmp_ln97 = icmp_ne  i9 %trunc_ln97, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:16 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97, i32 25

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:17 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97, i32 10

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:18 %or_ln97 = or i1 %tmp_60, i1 %icmp_ln97

]]></Node>
<StgValue><ssdm name="or_ln97"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:19 %and_ln97 = and i1 %or_ln97, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="and_ln97"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:20 %zext_ln97 = zext i1 %and_ln97

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:21 %add_ln97_1 = add i16 %trunc_ln4, i16 %zext_ln97

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:22 %store_ln97 = store i16 %add_ln97_1, i4 %P_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:23 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln97_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:24 %xor_ln97 = xor i1 %tmp_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln97"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:25 %or_ln97_6 = or i1 %tmp_61, i1 %xor_ln97

]]></Node>
<StgValue><ssdm name="or_ln97_6"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:26 %xor_ln97_2 = xor i1 %tmp_57, i1 %or_ln97_6

]]></Node>
<StgValue><ssdm name="xor_ln97_2"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:27 %xor_ln97_1 = xor i1 %tmp_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln97_1"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:28 %xor_ln97_3 = xor i1 %xor_ln97_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln97_3"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:29 %or_ln97_1 = or i1 %tmp_61, i1 %xor_ln97_3

]]></Node>
<StgValue><ssdm name="or_ln97_1"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:30 %and_ln97_1 = and i1 %or_ln97_1, i1 %xor_ln97_1

]]></Node>
<StgValue><ssdm name="and_ln97_1"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:31 %or_ln97_8 = or i1 %tmp_59, i1 %tmp_61

]]></Node>
<StgValue><ssdm name="or_ln97_8"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:32 %xor_ln97_4 = xor i1 %or_ln97_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln97_4"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:33 %and_ln97_2 = and i1 %tmp_57, i1 %xor_ln97_4

]]></Node>
<StgValue><ssdm name="and_ln97_2"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:34 %or_ln97_2 = or i1 %and_ln97_2, i1 %and_ln97_1

]]></Node>
<StgValue><ssdm name="or_ln97_2"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410_ifconv:35 %br_ln97 = br i1 %or_ln97_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv, void %if.end.i.i.i204

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i204:0 %br_ln97 = br i1 %and_ln97_1, void %if.else.i.i.i212, void %if.then2.i.i.i211

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_2" val="1"/>
<literal name="and_ln97_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i212:0 %br_ln97 = br i1 %and_ln97_2, void %if.end15.i.i.i217, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="197" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_2" val="1"/>
<literal name="and_ln97_2" val="1"/>
<literal name="and_ln97_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i216:0 %store_ln97 = store i16 32768, i4 %P_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_2" val="1"/>
<literal name="and_ln97_2" val="1"/>
<literal name="and_ln97_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i216:1 %br_ln97 = br void %if.end15.i.i.i217

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_2" val="1"/>
<literal name="and_ln97_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i217:0 %br_ln97 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_2" val="1"/>
<literal name="and_ln97_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i211:0 %store_ln97 = store i16 32767, i4 %P_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_2" val="1"/>
<literal name="and_ln97_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i211:1 %br_ln97 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="8" op_123_bw="8" op_124_bw="8" op_125_bw="8" op_126_bw="8" op_127_bw="8" op_128_bw="8" op_129_bw="8" op_130_bw="8" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="8" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="8" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="8" op_153_bw="8" op_154_bw="8" op_155_bw="8" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="8" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="8" op_168_bw="8" op_169_bw="8" op_170_bw="8" op_171_bw="8" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="8" op_183_bw="8" op_184_bw="8" op_185_bw="8" op_186_bw="8" op_187_bw="8" op_188_bw="8" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="8" op_193_bw="8" op_194_bw="8" op_195_bw="8" op_196_bw="8" op_197_bw="8" op_198_bw="8" op_199_bw="8" op_200_bw="8" op_201_bw="8" op_202_bw="8" op_203_bw="8" op_204_bw="8" op_205_bw="8" op_206_bw="8" op_207_bw="8" op_208_bw="8" op_209_bw="8" op_210_bw="8" op_211_bw="8" op_212_bw="8" op_213_bw="8" op_214_bw="8" op_215_bw="8" op_216_bw="8" op_217_bw="8" op_218_bw="8" op_219_bw="8" op_220_bw="8" op_221_bw="8" op_222_bw="8" op_223_bw="8" op_224_bw="8" op_225_bw="8" op_226_bw="8" op_227_bw="8" op_228_bw="8" op_229_bw="8" op_230_bw="8" op_231_bw="8" op_232_bw="8" op_233_bw="8" op_234_bw="8" op_235_bw="8" op_236_bw="8" op_237_bw="8" op_238_bw="8" op_239_bw="8" op_240_bw="8" op_241_bw="8" op_242_bw="8" op_243_bw="8" op_244_bw="8" op_245_bw="8" op_246_bw="8" op_247_bw="8" op_248_bw="8" op_249_bw="8" op_250_bw="8" op_251_bw="8" op_252_bw="8" op_253_bw="8" op_254_bw="8" op_255_bw="8" op_256_bw="8" op_257_bw="8" op_258_bw="8" op_259_bw="8" op_260_bw="8" op_261_bw="8" op_262_bw="8" op_263_bw="8" op_264_bw="8" op_265_bw="8" op_266_bw="8" op_267_bw="8" op_268_bw="8" op_269_bw="8" op_270_bw="8" op_271_bw="8" op_272_bw="8" op_273_bw="8" op_274_bw="8" op_275_bw="8" op_276_bw="8" op_277_bw="8" op_278_bw="8" op_279_bw="8" op_280_bw="8" op_281_bw="8" op_282_bw="8" op_283_bw="8" op_284_bw="8" op_285_bw="8" op_286_bw="8" op_287_bw="8" op_288_bw="8" op_289_bw="8" op_290_bw="8" op_291_bw="8" op_292_bw="8" op_293_bw="8" op_294_bw="8" op_295_bw="8" op_296_bw="8" op_297_bw="8" op_298_bw="8" op_299_bw="8" op_300_bw="8" op_301_bw="8" op_302_bw="8" op_303_bw="8" op_304_bw="8" op_305_bw="8" op_306_bw="8" op_307_bw="8" op_308_bw="8" op_309_bw="8" op_310_bw="8" op_311_bw="8" op_312_bw="8" op_313_bw="8" op_314_bw="8" op_315_bw="8" op_316_bw="8" op_317_bw="8" op_318_bw="8" op_319_bw="8" op_320_bw="8" op_321_bw="8" op_322_bw="8" op_323_bw="8" op_324_bw="8" op_325_bw="8" op_326_bw="8" op_327_bw="8" op_328_bw="8" op_329_bw="8" op_330_bw="8" op_331_bw="8" op_332_bw="8" op_333_bw="8" op_334_bw="8" op_335_bw="8" op_336_bw="8" op_337_bw="8" op_338_bw="8" op_339_bw="8" op_340_bw="8" op_341_bw="8" op_342_bw="8" op_343_bw="8" op_344_bw="8" op_345_bw="8" op_346_bw="8" op_347_bw="8" op_348_bw="8" op_349_bw="8" op_350_bw="8" op_351_bw="8" op_352_bw="8" op_353_bw="8" op_354_bw="8" op_355_bw="8" op_356_bw="8" op_357_bw="8" op_358_bw="8" op_359_bw="8" op_360_bw="8" op_361_bw="8" op_362_bw="8" op_363_bw="8" op_364_bw="8" op_365_bw="8" op_366_bw="8" op_367_bw="8" op_368_bw="8" op_369_bw="8" op_370_bw="8" op_371_bw="8" op_372_bw="8" op_373_bw="8" op_374_bw="8" op_375_bw="8" op_376_bw="8" op_377_bw="8" op_378_bw="8" op_379_bw="8" op_380_bw="8" op_381_bw="8" op_382_bw="8" op_383_bw="8" op_384_bw="8" op_385_bw="8" op_386_bw="8" op_387_bw="8" op_388_bw="8" op_389_bw="8" op_390_bw="8" op_391_bw="8" op_392_bw="8" op_393_bw="8" op_394_bw="8" op_395_bw="8" op_396_bw="8" op_397_bw="8" op_398_bw="8" op_399_bw="8" op_400_bw="8" op_401_bw="8" op_402_bw="8" op_403_bw="8" op_404_bw="8" op_405_bw="8" op_406_bw="8" op_407_bw="8" op_408_bw="8" op_409_bw="8" op_410_bw="8" op_411_bw="8" op_412_bw="8" op_413_bw="8" op_414_bw="8" op_415_bw="8" op_416_bw="8" op_417_bw="8" op_418_bw="8" op_419_bw="8" op_420_bw="8" op_421_bw="8" op_422_bw="8" op_423_bw="8" op_424_bw="8" op_425_bw="8" op_426_bw="8" op_427_bw="8" op_428_bw="8" op_429_bw="8" op_430_bw="8" op_431_bw="8" op_432_bw="8" op_433_bw="8" op_434_bw="8" op_435_bw="8" op_436_bw="8" op_437_bw="8" op_438_bw="8" op_439_bw="8" op_440_bw="8" op_441_bw="8" op_442_bw="8" op_443_bw="8" op_444_bw="8" op_445_bw="8" op_446_bw="8" op_447_bw="8" op_448_bw="8" op_449_bw="8" op_450_bw="8" op_451_bw="8" op_452_bw="8" op_453_bw="8" op_454_bw="8" op_455_bw="8" op_456_bw="8" op_457_bw="8" op_458_bw="8" op_459_bw="8" op_460_bw="8" op_461_bw="8" op_462_bw="8" op_463_bw="8" op_464_bw="8" op_465_bw="8" op_466_bw="8" op_467_bw="8" op_468_bw="8" op_469_bw="8" op_470_bw="8" op_471_bw="8" op_472_bw="8" op_473_bw="8" op_474_bw="8" op_475_bw="8" op_476_bw="8" op_477_bw="8" op_478_bw="8" op_479_bw="8" op_480_bw="8" op_481_bw="8" op_482_bw="8" op_483_bw="8" op_484_bw="8" op_485_bw="8" op_486_bw="8" op_487_bw="8" op_488_bw="8" op_489_bw="8" op_490_bw="8" op_491_bw="8" op_492_bw="8" op_493_bw="8" op_494_bw="8" op_495_bw="8" op_496_bw="8" op_497_bw="8" op_498_bw="8" op_499_bw="8" op_500_bw="8" op_501_bw="8" op_502_bw="8" op_503_bw="8" op_504_bw="8" op_505_bw="8" op_506_bw="8" op_507_bw="8" op_508_bw="8" op_509_bw="8" op_510_bw="8" op_511_bw="8" op_512_bw="8" op_513_bw="8" op_514_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:0 %zext_ln98_2_cast = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 0, i8 1, i8 0, i8 2, i8 0, i8 3, i8 0, i8 4, i8 0, i8 5, i8 0, i8 6, i8 0, i8 7, i8 0, i8 8, i8 0, i8 9, i8 0, i8 10, i8 0, i8 11, i8 0, i8 12, i8 0, i8 13, i8 0, i8 14, i8 0, i8 15, i8 0, i8 16, i8 0, i8 17, i8 0, i8 18, i8 0, i8 19, i8 0, i8 20, i8 0, i8 21, i8 0, i8 22, i8 0, i8 23, i8 0, i8 24, i8 0, i8 25, i8 0, i8 26, i8 0, i8 27, i8 0, i8 28, i8 0, i8 29, i8 0, i8 30, i8 0, i8 31, i8 0, i8 32, i8 0, i8 33, i8 0, i8 34, i8 0, i8 35, i8 0, i8 36, i8 0, i8 37, i8 1, i8 38, i8 1, i8 39, i8 1, i8 40, i8 1, i8 41, i8 1, i8 42, i8 1, i8 43, i8 1, i8 44, i8 1, i8 45, i8 1, i8 46, i8 1, i8 47, i8 1, i8 48, i8 1, i8 49, i8 1, i8 50, i8 1, i8 51, i8 1, i8 52, i8 1, i8 53, i8 2, i8 54, i8 2, i8 55, i8 2, i8 56, i8 2, i8 57, i8 2, i8 58, i8 2, i8 59, i8 2, i8 60, i8 2, i8 61, i8 2, i8 62, i8 2, i8 63, i8 3, i8 64, i8 3, i8 65, i8 3, i8 66, i8 3, i8 67, i8 3, i8 68, i8 3, i8 69, i8 3, i8 70, i8 3, i8 71, i8 4, i8 72, i8 4, i8 73, i8 4, i8 74, i8 4, i8 75, i8 4, i8 76, i8 4, i8 77, i8 5, i8 78, i8 5, i8 79, i8 5, i8 80, i8 5, i8 81, i8 5, i8 82, i8 6, i8 83, i8 6, i8 84, i8 6, i8 85, i8 6, i8 86, i8 6, i8 87, i8 7, i8 88, i8 7, i8 89, i8 7, i8 90, i8 7, i8 91, i8 8, i8 92, i8 8, i8 93, i8 8, i8 94, i8 8, i8 95, i8 9, i8 96, i8 9, i8 97, i8 9, i8 98, i8 10, i8 99, i8 10, i8 100, i8 10, i8 101, i8 10, i8 102, i8 11, i8 103, i8 11, i8 104, i8 11, i8 105, i8 12, i8 106, i8 12, i8 107, i8 12, i8 108, i8 13, i8 109, i8 13, i8 110, i8 14, i8 111, i8 14, i8 112, i8 14, i8 113, i8 15, i8 114, i8 15, i8 115, i8 15, i8 116, i8 16, i8 117, i8 16, i8 118, i8 17, i8 119, i8 17, i8 120, i8 18, i8 121, i8 18, i8 122, i8 18, i8 123, i8 19, i8 124, i8 19, i8 125, i8 20, i8 126, i8 20, i8 127, i8 21, i8 128, i8 21, i8 129, i8 22, i8 130, i8 22, i8 131, i8 23, i8 132, i8 23, i8 133, i8 24, i8 134, i8 24, i8 135, i8 25, i8 136, i8 26, i8 137, i8 26, i8 138, i8 27, i8 139, i8 27, i8 140, i8 28, i8 141, i8 29, i8 142, i8 29, i8 143, i8 30, i8 144, i8 30, i8 145, i8 31, i8 146, i8 32, i8 147, i8 32, i8 148, i8 33, i8 149, i8 34, i8 150, i8 34, i8 151, i8 35, i8 152, i8 36, i8 153, i8 36, i8 154, i8 37, i8 155, i8 38, i8 156, i8 39, i8 157, i8 39, i8 158, i8 40, i8 159, i8 41, i8 160, i8 42, i8 161, i8 42, i8 162, i8 43, i8 163, i8 44, i8 164, i8 45, i8 165, i8 46, i8 166, i8 47, i8 167, i8 47, i8 168, i8 48, i8 169, i8 49, i8 170, i8 50, i8 171, i8 51, i8 172, i8 52, i8 173, i8 53, i8 174, i8 54, i8 175, i8 55, i8 176, i8 55, i8 177, i8 56, i8 178, i8 57, i8 179, i8 58, i8 180, i8 59, i8 181, i8 60, i8 182, i8 61, i8 183, i8 62, i8 184, i8 63, i8 185, i8 64, i8 186, i8 65, i8 187, i8 67, i8 188, i8 68, i8 189, i8 69, i8 190, i8 70, i8 191, i8 71, i8 192, i8 72, i8 193, i8 73, i8 194, i8 74, i8 195, i8 75, i8 196, i8 77, i8 197, i8 78, i8 198, i8 79, i8 199, i8 80, i8 200, i8 81, i8 201, i8 83, i8 202, i8 84, i8 203, i8 85, i8 204, i8 86, i8 205, i8 88, i8 206, i8 89, i8 207, i8 90, i8 208, i8 92, i8 209, i8 93, i8 210, i8 94, i8 211, i8 96, i8 212, i8 97, i8 213, i8 98, i8 214, i8 100, i8 215, i8 101, i8 216, i8 103, i8 217, i8 104, i8 218, i8 105, i8 219, i8 107, i8 220, i8 108, i8 221, i8 110, i8 222, i8 111, i8 223, i8 113, i8 224, i8 114, i8 225, i8 116, i8 226, i8 117, i8 227, i8 119, i8 228, i8 121, i8 229, i8 122, i8 230, i8 124, i8 231, i8 125, i8 232, i8 127, i8 233, i8 129, i8 234, i8 130, i8 235, i8 132, i8 236, i8 134, i8 237, i8 135, i8 238, i8 137, i8 239, i8 139, i8 240, i8 141, i8 241, i8 142, i8 242, i8 144, i8 243, i8 146, i8 244, i8 148, i8 245, i8 150, i8 246, i8 151, i8 247, i8 153, i8 248, i8 155, i8 249, i8 157, i8 250, i8 159, i8 251, i8 161, i8 252, i8 163, i8 253, i8 165, i8 254, i8 167, i8 255, i8 169, i8 0, i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln98_2_cast"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:1 %zext_ln98_2 = zext i8 %zext_ln98_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln98_2"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:2 %mul_ln98 = mul i24 %zext_ln98_2, i24 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="205" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:2 %mul_ln98 = mul i24 %zext_ln98_2, i24 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:3 %add_ln98 = add i4 %k, i4 3

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:4 %zext_ln98_3 = zext i4 %add_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98_3"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:5 %P_0_addr_10 = getelementptr i16 %P_0, i64 0, i64 %zext_ln98_3

]]></Node>
<StgValue><ssdm name="P_0_addr_10"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:6 %P_0_load_10 = load i4 %P_0_addr_10

]]></Node>
<StgValue><ssdm name="P_0_load_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="210" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:2 %mul_ln98 = mul i24 %zext_ln98_2, i24 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:6 %P_0_load_10 = load i4 %P_0_addr_10

]]></Node>
<StgValue><ssdm name="P_0_load_10"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:7 %shl_ln4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_10, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:8 %sext_ln98 = sext i26 %shl_ln4

]]></Node>
<StgValue><ssdm name="sext_ln98"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="27" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:9 %sext_ln98_1 = sext i24 %mul_ln98

]]></Node>
<StgValue><ssdm name="sext_ln98_1"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:10 %sub_ln98 = sub i27 %sext_ln98, i27 %sext_ln98_1

]]></Node>
<StgValue><ssdm name="sub_ln98"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="216" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:10 %sub_ln98 = sub i27 %sext_ln98, i27 %sext_ln98_1

]]></Node>
<StgValue><ssdm name="sub_ln98"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:11 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98, i32 26

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:12 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln98, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:13 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98, i32 9

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:14 %trunc_ln98 = trunc i27 %sub_ln98

]]></Node>
<StgValue><ssdm name="trunc_ln98"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:15 %icmp_ln98 = icmp_ne  i9 %trunc_ln98, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:16 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98, i32 25

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:17 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98, i32 10

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:18 %or_ln98 = or i1 %tmp_65, i1 %icmp_ln98

]]></Node>
<StgValue><ssdm name="or_ln98"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:19 %and_ln98 = and i1 %or_ln98, i1 %tmp_63

]]></Node>
<StgValue><ssdm name="and_ln98"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:20 %zext_ln98 = zext i1 %and_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:21 %add_ln98_1 = add i16 %trunc_ln5, i16 %zext_ln98

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:22 %store_ln98 = store i16 %add_ln98_1, i4 %P_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:23 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln98_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:24 %xor_ln98 = xor i1 %tmp_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:25 %or_ln98_6 = or i1 %tmp_66, i1 %xor_ln98

]]></Node>
<StgValue><ssdm name="or_ln98_6"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:26 %xor_ln98_2 = xor i1 %tmp_62, i1 %or_ln98_6

]]></Node>
<StgValue><ssdm name="xor_ln98_2"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:27 %xor_ln98_1 = xor i1 %tmp_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98_1"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:28 %xor_ln98_3 = xor i1 %xor_ln98_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98_3"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:29 %or_ln98_1 = or i1 %tmp_66, i1 %xor_ln98_3

]]></Node>
<StgValue><ssdm name="or_ln98_1"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:30 %and_ln98_1 = and i1 %or_ln98_1, i1 %xor_ln98_1

]]></Node>
<StgValue><ssdm name="and_ln98_1"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:31 %or_ln98_8 = or i1 %tmp_64, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="or_ln98_8"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:32 %xor_ln98_4 = xor i1 %or_ln98_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98_4"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:33 %and_ln98_2 = and i1 %tmp_62, i1 %xor_ln98_4

]]></Node>
<StgValue><ssdm name="and_ln98_2"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:34 %or_ln98_2 = or i1 %and_ln98_2, i1 %and_ln98_1

]]></Node>
<StgValue><ssdm name="or_ln98_2"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218_ifconv:35 %br_ln98 = br i1 %or_ln98_2, void %for.inc_ifconv, void %if.end.i.i.i25

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i25:0 %br_ln98 = br i1 %and_ln98_1, void %if.else.i.i.i, void %if.then2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_2" val="1"/>
<literal name="and_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i:0 %br_ln98 = br i1 %and_ln98_2, void %if.end15.i.i.i, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="244" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_2" val="1"/>
<literal name="and_ln98_2" val="1"/>
<literal name="and_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i:0 %store_ln98 = store i16 32768, i4 %P_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_2" val="1"/>
<literal name="and_ln98_2" val="1"/>
<literal name="and_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i:1 %br_ln98 = br void %if.end15.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_2" val="1"/>
<literal name="and_ln98_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i:0 %br_ln98 = br void %for.inc_ifconv

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_2" val="1"/>
<literal name="and_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i:0 %store_ln98 = store i16 32767, i4 %P_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_2" val="1"/>
<literal name="and_ln98_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i:1 %br_ln98 = br void %for.inc_ifconv

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8">
<![CDATA[
for.inc_ifconv:1 %u_index_1 = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1

]]></Node>
<StgValue><ssdm name="u_index_1"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="8" op_123_bw="8" op_124_bw="8" op_125_bw="8" op_126_bw="8" op_127_bw="8" op_128_bw="8" op_129_bw="8" op_130_bw="8" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="8" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="8" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="8" op_153_bw="8" op_154_bw="8" op_155_bw="8" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="8" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="8" op_168_bw="8" op_169_bw="8" op_170_bw="8" op_171_bw="8" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="8" op_183_bw="8" op_184_bw="8" op_185_bw="8" op_186_bw="8" op_187_bw="8" op_188_bw="8" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="8" op_193_bw="8" op_194_bw="8" op_195_bw="8" op_196_bw="8" op_197_bw="8" op_198_bw="8" op_199_bw="8" op_200_bw="8" op_201_bw="8" op_202_bw="8" op_203_bw="8" op_204_bw="8" op_205_bw="8" op_206_bw="8" op_207_bw="8" op_208_bw="8" op_209_bw="8" op_210_bw="8" op_211_bw="8" op_212_bw="8" op_213_bw="8" op_214_bw="8" op_215_bw="8" op_216_bw="8" op_217_bw="8" op_218_bw="8" op_219_bw="8" op_220_bw="8" op_221_bw="8" op_222_bw="8" op_223_bw="8" op_224_bw="8" op_225_bw="8" op_226_bw="8" op_227_bw="8" op_228_bw="8" op_229_bw="8" op_230_bw="8" op_231_bw="8" op_232_bw="8" op_233_bw="8" op_234_bw="8" op_235_bw="8" op_236_bw="8" op_237_bw="8" op_238_bw="8" op_239_bw="8" op_240_bw="8" op_241_bw="8" op_242_bw="8" op_243_bw="8" op_244_bw="8" op_245_bw="8" op_246_bw="8" op_247_bw="8" op_248_bw="8" op_249_bw="8" op_250_bw="8" op_251_bw="8" op_252_bw="8" op_253_bw="8" op_254_bw="8" op_255_bw="8" op_256_bw="8" op_257_bw="8" op_258_bw="8" op_259_bw="8" op_260_bw="8" op_261_bw="8" op_262_bw="8" op_263_bw="8" op_264_bw="8" op_265_bw="8" op_266_bw="8" op_267_bw="8" op_268_bw="8" op_269_bw="8" op_270_bw="8" op_271_bw="8" op_272_bw="8" op_273_bw="8" op_274_bw="8" op_275_bw="8" op_276_bw="8" op_277_bw="8" op_278_bw="8" op_279_bw="8" op_280_bw="8" op_281_bw="8" op_282_bw="8" op_283_bw="8" op_284_bw="8" op_285_bw="8" op_286_bw="8" op_287_bw="8" op_288_bw="8" op_289_bw="8" op_290_bw="8" op_291_bw="8" op_292_bw="8" op_293_bw="8" op_294_bw="8" op_295_bw="8" op_296_bw="8" op_297_bw="8" op_298_bw="8" op_299_bw="8" op_300_bw="8" op_301_bw="8" op_302_bw="8" op_303_bw="8" op_304_bw="8" op_305_bw="8" op_306_bw="8" op_307_bw="8" op_308_bw="8" op_309_bw="8" op_310_bw="8" op_311_bw="8" op_312_bw="8" op_313_bw="8" op_314_bw="8" op_315_bw="8" op_316_bw="8" op_317_bw="8" op_318_bw="8" op_319_bw="8" op_320_bw="8" op_321_bw="8" op_322_bw="8" op_323_bw="8" op_324_bw="8" op_325_bw="8" op_326_bw="8" op_327_bw="8" op_328_bw="8" op_329_bw="8" op_330_bw="8" op_331_bw="8" op_332_bw="8" op_333_bw="8" op_334_bw="8" op_335_bw="8" op_336_bw="8" op_337_bw="8" op_338_bw="8" op_339_bw="8" op_340_bw="8" op_341_bw="8" op_342_bw="8" op_343_bw="8" op_344_bw="8" op_345_bw="8" op_346_bw="8" op_347_bw="8" op_348_bw="8" op_349_bw="8" op_350_bw="8" op_351_bw="8" op_352_bw="8" op_353_bw="8" op_354_bw="8" op_355_bw="8" op_356_bw="8" op_357_bw="8" op_358_bw="8" op_359_bw="8" op_360_bw="8" op_361_bw="8" op_362_bw="8" op_363_bw="8" op_364_bw="8" op_365_bw="8" op_366_bw="8" op_367_bw="8" op_368_bw="8" op_369_bw="8" op_370_bw="8" op_371_bw="8" op_372_bw="8" op_373_bw="8" op_374_bw="8" op_375_bw="8" op_376_bw="8" op_377_bw="8" op_378_bw="8" op_379_bw="8" op_380_bw="8" op_381_bw="8" op_382_bw="8" op_383_bw="8" op_384_bw="8" op_385_bw="8" op_386_bw="8" op_387_bw="8" op_388_bw="8" op_389_bw="8" op_390_bw="8" op_391_bw="8" op_392_bw="8" op_393_bw="8" op_394_bw="8" op_395_bw="8" op_396_bw="8" op_397_bw="8" op_398_bw="8" op_399_bw="8" op_400_bw="8" op_401_bw="8" op_402_bw="8" op_403_bw="8" op_404_bw="8" op_405_bw="8" op_406_bw="8" op_407_bw="8" op_408_bw="8" op_409_bw="8" op_410_bw="8" op_411_bw="8" op_412_bw="8" op_413_bw="8" op_414_bw="8" op_415_bw="8" op_416_bw="8" op_417_bw="8" op_418_bw="8" op_419_bw="8" op_420_bw="8" op_421_bw="8" op_422_bw="8" op_423_bw="8" op_424_bw="8" op_425_bw="8" op_426_bw="8" op_427_bw="8" op_428_bw="8" op_429_bw="8" op_430_bw="8" op_431_bw="8" op_432_bw="8" op_433_bw="8" op_434_bw="8" op_435_bw="8" op_436_bw="8" op_437_bw="8" op_438_bw="8" op_439_bw="8" op_440_bw="8" op_441_bw="8" op_442_bw="8" op_443_bw="8" op_444_bw="8" op_445_bw="8" op_446_bw="8" op_447_bw="8" op_448_bw="8" op_449_bw="8" op_450_bw="8" op_451_bw="8" op_452_bw="8" op_453_bw="8" op_454_bw="8" op_455_bw="8" op_456_bw="8" op_457_bw="8" op_458_bw="8" op_459_bw="8" op_460_bw="8" op_461_bw="8" op_462_bw="8" op_463_bw="8" op_464_bw="8" op_465_bw="8" op_466_bw="8" op_467_bw="8" op_468_bw="8" op_469_bw="8" op_470_bw="8" op_471_bw="8" op_472_bw="8" op_473_bw="8" op_474_bw="8" op_475_bw="8" op_476_bw="8" op_477_bw="8" op_478_bw="8" op_479_bw="8" op_480_bw="8" op_481_bw="8" op_482_bw="8" op_483_bw="8" op_484_bw="8" op_485_bw="8" op_486_bw="8" op_487_bw="8" op_488_bw="8" op_489_bw="8" op_490_bw="8" op_491_bw="8" op_492_bw="8" op_493_bw="8" op_494_bw="8" op_495_bw="8" op_496_bw="8" op_497_bw="8" op_498_bw="8" op_499_bw="8" op_500_bw="8" op_501_bw="8" op_502_bw="8" op_503_bw="8" op_504_bw="8" op_505_bw="8" op_506_bw="8" op_507_bw="8" op_508_bw="8" op_509_bw="8" op_510_bw="8" op_511_bw="8" op_512_bw="8" op_513_bw="8" op_514_bw="8">
<![CDATA[
for.inc_ifconv:2 %zext_ln95_4_cast = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 171, i8 1, i8 169, i8 2, i8 167, i8 3, i8 165, i8 4, i8 163, i8 5, i8 161, i8 6, i8 159, i8 7, i8 157, i8 8, i8 155, i8 9, i8 153, i8 10, i8 151, i8 11, i8 150, i8 12, i8 148, i8 13, i8 146, i8 14, i8 144, i8 15, i8 142, i8 16, i8 141, i8 17, i8 139, i8 18, i8 137, i8 19, i8 135, i8 20, i8 134, i8 21, i8 132, i8 22, i8 130, i8 23, i8 129, i8 24, i8 127, i8 25, i8 125, i8 26, i8 124, i8 27, i8 122, i8 28, i8 121, i8 29, i8 119, i8 30, i8 117, i8 31, i8 116, i8 32, i8 114, i8 33, i8 113, i8 34, i8 111, i8 35, i8 110, i8 36, i8 108, i8 37, i8 107, i8 38, i8 105, i8 39, i8 104, i8 40, i8 103, i8 41, i8 101, i8 42, i8 100, i8 43, i8 98, i8 44, i8 97, i8 45, i8 96, i8 46, i8 94, i8 47, i8 93, i8 48, i8 92, i8 49, i8 90, i8 50, i8 89, i8 51, i8 88, i8 52, i8 86, i8 53, i8 85, i8 54, i8 84, i8 55, i8 83, i8 56, i8 81, i8 57, i8 80, i8 58, i8 79, i8 59, i8 78, i8 60, i8 77, i8 61, i8 75, i8 62, i8 74, i8 63, i8 73, i8 64, i8 72, i8 65, i8 71, i8 66, i8 70, i8 67, i8 69, i8 68, i8 68, i8 69, i8 67, i8 70, i8 65, i8 71, i8 64, i8 72, i8 63, i8 73, i8 62, i8 74, i8 61, i8 75, i8 60, i8 76, i8 59, i8 77, i8 58, i8 78, i8 57, i8 79, i8 56, i8 80, i8 55, i8 81, i8 55, i8 82, i8 54, i8 83, i8 53, i8 84, i8 52, i8 85, i8 51, i8 86, i8 50, i8 87, i8 49, i8 88, i8 48, i8 89, i8 47, i8 90, i8 47, i8 91, i8 46, i8 92, i8 45, i8 93, i8 44, i8 94, i8 43, i8 95, i8 42, i8 96, i8 42, i8 97, i8 41, i8 98, i8 40, i8 99, i8 39, i8 100, i8 39, i8 101, i8 38, i8 102, i8 37, i8 103, i8 36, i8 104, i8 36, i8 105, i8 35, i8 106, i8 34, i8 107, i8 34, i8 108, i8 33, i8 109, i8 32, i8 110, i8 32, i8 111, i8 31, i8 112, i8 30, i8 113, i8 30, i8 114, i8 29, i8 115, i8 29, i8 116, i8 28, i8 117, i8 27, i8 118, i8 27, i8 119, i8 26, i8 120, i8 26, i8 121, i8 25, i8 122, i8 24, i8 123, i8 24, i8 124, i8 23, i8 125, i8 23, i8 126, i8 22, i8 127, i8 22, i8 128, i8 21, i8 129, i8 21, i8 130, i8 20, i8 131, i8 20, i8 132, i8 19, i8 133, i8 19, i8 134, i8 18, i8 135, i8 18, i8 136, i8 18, i8 137, i8 17, i8 138, i8 17, i8 139, i8 16, i8 140, i8 16, i8 141, i8 15, i8 142, i8 15, i8 143, i8 15, i8 144, i8 14, i8 145, i8 14, i8 146, i8 14, i8 147, i8 13, i8 148, i8 13, i8 149, i8 12, i8 150, i8 12, i8 151, i8 12, i8 152, i8 11, i8 153, i8 11, i8 154, i8 11, i8 155, i8 10, i8 156, i8 10, i8 157, i8 10, i8 158, i8 10, i8 159, i8 9, i8 160, i8 9, i8 161, i8 9, i8 162, i8 8, i8 163, i8 8, i8 164, i8 8, i8 165, i8 8, i8 166, i8 7, i8 167, i8 7, i8 168, i8 7, i8 169, i8 7, i8 170, i8 6, i8 171, i8 6, i8 172, i8 6, i8 173, i8 6, i8 174, i8 6, i8 175, i8 5, i8 176, i8 5, i8 177, i8 5, i8 178, i8 5, i8 179, i8 5, i8 180, i8 4, i8 181, i8 4, i8 182, i8 4, i8 183, i8 4, i8 184, i8 4, i8 185, i8 4, i8 186, i8 3, i8 187, i8 3, i8 188, i8 3, i8 189, i8 3, i8 190, i8 3, i8 191, i8 3, i8 192, i8 3, i8 193, i8 3, i8 194, i8 2, i8 195, i8 2, i8 196, i8 2, i8 197, i8 2, i8 198, i8 2, i8 199, i8 2, i8 200, i8 2, i8 201, i8 2, i8 202, i8 2, i8 203, i8 2, i8 204, i8 1, i8 205, i8 1, i8 206, i8 1, i8 207, i8 1, i8 208, i8 1, i8 209, i8 1, i8 210, i8 1, i8 211, i8 1, i8 212, i8 1, i8 213, i8 1, i8 214, i8 1, i8 215, i8 1, i8 216, i8 1, i8 217, i8 1, i8 218, i8 1, i8 219, i8 1, i8 220, i8 0, i8 221, i8 0, i8 222, i8 0, i8 223, i8 0, i8 224, i8 0, i8 225, i8 0, i8 226, i8 0, i8 227, i8 0, i8 228, i8 0, i8 229, i8 0, i8 230, i8 0, i8 231, i8 0, i8 232, i8 0, i8 233, i8 0, i8 234, i8 0, i8 235, i8 0, i8 236, i8 0, i8 237, i8 0, i8 238, i8 0, i8 239, i8 0, i8 240, i8 0, i8 241, i8 0, i8 242, i8 0, i8 243, i8 0, i8 244, i8 0, i8 245, i8 0, i8 246, i8 0, i8 247, i8 0, i8 248, i8 0, i8 249, i8 0, i8 250, i8 0, i8 251, i8 0, i8 252, i8 0, i8 253, i8 0, i8 254, i8 0, i8 255, i8 0, i8 0, i8 %u_index_1

]]></Node>
<StgValue><ssdm name="zext_ln95_4_cast"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="8">
<![CDATA[
for.inc_ifconv:3 %zext_ln95_4 = zext i8 %zext_ln95_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln95_4"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc_ifconv:4 %mul_ln95_1 = mul i24 %zext_ln95_4, i24 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln95_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="4">
<![CDATA[
for.inc_ifconv:0 %k_4 = load i4 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc_ifconv:4 %mul_ln95_1 = mul i24 %zext_ln95_4, i24 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln95_1"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc_ifconv:5 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i4, i4 %k_4, i4 3

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:6 %xor_ln95_10 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95_10"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="4">
<![CDATA[
for.inc_ifconv:7 %trunc_ln95_2 = trunc i4 %k_4

]]></Node>
<StgValue><ssdm name="trunc_ln95_2"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc_ifconv:8 %add_ln95_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln95_10, i3 %trunc_ln95_2

]]></Node>
<StgValue><ssdm name="add_ln95_2"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="4">
<![CDATA[
for.inc_ifconv:9 %zext_ln95_5 = zext i4 %add_ln95_2

]]></Node>
<StgValue><ssdm name="zext_ln95_5"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc_ifconv:10 %P_0_addr_11 = getelementptr i16 %P_0, i64 0, i64 %zext_ln95_5

]]></Node>
<StgValue><ssdm name="P_0_addr_11"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="4">
<![CDATA[
for.inc_ifconv:11 %P_0_load_11 = load i4 %P_0_addr_11

]]></Node>
<StgValue><ssdm name="P_0_load_11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="262" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc_ifconv:4 %mul_ln95_1 = mul i24 %zext_ln95_4, i24 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln95_1"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="4">
<![CDATA[
for.inc_ifconv:11 %P_0_load_11 = load i4 %P_0_addr_11

]]></Node>
<StgValue><ssdm name="P_0_load_11"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc_ifconv:12 %shl_ln95_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_11, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln95_1"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="27" op_0_bw="26">
<![CDATA[
for.inc_ifconv:13 %sext_ln95_2 = sext i26 %shl_ln95_1

]]></Node>
<StgValue><ssdm name="sext_ln95_2"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="27" op_0_bw="24">
<![CDATA[
for.inc_ifconv:14 %sext_ln95_3 = sext i24 %mul_ln95_1

]]></Node>
<StgValue><ssdm name="sext_ln95_3"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc_ifconv:15 %sub_ln95_1 = sub i27 %sext_ln95_2, i27 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="sub_ln95_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="268" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc_ifconv:15 %sub_ln95_1 = sub i27 %sext_ln95_2, i27 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="sub_ln95_1"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
for.inc_ifconv:16 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc_ifconv:17 %trunc_ln95_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln95_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln95_1"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
for.inc_ifconv:18 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="27">
<![CDATA[
for.inc_ifconv:19 %trunc_ln95_3 = trunc i27 %sub_ln95_1

]]></Node>
<StgValue><ssdm name="trunc_ln95_3"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc_ifconv:20 %icmp_ln95_1 = icmp_ne  i9 %trunc_ln95_3, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln95_1"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
for.inc_ifconv:21 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
for.inc_ifconv:22 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln95_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:23 %or_ln95_3 = or i1 %tmp_70, i1 %icmp_ln95_1

]]></Node>
<StgValue><ssdm name="or_ln95_3"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:24 %and_ln95_3 = and i1 %or_ln95_3, i1 %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln95_3"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="1">
<![CDATA[
for.inc_ifconv:25 %zext_ln95_1 = zext i1 %and_ln95_3

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc_ifconv:26 %add_ln95_1 = add i16 %trunc_ln95_1, i16 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc_ifconv:27 %store_ln95 = store i16 %add_ln95_1, i4 %P_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc_ifconv:28 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln95_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:29 %xor_ln95_5 = xor i1 %tmp_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95_5"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:30 %or_ln95_7 = or i1 %tmp_71, i1 %xor_ln95_5

]]></Node>
<StgValue><ssdm name="or_ln95_7"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:31 %xor_ln95_6 = xor i1 %tmp_67, i1 %or_ln95_7

]]></Node>
<StgValue><ssdm name="xor_ln95_6"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:32 %xor_ln95_7 = xor i1 %tmp_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95_7"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:33 %xor_ln95_8 = xor i1 %xor_ln95_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95_8"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:34 %or_ln95_4 = or i1 %tmp_71, i1 %xor_ln95_8

]]></Node>
<StgValue><ssdm name="or_ln95_4"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:35 %and_ln95_4 = and i1 %or_ln95_4, i1 %xor_ln95_7

]]></Node>
<StgValue><ssdm name="and_ln95_4"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:36 %or_ln95_9 = or i1 %tmp_69, i1 %tmp_71

]]></Node>
<StgValue><ssdm name="or_ln95_9"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:37 %xor_ln95_9 = xor i1 %or_ln95_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95_9"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:38 %and_ln95_5 = and i1 %tmp_67, i1 %xor_ln95_9

]]></Node>
<StgValue><ssdm name="and_ln95_5"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc_ifconv:39 %or_ln95_5 = or i1 %and_ln95_5, i1 %and_ln95_4

]]></Node>
<StgValue><ssdm name="or_ln95_5"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc_ifconv:40 %br_ln95 = br i1 %or_ln95_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv, void %if.end.i.i.i588.1

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i588.1:0 %br_ln95 = br i1 %and_ln95_4, void %if.else.i.i.i596.1, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_5" val="1"/>
<literal name="and_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i596.1:0 %br_ln95 = br i1 %and_ln95_5, void %if.end15.i.i.i601.1, void %if.then9.i.i.i600.1

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="296" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_5" val="1"/>
<literal name="and_ln95_5" val="1"/>
<literal name="and_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i600.1:0 %store_ln95 = store i16 32768, i4 %P_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_5" val="1"/>
<literal name="and_ln95_5" val="1"/>
<literal name="and_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i600.1:1 %br_ln95 = br void %if.end15.i.i.i601.1

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_5" val="1"/>
<literal name="and_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i601.1:0 %br_ln95 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_5" val="1"/>
<literal name="and_ln95_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i595.1:0 %store_ln95 = store i16 32767, i4 %P_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln95_5" val="1"/>
<literal name="and_ln95_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i595.1:1 %br_ln95 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="8" op_6_bw="10" op_7_bw="8" op_8_bw="10" op_9_bw="8" op_10_bw="10" op_11_bw="8" op_12_bw="10" op_13_bw="8" op_14_bw="10" op_15_bw="8" op_16_bw="10" op_17_bw="8" op_18_bw="10" op_19_bw="8" op_20_bw="10" op_21_bw="8" op_22_bw="10" op_23_bw="8" op_24_bw="10" op_25_bw="8" op_26_bw="10" op_27_bw="8" op_28_bw="10" op_29_bw="8" op_30_bw="10" op_31_bw="8" op_32_bw="10" op_33_bw="8" op_34_bw="10" op_35_bw="8" op_36_bw="10" op_37_bw="8" op_38_bw="10" op_39_bw="8" op_40_bw="10" op_41_bw="8" op_42_bw="10" op_43_bw="8" op_44_bw="10" op_45_bw="8" op_46_bw="10" op_47_bw="8" op_48_bw="10" op_49_bw="8" op_50_bw="10" op_51_bw="8" op_52_bw="10" op_53_bw="8" op_54_bw="10" op_55_bw="8" op_56_bw="10" op_57_bw="8" op_58_bw="10" op_59_bw="8" op_60_bw="10" op_61_bw="8" op_62_bw="10" op_63_bw="8" op_64_bw="10" op_65_bw="8" op_66_bw="10" op_67_bw="8" op_68_bw="10" op_69_bw="8" op_70_bw="10" op_71_bw="8" op_72_bw="10" op_73_bw="8" op_74_bw="10" op_75_bw="8" op_76_bw="10" op_77_bw="8" op_78_bw="10" op_79_bw="8" op_80_bw="10" op_81_bw="8" op_82_bw="10" op_83_bw="8" op_84_bw="10" op_85_bw="8" op_86_bw="10" op_87_bw="8" op_88_bw="10" op_89_bw="8" op_90_bw="10" op_91_bw="8" op_92_bw="10" op_93_bw="8" op_94_bw="10" op_95_bw="8" op_96_bw="10" op_97_bw="8" op_98_bw="10" op_99_bw="8" op_100_bw="10" op_101_bw="8" op_102_bw="10" op_103_bw="8" op_104_bw="10" op_105_bw="8" op_106_bw="10" op_107_bw="8" op_108_bw="10" op_109_bw="8" op_110_bw="10" op_111_bw="8" op_112_bw="10" op_113_bw="8" op_114_bw="10" op_115_bw="8" op_116_bw="10" op_117_bw="8" op_118_bw="10" op_119_bw="8" op_120_bw="10" op_121_bw="8" op_122_bw="10" op_123_bw="8" op_124_bw="10" op_125_bw="8" op_126_bw="10" op_127_bw="8" op_128_bw="10" op_129_bw="8" op_130_bw="10" op_131_bw="8" op_132_bw="10" op_133_bw="8" op_134_bw="10" op_135_bw="8" op_136_bw="10" op_137_bw="8" op_138_bw="10" op_139_bw="8" op_140_bw="10" op_141_bw="8" op_142_bw="10" op_143_bw="8" op_144_bw="10" op_145_bw="8" op_146_bw="10" op_147_bw="8" op_148_bw="10" op_149_bw="8" op_150_bw="10" op_151_bw="8" op_152_bw="10" op_153_bw="8" op_154_bw="10" op_155_bw="8" op_156_bw="10" op_157_bw="8" op_158_bw="10" op_159_bw="8" op_160_bw="10" op_161_bw="8" op_162_bw="10" op_163_bw="8" op_164_bw="10" op_165_bw="8" op_166_bw="10" op_167_bw="8" op_168_bw="10" op_169_bw="8" op_170_bw="10" op_171_bw="8" op_172_bw="10" op_173_bw="8" op_174_bw="10" op_175_bw="8" op_176_bw="10" op_177_bw="8" op_178_bw="10" op_179_bw="8" op_180_bw="10" op_181_bw="8" op_182_bw="10" op_183_bw="8" op_184_bw="10" op_185_bw="8" op_186_bw="10" op_187_bw="8" op_188_bw="10" op_189_bw="8" op_190_bw="10" op_191_bw="8" op_192_bw="10" op_193_bw="8" op_194_bw="10" op_195_bw="8" op_196_bw="10" op_197_bw="8" op_198_bw="10" op_199_bw="8" op_200_bw="10" op_201_bw="8" op_202_bw="10" op_203_bw="8" op_204_bw="10" op_205_bw="8" op_206_bw="10" op_207_bw="8" op_208_bw="10" op_209_bw="8" op_210_bw="10" op_211_bw="8" op_212_bw="10" op_213_bw="8" op_214_bw="10" op_215_bw="8" op_216_bw="10" op_217_bw="8" op_218_bw="10" op_219_bw="8" op_220_bw="10" op_221_bw="8" op_222_bw="10" op_223_bw="8" op_224_bw="10" op_225_bw="8" op_226_bw="10" op_227_bw="8" op_228_bw="10" op_229_bw="8" op_230_bw="10" op_231_bw="8" op_232_bw="10" op_233_bw="8" op_234_bw="10" op_235_bw="8" op_236_bw="10" op_237_bw="8" op_238_bw="10" op_239_bw="8" op_240_bw="10" op_241_bw="8" op_242_bw="10" op_243_bw="8" op_244_bw="10" op_245_bw="8" op_246_bw="10" op_247_bw="8" op_248_bw="10" op_249_bw="8" op_250_bw="10" op_251_bw="8" op_252_bw="10" op_253_bw="8" op_254_bw="10" op_255_bw="8" op_256_bw="10" op_257_bw="8" op_258_bw="10" op_259_bw="8" op_260_bw="10" op_261_bw="8" op_262_bw="10" op_263_bw="8" op_264_bw="10" op_265_bw="8" op_266_bw="10" op_267_bw="8" op_268_bw="10" op_269_bw="8" op_270_bw="10" op_271_bw="8" op_272_bw="10" op_273_bw="8" op_274_bw="10" op_275_bw="8" op_276_bw="10" op_277_bw="8" op_278_bw="10" op_279_bw="8" op_280_bw="10" op_281_bw="8" op_282_bw="10" op_283_bw="8" op_284_bw="10" op_285_bw="8" op_286_bw="10" op_287_bw="8" op_288_bw="10" op_289_bw="8" op_290_bw="10" op_291_bw="8" op_292_bw="10" op_293_bw="8" op_294_bw="10" op_295_bw="8" op_296_bw="10" op_297_bw="8" op_298_bw="10" op_299_bw="8" op_300_bw="10" op_301_bw="8" op_302_bw="10" op_303_bw="8" op_304_bw="10" op_305_bw="8" op_306_bw="10" op_307_bw="8" op_308_bw="10" op_309_bw="8" op_310_bw="10" op_311_bw="8" op_312_bw="10" op_313_bw="8" op_314_bw="10" op_315_bw="8" op_316_bw="10" op_317_bw="8" op_318_bw="10" op_319_bw="8" op_320_bw="10" op_321_bw="8" op_322_bw="10" op_323_bw="8" op_324_bw="10" op_325_bw="8" op_326_bw="10" op_327_bw="8" op_328_bw="10" op_329_bw="8" op_330_bw="10" op_331_bw="8" op_332_bw="10" op_333_bw="8" op_334_bw="10" op_335_bw="8" op_336_bw="10" op_337_bw="8" op_338_bw="10" op_339_bw="8" op_340_bw="10" op_341_bw="8" op_342_bw="10" op_343_bw="8" op_344_bw="10" op_345_bw="8" op_346_bw="10" op_347_bw="8" op_348_bw="10" op_349_bw="8" op_350_bw="10" op_351_bw="8" op_352_bw="10" op_353_bw="8" op_354_bw="10" op_355_bw="8" op_356_bw="10" op_357_bw="8" op_358_bw="10" op_359_bw="8" op_360_bw="10" op_361_bw="8" op_362_bw="10" op_363_bw="8" op_364_bw="10" op_365_bw="8" op_366_bw="10" op_367_bw="8" op_368_bw="10" op_369_bw="8" op_370_bw="10" op_371_bw="8" op_372_bw="10" op_373_bw="8" op_374_bw="10" op_375_bw="8" op_376_bw="10" op_377_bw="8" op_378_bw="10" op_379_bw="8" op_380_bw="10" op_381_bw="8" op_382_bw="10" op_383_bw="8" op_384_bw="10" op_385_bw="8" op_386_bw="10" op_387_bw="8" op_388_bw="10" op_389_bw="8" op_390_bw="10" op_391_bw="8" op_392_bw="10" op_393_bw="8" op_394_bw="10" op_395_bw="8" op_396_bw="10" op_397_bw="8" op_398_bw="10" op_399_bw="8" op_400_bw="10" op_401_bw="8" op_402_bw="10" op_403_bw="8" op_404_bw="10" op_405_bw="8" op_406_bw="10" op_407_bw="8" op_408_bw="10" op_409_bw="8" op_410_bw="10" op_411_bw="8" op_412_bw="10" op_413_bw="8" op_414_bw="10" op_415_bw="8" op_416_bw="10" op_417_bw="8" op_418_bw="10" op_419_bw="8" op_420_bw="10" op_421_bw="8" op_422_bw="10" op_423_bw="8" op_424_bw="10" op_425_bw="8" op_426_bw="10" op_427_bw="8" op_428_bw="10" op_429_bw="8" op_430_bw="10" op_431_bw="8" op_432_bw="10" op_433_bw="8" op_434_bw="10" op_435_bw="8" op_436_bw="10" op_437_bw="8" op_438_bw="10" op_439_bw="8" op_440_bw="10" op_441_bw="8" op_442_bw="10" op_443_bw="8" op_444_bw="10" op_445_bw="8" op_446_bw="10" op_447_bw="8" op_448_bw="10" op_449_bw="8" op_450_bw="10" op_451_bw="8" op_452_bw="10" op_453_bw="8" op_454_bw="10" op_455_bw="8" op_456_bw="10" op_457_bw="8" op_458_bw="10" op_459_bw="8" op_460_bw="10" op_461_bw="8" op_462_bw="10" op_463_bw="8" op_464_bw="10" op_465_bw="8" op_466_bw="10" op_467_bw="8" op_468_bw="10" op_469_bw="8" op_470_bw="10" op_471_bw="8" op_472_bw="10" op_473_bw="8" op_474_bw="10" op_475_bw="8" op_476_bw="10" op_477_bw="8" op_478_bw="10" op_479_bw="8" op_480_bw="10" op_481_bw="8" op_482_bw="10" op_483_bw="8" op_484_bw="10" op_485_bw="8" op_486_bw="10" op_487_bw="8" op_488_bw="10" op_489_bw="8" op_490_bw="10" op_491_bw="8" op_492_bw="10" op_493_bw="8" op_494_bw="10" op_495_bw="8" op_496_bw="10" op_497_bw="8" op_498_bw="10" op_499_bw="8" op_500_bw="10" op_501_bw="8" op_502_bw="10" op_503_bw="8" op_504_bw="10" op_505_bw="8" op_506_bw="10" op_507_bw="8" op_508_bw="10" op_509_bw="8" op_510_bw="10" op_511_bw="8" op_512_bw="10" op_513_bw="10" op_514_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:0 %zext_ln96_4_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 683, i8 1, i10 683, i8 2, i10 683, i8 3, i10 683, i8 4, i10 682, i8 5, i10 682, i8 6, i10 682, i8 7, i10 682, i8 8, i10 682, i8 9, i10 681, i8 10, i10 681, i8 11, i10 681, i8 12, i10 680, i8 13, i10 680, i8 14, i10 680, i8 15, i10 679, i8 16, i10 679, i8 17, i10 678, i8 18, i10 678, i8 19, i10 677, i8 20, i10 677, i8 21, i10 676, i8 22, i10 675, i8 23, i10 675, i8 24, i10 674, i8 25, i10 673, i8 26, i10 673, i8 27, i10 672, i8 28, i10 671, i8 29, i10 670, i8 30, i10 669, i8 31, i10 669, i8 32, i10 668, i8 33, i10 667, i8 34, i10 666, i8 35, i10 665, i8 36, i10 664, i8 37, i10 663, i8 38, i10 662, i8 39, i10 661, i8 40, i10 660, i8 41, i10 659, i8 42, i10 657, i8 43, i10 656, i8 44, i10 655, i8 45, i10 654, i8 46, i10 653, i8 47, i10 651, i8 48, i10 650, i8 49, i10 649, i8 50, i10 647, i8 51, i10 646, i8 52, i10 645, i8 53, i10 643, i8 54, i10 642, i8 55, i10 640, i8 56, i10 639, i8 57, i10 638, i8 58, i10 636, i8 59, i10 635, i8 60, i10 633, i8 61, i10 631, i8 62, i10 630, i8 63, i10 628, i8 64, i10 627, i8 65, i10 625, i8 66, i10 623, i8 67, i10 622, i8 68, i10 620, i8 69, i10 618, i8 70, i10 617, i8 71, i10 615, i8 72, i10 613, i8 73, i10 611, i8 74, i10 609, i8 75, i10 608, i8 76, i10 606, i8 77, i10 604, i8 78, i10 602, i8 79, i10 600, i8 80, i10 598, i8 81, i10 596, i8 82, i10 594, i8 83, i10 592, i8 84, i10 591, i8 85, i10 589, i8 86, i10 587, i8 87, i10 584, i8 88, i10 582, i8 89, i10 580, i8 90, i10 578, i8 91, i10 576, i8 92, i10 574, i8 93, i10 572, i8 94, i10 570, i8 95, i10 568, i8 96, i10 566, i8 97, i10 564, i8 98, i10 561, i8 99, i10 559, i8 100, i10 557, i8 101, i10 555, i8 102, i10 552, i8 103, i10 550, i8 104, i10 548, i8 105, i10 546, i8 106, i10 543, i8 107, i10 541, i8 108, i10 539, i8 109, i10 537, i8 110, i10 534, i8 111, i10 532, i8 112, i10 530, i8 113, i10 527, i8 114, i10 525, i8 115, i10 522, i8 116, i10 520, i8 117, i10 518, i8 118, i10 515, i8 119, i10 513, i8 120, i10 510, i8 121, i10 508, i8 122, i10 506, i8 123, i10 503, i8 124, i10 501, i8 125, i10 498, i8 126, i10 496, i8 127, i10 493, i8 128, i10 491, i8 129, i10 488, i8 130, i10 486, i8 131, i10 483, i8 132, i10 481, i8 133, i10 478, i8 134, i10 476, i8 135, i10 473, i8 136, i10 470, i8 137, i10 468, i8 138, i10 465, i8 139, i10 463, i8 140, i10 460, i8 141, i10 458, i8 142, i10 455, i8 143, i10 452, i8 144, i10 450, i8 145, i10 447, i8 146, i10 445, i8 147, i10 442, i8 148, i10 439, i8 149, i10 437, i8 150, i10 434, i8 151, i10 431, i8 152, i10 429, i8 153, i10 426, i8 154, i10 424, i8 155, i10 421, i8 156, i10 418, i8 157, i10 416, i8 158, i10 413, i8 159, i10 410, i8 160, i10 408, i8 161, i10 405, i8 162, i10 402, i8 163, i10 400, i8 164, i10 397, i8 165, i10 394, i8 166, i10 392, i8 167, i10 389, i8 168, i10 386, i8 169, i10 384, i8 170, i10 381, i8 171, i10 378, i8 172, i10 376, i8 173, i10 373, i8 174, i10 370, i8 175, i10 368, i8 176, i10 365, i8 177, i10 362, i8 178, i10 360, i8 179, i10 357, i8 180, i10 354, i8 181, i10 352, i8 182, i10 349, i8 183, i10 346, i8 184, i10 344, i8 185, i10 341, i8 186, i10 338, i8 187, i10 336, i8 188, i10 333, i8 189, i10 331, i8 190, i10 328, i8 191, i10 325, i8 192, i10 323, i8 193, i10 320, i8 194, i10 317, i8 195, i10 315, i8 196, i10 312, i8 197, i10 310, i8 198, i10 307, i8 199, i10 304, i8 200, i10 302, i8 201, i10 299, i8 202, i10 297, i8 203, i10 294, i8 204, i10 292, i8 205, i10 289, i8 206, i10 286, i8 207, i10 284, i8 208, i10 281, i8 209, i10 279, i8 210, i10 276, i8 211, i10 274, i8 212, i10 271, i8 213, i10 269, i8 214, i10 266, i8 215, i10 264, i8 216, i10 261, i8 217, i10 259, i8 218, i10 256, i8 219, i10 254, i8 220, i10 251, i8 221, i10 249, i8 222, i10 246, i8 223, i10 244, i8 224, i10 242, i8 225, i10 239, i8 226, i10 237, i8 227, i10 234, i8 228, i10 232, i8 229, i10 230, i8 230, i10 227, i8 231, i10 225, i8 232, i10 223, i8 233, i10 220, i8 234, i10 218, i8 235, i10 216, i8 236, i10 214, i8 237, i10 211, i8 238, i10 209, i8 239, i10 207, i8 240, i10 205, i8 241, i10 202, i8 242, i10 200, i8 243, i10 198, i8 244, i10 196, i8 245, i10 194, i8 246, i10 191, i8 247, i10 189, i8 248, i10 187, i8 249, i10 185, i8 250, i10 183, i8 251, i10 181, i8 252, i10 179, i8 253, i10 177, i8 254, i10 175, i8 255, i10 173, i10 0, i8 %u_index_1

]]></Node>
<StgValue><ssdm name="zext_ln96_4_cast"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:1 %zext_ln96_4 = zext i10 %zext_ln96_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln96_4"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:2 %mul_ln96_1 = mul i26 %zext_ln96_4, i26 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="304" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:2 %mul_ln96_1 = mul i26 %zext_ln96_4, i26 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:3 %add_ln96_2 = add i4 %k_4, i4 9

]]></Node>
<StgValue><ssdm name="add_ln96_2"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:4 %zext_ln96_5 = zext i4 %add_ln96_2

]]></Node>
<StgValue><ssdm name="zext_ln96_5"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:5 %P_0_addr_12 = getelementptr i16 %P_0, i64 0, i64 %zext_ln96_5

]]></Node>
<StgValue><ssdm name="P_0_addr_12"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:6 %P_0_load_12 = load i4 %P_0_addr_12

]]></Node>
<StgValue><ssdm name="P_0_load_12"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="309" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:2 %mul_ln96_1 = mul i26 %zext_ln96_4, i26 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:6 %P_0_load_12 = load i4 %P_0_addr_12

]]></Node>
<StgValue><ssdm name="P_0_load_12"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:7 %shl_ln96_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_12, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln96_1"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:8 %sext_ln96_2 = sext i26 %shl_ln96_1

]]></Node>
<StgValue><ssdm name="sext_ln96_2"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:9 %sext_ln96_3 = sext i26 %mul_ln96_1

]]></Node>
<StgValue><ssdm name="sext_ln96_3"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:10 %sub_ln96_1 = sub i27 %sext_ln96_2, i27 %sext_ln96_3

]]></Node>
<StgValue><ssdm name="sub_ln96_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="315" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:10 %sub_ln96_1 = sub i27 %sext_ln96_2, i27 %sext_ln96_3

]]></Node>
<StgValue><ssdm name="sub_ln96_1"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:11 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:12 %trunc_ln96_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln96_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln96_1"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:13 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:14 %trunc_ln96_2 = trunc i27 %sub_ln96_1

]]></Node>
<StgValue><ssdm name="trunc_ln96_2"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:15 %icmp_ln96_1 = icmp_ne  i9 %trunc_ln96_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln96_1"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:16 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:17 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln96_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:18 %or_ln96_3 = or i1 %tmp_75, i1 %icmp_ln96_1

]]></Node>
<StgValue><ssdm name="or_ln96_3"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:19 %and_ln96_3 = and i1 %or_ln96_3, i1 %tmp_73

]]></Node>
<StgValue><ssdm name="and_ln96_3"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:20 %zext_ln96_1 = zext i1 %and_ln96_3

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:21 %add_ln96_3 = add i16 %trunc_ln96_1, i16 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="add_ln96_3"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:22 %store_ln96 = store i16 %add_ln96_3, i4 %P_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:23 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln96_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:24 %xor_ln96_5 = xor i1 %tmp_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln96_5"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:25 %or_ln96_7 = or i1 %tmp_76, i1 %xor_ln96_5

]]></Node>
<StgValue><ssdm name="or_ln96_7"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:26 %xor_ln96_6 = xor i1 %tmp_72, i1 %or_ln96_7

]]></Node>
<StgValue><ssdm name="xor_ln96_6"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:27 %xor_ln96_7 = xor i1 %tmp_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln96_7"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:28 %xor_ln96_8 = xor i1 %xor_ln96_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln96_8"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:29 %or_ln96_4 = or i1 %tmp_76, i1 %xor_ln96_8

]]></Node>
<StgValue><ssdm name="or_ln96_4"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:30 %and_ln96_4 = and i1 %or_ln96_4, i1 %xor_ln96_7

]]></Node>
<StgValue><ssdm name="and_ln96_4"/></StgValue>
</operation>

<operation id="336" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:31 %or_ln96_9 = or i1 %tmp_74, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="or_ln96_9"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:32 %xor_ln96_9 = xor i1 %or_ln96_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln96_9"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:33 %and_ln96_5 = and i1 %tmp_72, i1 %xor_ln96_9

]]></Node>
<StgValue><ssdm name="and_ln96_5"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:34 %or_ln96_5 = or i1 %and_ln96_5, i1 %and_ln96_4

]]></Node>
<StgValue><ssdm name="or_ln96_5"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1_ifconv:35 %br_ln96 = br i1 %or_ln96_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv, void %if.end.i.i.i396.1

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i396.1:0 %br_ln96 = br i1 %and_ln96_4, void %if.else.i.i.i404.1, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_5" val="1"/>
<literal name="and_ln96_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i404.1:0 %br_ln96 = br i1 %and_ln96_5, void %if.end15.i.i.i409.1, void %if.then9.i.i.i408.1

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="343" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_5" val="1"/>
<literal name="and_ln96_5" val="1"/>
<literal name="and_ln96_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i408.1:0 %store_ln96 = store i16 32768, i4 %P_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_5" val="1"/>
<literal name="and_ln96_5" val="1"/>
<literal name="and_ln96_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i408.1:1 %br_ln96 = br void %if.end15.i.i.i409.1

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_5" val="1"/>
<literal name="and_ln96_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i409.1:0 %br_ln96 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_5" val="1"/>
<literal name="and_ln96_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i403.1:0 %store_ln96 = store i16 32767, i4 %P_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_5" val="1"/>
<literal name="and_ln96_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i403.1:1 %br_ln96 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="8" op_6_bw="10" op_7_bw="8" op_8_bw="10" op_9_bw="8" op_10_bw="10" op_11_bw="8" op_12_bw="10" op_13_bw="8" op_14_bw="10" op_15_bw="8" op_16_bw="10" op_17_bw="8" op_18_bw="10" op_19_bw="8" op_20_bw="10" op_21_bw="8" op_22_bw="10" op_23_bw="8" op_24_bw="10" op_25_bw="8" op_26_bw="10" op_27_bw="8" op_28_bw="10" op_29_bw="8" op_30_bw="10" op_31_bw="8" op_32_bw="10" op_33_bw="8" op_34_bw="10" op_35_bw="8" op_36_bw="10" op_37_bw="8" op_38_bw="10" op_39_bw="8" op_40_bw="10" op_41_bw="8" op_42_bw="10" op_43_bw="8" op_44_bw="10" op_45_bw="8" op_46_bw="10" op_47_bw="8" op_48_bw="10" op_49_bw="8" op_50_bw="10" op_51_bw="8" op_52_bw="10" op_53_bw="8" op_54_bw="10" op_55_bw="8" op_56_bw="10" op_57_bw="8" op_58_bw="10" op_59_bw="8" op_60_bw="10" op_61_bw="8" op_62_bw="10" op_63_bw="8" op_64_bw="10" op_65_bw="8" op_66_bw="10" op_67_bw="8" op_68_bw="10" op_69_bw="8" op_70_bw="10" op_71_bw="8" op_72_bw="10" op_73_bw="8" op_74_bw="10" op_75_bw="8" op_76_bw="10" op_77_bw="8" op_78_bw="10" op_79_bw="8" op_80_bw="10" op_81_bw="8" op_82_bw="10" op_83_bw="8" op_84_bw="10" op_85_bw="8" op_86_bw="10" op_87_bw="8" op_88_bw="10" op_89_bw="8" op_90_bw="10" op_91_bw="8" op_92_bw="10" op_93_bw="8" op_94_bw="10" op_95_bw="8" op_96_bw="10" op_97_bw="8" op_98_bw="10" op_99_bw="8" op_100_bw="10" op_101_bw="8" op_102_bw="10" op_103_bw="8" op_104_bw="10" op_105_bw="8" op_106_bw="10" op_107_bw="8" op_108_bw="10" op_109_bw="8" op_110_bw="10" op_111_bw="8" op_112_bw="10" op_113_bw="8" op_114_bw="10" op_115_bw="8" op_116_bw="10" op_117_bw="8" op_118_bw="10" op_119_bw="8" op_120_bw="10" op_121_bw="8" op_122_bw="10" op_123_bw="8" op_124_bw="10" op_125_bw="8" op_126_bw="10" op_127_bw="8" op_128_bw="10" op_129_bw="8" op_130_bw="10" op_131_bw="8" op_132_bw="10" op_133_bw="8" op_134_bw="10" op_135_bw="8" op_136_bw="10" op_137_bw="8" op_138_bw="10" op_139_bw="8" op_140_bw="10" op_141_bw="8" op_142_bw="10" op_143_bw="8" op_144_bw="10" op_145_bw="8" op_146_bw="10" op_147_bw="8" op_148_bw="10" op_149_bw="8" op_150_bw="10" op_151_bw="8" op_152_bw="10" op_153_bw="8" op_154_bw="10" op_155_bw="8" op_156_bw="10" op_157_bw="8" op_158_bw="10" op_159_bw="8" op_160_bw="10" op_161_bw="8" op_162_bw="10" op_163_bw="8" op_164_bw="10" op_165_bw="8" op_166_bw="10" op_167_bw="8" op_168_bw="10" op_169_bw="8" op_170_bw="10" op_171_bw="8" op_172_bw="10" op_173_bw="8" op_174_bw="10" op_175_bw="8" op_176_bw="10" op_177_bw="8" op_178_bw="10" op_179_bw="8" op_180_bw="10" op_181_bw="8" op_182_bw="10" op_183_bw="8" op_184_bw="10" op_185_bw="8" op_186_bw="10" op_187_bw="8" op_188_bw="10" op_189_bw="8" op_190_bw="10" op_191_bw="8" op_192_bw="10" op_193_bw="8" op_194_bw="10" op_195_bw="8" op_196_bw="10" op_197_bw="8" op_198_bw="10" op_199_bw="8" op_200_bw="10" op_201_bw="8" op_202_bw="10" op_203_bw="8" op_204_bw="10" op_205_bw="8" op_206_bw="10" op_207_bw="8" op_208_bw="10" op_209_bw="8" op_210_bw="10" op_211_bw="8" op_212_bw="10" op_213_bw="8" op_214_bw="10" op_215_bw="8" op_216_bw="10" op_217_bw="8" op_218_bw="10" op_219_bw="8" op_220_bw="10" op_221_bw="8" op_222_bw="10" op_223_bw="8" op_224_bw="10" op_225_bw="8" op_226_bw="10" op_227_bw="8" op_228_bw="10" op_229_bw="8" op_230_bw="10" op_231_bw="8" op_232_bw="10" op_233_bw="8" op_234_bw="10" op_235_bw="8" op_236_bw="10" op_237_bw="8" op_238_bw="10" op_239_bw="8" op_240_bw="10" op_241_bw="8" op_242_bw="10" op_243_bw="8" op_244_bw="10" op_245_bw="8" op_246_bw="10" op_247_bw="8" op_248_bw="10" op_249_bw="8" op_250_bw="10" op_251_bw="8" op_252_bw="10" op_253_bw="8" op_254_bw="10" op_255_bw="8" op_256_bw="10" op_257_bw="8" op_258_bw="10" op_259_bw="8" op_260_bw="10" op_261_bw="8" op_262_bw="10" op_263_bw="8" op_264_bw="10" op_265_bw="8" op_266_bw="10" op_267_bw="8" op_268_bw="10" op_269_bw="8" op_270_bw="10" op_271_bw="8" op_272_bw="10" op_273_bw="8" op_274_bw="10" op_275_bw="8" op_276_bw="10" op_277_bw="8" op_278_bw="10" op_279_bw="8" op_280_bw="10" op_281_bw="8" op_282_bw="10" op_283_bw="8" op_284_bw="10" op_285_bw="8" op_286_bw="10" op_287_bw="8" op_288_bw="10" op_289_bw="8" op_290_bw="10" op_291_bw="8" op_292_bw="10" op_293_bw="8" op_294_bw="10" op_295_bw="8" op_296_bw="10" op_297_bw="8" op_298_bw="10" op_299_bw="8" op_300_bw="10" op_301_bw="8" op_302_bw="10" op_303_bw="8" op_304_bw="10" op_305_bw="8" op_306_bw="10" op_307_bw="8" op_308_bw="10" op_309_bw="8" op_310_bw="10" op_311_bw="8" op_312_bw="10" op_313_bw="8" op_314_bw="10" op_315_bw="8" op_316_bw="10" op_317_bw="8" op_318_bw="10" op_319_bw="8" op_320_bw="10" op_321_bw="8" op_322_bw="10" op_323_bw="8" op_324_bw="10" op_325_bw="8" op_326_bw="10" op_327_bw="8" op_328_bw="10" op_329_bw="8" op_330_bw="10" op_331_bw="8" op_332_bw="10" op_333_bw="8" op_334_bw="10" op_335_bw="8" op_336_bw="10" op_337_bw="8" op_338_bw="10" op_339_bw="8" op_340_bw="10" op_341_bw="8" op_342_bw="10" op_343_bw="8" op_344_bw="10" op_345_bw="8" op_346_bw="10" op_347_bw="8" op_348_bw="10" op_349_bw="8" op_350_bw="10" op_351_bw="8" op_352_bw="10" op_353_bw="8" op_354_bw="10" op_355_bw="8" op_356_bw="10" op_357_bw="8" op_358_bw="10" op_359_bw="8" op_360_bw="10" op_361_bw="8" op_362_bw="10" op_363_bw="8" op_364_bw="10" op_365_bw="8" op_366_bw="10" op_367_bw="8" op_368_bw="10" op_369_bw="8" op_370_bw="10" op_371_bw="8" op_372_bw="10" op_373_bw="8" op_374_bw="10" op_375_bw="8" op_376_bw="10" op_377_bw="8" op_378_bw="10" op_379_bw="8" op_380_bw="10" op_381_bw="8" op_382_bw="10" op_383_bw="8" op_384_bw="10" op_385_bw="8" op_386_bw="10" op_387_bw="8" op_388_bw="10" op_389_bw="8" op_390_bw="10" op_391_bw="8" op_392_bw="10" op_393_bw="8" op_394_bw="10" op_395_bw="8" op_396_bw="10" op_397_bw="8" op_398_bw="10" op_399_bw="8" op_400_bw="10" op_401_bw="8" op_402_bw="10" op_403_bw="8" op_404_bw="10" op_405_bw="8" op_406_bw="10" op_407_bw="8" op_408_bw="10" op_409_bw="8" op_410_bw="10" op_411_bw="8" op_412_bw="10" op_413_bw="8" op_414_bw="10" op_415_bw="8" op_416_bw="10" op_417_bw="8" op_418_bw="10" op_419_bw="8" op_420_bw="10" op_421_bw="8" op_422_bw="10" op_423_bw="8" op_424_bw="10" op_425_bw="8" op_426_bw="10" op_427_bw="8" op_428_bw="10" op_429_bw="8" op_430_bw="10" op_431_bw="8" op_432_bw="10" op_433_bw="8" op_434_bw="10" op_435_bw="8" op_436_bw="10" op_437_bw="8" op_438_bw="10" op_439_bw="8" op_440_bw="10" op_441_bw="8" op_442_bw="10" op_443_bw="8" op_444_bw="10" op_445_bw="8" op_446_bw="10" op_447_bw="8" op_448_bw="10" op_449_bw="8" op_450_bw="10" op_451_bw="8" op_452_bw="10" op_453_bw="8" op_454_bw="10" op_455_bw="8" op_456_bw="10" op_457_bw="8" op_458_bw="10" op_459_bw="8" op_460_bw="10" op_461_bw="8" op_462_bw="10" op_463_bw="8" op_464_bw="10" op_465_bw="8" op_466_bw="10" op_467_bw="8" op_468_bw="10" op_469_bw="8" op_470_bw="10" op_471_bw="8" op_472_bw="10" op_473_bw="8" op_474_bw="10" op_475_bw="8" op_476_bw="10" op_477_bw="8" op_478_bw="10" op_479_bw="8" op_480_bw="10" op_481_bw="8" op_482_bw="10" op_483_bw="8" op_484_bw="10" op_485_bw="8" op_486_bw="10" op_487_bw="8" op_488_bw="10" op_489_bw="8" op_490_bw="10" op_491_bw="8" op_492_bw="10" op_493_bw="8" op_494_bw="10" op_495_bw="8" op_496_bw="10" op_497_bw="8" op_498_bw="10" op_499_bw="8" op_500_bw="10" op_501_bw="8" op_502_bw="10" op_503_bw="8" op_504_bw="10" op_505_bw="8" op_506_bw="10" op_507_bw="8" op_508_bw="10" op_509_bw="8" op_510_bw="10" op_511_bw="8" op_512_bw="10" op_513_bw="10" op_514_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:0 %zext_ln97_4_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 171, i8 1, i10 173, i8 2, i10 175, i8 3, i10 177, i8 4, i10 179, i8 5, i10 181, i8 6, i10 183, i8 7, i10 185, i8 8, i10 187, i8 9, i10 189, i8 10, i10 191, i8 11, i10 194, i8 12, i10 196, i8 13, i10 198, i8 14, i10 200, i8 15, i10 202, i8 16, i10 205, i8 17, i10 207, i8 18, i10 209, i8 19, i10 211, i8 20, i10 214, i8 21, i10 216, i8 22, i10 218, i8 23, i10 220, i8 24, i10 223, i8 25, i10 225, i8 26, i10 227, i8 27, i10 230, i8 28, i10 232, i8 29, i10 234, i8 30, i10 237, i8 31, i10 239, i8 32, i10 242, i8 33, i10 244, i8 34, i10 246, i8 35, i10 249, i8 36, i10 251, i8 37, i10 254, i8 38, i10 256, i8 39, i10 259, i8 40, i10 261, i8 41, i10 264, i8 42, i10 266, i8 43, i10 269, i8 44, i10 271, i8 45, i10 274, i8 46, i10 276, i8 47, i10 279, i8 48, i10 281, i8 49, i10 284, i8 50, i10 286, i8 51, i10 289, i8 52, i10 292, i8 53, i10 294, i8 54, i10 297, i8 55, i10 299, i8 56, i10 302, i8 57, i10 304, i8 58, i10 307, i8 59, i10 310, i8 60, i10 312, i8 61, i10 315, i8 62, i10 317, i8 63, i10 320, i8 64, i10 323, i8 65, i10 325, i8 66, i10 328, i8 67, i10 331, i8 68, i10 333, i8 69, i10 336, i8 70, i10 338, i8 71, i10 341, i8 72, i10 344, i8 73, i10 346, i8 74, i10 349, i8 75, i10 352, i8 76, i10 354, i8 77, i10 357, i8 78, i10 360, i8 79, i10 362, i8 80, i10 365, i8 81, i10 368, i8 82, i10 370, i8 83, i10 373, i8 84, i10 376, i8 85, i10 378, i8 86, i10 381, i8 87, i10 384, i8 88, i10 386, i8 89, i10 389, i8 90, i10 392, i8 91, i10 394, i8 92, i10 397, i8 93, i10 400, i8 94, i10 402, i8 95, i10 405, i8 96, i10 408, i8 97, i10 410, i8 98, i10 413, i8 99, i10 416, i8 100, i10 418, i8 101, i10 421, i8 102, i10 424, i8 103, i10 426, i8 104, i10 429, i8 105, i10 431, i8 106, i10 434, i8 107, i10 437, i8 108, i10 439, i8 109, i10 442, i8 110, i10 445, i8 111, i10 447, i8 112, i10 450, i8 113, i10 452, i8 114, i10 455, i8 115, i10 458, i8 116, i10 460, i8 117, i10 463, i8 118, i10 465, i8 119, i10 468, i8 120, i10 470, i8 121, i10 473, i8 122, i10 476, i8 123, i10 478, i8 124, i10 481, i8 125, i10 483, i8 126, i10 486, i8 127, i10 488, i8 128, i10 491, i8 129, i10 493, i8 130, i10 496, i8 131, i10 498, i8 132, i10 501, i8 133, i10 503, i8 134, i10 506, i8 135, i10 508, i8 136, i10 510, i8 137, i10 513, i8 138, i10 515, i8 139, i10 518, i8 140, i10 520, i8 141, i10 522, i8 142, i10 525, i8 143, i10 527, i8 144, i10 530, i8 145, i10 532, i8 146, i10 534, i8 147, i10 537, i8 148, i10 539, i8 149, i10 541, i8 150, i10 543, i8 151, i10 546, i8 152, i10 548, i8 153, i10 550, i8 154, i10 552, i8 155, i10 555, i8 156, i10 557, i8 157, i10 559, i8 158, i10 561, i8 159, i10 564, i8 160, i10 566, i8 161, i10 568, i8 162, i10 570, i8 163, i10 572, i8 164, i10 574, i8 165, i10 576, i8 166, i10 578, i8 167, i10 580, i8 168, i10 582, i8 169, i10 584, i8 170, i10 587, i8 171, i10 589, i8 172, i10 591, i8 173, i10 592, i8 174, i10 594, i8 175, i10 596, i8 176, i10 598, i8 177, i10 600, i8 178, i10 602, i8 179, i10 604, i8 180, i10 606, i8 181, i10 608, i8 182, i10 609, i8 183, i10 611, i8 184, i10 613, i8 185, i10 615, i8 186, i10 617, i8 187, i10 618, i8 188, i10 620, i8 189, i10 622, i8 190, i10 623, i8 191, i10 625, i8 192, i10 627, i8 193, i10 628, i8 194, i10 630, i8 195, i10 631, i8 196, i10 633, i8 197, i10 635, i8 198, i10 636, i8 199, i10 638, i8 200, i10 639, i8 201, i10 640, i8 202, i10 642, i8 203, i10 643, i8 204, i10 645, i8 205, i10 646, i8 206, i10 647, i8 207, i10 649, i8 208, i10 650, i8 209, i10 651, i8 210, i10 653, i8 211, i10 654, i8 212, i10 655, i8 213, i10 656, i8 214, i10 657, i8 215, i10 659, i8 216, i10 660, i8 217, i10 661, i8 218, i10 662, i8 219, i10 663, i8 220, i10 664, i8 221, i10 665, i8 222, i10 666, i8 223, i10 667, i8 224, i10 668, i8 225, i10 669, i8 226, i10 669, i8 227, i10 670, i8 228, i10 671, i8 229, i10 672, i8 230, i10 673, i8 231, i10 673, i8 232, i10 674, i8 233, i10 675, i8 234, i10 675, i8 235, i10 676, i8 236, i10 677, i8 237, i10 677, i8 238, i10 678, i8 239, i10 678, i8 240, i10 679, i8 241, i10 679, i8 242, i10 680, i8 243, i10 680, i8 244, i10 680, i8 245, i10 681, i8 246, i10 681, i8 247, i10 681, i8 248, i10 682, i8 249, i10 682, i8 250, i10 682, i8 251, i10 682, i8 252, i10 682, i8 253, i10 683, i8 254, i10 683, i8 255, i10 683, i10 0, i8 %u_index_1

]]></Node>
<StgValue><ssdm name="zext_ln97_4_cast"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:1 %zext_ln97_4 = zext i10 %zext_ln97_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln97_4"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:2 %mul_ln97_1 = mul i26 %zext_ln97_4, i26 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln97_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="351" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:2 %mul_ln97_1 = mul i26 %zext_ln97_4, i26 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln97_1"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:3 %add_ln97_2 = add i4 %k_4, i4 10

]]></Node>
<StgValue><ssdm name="add_ln97_2"/></StgValue>
</operation>

<operation id="353" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:4 %zext_ln97_5 = zext i4 %add_ln97_2

]]></Node>
<StgValue><ssdm name="zext_ln97_5"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:5 %P_0_addr_13 = getelementptr i16 %P_0, i64 0, i64 %zext_ln97_5

]]></Node>
<StgValue><ssdm name="P_0_addr_13"/></StgValue>
</operation>

<operation id="355" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:6 %P_0_load_13 = load i4 %P_0_addr_13

]]></Node>
<StgValue><ssdm name="P_0_load_13"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="356" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:2 %mul_ln97_1 = mul i26 %zext_ln97_4, i26 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln97_1"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:6 %P_0_load_13 = load i4 %P_0_addr_13

]]></Node>
<StgValue><ssdm name="P_0_load_13"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:7 %shl_ln97_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_13, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln97_1"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:8 %sext_ln97_2 = sext i26 %shl_ln97_1

]]></Node>
<StgValue><ssdm name="sext_ln97_2"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:9 %sext_ln97_3 = sext i26 %mul_ln97_1

]]></Node>
<StgValue><ssdm name="sext_ln97_3"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:10 %sub_ln97_1 = sub i27 %sext_ln97_2, i27 %sext_ln97_3

]]></Node>
<StgValue><ssdm name="sub_ln97_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="362" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:10 %sub_ln97_1 = sub i27 %sext_ln97_2, i27 %sext_ln97_3

]]></Node>
<StgValue><ssdm name="sub_ln97_1"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:11 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:12 %trunc_ln97_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln97_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln97_1"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:13 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:14 %trunc_ln97_2 = trunc i27 %sub_ln97_1

]]></Node>
<StgValue><ssdm name="trunc_ln97_2"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:15 %icmp_ln97_1 = icmp_ne  i9 %trunc_ln97_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_1"/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:16 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:17 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln97_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:18 %or_ln97_3 = or i1 %tmp_80, i1 %icmp_ln97_1

]]></Node>
<StgValue><ssdm name="or_ln97_3"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:19 %and_ln97_3 = and i1 %or_ln97_3, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="and_ln97_3"/></StgValue>
</operation>

<operation id="372" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:20 %zext_ln97_1 = zext i1 %and_ln97_3

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="373" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:21 %add_ln97_3 = add i16 %trunc_ln97_1, i16 %zext_ln97_1

]]></Node>
<StgValue><ssdm name="add_ln97_3"/></StgValue>
</operation>

<operation id="374" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:22 %store_ln97 = store i16 %add_ln97_3, i4 %P_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:23 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln97_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:24 %xor_ln97_5 = xor i1 %tmp_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln97_5"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:25 %or_ln97_7 = or i1 %tmp_81, i1 %xor_ln97_5

]]></Node>
<StgValue><ssdm name="or_ln97_7"/></StgValue>
</operation>

<operation id="378" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:26 %xor_ln97_6 = xor i1 %tmp_77, i1 %or_ln97_7

]]></Node>
<StgValue><ssdm name="xor_ln97_6"/></StgValue>
</operation>

<operation id="379" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:27 %xor_ln97_7 = xor i1 %tmp_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln97_7"/></StgValue>
</operation>

<operation id="380" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:28 %xor_ln97_8 = xor i1 %xor_ln97_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln97_8"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:29 %or_ln97_4 = or i1 %tmp_81, i1 %xor_ln97_8

]]></Node>
<StgValue><ssdm name="or_ln97_4"/></StgValue>
</operation>

<operation id="382" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:30 %and_ln97_4 = and i1 %or_ln97_4, i1 %xor_ln97_7

]]></Node>
<StgValue><ssdm name="and_ln97_4"/></StgValue>
</operation>

<operation id="383" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:31 %or_ln97_9 = or i1 %tmp_79, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="or_ln97_9"/></StgValue>
</operation>

<operation id="384" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:32 %xor_ln97_9 = xor i1 %or_ln97_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln97_9"/></StgValue>
</operation>

<operation id="385" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:33 %and_ln97_5 = and i1 %tmp_77, i1 %xor_ln97_9

]]></Node>
<StgValue><ssdm name="and_ln97_5"/></StgValue>
</operation>

<operation id="386" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:34 %or_ln97_5 = or i1 %and_ln97_5, i1 %and_ln97_4

]]></Node>
<StgValue><ssdm name="or_ln97_5"/></StgValue>
</operation>

<operation id="387" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1_ifconv:35 %br_ln97 = br i1 %or_ln97_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv, void %if.end.i.i.i204.1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="388" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i204.1:0 %br_ln97 = br i1 %and_ln97_4, void %if.else.i.i.i212.1, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="389" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_5" val="1"/>
<literal name="and_ln97_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i212.1:0 %br_ln97 = br i1 %and_ln97_5, void %if.end15.i.i.i217.1, void %if.then9.i.i.i216.1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="390" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_5" val="1"/>
<literal name="and_ln97_5" val="1"/>
<literal name="and_ln97_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i216.1:0 %store_ln97 = store i16 32768, i4 %P_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="391" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_5" val="1"/>
<literal name="and_ln97_5" val="1"/>
<literal name="and_ln97_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i216.1:1 %br_ln97 = br void %if.end15.i.i.i217.1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="392" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_5" val="1"/>
<literal name="and_ln97_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i217.1:0 %br_ln97 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="393" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_5" val="1"/>
<literal name="and_ln97_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i211.1:0 %store_ln97 = store i16 32767, i4 %P_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="394" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln97_5" val="1"/>
<literal name="and_ln97_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i211.1:1 %br_ln97 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="395" st_id="30" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="8" op_123_bw="8" op_124_bw="8" op_125_bw="8" op_126_bw="8" op_127_bw="8" op_128_bw="8" op_129_bw="8" op_130_bw="8" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="8" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="8" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="8" op_153_bw="8" op_154_bw="8" op_155_bw="8" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="8" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="8" op_168_bw="8" op_169_bw="8" op_170_bw="8" op_171_bw="8" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="8" op_183_bw="8" op_184_bw="8" op_185_bw="8" op_186_bw="8" op_187_bw="8" op_188_bw="8" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="8" op_193_bw="8" op_194_bw="8" op_195_bw="8" op_196_bw="8" op_197_bw="8" op_198_bw="8" op_199_bw="8" op_200_bw="8" op_201_bw="8" op_202_bw="8" op_203_bw="8" op_204_bw="8" op_205_bw="8" op_206_bw="8" op_207_bw="8" op_208_bw="8" op_209_bw="8" op_210_bw="8" op_211_bw="8" op_212_bw="8" op_213_bw="8" op_214_bw="8" op_215_bw="8" op_216_bw="8" op_217_bw="8" op_218_bw="8" op_219_bw="8" op_220_bw="8" op_221_bw="8" op_222_bw="8" op_223_bw="8" op_224_bw="8" op_225_bw="8" op_226_bw="8" op_227_bw="8" op_228_bw="8" op_229_bw="8" op_230_bw="8" op_231_bw="8" op_232_bw="8" op_233_bw="8" op_234_bw="8" op_235_bw="8" op_236_bw="8" op_237_bw="8" op_238_bw="8" op_239_bw="8" op_240_bw="8" op_241_bw="8" op_242_bw="8" op_243_bw="8" op_244_bw="8" op_245_bw="8" op_246_bw="8" op_247_bw="8" op_248_bw="8" op_249_bw="8" op_250_bw="8" op_251_bw="8" op_252_bw="8" op_253_bw="8" op_254_bw="8" op_255_bw="8" op_256_bw="8" op_257_bw="8" op_258_bw="8" op_259_bw="8" op_260_bw="8" op_261_bw="8" op_262_bw="8" op_263_bw="8" op_264_bw="8" op_265_bw="8" op_266_bw="8" op_267_bw="8" op_268_bw="8" op_269_bw="8" op_270_bw="8" op_271_bw="8" op_272_bw="8" op_273_bw="8" op_274_bw="8" op_275_bw="8" op_276_bw="8" op_277_bw="8" op_278_bw="8" op_279_bw="8" op_280_bw="8" op_281_bw="8" op_282_bw="8" op_283_bw="8" op_284_bw="8" op_285_bw="8" op_286_bw="8" op_287_bw="8" op_288_bw="8" op_289_bw="8" op_290_bw="8" op_291_bw="8" op_292_bw="8" op_293_bw="8" op_294_bw="8" op_295_bw="8" op_296_bw="8" op_297_bw="8" op_298_bw="8" op_299_bw="8" op_300_bw="8" op_301_bw="8" op_302_bw="8" op_303_bw="8" op_304_bw="8" op_305_bw="8" op_306_bw="8" op_307_bw="8" op_308_bw="8" op_309_bw="8" op_310_bw="8" op_311_bw="8" op_312_bw="8" op_313_bw="8" op_314_bw="8" op_315_bw="8" op_316_bw="8" op_317_bw="8" op_318_bw="8" op_319_bw="8" op_320_bw="8" op_321_bw="8" op_322_bw="8" op_323_bw="8" op_324_bw="8" op_325_bw="8" op_326_bw="8" op_327_bw="8" op_328_bw="8" op_329_bw="8" op_330_bw="8" op_331_bw="8" op_332_bw="8" op_333_bw="8" op_334_bw="8" op_335_bw="8" op_336_bw="8" op_337_bw="8" op_338_bw="8" op_339_bw="8" op_340_bw="8" op_341_bw="8" op_342_bw="8" op_343_bw="8" op_344_bw="8" op_345_bw="8" op_346_bw="8" op_347_bw="8" op_348_bw="8" op_349_bw="8" op_350_bw="8" op_351_bw="8" op_352_bw="8" op_353_bw="8" op_354_bw="8" op_355_bw="8" op_356_bw="8" op_357_bw="8" op_358_bw="8" op_359_bw="8" op_360_bw="8" op_361_bw="8" op_362_bw="8" op_363_bw="8" op_364_bw="8" op_365_bw="8" op_366_bw="8" op_367_bw="8" op_368_bw="8" op_369_bw="8" op_370_bw="8" op_371_bw="8" op_372_bw="8" op_373_bw="8" op_374_bw="8" op_375_bw="8" op_376_bw="8" op_377_bw="8" op_378_bw="8" op_379_bw="8" op_380_bw="8" op_381_bw="8" op_382_bw="8" op_383_bw="8" op_384_bw="8" op_385_bw="8" op_386_bw="8" op_387_bw="8" op_388_bw="8" op_389_bw="8" op_390_bw="8" op_391_bw="8" op_392_bw="8" op_393_bw="8" op_394_bw="8" op_395_bw="8" op_396_bw="8" op_397_bw="8" op_398_bw="8" op_399_bw="8" op_400_bw="8" op_401_bw="8" op_402_bw="8" op_403_bw="8" op_404_bw="8" op_405_bw="8" op_406_bw="8" op_407_bw="8" op_408_bw="8" op_409_bw="8" op_410_bw="8" op_411_bw="8" op_412_bw="8" op_413_bw="8" op_414_bw="8" op_415_bw="8" op_416_bw="8" op_417_bw="8" op_418_bw="8" op_419_bw="8" op_420_bw="8" op_421_bw="8" op_422_bw="8" op_423_bw="8" op_424_bw="8" op_425_bw="8" op_426_bw="8" op_427_bw="8" op_428_bw="8" op_429_bw="8" op_430_bw="8" op_431_bw="8" op_432_bw="8" op_433_bw="8" op_434_bw="8" op_435_bw="8" op_436_bw="8" op_437_bw="8" op_438_bw="8" op_439_bw="8" op_440_bw="8" op_441_bw="8" op_442_bw="8" op_443_bw="8" op_444_bw="8" op_445_bw="8" op_446_bw="8" op_447_bw="8" op_448_bw="8" op_449_bw="8" op_450_bw="8" op_451_bw="8" op_452_bw="8" op_453_bw="8" op_454_bw="8" op_455_bw="8" op_456_bw="8" op_457_bw="8" op_458_bw="8" op_459_bw="8" op_460_bw="8" op_461_bw="8" op_462_bw="8" op_463_bw="8" op_464_bw="8" op_465_bw="8" op_466_bw="8" op_467_bw="8" op_468_bw="8" op_469_bw="8" op_470_bw="8" op_471_bw="8" op_472_bw="8" op_473_bw="8" op_474_bw="8" op_475_bw="8" op_476_bw="8" op_477_bw="8" op_478_bw="8" op_479_bw="8" op_480_bw="8" op_481_bw="8" op_482_bw="8" op_483_bw="8" op_484_bw="8" op_485_bw="8" op_486_bw="8" op_487_bw="8" op_488_bw="8" op_489_bw="8" op_490_bw="8" op_491_bw="8" op_492_bw="8" op_493_bw="8" op_494_bw="8" op_495_bw="8" op_496_bw="8" op_497_bw="8" op_498_bw="8" op_499_bw="8" op_500_bw="8" op_501_bw="8" op_502_bw="8" op_503_bw="8" op_504_bw="8" op_505_bw="8" op_506_bw="8" op_507_bw="8" op_508_bw="8" op_509_bw="8" op_510_bw="8" op_511_bw="8" op_512_bw="8" op_513_bw="8" op_514_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:0 %zext_ln98_4_cast = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 0, i8 1, i8 0, i8 2, i8 0, i8 3, i8 0, i8 4, i8 0, i8 5, i8 0, i8 6, i8 0, i8 7, i8 0, i8 8, i8 0, i8 9, i8 0, i8 10, i8 0, i8 11, i8 0, i8 12, i8 0, i8 13, i8 0, i8 14, i8 0, i8 15, i8 0, i8 16, i8 0, i8 17, i8 0, i8 18, i8 0, i8 19, i8 0, i8 20, i8 0, i8 21, i8 0, i8 22, i8 0, i8 23, i8 0, i8 24, i8 0, i8 25, i8 0, i8 26, i8 0, i8 27, i8 0, i8 28, i8 0, i8 29, i8 0, i8 30, i8 0, i8 31, i8 0, i8 32, i8 0, i8 33, i8 0, i8 34, i8 0, i8 35, i8 0, i8 36, i8 0, i8 37, i8 1, i8 38, i8 1, i8 39, i8 1, i8 40, i8 1, i8 41, i8 1, i8 42, i8 1, i8 43, i8 1, i8 44, i8 1, i8 45, i8 1, i8 46, i8 1, i8 47, i8 1, i8 48, i8 1, i8 49, i8 1, i8 50, i8 1, i8 51, i8 1, i8 52, i8 1, i8 53, i8 2, i8 54, i8 2, i8 55, i8 2, i8 56, i8 2, i8 57, i8 2, i8 58, i8 2, i8 59, i8 2, i8 60, i8 2, i8 61, i8 2, i8 62, i8 2, i8 63, i8 3, i8 64, i8 3, i8 65, i8 3, i8 66, i8 3, i8 67, i8 3, i8 68, i8 3, i8 69, i8 3, i8 70, i8 3, i8 71, i8 4, i8 72, i8 4, i8 73, i8 4, i8 74, i8 4, i8 75, i8 4, i8 76, i8 4, i8 77, i8 5, i8 78, i8 5, i8 79, i8 5, i8 80, i8 5, i8 81, i8 5, i8 82, i8 6, i8 83, i8 6, i8 84, i8 6, i8 85, i8 6, i8 86, i8 6, i8 87, i8 7, i8 88, i8 7, i8 89, i8 7, i8 90, i8 7, i8 91, i8 8, i8 92, i8 8, i8 93, i8 8, i8 94, i8 8, i8 95, i8 9, i8 96, i8 9, i8 97, i8 9, i8 98, i8 10, i8 99, i8 10, i8 100, i8 10, i8 101, i8 10, i8 102, i8 11, i8 103, i8 11, i8 104, i8 11, i8 105, i8 12, i8 106, i8 12, i8 107, i8 12, i8 108, i8 13, i8 109, i8 13, i8 110, i8 14, i8 111, i8 14, i8 112, i8 14, i8 113, i8 15, i8 114, i8 15, i8 115, i8 15, i8 116, i8 16, i8 117, i8 16, i8 118, i8 17, i8 119, i8 17, i8 120, i8 18, i8 121, i8 18, i8 122, i8 18, i8 123, i8 19, i8 124, i8 19, i8 125, i8 20, i8 126, i8 20, i8 127, i8 21, i8 128, i8 21, i8 129, i8 22, i8 130, i8 22, i8 131, i8 23, i8 132, i8 23, i8 133, i8 24, i8 134, i8 24, i8 135, i8 25, i8 136, i8 26, i8 137, i8 26, i8 138, i8 27, i8 139, i8 27, i8 140, i8 28, i8 141, i8 29, i8 142, i8 29, i8 143, i8 30, i8 144, i8 30, i8 145, i8 31, i8 146, i8 32, i8 147, i8 32, i8 148, i8 33, i8 149, i8 34, i8 150, i8 34, i8 151, i8 35, i8 152, i8 36, i8 153, i8 36, i8 154, i8 37, i8 155, i8 38, i8 156, i8 39, i8 157, i8 39, i8 158, i8 40, i8 159, i8 41, i8 160, i8 42, i8 161, i8 42, i8 162, i8 43, i8 163, i8 44, i8 164, i8 45, i8 165, i8 46, i8 166, i8 47, i8 167, i8 47, i8 168, i8 48, i8 169, i8 49, i8 170, i8 50, i8 171, i8 51, i8 172, i8 52, i8 173, i8 53, i8 174, i8 54, i8 175, i8 55, i8 176, i8 55, i8 177, i8 56, i8 178, i8 57, i8 179, i8 58, i8 180, i8 59, i8 181, i8 60, i8 182, i8 61, i8 183, i8 62, i8 184, i8 63, i8 185, i8 64, i8 186, i8 65, i8 187, i8 67, i8 188, i8 68, i8 189, i8 69, i8 190, i8 70, i8 191, i8 71, i8 192, i8 72, i8 193, i8 73, i8 194, i8 74, i8 195, i8 75, i8 196, i8 77, i8 197, i8 78, i8 198, i8 79, i8 199, i8 80, i8 200, i8 81, i8 201, i8 83, i8 202, i8 84, i8 203, i8 85, i8 204, i8 86, i8 205, i8 88, i8 206, i8 89, i8 207, i8 90, i8 208, i8 92, i8 209, i8 93, i8 210, i8 94, i8 211, i8 96, i8 212, i8 97, i8 213, i8 98, i8 214, i8 100, i8 215, i8 101, i8 216, i8 103, i8 217, i8 104, i8 218, i8 105, i8 219, i8 107, i8 220, i8 108, i8 221, i8 110, i8 222, i8 111, i8 223, i8 113, i8 224, i8 114, i8 225, i8 116, i8 226, i8 117, i8 227, i8 119, i8 228, i8 121, i8 229, i8 122, i8 230, i8 124, i8 231, i8 125, i8 232, i8 127, i8 233, i8 129, i8 234, i8 130, i8 235, i8 132, i8 236, i8 134, i8 237, i8 135, i8 238, i8 137, i8 239, i8 139, i8 240, i8 141, i8 241, i8 142, i8 242, i8 144, i8 243, i8 146, i8 244, i8 148, i8 245, i8 150, i8 246, i8 151, i8 247, i8 153, i8 248, i8 155, i8 249, i8 157, i8 250, i8 159, i8 251, i8 161, i8 252, i8 163, i8 253, i8 165, i8 254, i8 167, i8 255, i8 169, i8 0, i8 %u_index_1

]]></Node>
<StgValue><ssdm name="zext_ln98_4_cast"/></StgValue>
</operation>

<operation id="396" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:1 %zext_ln98_4 = zext i8 %zext_ln98_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln98_4"/></StgValue>
</operation>

<operation id="397" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:2 %mul_ln98_1 = mul i24 %zext_ln98_4, i24 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln98_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="398" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:2 %mul_ln98_1 = mul i24 %zext_ln98_4, i24 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln98_1"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:3 %add_ln98_2 = add i4 %k_4, i4 11

]]></Node>
<StgValue><ssdm name="add_ln98_2"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:4 %zext_ln98_5 = zext i4 %add_ln98_2

]]></Node>
<StgValue><ssdm name="zext_ln98_5"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:5 %P_0_addr_14 = getelementptr i16 %P_0, i64 0, i64 %zext_ln98_5

]]></Node>
<StgValue><ssdm name="P_0_addr_14"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:6 %P_0_load_14 = load i4 %P_0_addr_14

]]></Node>
<StgValue><ssdm name="P_0_load_14"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="403" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:2 %mul_ln98_1 = mul i24 %zext_ln98_4, i24 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln98_1"/></StgValue>
</operation>

<operation id="404" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:6 %P_0_load_14 = load i4 %P_0_addr_14

]]></Node>
<StgValue><ssdm name="P_0_load_14"/></StgValue>
</operation>

<operation id="405" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:7 %shl_ln98_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_0_load_14, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln98_1"/></StgValue>
</operation>

<operation id="406" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:8 %sext_ln98_2 = sext i26 %shl_ln98_1

]]></Node>
<StgValue><ssdm name="sext_ln98_2"/></StgValue>
</operation>

<operation id="407" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="27" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:9 %sext_ln98_3 = sext i24 %mul_ln98_1

]]></Node>
<StgValue><ssdm name="sext_ln98_3"/></StgValue>
</operation>

<operation id="408" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:10 %sub_ln98_1 = sub i27 %sext_ln98_2, i27 %sext_ln98_3

]]></Node>
<StgValue><ssdm name="sub_ln98_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="409" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:10 %sub_ln98_1 = sub i27 %sext_ln98_2, i27 %sext_ln98_3

]]></Node>
<StgValue><ssdm name="sub_ln98_1"/></StgValue>
</operation>

<operation id="410" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:11 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="411" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:12 %trunc_ln98_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln98_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln98_1"/></StgValue>
</operation>

<operation id="412" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:13 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:14 %trunc_ln98_2 = trunc i27 %sub_ln98_1

]]></Node>
<StgValue><ssdm name="trunc_ln98_2"/></StgValue>
</operation>

<operation id="414" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:15 %icmp_ln98_1 = icmp_ne  i9 %trunc_ln98_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln98_1"/></StgValue>
</operation>

<operation id="415" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:16 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="416" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:17 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln98_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="417" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:18 %or_ln98_3 = or i1 %tmp_85, i1 %icmp_ln98_1

]]></Node>
<StgValue><ssdm name="or_ln98_3"/></StgValue>
</operation>

<operation id="418" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:19 %and_ln98_3 = and i1 %or_ln98_3, i1 %tmp_83

]]></Node>
<StgValue><ssdm name="and_ln98_3"/></StgValue>
</operation>

<operation id="419" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:20 %zext_ln98_1 = zext i1 %and_ln98_3

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="420" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:21 %add_ln98_3 = add i16 %trunc_ln98_1, i16 %zext_ln98_1

]]></Node>
<StgValue><ssdm name="add_ln98_3"/></StgValue>
</operation>

<operation id="421" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:22 %store_ln98 = store i16 %add_ln98_3, i4 %P_0_addr_14

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="422" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:23 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln98_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="423" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:24 %xor_ln98_5 = xor i1 %tmp_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98_5"/></StgValue>
</operation>

<operation id="424" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:25 %or_ln98_7 = or i1 %tmp_86, i1 %xor_ln98_5

]]></Node>
<StgValue><ssdm name="or_ln98_7"/></StgValue>
</operation>

<operation id="425" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:26 %xor_ln98_6 = xor i1 %tmp_82, i1 %or_ln98_7

]]></Node>
<StgValue><ssdm name="xor_ln98_6"/></StgValue>
</operation>

<operation id="426" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:27 %xor_ln98_7 = xor i1 %tmp_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98_7"/></StgValue>
</operation>

<operation id="427" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:28 %xor_ln98_8 = xor i1 %xor_ln98_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98_8"/></StgValue>
</operation>

<operation id="428" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:29 %or_ln98_4 = or i1 %tmp_86, i1 %xor_ln98_8

]]></Node>
<StgValue><ssdm name="or_ln98_4"/></StgValue>
</operation>

<operation id="429" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:30 %and_ln98_4 = and i1 %or_ln98_4, i1 %xor_ln98_7

]]></Node>
<StgValue><ssdm name="and_ln98_4"/></StgValue>
</operation>

<operation id="430" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:31 %or_ln98_9 = or i1 %tmp_84, i1 %tmp_86

]]></Node>
<StgValue><ssdm name="or_ln98_9"/></StgValue>
</operation>

<operation id="431" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:32 %xor_ln98_9 = xor i1 %or_ln98_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98_9"/></StgValue>
</operation>

<operation id="432" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:33 %and_ln98_5 = and i1 %tmp_82, i1 %xor_ln98_9

]]></Node>
<StgValue><ssdm name="and_ln98_5"/></StgValue>
</operation>

<operation id="433" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:34 %or_ln98_5 = or i1 %and_ln98_5, i1 %and_ln98_4

]]></Node>
<StgValue><ssdm name="or_ln98_5"/></StgValue>
</operation>

<operation id="434" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1_ifconv:35 %br_ln98 = br i1 %or_ln98_5, void %for.end62, void %if.end.i.i.i25.1

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="435" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i25.1:0 %br_ln98 = br i1 %and_ln98_4, void %if.else.i.i.i.1, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="436" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_5" val="1"/>
<literal name="and_ln98_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i.1:0 %br_ln98 = br i1 %and_ln98_5, void %if.end15.i.i.i.1, void %if.then9.i.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="437" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_5" val="1"/>
<literal name="and_ln98_5" val="1"/>
<literal name="and_ln98_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i.1:0 %store_ln98 = store i16 32768, i4 %P_0_addr_14

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="438" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_5" val="1"/>
<literal name="and_ln98_5" val="1"/>
<literal name="and_ln98_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i.1:1 %br_ln98 = br void %if.end15.i.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="439" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_5" val="1"/>
<literal name="and_ln98_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i.1:0 %br_ln98 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="440" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_5" val="1"/>
<literal name="and_ln98_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i.1:0 %store_ln98 = store i16 32767, i4 %P_0_addr_14

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="441" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln98_5" val="1"/>
<literal name="and_ln98_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i.1:1 %br_ln98 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="442" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0">
<![CDATA[
for.end62:0 %ret_ln102 = ret

]]></Node>
<StgValue><ssdm name="ret_ln102"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
