
SAV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089a8  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08008b30  08008b30  00010b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008bbc  08008bbc  00010bbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008bc0  08008bc0  00010bc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000044  20000000  08008bc4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0001c1b8  20000044  20000044  00018044  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2001c1fc  2001c1fc  00018044  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00018044  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000bb1e  00000000  00000000  00018074  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002156  00000000  00000000  00023b92  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000308  00000000  00000000  00025ce8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000422f  00000000  00000000  00025ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000499f  00000000  00000000  0002a21f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      00000082  00000000  00000000  0002ebbe  2**0
                  CONTENTS, READONLY
 15 .debug_frame  00002f04  00000000  00000000  0002ec40  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000020  00000000  00000000  00031b48  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000044 	.word	0x20000044
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008b18 	.word	0x08008b18

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008b18 	.word	0x08008b18
 80001c4:	20000048 	.word	0x20000048

080001c8 <prvblinkTrafficLightCallback>:
#include "trafficLight.h"

/*********************************************************************************************
 * Timer callback to blink Traffic Light LED
 *********************************************************************************************/
void prvblinkTrafficLightCallback( TimerHandle_t pxTimer ) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]

	if( traffic_time > 0 ) {
 80001d0:	4b13      	ldr	r3, [pc, #76]	; (8000220 <prvblinkTrafficLightCallback+0x58>)
 80001d2:	881b      	ldrh	r3, [r3, #0]
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d011      	beq.n	80001fc <prvblinkTrafficLightCallback+0x34>
		// If there is at least 0.1 seconds until the change, toggle the LED
		LED_LIGHT_PORT->ODR ^= led_light_pin[traffic_future_state];
 80001d8:	4b12      	ldr	r3, [pc, #72]	; (8000224 <prvblinkTrafficLightCallback+0x5c>)
 80001da:	4a12      	ldr	r2, [pc, #72]	; (8000224 <prvblinkTrafficLightCallback+0x5c>)
 80001dc:	6951      	ldr	r1, [r2, #20]
 80001de:	4a12      	ldr	r2, [pc, #72]	; (8000228 <prvblinkTrafficLightCallback+0x60>)
 80001e0:	7812      	ldrb	r2, [r2, #0]
 80001e2:	4610      	mov	r0, r2
 80001e4:	4a11      	ldr	r2, [pc, #68]	; (800022c <prvblinkTrafficLightCallback+0x64>)
 80001e6:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 80001ea:	404a      	eors	r2, r1
 80001ec:	615a      	str	r2, [r3, #20]

		// Decrease elapsed time
		traffic_time = traffic_time - 4;
 80001ee:	4b0c      	ldr	r3, [pc, #48]	; (8000220 <prvblinkTrafficLightCallback+0x58>)
 80001f0:	881b      	ldrh	r3, [r3, #0]
 80001f2:	3b04      	subs	r3, #4
 80001f4:	b29a      	uxth	r2, r3
 80001f6:	4b0a      	ldr	r3, [pc, #40]	; (8000220 <prvblinkTrafficLightCallback+0x58>)
 80001f8:	801a      	strh	r2, [r3, #0]
 80001fa:	e00e      	b.n	800021a <prvblinkTrafficLightCallback+0x52>
	} else {
		// Turn on the new state
		LED_LIGHT_PORT->OFF = LED_LIGHT_PINS;
 80001fc:	4b09      	ldr	r3, [pc, #36]	; (8000224 <prvblinkTrafficLightCallback+0x5c>)
 80001fe:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000202:	835a      	strh	r2, [r3, #26]
		LED_LIGHT_PORT->ON = led_light_pin[traffic_future_state];
 8000204:	4b07      	ldr	r3, [pc, #28]	; (8000224 <prvblinkTrafficLightCallback+0x5c>)
 8000206:	4a08      	ldr	r2, [pc, #32]	; (8000228 <prvblinkTrafficLightCallback+0x60>)
 8000208:	7812      	ldrb	r2, [r2, #0]
 800020a:	4611      	mov	r1, r2
 800020c:	4a07      	ldr	r2, [pc, #28]	; (800022c <prvblinkTrafficLightCallback+0x64>)
 800020e:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000212:	831a      	strh	r2, [r3, #24]

		swTimerStop( pxTimer );
 8000214:	6878      	ldr	r0, [r7, #4]
 8000216:	f000 f971 	bl	80004fc <swTimerStop>
	}
}
 800021a:	3708      	adds	r7, #8
 800021c:	46bd      	mov	sp, r7
 800021e:	bd80      	pop	{r7, pc}
 8000220:	2001c1e0 	.word	0x2001c1e0
 8000224:	40020800 	.word	0x40020800
 8000228:	2001c1cc 	.word	0x2001c1cc
 800022c:	2000001c 	.word	0x2000001c

08000230 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000234:	4b15      	ldr	r3, [pc, #84]	; (800028c <SystemInit+0x5c>)
 8000236:	4a15      	ldr	r2, [pc, #84]	; (800028c <SystemInit+0x5c>)
 8000238:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800023c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000240:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000244:	4b12      	ldr	r3, [pc, #72]	; (8000290 <SystemInit+0x60>)
 8000246:	4a12      	ldr	r2, [pc, #72]	; (8000290 <SystemInit+0x60>)
 8000248:	6812      	ldr	r2, [r2, #0]
 800024a:	f042 0201 	orr.w	r2, r2, #1
 800024e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000250:	4b0f      	ldr	r3, [pc, #60]	; (8000290 <SystemInit+0x60>)
 8000252:	2200      	movs	r2, #0
 8000254:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000256:	4a0e      	ldr	r2, [pc, #56]	; (8000290 <SystemInit+0x60>)
 8000258:	4b0d      	ldr	r3, [pc, #52]	; (8000290 <SystemInit+0x60>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000260:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000264:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000266:	4b0a      	ldr	r3, [pc, #40]	; (8000290 <SystemInit+0x60>)
 8000268:	4a0a      	ldr	r2, [pc, #40]	; (8000294 <SystemInit+0x64>)
 800026a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800026c:	4b08      	ldr	r3, [pc, #32]	; (8000290 <SystemInit+0x60>)
 800026e:	4a08      	ldr	r2, [pc, #32]	; (8000290 <SystemInit+0x60>)
 8000270:	6812      	ldr	r2, [r2, #0]
 8000272:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000276:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000278:	4b05      	ldr	r3, [pc, #20]	; (8000290 <SystemInit+0x60>)
 800027a:	2200      	movs	r2, #0
 800027c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800027e:	f000 f887 	bl	8000390 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000282:	4b02      	ldr	r3, [pc, #8]	; (800028c <SystemInit+0x5c>)
 8000284:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000288:	609a      	str	r2, [r3, #8]
#endif
}
 800028a:	bd80      	pop	{r7, pc}
 800028c:	e000ed00 	.word	0xe000ed00
 8000290:	40023800 	.word	0x40023800
 8000294:	24003010 	.word	0x24003010

08000298 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000298:	b480      	push	{r7}
 800029a:	b087      	sub	sp, #28
 800029c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800029e:	2300      	movs	r3, #0
 80002a0:	613b      	str	r3, [r7, #16]
 80002a2:	2300      	movs	r3, #0
 80002a4:	617b      	str	r3, [r7, #20]
 80002a6:	2302      	movs	r3, #2
 80002a8:	60fb      	str	r3, [r7, #12]
 80002aa:	2300      	movs	r3, #0
 80002ac:	60bb      	str	r3, [r7, #8]
 80002ae:	2302      	movs	r3, #2
 80002b0:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80002b2:	4b32      	ldr	r3, [pc, #200]	; (800037c <SystemCoreClockUpdate+0xe4>)
 80002b4:	689b      	ldr	r3, [r3, #8]
 80002b6:	f003 030c 	and.w	r3, r3, #12
 80002ba:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80002bc:	693b      	ldr	r3, [r7, #16]
 80002be:	2b04      	cmp	r3, #4
 80002c0:	d007      	beq.n	80002d2 <SystemCoreClockUpdate+0x3a>
 80002c2:	2b08      	cmp	r3, #8
 80002c4:	d009      	beq.n	80002da <SystemCoreClockUpdate+0x42>
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d13f      	bne.n	800034a <SystemCoreClockUpdate+0xb2>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80002ca:	4b2d      	ldr	r3, [pc, #180]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 80002cc:	4a2d      	ldr	r2, [pc, #180]	; (8000384 <SystemCoreClockUpdate+0xec>)
 80002ce:	601a      	str	r2, [r3, #0]
      break;
 80002d0:	e03f      	b.n	8000352 <SystemCoreClockUpdate+0xba>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80002d2:	4b2b      	ldr	r3, [pc, #172]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 80002d4:	4a2c      	ldr	r2, [pc, #176]	; (8000388 <SystemCoreClockUpdate+0xf0>)
 80002d6:	601a      	str	r2, [r3, #0]
      break;
 80002d8:	e03b      	b.n	8000352 <SystemCoreClockUpdate+0xba>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80002da:	4b28      	ldr	r3, [pc, #160]	; (800037c <SystemCoreClockUpdate+0xe4>)
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80002e2:	0d9b      	lsrs	r3, r3, #22
 80002e4:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80002e6:	4b25      	ldr	r3, [pc, #148]	; (800037c <SystemCoreClockUpdate+0xe4>)
 80002e8:	685b      	ldr	r3, [r3, #4]
 80002ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80002ee:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80002f0:	68bb      	ldr	r3, [r7, #8]
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d00d      	beq.n	8000312 <SystemCoreClockUpdate+0x7a>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002f6:	4a24      	ldr	r2, [pc, #144]	; (8000388 <SystemCoreClockUpdate+0xf0>)
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80002fe:	4b1f      	ldr	r3, [pc, #124]	; (800037c <SystemCoreClockUpdate+0xe4>)
 8000300:	6859      	ldr	r1, [r3, #4]
 8000302:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000306:	400b      	ands	r3, r1
 8000308:	099b      	lsrs	r3, r3, #6
 800030a:	fb03 f302 	mul.w	r3, r3, r2
 800030e:	617b      	str	r3, [r7, #20]
 8000310:	e00c      	b.n	800032c <SystemCoreClockUpdate+0x94>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000312:	4a1c      	ldr	r2, [pc, #112]	; (8000384 <SystemCoreClockUpdate+0xec>)
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	fbb2 f2f3 	udiv	r2, r2, r3
 800031a:	4b18      	ldr	r3, [pc, #96]	; (800037c <SystemCoreClockUpdate+0xe4>)
 800031c:	6859      	ldr	r1, [r3, #4]
 800031e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000322:	400b      	ands	r3, r1
 8000324:	099b      	lsrs	r3, r3, #6
 8000326:	fb03 f302 	mul.w	r3, r3, r2
 800032a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800032c:	4b13      	ldr	r3, [pc, #76]	; (800037c <SystemCoreClockUpdate+0xe4>)
 800032e:	685b      	ldr	r3, [r3, #4]
 8000330:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000334:	0c1b      	lsrs	r3, r3, #16
 8000336:	3301      	adds	r3, #1
 8000338:	005b      	lsls	r3, r3, #1
 800033a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800033c:	697a      	ldr	r2, [r7, #20]
 800033e:	68fb      	ldr	r3, [r7, #12]
 8000340:	fbb2 f2f3 	udiv	r2, r2, r3
 8000344:	4b0e      	ldr	r3, [pc, #56]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 8000346:	601a      	str	r2, [r3, #0]
      break;
 8000348:	e003      	b.n	8000352 <SystemCoreClockUpdate+0xba>
    default:
      SystemCoreClock = HSI_VALUE;
 800034a:	4b0d      	ldr	r3, [pc, #52]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 800034c:	4a0d      	ldr	r2, [pc, #52]	; (8000384 <SystemCoreClockUpdate+0xec>)
 800034e:	601a      	str	r2, [r3, #0]
      break;
 8000350:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000352:	4b0a      	ldr	r3, [pc, #40]	; (800037c <SystemCoreClockUpdate+0xe4>)
 8000354:	689b      	ldr	r3, [r3, #8]
 8000356:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800035a:	091b      	lsrs	r3, r3, #4
 800035c:	4a0b      	ldr	r2, [pc, #44]	; (800038c <SystemCoreClockUpdate+0xf4>)
 800035e:	5cd3      	ldrb	r3, [r2, r3]
 8000360:	b2db      	uxtb	r3, r3
 8000362:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000364:	4b06      	ldr	r3, [pc, #24]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 8000366:	681a      	ldr	r2, [r3, #0]
 8000368:	693b      	ldr	r3, [r7, #16]
 800036a:	40da      	lsrs	r2, r3
 800036c:	4b04      	ldr	r3, [pc, #16]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 800036e:	601a      	str	r2, [r3, #0]
}
 8000370:	371c      	adds	r7, #28
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	40023800 	.word	0x40023800
 8000380:	20000004 	.word	0x20000004
 8000384:	00f42400 	.word	0x00f42400
 8000388:	01312d00 	.word	0x01312d00
 800038c:	20000008 	.word	0x20000008

08000390 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000396:	2300      	movs	r3, #0
 8000398:	607b      	str	r3, [r7, #4]
 800039a:	2300      	movs	r3, #0
 800039c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800039e:	4b35      	ldr	r3, [pc, #212]	; (8000474 <SetSysClock+0xe4>)
 80003a0:	4a34      	ldr	r2, [pc, #208]	; (8000474 <SetSysClock+0xe4>)
 80003a2:	6812      	ldr	r2, [r2, #0]
 80003a4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80003a8:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80003aa:	4b32      	ldr	r3, [pc, #200]	; (8000474 <SetSysClock+0xe4>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003b2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	3301      	adds	r3, #1
 80003b8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80003ba:	683b      	ldr	r3, [r7, #0]
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d103      	bne.n	80003c8 <SetSysClock+0x38>
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80003c6:	d1f0      	bne.n	80003aa <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80003c8:	4b2a      	ldr	r3, [pc, #168]	; (8000474 <SetSysClock+0xe4>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d002      	beq.n	80003da <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80003d4:	2301      	movs	r3, #1
 80003d6:	603b      	str	r3, [r7, #0]
 80003d8:	e001      	b.n	80003de <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80003da:	2300      	movs	r3, #0
 80003dc:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80003de:	683b      	ldr	r3, [r7, #0]
 80003e0:	2b01      	cmp	r3, #1
 80003e2:	d142      	bne.n	800046a <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80003e4:	4b23      	ldr	r3, [pc, #140]	; (8000474 <SetSysClock+0xe4>)
 80003e6:	4a23      	ldr	r2, [pc, #140]	; (8000474 <SetSysClock+0xe4>)
 80003e8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80003ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80003ee:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80003f0:	4b21      	ldr	r3, [pc, #132]	; (8000478 <SetSysClock+0xe8>)
 80003f2:	4a21      	ldr	r2, [pc, #132]	; (8000478 <SetSysClock+0xe8>)
 80003f4:	6812      	ldr	r2, [r2, #0]
 80003f6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80003fa:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80003fc:	4b1d      	ldr	r3, [pc, #116]	; (8000474 <SetSysClock+0xe4>)
 80003fe:	4a1d      	ldr	r2, [pc, #116]	; (8000474 <SetSysClock+0xe4>)
 8000400:	6892      	ldr	r2, [r2, #8]
 8000402:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000404:	4b1b      	ldr	r3, [pc, #108]	; (8000474 <SetSysClock+0xe4>)
 8000406:	4a1b      	ldr	r2, [pc, #108]	; (8000474 <SetSysClock+0xe4>)
 8000408:	6892      	ldr	r2, [r2, #8]
 800040a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800040e:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000410:	4b18      	ldr	r3, [pc, #96]	; (8000474 <SetSysClock+0xe4>)
 8000412:	4a18      	ldr	r2, [pc, #96]	; (8000474 <SetSysClock+0xe4>)
 8000414:	6892      	ldr	r2, [r2, #8]
 8000416:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800041a:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800041c:	4b15      	ldr	r3, [pc, #84]	; (8000474 <SetSysClock+0xe4>)
 800041e:	4a17      	ldr	r2, [pc, #92]	; (800047c <SetSysClock+0xec>)
 8000420:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000422:	4b14      	ldr	r3, [pc, #80]	; (8000474 <SetSysClock+0xe4>)
 8000424:	4a13      	ldr	r2, [pc, #76]	; (8000474 <SetSysClock+0xe4>)
 8000426:	6812      	ldr	r2, [r2, #0]
 8000428:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800042c:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800042e:	bf00      	nop
 8000430:	4b10      	ldr	r3, [pc, #64]	; (8000474 <SetSysClock+0xe4>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000438:	2b00      	cmp	r3, #0
 800043a:	d0f9      	beq.n	8000430 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800043c:	4b10      	ldr	r3, [pc, #64]	; (8000480 <SetSysClock+0xf0>)
 800043e:	f240 7205 	movw	r2, #1797	; 0x705
 8000442:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000444:	4b0b      	ldr	r3, [pc, #44]	; (8000474 <SetSysClock+0xe4>)
 8000446:	4a0b      	ldr	r2, [pc, #44]	; (8000474 <SetSysClock+0xe4>)
 8000448:	6892      	ldr	r2, [r2, #8]
 800044a:	f022 0203 	bic.w	r2, r2, #3
 800044e:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000450:	4b08      	ldr	r3, [pc, #32]	; (8000474 <SetSysClock+0xe4>)
 8000452:	4a08      	ldr	r2, [pc, #32]	; (8000474 <SetSysClock+0xe4>)
 8000454:	6892      	ldr	r2, [r2, #8]
 8000456:	f042 0202 	orr.w	r2, r2, #2
 800045a:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800045c:	bf00      	nop
 800045e:	4b05      	ldr	r3, [pc, #20]	; (8000474 <SetSysClock+0xe4>)
 8000460:	689b      	ldr	r3, [r3, #8]
 8000462:	f003 030c 	and.w	r3, r3, #12
 8000466:	2b08      	cmp	r3, #8
 8000468:	d1f9      	bne.n	800045e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800046a:	370c      	adds	r7, #12
 800046c:	46bd      	mov	sp, r7
 800046e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000472:	4770      	bx	lr
 8000474:	40023800 	.word	0x40023800
 8000478:	40007000 	.word	0x40007000
 800047c:	07405414 	.word	0x07405414
 8000480:	40023c00 	.word	0x40023c00

08000484 <swTimerInit>:
 * Initialize SW Timer
 *		* timerPeriod: 			Period before timer goes off
 *   	* repeat:				Should timer be reset after it expires
 *    	* pxCallbackFunction: 	Function called when timer expires
 *********************************************************************************************/
TimerHandle_t swTimerInit( uint16_t timer_period, UBaseType_t repeat, TimerCallbackFunction_t pxCallbackFunction ) {
 8000484:	b580      	push	{r7, lr}
 8000486:	b088      	sub	sp, #32
 8000488:	af02      	add	r7, sp, #8
 800048a:	4603      	mov	r3, r0
 800048c:	60b9      	str	r1, [r7, #8]
 800048e:	607a      	str	r2, [r7, #4]
 8000490:	81fb      	strh	r3, [r7, #14]

	// Convert period in milliseconds to tick counts
	TickType_t timer_tick = timer_period * ( 1 / portTICK_PERIOD_MS);
 8000492:	89fb      	ldrh	r3, [r7, #14]
 8000494:	617b      	str	r3, [r7, #20]

	// Create timer
	// Note that pvTimerID is set to NULL so that if the same callback function is assigned to more than one timer it can't tell between them
	TimerHandle_t handle = xTimerCreate("", timer_tick, repeat, NULL, pxCallbackFunction);
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	9300      	str	r3, [sp, #0]
 800049a:	4806      	ldr	r0, [pc, #24]	; (80004b4 <swTimerInit+0x30>)
 800049c:	6979      	ldr	r1, [r7, #20]
 800049e:	68ba      	ldr	r2, [r7, #8]
 80004a0:	2300      	movs	r3, #0
 80004a2:	f005 fa79 	bl	8005998 <xTimerCreate>
 80004a6:	6138      	str	r0, [r7, #16]

	return handle;
 80004a8:	693b      	ldr	r3, [r7, #16]
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	3718      	adds	r7, #24
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	08008b30 	.word	0x08008b30

080004b8 <swTimerStart>:
/*********************************************************************************************
 * Start SW Timer
 * 		* handle:				Pointer to the timer created using swTimerInit
 * 		* timeWait:				Blocking time until timer starts (can be set to 0)
 *********************************************************************************************/
uint8_t swTimerStart( TimerHandle_t handle, uint8_t timeWait ) {
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b086      	sub	sp, #24
 80004bc:	af02      	add	r7, sp, #8
 80004be:	6078      	str	r0, [r7, #4]
 80004c0:	460b      	mov	r3, r1
 80004c2:	70fb      	strb	r3, [r7, #3]

	// If handle is NULL, timer was never properly created
	if( handle == NULL ) {
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d101      	bne.n	80004ce <swTimerStart+0x16>
		return FAILURE;
 80004ca:	2300      	movs	r3, #0
 80004cc:	e012      	b.n	80004f4 <swTimerStart+0x3c>
	}

	// Convert period in milliseconds to wait to tick counts
	TickType_t tickWait = timeWait * (1 / portTICK_PERIOD_MS);
 80004ce:	78fb      	ldrb	r3, [r7, #3]
 80004d0:	60fb      	str	r3, [r7, #12]
	if( xTimerStart(handle, tickWait) != pdPASS ) {
 80004d2:	f006 f9df 	bl	8006894 <xTaskGetTickCount>
 80004d6:	4603      	mov	r3, r0
 80004d8:	68fa      	ldr	r2, [r7, #12]
 80004da:	9200      	str	r2, [sp, #0]
 80004dc:	6878      	ldr	r0, [r7, #4]
 80004de:	2101      	movs	r1, #1
 80004e0:	461a      	mov	r2, r3
 80004e2:	2300      	movs	r3, #0
 80004e4:	f005 fa88 	bl	80059f8 <xTimerGenericCommand>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b01      	cmp	r3, #1
 80004ec:	d001      	beq.n	80004f2 <swTimerStart+0x3a>
		return FAILURE;
 80004ee:	2300      	movs	r3, #0
 80004f0:	e000      	b.n	80004f4 <swTimerStart+0x3c>
	}

	return SUCCESS;
 80004f2:	2301      	movs	r3, #1
}
 80004f4:	4618      	mov	r0, r3
 80004f6:	3710      	adds	r7, #16
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}

080004fc <swTimerStop>:

/*********************************************************************************************
 * Stop SW Timer
 * 		* handle:				Pointer to the timer created using swTimerInit
 *********************************************************************************************/
uint8_t swTimerStop( TimerHandle_t handle ) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af02      	add	r7, sp, #8
 8000502:	6078      	str	r0, [r7, #4]

	// If handle is NULL, timer was never properly created
	if( handle == NULL ) {
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d101      	bne.n	800050e <swTimerStop+0x12>
		return FAILURE;
 800050a:	2300      	movs	r3, #0
 800050c:	e00d      	b.n	800052a <swTimerStop+0x2e>
	}

	if( xTimerStop(handle, 0) != pdPASS ) {
 800050e:	2300      	movs	r3, #0
 8000510:	9300      	str	r3, [sp, #0]
 8000512:	6878      	ldr	r0, [r7, #4]
 8000514:	2103      	movs	r1, #3
 8000516:	2200      	movs	r2, #0
 8000518:	2300      	movs	r3, #0
 800051a:	f005 fa6d 	bl	80059f8 <xTimerGenericCommand>
 800051e:	4603      	mov	r3, r0
 8000520:	2b01      	cmp	r3, #1
 8000522:	d001      	beq.n	8000528 <swTimerStop+0x2c>
		return FAILURE;
 8000524:	2300      	movs	r3, #0
 8000526:	e000      	b.n	800052a <swTimerStop+0x2e>
	}

	return SUCCESS;
 8000528:	2301      	movs	r3, #1
}
 800052a:	4618      	mov	r0, r3
 800052c:	3708      	adds	r7, #8
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop

08000534 <swIsTimerActive>:

/*********************************************************************************************
 * Check if SW Timer is active
 * 		* handle:				Pointer to the timer created using swTimerInit
 *********************************************************************************************/
uint8_t swIsTimerActive( TimerHandle_t handle ) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]

	if( xTimerIsTimerActive( handle ) != pdPASS ) {
 800053c:	6878      	ldr	r0, [r7, #4]
 800053e:	f005 fcad 	bl	8005e9c <xTimerIsTimerActive>
 8000542:	4603      	mov	r3, r0
 8000544:	2b01      	cmp	r3, #1
 8000546:	d001      	beq.n	800054c <swIsTimerActive+0x18>
		return FAILURE;
 8000548:	2300      	movs	r3, #0
 800054a:	e000      	b.n	800054e <swIsTimerActive+0x1a>
	}

	return SUCCESS;
 800054c:	2301      	movs	r3, #1
}
 800054e:	4618      	mov	r0, r3
 8000550:	3708      	adds	r7, #8
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop

08000558 <prvDelayCallback>:


/*********************************************************************************************
 * Local timer callback function
 *********************************************************************************************/
void prvDelayCallback( TimerHandle_t pxTimer ) {
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
	delay_done = TRUE;
 8000560:	4b03      	ldr	r3, [pc, #12]	; (8000570 <prvDelayCallback+0x18>)
 8000562:	2201      	movs	r2, #1
 8000564:	701a      	strb	r2, [r3, #0]
}
 8000566:	370c      	adds	r7, #12
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr
 8000570:	2001c1da 	.word	0x2001c1da

08000574 <swDelay>:


/*********************************************************************************************
 * Delay for given amount of time (in ms)
 *********************************************************************************************/
uint8_t swDelay( uint16_t delay_time ) {
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	80fb      	strh	r3, [r7, #6]

	// Set global false
	delay_done = FALSE;
 800057e:	4b0e      	ldr	r3, [pc, #56]	; (80005b8 <swDelay+0x44>)
 8000580:	2200      	movs	r2, #0
 8000582:	701a      	strb	r2, [r3, #0]

	// Create and start local swTimer
	TimerHandle_t delay = swTimerInit( delay_time, NO_REPEAT, prvDelayCallback );
 8000584:	88fb      	ldrh	r3, [r7, #6]
 8000586:	4618      	mov	r0, r3
 8000588:	2100      	movs	r1, #0
 800058a:	4a0c      	ldr	r2, [pc, #48]	; (80005bc <swDelay+0x48>)
 800058c:	f7ff ff7a 	bl	8000484 <swTimerInit>
 8000590:	60f8      	str	r0, [r7, #12]
	if( !swTimerStart( delay, 0 ) ) {
 8000592:	68f8      	ldr	r0, [r7, #12]
 8000594:	2100      	movs	r1, #0
 8000596:	f7ff ff8f 	bl	80004b8 <swTimerStart>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d101      	bne.n	80005a4 <swDelay+0x30>
		return FAILURE;
 80005a0:	2300      	movs	r3, #0
 80005a2:	e005      	b.n	80005b0 <swDelay+0x3c>
	}

	// Wait until timer completes
	while( !delay_done );
 80005a4:	bf00      	nop
 80005a6:	4b04      	ldr	r3, [pc, #16]	; (80005b8 <swDelay+0x44>)
 80005a8:	781b      	ldrb	r3, [r3, #0]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d0fb      	beq.n	80005a6 <swDelay+0x32>

	return SUCCESS;
 80005ae:	2301      	movs	r3, #1
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	3710      	adds	r7, #16
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	2001c1da 	.word	0x2001c1da
 80005bc:	08000559 	.word	0x08000559

080005c0 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
}
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 80005d0:	e7fe      	b.n	80005d0 <HardFault_Handler+0x4>
 80005d2:	bf00      	nop

080005d4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80005d8:	e7fe      	b.n	80005d8 <MemManage_Handler+0x4>
 80005da:	bf00      	nop

080005dc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80005e0:	e7fe      	b.n	80005e0 <BusFault_Handler+0x4>
 80005e2:	bf00      	nop

080005e4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80005e8:	e7fe      	b.n	80005e8 <UsageFault_Handler+0x4>
 80005ea:	bf00      	nop

080005ec <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
}
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr

080005f8 <prvReadPowerCallback>:


/*********************************************************************************************
 * Timer callback to read power measurement
 *********************************************************************************************/
void prvReadPowerCallback( TimerHandle_t pxTimer ) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b086      	sub	sp, #24
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]

	// Increment time based on the value the timer delays
	power_time += 1;
 8000600:	4b25      	ldr	r3, [pc, #148]	; (8000698 <prvReadPowerCallback+0xa0>)
 8000602:	881b      	ldrh	r3, [r3, #0]
 8000604:	3301      	adds	r3, #1
 8000606:	b29a      	uxth	r2, r3
 8000608:	4b23      	ldr	r3, [pc, #140]	; (8000698 <prvReadPowerCallback+0xa0>)
 800060a:	801a      	strh	r2, [r3, #0]

	// Read ADC pin
	ADC_RegularChannelConfig( MEASURED_POWER_ADC, MEASURED_POWER_CHANNEL, 1, ADC_SampleTime_15Cycles );
 800060c:	4823      	ldr	r0, [pc, #140]	; (800069c <prvReadPowerCallback+0xa4>)
 800060e:	210d      	movs	r1, #13
 8000610:	2201      	movs	r2, #1
 8000612:	2301      	movs	r3, #1
 8000614:	f004 fd02 	bl	800501c <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv( MEASURED_POWER_ADC );
 8000618:	4820      	ldr	r0, [pc, #128]	; (800069c <prvReadPowerCallback+0xa4>)
 800061a:	f004 fdc3 	bl	80051a4 <ADC_SoftwareStartConv>
	while( ADC_GetFlagStatus(MEASURED_POWER_ADC, ADC_FLAG_EOC) == RESET );
 800061e:	bf00      	nop
 8000620:	481e      	ldr	r0, [pc, #120]	; (800069c <prvReadPowerCallback+0xa4>)
 8000622:	2102      	movs	r1, #2
 8000624:	f005 f862 	bl	80056ec <ADC_GetFlagStatus>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d0f8      	beq.n	8000620 <prvReadPowerCallback+0x28>
	uint32_t current_power = (uint32_t) ADC_GetConversionValue( MEASURED_POWER_ADC );
 800062e:	481b      	ldr	r0, [pc, #108]	; (800069c <prvReadPowerCallback+0xa4>)
 8000630:	f004 fe56 	bl	80052e0 <ADC_GetConversionValue>
 8000634:	4603      	mov	r3, r0
 8000636:	617b      	str	r3, [r7, #20]

	// Add to total power value
	power_total += current_power;
 8000638:	4b19      	ldr	r3, [pc, #100]	; (80006a0 <prvReadPowerCallback+0xa8>)
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	441a      	add	r2, r3
 8000640:	4b17      	ldr	r3, [pc, #92]	; (80006a0 <prvReadPowerCallback+0xa8>)
 8000642:	601a      	str	r2, [r3, #0]

	// Send back packet every 10 readings
	if( power_time%2 == 0 ) {
 8000644:	4b14      	ldr	r3, [pc, #80]	; (8000698 <prvReadPowerCallback+0xa0>)
 8000646:	881b      	ldrh	r3, [r3, #0]
 8000648:	f003 0301 	and.w	r3, r3, #1
 800064c:	b29b      	uxth	r3, r3
 800064e:	2b00      	cmp	r3, #0
 8000650:	d11e      	bne.n	8000690 <prvReadPowerCallback+0x98>

		// Create header
		Header* header = pvPortMalloc( sizeof(Header) );
 8000652:	2005      	movs	r0, #5
 8000654:	f008 f844 	bl	80086e0 <pvPortMalloc>
 8000658:	6138      	str	r0, [r7, #16]
		header->dest = baseStation;
 800065a:	693b      	ldr	r3, [r7, #16]
 800065c:	2201      	movs	r2, #1
 800065e:	701a      	strb	r2, [r3, #0]
		header->addr = MY_ADDR;
 8000660:	693b      	ldr	r3, [r7, #16]
 8000662:	2202      	movs	r2, #2
 8000664:	705a      	strb	r2, [r3, #1]
		header->mode = allModes;
 8000666:	693b      	ldr	r3, [r7, #16]
 8000668:	2200      	movs	r2, #0
 800066a:	709a      	strb	r2, [r3, #2]
		header->type = powerConsumption;
 800066c:	693b      	ldr	r3, [r7, #16]
 800066e:	2206      	movs	r2, #6
 8000670:	70da      	strb	r2, [r3, #3]

		// Convert total power to average power
		uint16_t average_power = (uint16_t) (power_total/power_time);
 8000672:	4b0b      	ldr	r3, [pc, #44]	; (80006a0 <prvReadPowerCallback+0xa8>)
 8000674:	681a      	ldr	r2, [r3, #0]
 8000676:	4b08      	ldr	r3, [pc, #32]	; (8000698 <prvReadPowerCallback+0xa0>)
 8000678:	881b      	ldrh	r3, [r3, #0]
 800067a:	fbb2 f3f3 	udiv	r3, r2, r3
 800067e:	81fb      	strh	r3, [r7, #14]

		// Send packet
		sendPowerConsumption( header, average_power, power_time );
 8000680:	4b05      	ldr	r3, [pc, #20]	; (8000698 <prvReadPowerCallback+0xa0>)
 8000682:	881b      	ldrh	r3, [r3, #0]
 8000684:	89fa      	ldrh	r2, [r7, #14]
 8000686:	6938      	ldr	r0, [r7, #16]
 8000688:	4611      	mov	r1, r2
 800068a:	461a      	mov	r2, r3
 800068c:	f000 f99e 	bl	80009cc <sendPowerConsumption>
	}
}
 8000690:	3718      	adds	r7, #24
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	2001c1d8 	.word	0x2001c1d8
 800069c:	40012000 	.word	0x40012000
 80006a0:	2001c1c8 	.word	0x2001c1c8

080006a4 <prvReadPhotoCallback>:


/*********************************************************************************************
 * Timer callback to read photo resistors
 *********************************************************************************************/
void prvReadPhotoCallback( TimerHandle_t pxTimer ) {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
	static uint16_t photo2;
	static uint16_t photo3;
	static uint16_t photo_average;

	// Read photo1
	ADC_RegularChannelConfig( PHOTO_ADC, PHOTO_1_CHANNEL, 1, ADC_SampleTime_15Cycles );
 80006ac:	484c      	ldr	r0, [pc, #304]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006ae:	210a      	movs	r1, #10
 80006b0:	2201      	movs	r2, #1
 80006b2:	2301      	movs	r3, #1
 80006b4:	f004 fcb2 	bl	800501c <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv( PHOTO_ADC );
 80006b8:	4849      	ldr	r0, [pc, #292]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006ba:	f004 fd73 	bl	80051a4 <ADC_SoftwareStartConv>
	while( ADC_GetFlagStatus(PHOTO_ADC, ADC_FLAG_EOC) == RESET );
 80006be:	bf00      	nop
 80006c0:	4847      	ldr	r0, [pc, #284]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006c2:	2102      	movs	r1, #2
 80006c4:	f005 f812 	bl	80056ec <ADC_GetFlagStatus>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d0f8      	beq.n	80006c0 <prvReadPhotoCallback+0x1c>
	photo1 = ADC_GetConversionValue( PHOTO_ADC );
 80006ce:	4844      	ldr	r0, [pc, #272]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006d0:	f004 fe06 	bl	80052e0 <ADC_GetConversionValue>
 80006d4:	4603      	mov	r3, r0
 80006d6:	461a      	mov	r2, r3
 80006d8:	4b42      	ldr	r3, [pc, #264]	; (80007e4 <prvReadPhotoCallback+0x140>)
 80006da:	801a      	strh	r2, [r3, #0]

	// Read photo2
	ADC_RegularChannelConfig( PHOTO_ADC, PHOTO_2_CHANNEL, 1, ADC_SampleTime_15Cycles );
 80006dc:	4840      	ldr	r0, [pc, #256]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006de:	210b      	movs	r1, #11
 80006e0:	2201      	movs	r2, #1
 80006e2:	2301      	movs	r3, #1
 80006e4:	f004 fc9a 	bl	800501c <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv( PHOTO_ADC );
 80006e8:	483d      	ldr	r0, [pc, #244]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006ea:	f004 fd5b 	bl	80051a4 <ADC_SoftwareStartConv>
	while( ADC_GetFlagStatus(PHOTO_ADC, ADC_FLAG_EOC) == RESET );
 80006ee:	bf00      	nop
 80006f0:	483b      	ldr	r0, [pc, #236]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006f2:	2102      	movs	r1, #2
 80006f4:	f004 fffa 	bl	80056ec <ADC_GetFlagStatus>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d0f8      	beq.n	80006f0 <prvReadPhotoCallback+0x4c>
	photo2 = ADC_GetConversionValue( PHOTO_ADC );
 80006fe:	4838      	ldr	r0, [pc, #224]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 8000700:	f004 fdee 	bl	80052e0 <ADC_GetConversionValue>
 8000704:	4603      	mov	r3, r0
 8000706:	461a      	mov	r2, r3
 8000708:	4b37      	ldr	r3, [pc, #220]	; (80007e8 <prvReadPhotoCallback+0x144>)
 800070a:	801a      	strh	r2, [r3, #0]

	// Read photo3
	ADC_RegularChannelConfig( PHOTO_ADC, PHOTO_3_CHANNEL, 1, ADC_SampleTime_15Cycles );
 800070c:	4834      	ldr	r0, [pc, #208]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 800070e:	210c      	movs	r1, #12
 8000710:	2201      	movs	r2, #1
 8000712:	2301      	movs	r3, #1
 8000714:	f004 fc82 	bl	800501c <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv( PHOTO_ADC );
 8000718:	4831      	ldr	r0, [pc, #196]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 800071a:	f004 fd43 	bl	80051a4 <ADC_SoftwareStartConv>
	while( ADC_GetFlagStatus(PHOTO_ADC, ADC_FLAG_EOC) == RESET );
 800071e:	bf00      	nop
 8000720:	482f      	ldr	r0, [pc, #188]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 8000722:	2102      	movs	r1, #2
 8000724:	f004 ffe2 	bl	80056ec <ADC_GetFlagStatus>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d0f8      	beq.n	8000720 <prvReadPhotoCallback+0x7c>
	photo3 = ADC_GetConversionValue( PHOTO_ADC );
 800072e:	482c      	ldr	r0, [pc, #176]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 8000730:	f004 fdd6 	bl	80052e0 <ADC_GetConversionValue>
 8000734:	4603      	mov	r3, r0
 8000736:	461a      	mov	r2, r3
 8000738:	4b2c      	ldr	r3, [pc, #176]	; (80007ec <prvReadPhotoCallback+0x148>)
 800073a:	801a      	strh	r2, [r3, #0]

	// Average values
	photo_average = (photo1 + photo2 + photo3)/3;
 800073c:	4b29      	ldr	r3, [pc, #164]	; (80007e4 <prvReadPhotoCallback+0x140>)
 800073e:	881b      	ldrh	r3, [r3, #0]
 8000740:	461a      	mov	r2, r3
 8000742:	4b29      	ldr	r3, [pc, #164]	; (80007e8 <prvReadPhotoCallback+0x144>)
 8000744:	881b      	ldrh	r3, [r3, #0]
 8000746:	441a      	add	r2, r3
 8000748:	4b28      	ldr	r3, [pc, #160]	; (80007ec <prvReadPhotoCallback+0x148>)
 800074a:	881b      	ldrh	r3, [r3, #0]
 800074c:	4413      	add	r3, r2
 800074e:	4a28      	ldr	r2, [pc, #160]	; (80007f0 <prvReadPhotoCallback+0x14c>)
 8000750:	fb82 1203 	smull	r1, r2, r2, r3
 8000754:	17db      	asrs	r3, r3, #31
 8000756:	1ad3      	subs	r3, r2, r3
 8000758:	b29a      	uxth	r2, r3
 800075a:	4b26      	ldr	r3, [pc, #152]	; (80007f4 <prvReadPhotoCallback+0x150>)
 800075c:	801a      	strh	r2, [r3, #0]

	// Check if over a black line
	if( (photo_average > 1800) && (photo_previous_line == white) ) {
 800075e:	4b25      	ldr	r3, [pc, #148]	; (80007f4 <prvReadPhotoCallback+0x150>)
 8000760:	881b      	ldrh	r3, [r3, #0]
 8000762:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8000766:	d913      	bls.n	8000790 <prvReadPhotoCallback+0xec>
 8000768:	4b23      	ldr	r3, [pc, #140]	; (80007f8 <prvReadPhotoCallback+0x154>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d10f      	bne.n	8000790 <prvReadPhotoCallback+0xec>
		photo_previous_line = black;
 8000770:	4b21      	ldr	r3, [pc, #132]	; (80007f8 <prvReadPhotoCallback+0x154>)
 8000772:	2200      	movs	r2, #0
 8000774:	701a      	strb	r2, [r3, #0]
		photo_counter += 1;
 8000776:	4b21      	ldr	r3, [pc, #132]	; (80007fc <prvReadPhotoCallback+0x158>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	3301      	adds	r3, #1
 800077c:	b2da      	uxtb	r2, r3
 800077e:	4b1f      	ldr	r3, [pc, #124]	; (80007fc <prvReadPhotoCallback+0x158>)
 8000780:	701a      	strb	r2, [r3, #0]
		// Toggle LED
		LED_MODE_PORT->ODR ^= LED_MODE_1_PIN;
 8000782:	4b1f      	ldr	r3, [pc, #124]	; (8000800 <prvReadPhotoCallback+0x15c>)
 8000784:	4a1e      	ldr	r2, [pc, #120]	; (8000800 <prvReadPhotoCallback+0x15c>)
 8000786:	6952      	ldr	r2, [r2, #20]
 8000788:	f082 0210 	eor.w	r2, r2, #16
 800078c:	615a      	str	r2, [r3, #20]
 800078e:	e017      	b.n	80007c0 <prvReadPhotoCallback+0x11c>
	} else if( (photo_average <= 1800) && (photo_previous_line == black) ) {
 8000790:	4b18      	ldr	r3, [pc, #96]	; (80007f4 <prvReadPhotoCallback+0x150>)
 8000792:	881b      	ldrh	r3, [r3, #0]
 8000794:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8000798:	d812      	bhi.n	80007c0 <prvReadPhotoCallback+0x11c>
 800079a:	4b17      	ldr	r3, [pc, #92]	; (80007f8 <prvReadPhotoCallback+0x154>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d10e      	bne.n	80007c0 <prvReadPhotoCallback+0x11c>
		photo_previous_line = white;
 80007a2:	4b15      	ldr	r3, [pc, #84]	; (80007f8 <prvReadPhotoCallback+0x154>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	701a      	strb	r2, [r3, #0]
		photo_counter += 1;
 80007a8:	4b14      	ldr	r3, [pc, #80]	; (80007fc <prvReadPhotoCallback+0x158>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	3301      	adds	r3, #1
 80007ae:	b2da      	uxtb	r2, r3
 80007b0:	4b12      	ldr	r3, [pc, #72]	; (80007fc <prvReadPhotoCallback+0x158>)
 80007b2:	701a      	strb	r2, [r3, #0]
		// Toggle LED
		LED_MODE_PORT->ODR ^= LED_MODE_1_PIN;
 80007b4:	4b12      	ldr	r3, [pc, #72]	; (8000800 <prvReadPhotoCallback+0x15c>)
 80007b6:	4a12      	ldr	r2, [pc, #72]	; (8000800 <prvReadPhotoCallback+0x15c>)
 80007b8:	6952      	ldr	r2, [r2, #20]
 80007ba:	f082 0210 	eor.w	r2, r2, #16
 80007be:	615a      	str	r2, [r3, #20]
	}

	if( photo_counter >= 5 ) {
 80007c0:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <prvReadPhotoCallback+0x158>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b04      	cmp	r3, #4
 80007c6:	d908      	bls.n	80007da <prvReadPhotoCallback+0x136>
		// Turn on second LED
		LED_MODE_PORT->ODR ^= LED_MODE_2_PIN;
 80007c8:	4b0d      	ldr	r3, [pc, #52]	; (8000800 <prvReadPhotoCallback+0x15c>)
 80007ca:	4a0d      	ldr	r2, [pc, #52]	; (8000800 <prvReadPhotoCallback+0x15c>)
 80007cc:	6952      	ldr	r2, [r2, #20]
 80007ce:	f082 0220 	eor.w	r2, r2, #32
 80007d2:	615a      	str	r2, [r3, #20]
		photo_counter = 0;
 80007d4:	4b09      	ldr	r3, [pc, #36]	; (80007fc <prvReadPhotoCallback+0x158>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	701a      	strb	r2, [r3, #0]
	}
}
 80007da:	3708      	adds	r7, #8
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40012000 	.word	0x40012000
 80007e4:	20000062 	.word	0x20000062
 80007e8:	20000064 	.word	0x20000064
 80007ec:	20000066 	.word	0x20000066
 80007f0:	55555556 	.word	0x55555556
 80007f4:	20000068 	.word	0x20000068
 80007f8:	20000018 	.word	0x20000018
 80007fc:	20000060 	.word	0x20000060
 8000800:	40020800 	.word	0x40020800

08000804 <sendPacket>:
 * %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */

/*********************************************************************************************
 * Base function to send all packets (or strings to setup WiFi module)
 *********************************************************************************************/
uint8_t sendPacket( char* packet, uint8_t length ) {
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	460b      	mov	r3, r1
 800080e:	70fb      	strb	r3, [r7, #3]
	int i;
	for( i=0; i < length; i++ ) {
 8000810:	2300      	movs	r3, #0
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	e013      	b.n	800083e <sendPacket+0x3a>
		// Wait for data register to be empty before adding the next char
		while( !(WIFI_USART->SR & 0x00000040) );
 8000816:	bf00      	nop
 8000818:	4b19      	ldr	r3, [pc, #100]	; (8000880 <sendPacket+0x7c>)
 800081a:	881b      	ldrh	r3, [r3, #0]
 800081c:	b29b      	uxth	r3, r3
 800081e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000822:	2b00      	cmp	r3, #0
 8000824:	d0f8      	beq.n	8000818 <sendPacket+0x14>

		// Put into TX register
		USART_SendData( WIFI_USART, *packet );
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	4815      	ldr	r0, [pc, #84]	; (8000880 <sendPacket+0x7c>)
 800082c:	4619      	mov	r1, r3
 800082e:	f001 f915 	bl	8001a5c <USART_SendData>
		packet++;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	3301      	adds	r3, #1
 8000836:	607b      	str	r3, [r7, #4]
/*********************************************************************************************
 * Base function to send all packets (or strings to setup WiFi module)
 *********************************************************************************************/
uint8_t sendPacket( char* packet, uint8_t length ) {
	int i;
	for( i=0; i < length; i++ ) {
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	3301      	adds	r3, #1
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	78fa      	ldrb	r2, [r7, #3]
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	429a      	cmp	r2, r3
 8000844:	dce7      	bgt.n	8000816 <sendPacket+0x12>
		USART_SendData( WIFI_USART, *packet );
		packet++;
	}

	// WiFi module expects \r\n at the end of every string
	while( !(WIFI_USART->SR & 0x00000040) );
 8000846:	bf00      	nop
 8000848:	4b0d      	ldr	r3, [pc, #52]	; (8000880 <sendPacket+0x7c>)
 800084a:	881b      	ldrh	r3, [r3, #0]
 800084c:	b29b      	uxth	r3, r3
 800084e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000852:	2b00      	cmp	r3, #0
 8000854:	d0f8      	beq.n	8000848 <sendPacket+0x44>
	USART_SendData( WIFI_USART, '\r' );
 8000856:	480a      	ldr	r0, [pc, #40]	; (8000880 <sendPacket+0x7c>)
 8000858:	210d      	movs	r1, #13
 800085a:	f001 f8ff 	bl	8001a5c <USART_SendData>

	while( !(WIFI_USART->SR & 0x00000040) );
 800085e:	bf00      	nop
 8000860:	4b07      	ldr	r3, [pc, #28]	; (8000880 <sendPacket+0x7c>)
 8000862:	881b      	ldrh	r3, [r3, #0]
 8000864:	b29b      	uxth	r3, r3
 8000866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800086a:	2b00      	cmp	r3, #0
 800086c:	d0f8      	beq.n	8000860 <sendPacket+0x5c>
	USART_SendData( WIFI_USART, '\n' );
 800086e:	4804      	ldr	r0, [pc, #16]	; (8000880 <sendPacket+0x7c>)
 8000870:	210a      	movs	r1, #10
 8000872:	f001 f8f3 	bl	8001a5c <USART_SendData>

	return SUCCESS;
 8000876:	2301      	movs	r3, #1
}
 8000878:	4618      	mov	r0, r3
 800087a:	3710      	adds	r7, #16
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	40004800 	.word	0x40004800

08000884 <sendAck>:


/*********************************************************************************************
 * Send Ack
 *********************************************************************************************/
uint8_t sendAck( Header* header, uint8_t success ) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	460b      	mov	r3, r1
 800088e:	70fb      	strb	r3, [r7, #3]

	// Fill Ack struct
	Ack* ack = pvPortMalloc( sizeof(Ack) );
 8000890:	2001      	movs	r0, #1
 8000892:	f007 ff25 	bl	80086e0 <pvPortMalloc>
 8000896:	61f8      	str	r0, [r7, #28]
	ack->success = success;
 8000898:	69fb      	ldr	r3, [r7, #28]
 800089a:	78fa      	ldrb	r2, [r7, #3]
 800089c:	701a      	strb	r2, [r3, #0]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + ACK_LENGTH);
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	2206      	movs	r2, #6
 80008a2:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	61bb      	str	r3, [r7, #24]
	char* ack_char = (char*) ack;
 80008a8:	69fb      	ldr	r3, [r7, #28]
 80008aa:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* ack_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 80008ac:	2001      	movs	r0, #1
 80008ae:	f007 ff17 	bl	80086e0 <pvPortMalloc>
 80008b2:	6138      	str	r0, [r7, #16]
	pack( ack_packet, header_char, 0 );
 80008b4:	6938      	ldr	r0, [r7, #16]
 80008b6:	69b9      	ldr	r1, [r7, #24]
 80008b8:	2200      	movs	r2, #0
 80008ba:	f000 fa4d 	bl	8000d58 <pack>
	pack( ack_packet, ack_char, HEADER_LENGTH );
 80008be:	6938      	ldr	r0, [r7, #16]
 80008c0:	6979      	ldr	r1, [r7, #20]
 80008c2:	2205      	movs	r2, #5
 80008c4:	f000 fa48 	bl	8000d58 <pack>

	// Send packet
	sendPacket( "AT+CIPSEND=6", 12 );
 80008c8:	480e      	ldr	r0, [pc, #56]	; (8000904 <sendAck+0x80>)
 80008ca:	210c      	movs	r1, #12
 80008cc:	f7ff ff9a 	bl	8000804 <sendPacket>
	while(received_string[0] != 'O');
 80008d0:	bf00      	nop
 80008d2:	4b0d      	ldr	r3, [pc, #52]	; (8000908 <sendAck+0x84>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	2b4f      	cmp	r3, #79	; 0x4f
 80008da:	d1fa      	bne.n	80008d2 <sendAck+0x4e>
	uint8_t result = sendPacket( ack_packet, header->length );
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	791b      	ldrb	r3, [r3, #4]
 80008e0:	6938      	ldr	r0, [r7, #16]
 80008e2:	4619      	mov	r1, r3
 80008e4:	f7ff ff8e 	bl	8000804 <sendPacket>
 80008e8:	4603      	mov	r3, r0
 80008ea:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(ack);
 80008ec:	69f8      	ldr	r0, [r7, #28]
 80008ee:	f007 ff8f 	bl	8008810 <vPortFree>
	vPortFree(ack_packet);
 80008f2:	6938      	ldr	r0, [r7, #16]
 80008f4:	f007 ff8c 	bl	8008810 <vPortFree>

	return result;
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3720      	adds	r7, #32
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	08008b34 	.word	0x08008b34
 8000908:	2001c1ec 	.word	0x2001c1ec

0800090c <sendPing>:


/*********************************************************************************************
 * Send Ping
 *********************************************************************************************/
uint8_t sendPing( Header* header ) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b086      	sub	sp, #24
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + PING_LENGTH);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2205      	movs	r2, #5
 8000918:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* ping_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 800091e:	2001      	movs	r0, #1
 8000920:	f007 fede 	bl	80086e0 <pvPortMalloc>
 8000924:	6138      	str	r0, [r7, #16]
	pack( ping_packet, header_char, 0 );
 8000926:	6938      	ldr	r0, [r7, #16]
 8000928:	6979      	ldr	r1, [r7, #20]
 800092a:	2200      	movs	r2, #0
 800092c:	f000 fa14 	bl	8000d58 <pack>

	// Send packet
	sendPacket( "AT+CIPSEND=5", 12 );
 8000930:	480c      	ldr	r0, [pc, #48]	; (8000964 <sendPing+0x58>)
 8000932:	210c      	movs	r1, #12
 8000934:	f7ff ff66 	bl	8000804 <sendPacket>
	while(received_string[0] != 'O');
 8000938:	bf00      	nop
 800093a:	4b0b      	ldr	r3, [pc, #44]	; (8000968 <sendPing+0x5c>)
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	b2db      	uxtb	r3, r3
 8000940:	2b4f      	cmp	r3, #79	; 0x4f
 8000942:	d1fa      	bne.n	800093a <sendPing+0x2e>
	uint8_t result = sendPacket( ping_packet, header->length );
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	791b      	ldrb	r3, [r3, #4]
 8000948:	6938      	ldr	r0, [r7, #16]
 800094a:	4619      	mov	r1, r3
 800094c:	f7ff ff5a 	bl	8000804 <sendPacket>
 8000950:	4603      	mov	r3, r0
 8000952:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(ping_packet);
 8000954:	6938      	ldr	r0, [r7, #16]
 8000956:	f007 ff5b 	bl	8008810 <vPortFree>

	return result;
 800095a:	7bfb      	ldrb	r3, [r7, #15]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3718      	adds	r7, #24
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	08008b44 	.word	0x08008b44
 8000968:	2001c1ec 	.word	0x2001c1ec

0800096c <sendSetMode>:


/*********************************************************************************************
 * Send SetMode
 *********************************************************************************************/
uint8_t sendSetMode( Header* header ) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + SET_MODE_LENGTH);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2205      	movs	r2, #5
 8000978:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* set_mode_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 800097e:	2001      	movs	r0, #1
 8000980:	f007 feae 	bl	80086e0 <pvPortMalloc>
 8000984:	6138      	str	r0, [r7, #16]
	pack( set_mode_packet, header_char, 0 );
 8000986:	6938      	ldr	r0, [r7, #16]
 8000988:	6979      	ldr	r1, [r7, #20]
 800098a:	2200      	movs	r2, #0
 800098c:	f000 f9e4 	bl	8000d58 <pack>

	// Send packet
	sendPacket( "AT+CIPSEND=5", 12 );
 8000990:	480c      	ldr	r0, [pc, #48]	; (80009c4 <sendSetMode+0x58>)
 8000992:	210c      	movs	r1, #12
 8000994:	f7ff ff36 	bl	8000804 <sendPacket>
	while(received_string[0] != 'O');
 8000998:	bf00      	nop
 800099a:	4b0b      	ldr	r3, [pc, #44]	; (80009c8 <sendSetMode+0x5c>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	2b4f      	cmp	r3, #79	; 0x4f
 80009a2:	d1fa      	bne.n	800099a <sendSetMode+0x2e>
	uint8_t result = sendPacket( set_mode_packet, header->length );
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	791b      	ldrb	r3, [r3, #4]
 80009a8:	6938      	ldr	r0, [r7, #16]
 80009aa:	4619      	mov	r1, r3
 80009ac:	f7ff ff2a 	bl	8000804 <sendPacket>
 80009b0:	4603      	mov	r3, r0
 80009b2:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(set_mode_packet);
 80009b4:	6938      	ldr	r0, [r7, #16]
 80009b6:	f007 ff2b 	bl	8008810 <vPortFree>

	return result;
 80009ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3718      	adds	r7, #24
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	08008b44 	.word	0x08008b44
 80009c8:	2001c1ec 	.word	0x2001c1ec

080009cc <sendPowerConsumption>:


/*********************************************************************************************
 * Send PowerConsumption
 *********************************************************************************************/
uint8_t sendPowerConsumption( Header* header, uint16_t average_power, uint16_t time ) {
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b088      	sub	sp, #32
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	4613      	mov	r3, r2
 80009d6:	460a      	mov	r2, r1
 80009d8:	807a      	strh	r2, [r7, #2]
 80009da:	803b      	strh	r3, [r7, #0]

	// Fill Ack struct
	PowerConsumption* power_consumption = pvPortMalloc( sizeof(PowerConsumption) );
 80009dc:	2004      	movs	r0, #4
 80009de:	f007 fe7f 	bl	80086e0 <pvPortMalloc>
 80009e2:	61f8      	str	r0, [r7, #28]
	power_consumption->average_power = average_power;
 80009e4:	69fb      	ldr	r3, [r7, #28]
 80009e6:	887a      	ldrh	r2, [r7, #2]
 80009e8:	801a      	strh	r2, [r3, #0]
	power_consumption->time = time;
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	883a      	ldrh	r2, [r7, #0]
 80009ee:	805a      	strh	r2, [r3, #2]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + POWER_CONSUMPTION_LENGTH);
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	2209      	movs	r2, #9
 80009f4:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	61bb      	str	r3, [r7, #24]
	char* power_consumption_char = (char*) power_consumption;
 80009fa:	69fb      	ldr	r3, [r7, #28]
 80009fc:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* power_consumption_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 80009fe:	2001      	movs	r0, #1
 8000a00:	f007 fe6e 	bl	80086e0 <pvPortMalloc>
 8000a04:	6138      	str	r0, [r7, #16]
	pack( power_consumption_packet, header_char, 0 );
 8000a06:	6938      	ldr	r0, [r7, #16]
 8000a08:	69b9      	ldr	r1, [r7, #24]
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f000 f9a4 	bl	8000d58 <pack>
	pack( power_consumption_packet, power_consumption_char, HEADER_LENGTH );
 8000a10:	6938      	ldr	r0, [r7, #16]
 8000a12:	6979      	ldr	r1, [r7, #20]
 8000a14:	2205      	movs	r2, #5
 8000a16:	f000 f99f 	bl	8000d58 <pack>

	// Send packet
	sendPacket( "AT+CIPSEND=9", 12 );
 8000a1a:	480e      	ldr	r0, [pc, #56]	; (8000a54 <sendPowerConsumption+0x88>)
 8000a1c:	210c      	movs	r1, #12
 8000a1e:	f7ff fef1 	bl	8000804 <sendPacket>
	while(received_string[0] != 'O');
 8000a22:	bf00      	nop
 8000a24:	4b0c      	ldr	r3, [pc, #48]	; (8000a58 <sendPowerConsumption+0x8c>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	2b4f      	cmp	r3, #79	; 0x4f
 8000a2c:	d1fa      	bne.n	8000a24 <sendPowerConsumption+0x58>
	uint8_t result = sendPacket( power_consumption_packet, header->length );
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	791b      	ldrb	r3, [r3, #4]
 8000a32:	6938      	ldr	r0, [r7, #16]
 8000a34:	4619      	mov	r1, r3
 8000a36:	f7ff fee5 	bl	8000804 <sendPacket>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(power_consumption);
 8000a3e:	69f8      	ldr	r0, [r7, #28]
 8000a40:	f007 fee6 	bl	8008810 <vPortFree>
	vPortFree(power_consumption_packet);
 8000a44:	6938      	ldr	r0, [r7, #16]
 8000a46:	f007 fee3 	bl	8008810 <vPortFree>

	return result;
 8000a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	3720      	adds	r7, #32
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	08008b54 	.word	0x08008b54
 8000a58:	2001c1ec 	.word	0x2001c1ec

08000a5c <handlePacket>:
 * %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */

/*********************************************************************************************
 * Base function to handle all packets
 *********************************************************************************************/
PacketResult handlePacket( char* packet ) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]

	// Extract the header
	Header* header = pvPortMalloc( sizeof(Header) );
 8000a64:	2005      	movs	r0, #5
 8000a66:	f007 fe3b 	bl	80086e0 <pvPortMalloc>
 8000a6a:	6178      	str	r0, [r7, #20]
	char* header_char = (char*) header;
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	613b      	str	r3, [r7, #16]
	unpack( packet, header_char, 0 );
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	6939      	ldr	r1, [r7, #16]
 8000a74:	2200      	movs	r2, #0
 8000a76:	f000 f991 	bl	8000d9c <unpack>

	// Convert string back to Header struct
	header = (Header*) header_char;
 8000a7a:	693b      	ldr	r3, [r7, #16]
 8000a7c:	617b      	str	r3, [r7, #20]

	// Create packet result struct
	PacketResult packet_result;
	packet_result.type = header->type;
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	78db      	ldrb	r3, [r3, #3]
 8000a82:	723b      	strb	r3, [r7, #8]

	// Sort by mode of operation
	if( (header->mode == allModes) || (header->mode == my_mode ) ) {
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	789b      	ldrb	r3, [r3, #2]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d005      	beq.n	8000a98 <handlePacket+0x3c>
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	789a      	ldrb	r2, [r3, #2]
 8000a90:	4b32      	ldr	r3, [pc, #200]	; (8000b5c <handlePacket+0x100>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d14f      	bne.n	8000b38 <handlePacket+0xdc>

		// Based on packet type, call the correct handle function
		switch( header->type ) {
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	78db      	ldrb	r3, [r3, #3]
 8000a9c:	2b04      	cmp	r3, #4
 8000a9e:	d83a      	bhi.n	8000b16 <handlePacket+0xba>
 8000aa0:	a201      	add	r2, pc, #4	; (adr r2, 8000aa8 <handlePacket+0x4c>)
 8000aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aa6:	bf00      	nop
 8000aa8:	08000abd 	.word	0x08000abd
 8000aac:	08000acb 	.word	0x08000acb
 8000ab0:	08000ad9 	.word	0x08000ad9
 8000ab4:	08000af1 	.word	0x08000af1
 8000ab8:	08000b09 	.word	0x08000b09
			case ack:
				packet_result.result = handleAck( header, packet );
 8000abc:	6978      	ldr	r0, [r7, #20]
 8000abe:	6879      	ldr	r1, [r7, #4]
 8000ac0:	f000 f84e 	bl	8000b60 <handleAck>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	727b      	strb	r3, [r7, #9]
				break;
 8000ac8:	e035      	b.n	8000b36 <handlePacket+0xda>
			case ping:
				packet_result.result = handlePing( header, packet );
 8000aca:	6978      	ldr	r0, [r7, #20]
 8000acc:	6879      	ldr	r1, [r7, #4]
 8000ace:	f000 f865 	bl	8000b9c <handlePing>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	727b      	strb	r3, [r7, #9]
				break;
 8000ad6:	e02e      	b.n	8000b36 <handlePacket+0xda>
			case trafficLightCurrent:
				if( my_mode != mode1 ) {
 8000ad8:	4b20      	ldr	r3, [pc, #128]	; (8000b5c <handlePacket+0x100>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d006      	beq.n	8000aee <handlePacket+0x92>
					packet_result.result = handleTrafficLightCurrent( header, packet );
 8000ae0:	6978      	ldr	r0, [r7, #20]
 8000ae2:	6879      	ldr	r1, [r7, #4]
 8000ae4:	f000 f888 	bl	8000bf8 <handleTrafficLightCurrent>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	727b      	strb	r3, [r7, #9]
				}
				break;
 8000aec:	e023      	b.n	8000b36 <handlePacket+0xda>
 8000aee:	e022      	b.n	8000b36 <handlePacket+0xda>
			case trafficLightFuture:
				if( my_mode != mode1 ) {
 8000af0:	4b1a      	ldr	r3, [pc, #104]	; (8000b5c <handlePacket+0x100>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d006      	beq.n	8000b06 <handlePacket+0xaa>
				packet_result.result = handleTrafficLightFuture( header, packet );
 8000af8:	6978      	ldr	r0, [r7, #20]
 8000afa:	6879      	ldr	r1, [r7, #4]
 8000afc:	f000 f8a6 	bl	8000c4c <handleTrafficLightFuture>
 8000b00:	4603      	mov	r3, r0
 8000b02:	727b      	strb	r3, [r7, #9]
				}
				break;
 8000b04:	e017      	b.n	8000b36 <handlePacket+0xda>
 8000b06:	e016      	b.n	8000b36 <handlePacket+0xda>
			case changeMode:
				packet_result.result = handleChangeMode( header, packet );
 8000b08:	6978      	ldr	r0, [r7, #20]
 8000b0a:	6879      	ldr	r1, [r7, #4]
 8000b0c:	f000 f8ea 	bl	8000ce4 <handleChangeMode>
 8000b10:	4603      	mov	r3, r0
 8000b12:	727b      	strb	r3, [r7, #9]
				break;
 8000b14:	e00f      	b.n	8000b36 <handlePacket+0xda>
			default:
				// If there is no handle function, send back negative Ack
				header->dest = header->addr;
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	785a      	ldrb	r2, [r3, #1]
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	701a      	strb	r2, [r3, #0]
				header->addr = MY_ADDR;
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	2202      	movs	r2, #2
 8000b22:	705a      	strb	r2, [r3, #1]
				header->mode = allModes;
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	2200      	movs	r2, #0
 8000b28:	709a      	strb	r2, [r3, #2]
				header->type = ack;
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	70da      	strb	r2, [r3, #3]
				// sendAck( header, FAILURE );
				packet_result.result = FAILURE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	727b      	strb	r3, [r7, #9]
				break;
 8000b34:	bf00      	nop
		}
	} else {
 8000b36:	e001      	b.n	8000b3c <handlePacket+0xe0>
		packet_result.result = WRONG_MODE;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	727b      	strb	r3, [r7, #9]
	}

	// Free variables
	vPortFree( header );
 8000b3c:	6978      	ldr	r0, [r7, #20]
 8000b3e:	f007 fe67 	bl	8008810 <vPortFree>

	return packet_result;
 8000b42:	893b      	ldrh	r3, [r7, #8]
 8000b44:	81bb      	strh	r3, [r7, #12]
 8000b46:	2300      	movs	r3, #0
 8000b48:	7b3a      	ldrb	r2, [r7, #12]
 8000b4a:	f362 0307 	bfi	r3, r2, #0, #8
 8000b4e:	7b7a      	ldrb	r2, [r7, #13]
 8000b50:	f362 230f 	bfi	r3, r2, #8, #8
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3718      	adds	r7, #24
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	2001c1e2 	.word	0x2001c1e2

08000b60 <handleAck>:


/*********************************************************************************************
 * Handle Ack
 *********************************************************************************************/
uint8_t handleAck( Header* header, char* packet ) {
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b086      	sub	sp, #24
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	Ack* ack = pvPortMalloc( sizeof(Ack) );
 8000b6a:	2001      	movs	r0, #1
 8000b6c:	f007 fdb8 	bl	80086e0 <pvPortMalloc>
 8000b70:	6178      	str	r0, [r7, #20]
	char* ack_char = (char*) ack;
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	613b      	str	r3, [r7, #16]
	unpack( packet, ack_char, HEADER_LENGTH );
 8000b76:	6838      	ldr	r0, [r7, #0]
 8000b78:	6939      	ldr	r1, [r7, #16]
 8000b7a:	2205      	movs	r2, #5
 8000b7c:	f000 f90e 	bl	8000d9c <unpack>

	// Convert string back to Ack struct
	ack = (Ack*) ack_char;
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	617b      	str	r3, [r7, #20]

	// Indicate success or failure from packet
	uint8_t result = ack->success;
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree( ack );
 8000b8a:	6978      	ldr	r0, [r7, #20]
 8000b8c:	f007 fe40 	bl	8008810 <vPortFree>

	return result;
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3718      	adds	r7, #24
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop

08000b9c <handlePing>:


/*********************************************************************************************
 * Handle Ping
 *********************************************************************************************/
uint8_t handlePing( Header* header, char* packet ) {
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	Ping* ping = pvPortMalloc( sizeof(Ping) );
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	f007 fd9a 	bl	80086e0 <pvPortMalloc>
 8000bac:	6178      	str	r0, [r7, #20]
	char* ping_char = (char*) ping;
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	613b      	str	r3, [r7, #16]
	unpack( packet, ping_char, HEADER_LENGTH );
 8000bb2:	6838      	ldr	r0, [r7, #0]
 8000bb4:	6939      	ldr	r1, [r7, #16]
 8000bb6:	2205      	movs	r2, #5
 8000bb8:	f000 f8f0 	bl	8000d9c <unpack>

	// Convert string back to Ping struct
	ping = (Ping*) ping_char;
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	617b      	str	r3, [r7, #20]

	// Restructure header to send back ack
	header->dest = header->addr;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	785a      	ldrb	r2, [r3, #1]
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	701a      	strb	r2, [r3, #0]
	header->addr = MY_ADDR;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2202      	movs	r2, #2
 8000bcc:	705a      	strb	r2, [r3, #1]
	header->mode = allModes;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	709a      	strb	r2, [r3, #2]
	header->type = ack;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	70da      	strb	r2, [r3, #3]

	// Send Ack
	uint8_t result = sendAck( header, SUCCESS );
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	2101      	movs	r1, #1
 8000bde:	f7ff fe51 	bl	8000884 <sendAck>
 8000be2:	4603      	mov	r3, r0
 8000be4:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree( ping );
 8000be6:	6978      	ldr	r0, [r7, #20]
 8000be8:	f007 fe12 	bl	8008810 <vPortFree>

	return result;
 8000bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3718      	adds	r7, #24
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop

08000bf8 <handleTrafficLightCurrent>:


/*********************************************************************************************
 * Handle TrafficLightCurrent
 *********************************************************************************************/
uint8_t handleTrafficLightCurrent( Header* header, char* packet ) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	TrafficLightCurrent* current = pvPortMalloc( sizeof(TrafficLightCurrent) );
 8000c02:	2002      	movs	r0, #2
 8000c04:	f007 fd6c 	bl	80086e0 <pvPortMalloc>
 8000c08:	60f8      	str	r0, [r7, #12]
	char* current_char = (char*) current;
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	60bb      	str	r3, [r7, #8]
	unpack( packet, current_char, HEADER_LENGTH );
 8000c0e:	6838      	ldr	r0, [r7, #0]
 8000c10:	68b9      	ldr	r1, [r7, #8]
 8000c12:	2205      	movs	r2, #5
 8000c14:	f000 f8c2 	bl	8000d9c <unpack>

	// Convert string back to TrafficLightCurrent struct
	current = (TrafficLightCurrent*) current_char;
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	60fb      	str	r3, [r7, #12]

	// Turn on corresponding LED
	// TODO: need to know what direction SAV is headed (northSouth / eastWest)
	LED_LIGHT_PORT->OFF = LED_LIGHT_PINS;
 8000c1c:	4b09      	ldr	r3, [pc, #36]	; (8000c44 <handleTrafficLightCurrent+0x4c>)
 8000c1e:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000c22:	835a      	strh	r2, [r3, #26]
	LED_LIGHT_PORT->ON = led_light_pin[ current->northSouth ];
 8000c24:	4b07      	ldr	r3, [pc, #28]	; (8000c44 <handleTrafficLightCurrent+0x4c>)
 8000c26:	68fa      	ldr	r2, [r7, #12]
 8000c28:	7812      	ldrb	r2, [r2, #0]
 8000c2a:	4611      	mov	r1, r2
 8000c2c:	4a06      	ldr	r2, [pc, #24]	; (8000c48 <handleTrafficLightCurrent+0x50>)
 8000c2e:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000c32:	831a      	strh	r2, [r3, #24]

	// Free variables
	vPortFree( current );
 8000c34:	68f8      	ldr	r0, [r7, #12]
 8000c36:	f007 fdeb 	bl	8008810 <vPortFree>

	return SUCCESS;
 8000c3a:	2301      	movs	r3, #1
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3710      	adds	r7, #16
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40020800 	.word	0x40020800
 8000c48:	2000001c 	.word	0x2000001c

08000c4c <handleTrafficLightFuture>:


/*********************************************************************************************
 * Handle TrafficLightFuture
 *********************************************************************************************/
uint8_t handleTrafficLightFuture( Header* header, char* packet ) {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	TrafficLightFuture* future = pvPortMalloc( sizeof(TrafficLightFuture) );
 8000c56:	2003      	movs	r0, #3
 8000c58:	f007 fd42 	bl	80086e0 <pvPortMalloc>
 8000c5c:	60f8      	str	r0, [r7, #12]
	char* future_char = (char*) future;
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	60bb      	str	r3, [r7, #8]
	unpack( packet, future_char, HEADER_LENGTH );
 8000c62:	6838      	ldr	r0, [r7, #0]
 8000c64:	68b9      	ldr	r1, [r7, #8]
 8000c66:	2205      	movs	r2, #5
 8000c68:	f000 f898 	bl	8000d9c <unpack>

	// Convert string back to TrafficLightCurrent struct
	future = (TrafficLightFuture*) future_char;
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	60fb      	str	r3, [r7, #12]

	// Check if a timer has already been started
	if( !swIsTimerActive(blinkTrafficLight) ) {
 8000c70:	4b16      	ldr	r3, [pc, #88]	; (8000ccc <handleTrafficLightFuture+0x80>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff fc5d 	bl	8000534 <swIsTimerActive>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d11d      	bne.n	8000cbc <handleTrafficLightFuture+0x70>
		// Blink corresponding LED
		// TODO: need to know what direction SAV is headed (northSouth / eastWest)
		LED_LIGHT_PORT->OFF = LED_LIGHT_PINS;
 8000c80:	4b13      	ldr	r3, [pc, #76]	; (8000cd0 <handleTrafficLightFuture+0x84>)
 8000c82:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000c86:	835a      	strh	r2, [r3, #26]
		LED_LIGHT_PORT->ON = led_light_pin[ future->northSouth ];
 8000c88:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <handleTrafficLightFuture+0x84>)
 8000c8a:	68fa      	ldr	r2, [r7, #12]
 8000c8c:	7812      	ldrb	r2, [r2, #0]
 8000c8e:	4611      	mov	r1, r2
 8000c90:	4a10      	ldr	r2, [pc, #64]	; (8000cd4 <handleTrafficLightFuture+0x88>)
 8000c92:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000c96:	831a      	strh	r2, [r3, #24]

		// Set global variables
		traffic_future_state = next_light_state[ future->northSouth ];
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	4a0e      	ldr	r2, [pc, #56]	; (8000cd8 <handleTrafficLightFuture+0x8c>)
 8000c9e:	5cd2      	ldrb	r2, [r2, r3]
 8000ca0:	4b0e      	ldr	r3, [pc, #56]	; (8000cdc <handleTrafficLightFuture+0x90>)
 8000ca2:	701a      	strb	r2, [r3, #0]

		// Time is converted into ms
		traffic_time = ((uint16_t)future->changeTime * 32);
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	789b      	ldrb	r3, [r3, #2]
 8000ca8:	015b      	lsls	r3, r3, #5
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <handleTrafficLightFuture+0x94>)
 8000cae:	801a      	strh	r2, [r3, #0]

		// Start timer
		swTimerStart( blinkTrafficLight, 0 );
 8000cb0:	4b06      	ldr	r3, [pc, #24]	; (8000ccc <handleTrafficLightFuture+0x80>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	f7ff fbfe 	bl	80004b8 <swTimerStart>

	// If it has do nothing
	// TODO: check if correct values

	// Free variables
	vPortFree( future );
 8000cbc:	68f8      	ldr	r0, [r7, #12]
 8000cbe:	f007 fda7 	bl	8008810 <vPortFree>

	return SUCCESS;
 8000cc2:	2301      	movs	r3, #1
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3710      	adds	r7, #16
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	2001c1d0 	.word	0x2001c1d0
 8000cd0:	40020800 	.word	0x40020800
 8000cd4:	2000001c 	.word	0x2000001c
 8000cd8:	20000000 	.word	0x20000000
 8000cdc:	2001c1cc 	.word	0x2001c1cc
 8000ce0:	2001c1e0 	.word	0x2001c1e0

08000ce4 <handleChangeMode>:


/*********************************************************************************************
 * Handle ChangeMode
 *********************************************************************************************/
uint8_t handleChangeMode( Header* header, char* packet ) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	ChangeMode* change_mode = pvPortMalloc( sizeof(ChangeMode) );
 8000cee:	2001      	movs	r0, #1
 8000cf0:	f007 fcf6 	bl	80086e0 <pvPortMalloc>
 8000cf4:	60f8      	str	r0, [r7, #12]
	char* change_mode_char = (char*) change_mode;
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	60bb      	str	r3, [r7, #8]
	unpack( packet, change_mode_char, HEADER_LENGTH );
 8000cfa:	6838      	ldr	r0, [r7, #0]
 8000cfc:	68b9      	ldr	r1, [r7, #8]
 8000cfe:	2205      	movs	r2, #5
 8000d00:	f000 f84c 	bl	8000d9c <unpack>

	// Convert string back to ChangeMode struct
	change_mode = (ChangeMode*) change_mode_char;
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	60fb      	str	r3, [r7, #12]

	// Set SAV's Mode of Operation
	my_mode = change_mode->newMode;
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	781a      	ldrb	r2, [r3, #0]
 8000d0c:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <handleChangeMode+0x64>)
 8000d0e:	701a      	strb	r2, [r3, #0]

	// Set corresponding LED
	LED_MODE_PORT->OFF = led_mode_pin[ allModes ];
 8000d10:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <handleChangeMode+0x68>)
 8000d12:	4a0f      	ldr	r2, [pc, #60]	; (8000d50 <handleChangeMode+0x6c>)
 8000d14:	8812      	ldrh	r2, [r2, #0]
 8000d16:	835a      	strh	r2, [r3, #26]
	LED_MODE_PORT->ON = led_mode_pin[ my_mode ];
 8000d18:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <handleChangeMode+0x68>)
 8000d1a:	4a0b      	ldr	r2, [pc, #44]	; (8000d48 <handleChangeMode+0x64>)
 8000d1c:	7812      	ldrb	r2, [r2, #0]
 8000d1e:	4611      	mov	r1, r2
 8000d20:	4a0b      	ldr	r2, [pc, #44]	; (8000d50 <handleChangeMode+0x6c>)
 8000d22:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000d26:	831a      	strh	r2, [r3, #24]

	// Set initial TrafficLight state as green
	LED_LIGHT_PORT->OFF = LED_LIGHT_PINS;
 8000d28:	4b08      	ldr	r3, [pc, #32]	; (8000d4c <handleChangeMode+0x68>)
 8000d2a:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000d2e:	835a      	strh	r2, [r3, #26]
	LED_LIGHT_PORT->ON = led_light_pin[green];
 8000d30:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <handleChangeMode+0x68>)
 8000d32:	4a08      	ldr	r2, [pc, #32]	; (8000d54 <handleChangeMode+0x70>)
 8000d34:	8892      	ldrh	r2, [r2, #4]
 8000d36:	831a      	strh	r2, [r3, #24]

	// Free variables
	vPortFree( change_mode );
 8000d38:	68f8      	ldr	r0, [r7, #12]
 8000d3a:	f007 fd69 	bl	8008810 <vPortFree>

	return SUCCESS;
 8000d3e:	2301      	movs	r3, #1
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3710      	adds	r7, #16
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	2001c1e2 	.word	0x2001c1e2
 8000d4c:	40020800 	.word	0x40020800
 8000d50:	20000024 	.word	0x20000024
 8000d54:	2000001c 	.word	0x2000001c

08000d58 <pack>:
 * %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */

/*********************************************************************************************
 * Package string into container
 *********************************************************************************************/
void pack( char* container, char* field, uint8_t start ) {
 8000d58:	b480      	push	{r7}
 8000d5a:	b087      	sub	sp, #28
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	60f8      	str	r0, [r7, #12]
 8000d60:	60b9      	str	r1, [r7, #8]
 8000d62:	4613      	mov	r3, r2
 8000d64:	71fb      	strb	r3, [r7, #7]

	// Iterate through field, copying each char into the container
	// Note: By adding 48, the integer value is represented as its ascii counterpart
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000d66:	2300      	movs	r3, #0
 8000d68:	617b      	str	r3, [r7, #20]
 8000d6a:	e00e      	b.n	8000d8a <pack+0x32>
		container[start + i] = field[i] + 48;
 8000d6c:	79fa      	ldrb	r2, [r7, #7]
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	4413      	add	r3, r2
 8000d72:	68fa      	ldr	r2, [r7, #12]
 8000d74:	4413      	add	r3, r2
 8000d76:	697a      	ldr	r2, [r7, #20]
 8000d78:	68b9      	ldr	r1, [r7, #8]
 8000d7a:	440a      	add	r2, r1
 8000d7c:	7812      	ldrb	r2, [r2, #0]
 8000d7e:	3230      	adds	r2, #48	; 0x30
 8000d80:	b2d2      	uxtb	r2, r2
 8000d82:	701a      	strb	r2, [r3, #0]
void pack( char* container, char* field, uint8_t start ) {

	// Iterate through field, copying each char into the container
	// Note: By adding 48, the integer value is represented as its ascii counterpart
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	3301      	adds	r3, #1
 8000d88:	617b      	str	r3, [r7, #20]
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	2b04      	cmp	r3, #4
 8000d8e:	d9ed      	bls.n	8000d6c <pack+0x14>
		container[start + i] = field[i] + 48;
	}
}
 8000d90:	371c      	adds	r7, #28
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop

08000d9c <unpack>:


/*********************************************************************************************
 * Unpack strings from the container
 *********************************************************************************************/
void unpack( char* container, char* field, uint8_t start ) {
 8000d9c:	b480      	push	{r7}
 8000d9e:	b087      	sub	sp, #28
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	60f8      	str	r0, [r7, #12]
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	4613      	mov	r3, r2
 8000da8:	71fb      	strb	r3, [r7, #7]

	// Note: By subtracting 48, the ascii is converted back to the correct uint
	// Note: Each packet is of the form: +IPD,(length):(packet)

	// Begin by creating an offset to the actual packet
	int offset = 6;
 8000daa:	2306      	movs	r3, #6
 8000dac:	617b      	str	r3, [r7, #20]
	while( container[offset] != ':' ) {
 8000dae:	e002      	b.n	8000db6 <unpack+0x1a>
		offset++;
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	3301      	adds	r3, #1
 8000db4:	617b      	str	r3, [r7, #20]
	// Note: By subtracting 48, the ascii is converted back to the correct uint
	// Note: Each packet is of the form: +IPD,(length):(packet)

	// Begin by creating an offset to the actual packet
	int offset = 6;
	while( container[offset] != ':' ) {
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	68fa      	ldr	r2, [r7, #12]
 8000dba:	4413      	add	r3, r2
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	2b3a      	cmp	r3, #58	; 0x3a
 8000dc0:	d1f6      	bne.n	8000db0 <unpack+0x14>
		offset++;
	}
	offset++;
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	617b      	str	r3, [r7, #20]

	// Iterate through container, copying each char into the field
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000dc8:	2300      	movs	r3, #0
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	e010      	b.n	8000df0 <unpack+0x54>
		field[i] = container[start + offset + i] - 48;
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	68ba      	ldr	r2, [r7, #8]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	79f9      	ldrb	r1, [r7, #7]
 8000dd6:	697a      	ldr	r2, [r7, #20]
 8000dd8:	4411      	add	r1, r2
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	440a      	add	r2, r1
 8000dde:	68f9      	ldr	r1, [r7, #12]
 8000de0:	440a      	add	r2, r1
 8000de2:	7812      	ldrb	r2, [r2, #0]
 8000de4:	3a30      	subs	r2, #48	; 0x30
 8000de6:	b2d2      	uxtb	r2, r2
 8000de8:	701a      	strb	r2, [r3, #0]
	}
	offset++;

	// Iterate through container, copying each char into the field
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	3301      	adds	r3, #1
 8000dee:	613b      	str	r3, [r7, #16]
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	2b04      	cmp	r3, #4
 8000df4:	d9eb      	bls.n	8000dce <unpack+0x32>
		field[i] = container[start + offset + i] - 48;
	}
}
 8000df6:	371c      	adds	r7, #28
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr

08000e00 <USART3_IRQHandler>:


/*********************************************************************************************
 * USART IRQ Handler for WiFi module
 *********************************************************************************************/
void USART3_IRQHandler( void ) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0

	// Make sure USART recieve interrupt flag was set
	if( USART_GetITStatus( WIFI_USART, USART_IT_RXNE ) ) {
 8000e06:	481d      	ldr	r0, [pc, #116]	; (8000e7c <USART3_IRQHandler+0x7c>)
 8000e08:	f240 5125 	movw	r1, #1317	; 0x525
 8000e0c:	f001 f840 	bl	8001e90 <USART_GetITStatus>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d02f      	beq.n	8000e76 <USART3_IRQHandler+0x76>

		// Counter to track packet length
		static uint8_t counter = 0;

		// Character retrieved from data register
		char t = WIFI_USART->DR;
 8000e16:	4b19      	ldr	r3, [pc, #100]	; (8000e7c <USART3_IRQHandler+0x7c>)
 8000e18:	889b      	ldrh	r3, [r3, #4]
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	71fb      	strb	r3, [r7, #7]

		// Check if string has ended or it exceeded the maximum packet length
		if( (t != '\n') && (counter < MAX_LENGTH)  && (t != '~') ) {
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	2b0a      	cmp	r3, #10
 8000e22:	d012      	beq.n	8000e4a <USART3_IRQHandler+0x4a>
 8000e24:	4b16      	ldr	r3, [pc, #88]	; (8000e80 <USART3_IRQHandler+0x80>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b0f      	cmp	r3, #15
 8000e2a:	d80e      	bhi.n	8000e4a <USART3_IRQHandler+0x4a>
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	2b7e      	cmp	r3, #126	; 0x7e
 8000e30:	d00b      	beq.n	8000e4a <USART3_IRQHandler+0x4a>
			received_string[counter] = t;
 8000e32:	4b13      	ldr	r3, [pc, #76]	; (8000e80 <USART3_IRQHandler+0x80>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	4a13      	ldr	r2, [pc, #76]	; (8000e84 <USART3_IRQHandler+0x84>)
 8000e38:	79f9      	ldrb	r1, [r7, #7]
 8000e3a:	54d1      	strb	r1, [r2, r3]
			counter++;
 8000e3c:	4b10      	ldr	r3, [pc, #64]	; (8000e80 <USART3_IRQHandler+0x80>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	3301      	adds	r3, #1
 8000e42:	b2da      	uxtb	r2, r3
 8000e44:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <USART3_IRQHandler+0x80>)
 8000e46:	701a      	strb	r2, [r3, #0]
 8000e48:	e015      	b.n	8000e76 <USART3_IRQHandler+0x76>
		} else {

			// Reset counter
			counter = 0;
 8000e4a:	4b0d      	ldr	r3, [pc, #52]	; (8000e80 <USART3_IRQHandler+0x80>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	701a      	strb	r2, [r3, #0]

			// If received_string is a packet, put it in the queue
			if( received_string[0] == '+' ) {
 8000e50:	4b0c      	ldr	r3, [pc, #48]	; (8000e84 <USART3_IRQHandler+0x84>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	2b2b      	cmp	r3, #43	; 0x2b
 8000e58:	d10a      	bne.n	8000e70 <USART3_IRQHandler+0x70>
				xQueueSendToBackFromISR( xPacketQueue, &received_string, pdFALSE);
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	; (8000e88 <USART3_IRQHandler+0x88>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	4908      	ldr	r1, [pc, #32]	; (8000e84 <USART3_IRQHandler+0x84>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	2300      	movs	r3, #0
 8000e66:	f006 fecd 	bl	8007c04 <xQueueGenericSendFromISR>
				process_packet = TRUE;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <USART3_IRQHandler+0x8c>)
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	701a      	strb	r2, [r3, #0]
			}

			// Clear received_string
			received_string[0] = '\n';
 8000e70:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <USART3_IRQHandler+0x84>)
 8000e72:	220a      	movs	r2, #10
 8000e74:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40004800 	.word	0x40004800
 8000e80:	2000006a 	.word	0x2000006a
 8000e84:	2001c1ec 	.word	0x2001c1ec
 8000e88:	2001c1e8 	.word	0x2001c1e8
 8000e8c:	2001c1e4 	.word	0x2001c1e4

08000e90 <copyString>:


/*********************************************************************************************
 * Copy original string to a new copy
 *********************************************************************************************/
void copyString( volatile char* original, char* new, uint8_t length ) {
 8000e90:	b480      	push	{r7}
 8000e92:	b087      	sub	sp, #28
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	71fb      	strb	r3, [r7, #7]

	// Iterate through string and copy each char
	int i;
	for( i=0; i<=length; i++ ) {
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	617b      	str	r3, [r7, #20]
 8000ea2:	e00b      	b.n	8000ebc <copyString+0x2c>
		new[i] = original[i];
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	68ba      	ldr	r2, [r7, #8]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	697a      	ldr	r2, [r7, #20]
 8000eac:	68f9      	ldr	r1, [r7, #12]
 8000eae:	440a      	add	r2, r1
 8000eb0:	7812      	ldrb	r2, [r2, #0]
 8000eb2:	b2d2      	uxtb	r2, r2
 8000eb4:	701a      	strb	r2, [r3, #0]
 *********************************************************************************************/
void copyString( volatile char* original, char* new, uint8_t length ) {

	// Iterate through string and copy each char
	int i;
	for( i=0; i<=length; i++ ) {
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	617b      	str	r3, [r7, #20]
 8000ebc:	79fa      	ldrb	r2, [r7, #7]
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	daef      	bge.n	8000ea4 <copyString+0x14>
		new[i] = original[i];
	}
}
 8000ec4:	371c      	adds	r7, #28
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <main>:


#include "main.h"


int main(void) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af04      	add	r7, sp, #16

	// Create initial task to connect to Base Station
	xTaskCreate( prvSetupTask, "", 300 * sizeof(uint8_t), NULL, setupPriority, xSetupHandle );
 8000ed6:	4b09      	ldr	r3, [pc, #36]	; (8000efc <main+0x2c>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2201      	movs	r2, #1
 8000edc:	9200      	str	r2, [sp, #0]
 8000ede:	9301      	str	r3, [sp, #4]
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	9302      	str	r3, [sp, #8]
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	9303      	str	r3, [sp, #12]
 8000ee8:	4805      	ldr	r0, [pc, #20]	; (8000f00 <main+0x30>)
 8000eea:	4906      	ldr	r1, [pc, #24]	; (8000f04 <main+0x34>)
 8000eec:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	f004 fff9 	bl	8005ee8 <xTaskGenericCreate>

	// Start the scheduler which begins to run the tasks
	vTaskStartScheduler();
 8000ef6:	f005 fbeb 	bl	80066d0 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
 8000efa:	e7fe      	b.n	8000efa <main+0x2a>
 8000efc:	2000006c 	.word	0x2000006c
 8000f00:	08000f09 	.word	0x08000f09
 8000f04:	08008b64 	.word	0x08008b64

08000f08 <prvSetupTask>:


/*********************************************************************************************
 * Setup hardware/software
 *********************************************************************************************/
void prvSetupTask( void *pvParameters ) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b086      	sub	sp, #24
 8000f0c:	af04      	add	r7, sp, #16
 8000f0e:	6078      	str	r0, [r7, #4]

	// Setup hardware
	prvSetupHardware();
 8000f10:	f000 f836 	bl	8000f80 <prvSetupHardware>

	// Setup WiFi connection
	prvSetupWifi();
 8000f14:	f000 f848 	bl	8000fa8 <prvSetupWifi>

	swDelay(2000);
 8000f18:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f1c:	f7ff fb2a 	bl	8000574 <swDelay>

	// Set initial mode to allModes
	my_mode = allModes;
 8000f20:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <prvSetupTask+0x60>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	701a      	strb	r2, [r3, #0]

	// Read Photo Resistor
//	swTimerStart( read_photo, 0 );

	// Create queue for packets
	xPacketQueue = xQueueCreate( maxPacketQueueLength, MAX_LENGTH*sizeof(uint8_t) );
 8000f26:	2005      	movs	r0, #5
 8000f28:	2110      	movs	r1, #16
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f006 fd48 	bl	80079c0 <xQueueGenericCreate>
 8000f30:	4602      	mov	r2, r0
 8000f32:	4b0e      	ldr	r3, [pc, #56]	; (8000f6c <prvSetupTask+0x64>)
 8000f34:	601a      	str	r2, [r3, #0]

	// Create initial task to connect to Base Station
	xTaskCreate( prvConnectTask, "", 300 * sizeof(uint8_t), NULL, connectPriority, xConnectHandle );
 8000f36:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <prvSetupTask+0x68>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	9200      	str	r2, [sp, #0]
 8000f3e:	9301      	str	r3, [sp, #4]
 8000f40:	2300      	movs	r3, #0
 8000f42:	9302      	str	r3, [sp, #8]
 8000f44:	2300      	movs	r3, #0
 8000f46:	9303      	str	r3, [sp, #12]
 8000f48:	480a      	ldr	r0, [pc, #40]	; (8000f74 <prvSetupTask+0x6c>)
 8000f4a:	490b      	ldr	r1, [pc, #44]	; (8000f78 <prvSetupTask+0x70>)
 8000f4c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000f50:	2300      	movs	r3, #0
 8000f52:	f004 ffc9 	bl	8005ee8 <xTaskGenericCreate>

	// Delete this task
	vTaskDelete( xSetupHandle );
 8000f56:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <prvSetupTask+0x74>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f005 f866 	bl	800602c <vTaskDelete>
}
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	2001c1e2 	.word	0x2001c1e2
 8000f6c:	2001c1e8 	.word	0x2001c1e8
 8000f70:	20000070 	.word	0x20000070
 8000f74:	08000ff1 	.word	0x08000ff1
 8000f78:	08008b64 	.word	0x08008b64
 8000f7c:	2000006c 	.word	0x2000006c

08000f80 <prvSetupHardware>:


/*********************************************************************************************
 * Setup relevant hardware
 *********************************************************************************************/
static void prvSetupHardware( void ) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	// Ensure that all 4 interrupt priority bits are used as the pre-emption priority
	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 8000f84:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000f88:	f004 fc1e 	bl	80057c8 <NVIC_PriorityGroupConfig>

	// Setup LEDs
	ledInit();
 8000f8c:	f000 f96c 	bl	8001268 <ledInit>

	// Setup WiFi
	wifiInit();
 8000f90:	f000 f9c4 	bl	800131c <wifiInit>

	// Setup PWM
	pwmInit();
 8000f94:	f000 fa20 	bl	80013d8 <pwmInit>

	// Setup Photo Resistors
	photoResistorInit();
 8000f98:	f000 fa6e 	bl	8001478 <photoResistorInit>

	// Setup Measured Power
	measuredPowerInit();
 8000f9c:	f000 fab6 	bl	800150c <measuredPowerInit>

	// Setup Ultrasonic
	ultrasonicInit();
 8000fa0:	f000 fad8 	bl	8001554 <ultrasonicInit>
}
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop

08000fa8 <prvSetupWifi>:


/*********************************************************************************************
 * Setup Wifi connection
 *********************************************************************************************/
static void prvSetupWifi( void ) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
	// Turn on Echo commands (for Arduino)
//	sendPacket( "ATE1", 4);

	sendPacket( "AT", 2);
 8000fae:	480d      	ldr	r0, [pc, #52]	; (8000fe4 <prvSetupWifi+0x3c>)
 8000fb0:	2102      	movs	r1, #2
 8000fb2:	f7ff fc27 	bl	8000804 <sendPacket>

//	while( !swDelay(500) );

	uint32_t t = 10000000;
 8000fb6:	4b0c      	ldr	r3, [pc, #48]	; (8000fe8 <prvSetupWifi+0x40>)
 8000fb8:	607b      	str	r3, [r7, #4]
	while( t-- );
 8000fba:	bf00      	nop
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	1e5a      	subs	r2, r3, #1
 8000fc0:	607a      	str	r2, [r7, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d1fa      	bne.n	8000fbc <prvSetupWifi+0x14>
//
//	t = 50000000;
//	while( t-- );

	// Connect to IP and set up TCP connection
	sendPacket( "AT+CIPSTART=\"TCP\",\"192.168.101.101\",1001", 40);
 8000fc6:	4809      	ldr	r0, [pc, #36]	; (8000fec <prvSetupWifi+0x44>)
 8000fc8:	2128      	movs	r1, #40	; 0x28
 8000fca:	f7ff fc1b 	bl	8000804 <sendPacket>

	t = 10000000;
 8000fce:	4b06      	ldr	r3, [pc, #24]	; (8000fe8 <prvSetupWifi+0x40>)
 8000fd0:	607b      	str	r3, [r7, #4]
	while( t-- );
 8000fd2:	bf00      	nop
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	1e5a      	subs	r2, r3, #1
 8000fd8:	607a      	str	r2, [r7, #4]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d1fa      	bne.n	8000fd4 <prvSetupWifi+0x2c>
}
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	08008b68 	.word	0x08008b68
 8000fe8:	00989680 	.word	0x00989680
 8000fec:	08008b6c 	.word	0x08008b6c

08000ff0 <prvConnectTask>:
 * Initial bootup task to connect to Base Station
 * 		* Connect to Base Station 		- Send Ping packet
 * 		* Wait for response 			- Receive Ack packet
 * 		* If successful					- Turn on WiFi LEDs
 *********************************************************************************************/
void prvConnectTask( void *pvParameters ) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08a      	sub	sp, #40	; 0x28
 8000ff4:	af04      	add	r7, sp, #16
 8000ff6:	6078      	str	r0, [r7, #4]

	// Setup local variables
	uint8_t send_ping = TRUE;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	75fb      	strb	r3, [r7, #23]

	// Let task run infinitely
	for(;;) {

		if( send_ping ) {
 8000ffc:	7dfb      	ldrb	r3, [r7, #23]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d017      	beq.n	8001032 <prvConnectTask+0x42>
			// Setup header to Base Station
			Header* header = pvPortMalloc( sizeof(Header) );
 8001002:	2005      	movs	r0, #5
 8001004:	f007 fb6c 	bl	80086e0 <pvPortMalloc>
 8001008:	6138      	str	r0, [r7, #16]
			header->dest = baseStation;
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	2201      	movs	r2, #1
 800100e:	701a      	strb	r2, [r3, #0]
			header->addr = MY_ADDR;
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	2202      	movs	r2, #2
 8001014:	705a      	strb	r2, [r3, #1]
			header->mode = allModes;
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	2200      	movs	r2, #0
 800101a:	709a      	strb	r2, [r3, #2]
			header->type = ping;
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	2201      	movs	r2, #1
 8001020:	70da      	strb	r2, [r3, #3]

			sendPing( header );
 8001022:	6938      	ldr	r0, [r7, #16]
 8001024:	f7ff fc72 	bl	800090c <sendPing>

			vPortFree(header);
 8001028:	6938      	ldr	r0, [r7, #16]
 800102a:	f007 fbf1 	bl	8008810 <vPortFree>

			send_ping = FALSE;
 800102e:	2300      	movs	r3, #0
 8001030:	75fb      	strb	r3, [r7, #23]
		}

		// Continue to send Ping packet until get an Ack
		if( process_packet ) {
 8001032:	4b22      	ldr	r3, [pc, #136]	; (80010bc <prvConnectTask+0xcc>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d03e      	beq.n	80010b8 <prvConnectTask+0xc8>

			// Create local string to represent the packet
			char* packet = pvPortMalloc( MAX_LENGTH*sizeof(uint8_t) );
 800103a:	2010      	movs	r0, #16
 800103c:	f007 fb50 	bl	80086e0 <pvPortMalloc>
 8001040:	60f8      	str	r0, [r7, #12]

			// Pop packet from queue
			xQueueReceive( xPacketQueue, packet, 0 );
 8001042:	4b1f      	ldr	r3, [pc, #124]	; (80010c0 <prvConnectTask+0xd0>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	68f9      	ldr	r1, [r7, #12]
 800104a:	2200      	movs	r2, #0
 800104c:	2300      	movs	r3, #0
 800104e:	f006 fe77 	bl	8007d40 <xQueueGenericReceive>

			// Process packet
			PacketResult packet_result = handlePacket( packet );
 8001052:	68f8      	ldr	r0, [r7, #12]
 8001054:	f7ff fd02 	bl	8000a5c <handlePacket>
 8001058:	4603      	mov	r3, r0
 800105a:	813b      	strh	r3, [r7, #8]

			// Free variables
			vPortFree( packet );
 800105c:	68f8      	ldr	r0, [r7, #12]
 800105e:	f007 fbd7 	bl	8008810 <vPortFree>

			if( (packet_result.result == SUCCESS) && (packet_result.type == ack) ) {
 8001062:	7a7b      	ldrb	r3, [r7, #9]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d124      	bne.n	80010b2 <prvConnectTask+0xc2>
 8001068:	7a3b      	ldrb	r3, [r7, #8]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d121      	bne.n	80010b2 <prvConnectTask+0xc2>
				// Turn on LEDs to indicate success
				LED_WIFI_PORT->ON = LED_WIFI_TX_PIN | LED_WIFI_RX_PIN;
 800106e:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <prvConnectTask+0xd4>)
 8001070:	2260      	movs	r2, #96	; 0x60
 8001072:	831a      	strh	r2, [r3, #24]
				LED2_PORT->ODR ^= LED2_PIN;
 8001074:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <prvConnectTask+0xd8>)
 8001076:	4a14      	ldr	r2, [pc, #80]	; (80010c8 <prvConnectTask+0xd8>)
 8001078:	6952      	ldr	r2, [r2, #20]
 800107a:	f082 0220 	eor.w	r2, r2, #32
 800107e:	615a      	str	r2, [r3, #20]

				// Reset process_packet
				process_packet = FALSE;
 8001080:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <prvConnectTask+0xcc>)
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]

				// If successful, move on to next task
				xTaskCreate( prvModeOfOperationTask, "", 300 * sizeof(uint8_t), NULL, modeOfOperationPriority, xModeOfOperationHandle );
 8001086:	4b11      	ldr	r3, [pc, #68]	; (80010cc <prvConnectTask+0xdc>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2201      	movs	r2, #1
 800108c:	9200      	str	r2, [sp, #0]
 800108e:	9301      	str	r3, [sp, #4]
 8001090:	2300      	movs	r3, #0
 8001092:	9302      	str	r3, [sp, #8]
 8001094:	2300      	movs	r3, #0
 8001096:	9303      	str	r3, [sp, #12]
 8001098:	480d      	ldr	r0, [pc, #52]	; (80010d0 <prvConnectTask+0xe0>)
 800109a:	490e      	ldr	r1, [pc, #56]	; (80010d4 <prvConnectTask+0xe4>)
 800109c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80010a0:	2300      	movs	r3, #0
 80010a2:	f004 ff21 	bl	8005ee8 <xTaskGenericCreate>

				// Delete this task
				vTaskDelete( xConnectHandle );
 80010a6:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <prvConnectTask+0xe8>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f004 ffbe 	bl	800602c <vTaskDelete>
 80010b0:	e002      	b.n	80010b8 <prvConnectTask+0xc8>
			}
			 else {
				 send_ping = TRUE;
 80010b2:	2301      	movs	r3, #1
 80010b4:	75fb      	strb	r3, [r7, #23]
			}

		}
	}
 80010b6:	e7a1      	b.n	8000ffc <prvConnectTask+0xc>
 80010b8:	e7a0      	b.n	8000ffc <prvConnectTask+0xc>
 80010ba:	bf00      	nop
 80010bc:	2001c1e4 	.word	0x2001c1e4
 80010c0:	2001c1e8 	.word	0x2001c1e8
 80010c4:	40020400 	.word	0x40020400
 80010c8:	40020000 	.word	0x40020000
 80010cc:	20000074 	.word	0x20000074
 80010d0:	080010dd 	.word	0x080010dd
 80010d4:	08008b64 	.word	0x08008b64
 80010d8:	20000070 	.word	0x20000070

080010dc <prvModeOfOperationTask>:
/*********************************************************************************************
 * Initial bootup task to setup default mode of operation
 * 		* Indicate SAV needs to set default mode of operation
 * 		* Wait for changeMode packet
 *********************************************************************************************/
void prvModeOfOperationTask( void *pvParameters ) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08a      	sub	sp, #40	; 0x28
 80010e0:	af04      	add	r7, sp, #16
 80010e2:	6078      	str	r0, [r7, #4]

	// Send SetMode packet
	Header* header = pvPortMalloc( sizeof(Header) );
 80010e4:	2005      	movs	r0, #5
 80010e6:	f007 fafb 	bl	80086e0 <pvPortMalloc>
 80010ea:	6178      	str	r0, [r7, #20]
	header->dest = baseStation;
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	2201      	movs	r2, #1
 80010f0:	701a      	strb	r2, [r3, #0]
	header->addr = MY_ADDR;
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	2202      	movs	r2, #2
 80010f6:	705a      	strb	r2, [r3, #1]
	header->mode = allModes;
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	2200      	movs	r2, #0
 80010fc:	709a      	strb	r2, [r3, #2]
	header->type = setMode;
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	2205      	movs	r2, #5
 8001102:	70da      	strb	r2, [r3, #3]
	sendSetMode( header );
 8001104:	6978      	ldr	r0, [r7, #20]
 8001106:	f7ff fc31 	bl	800096c <sendSetMode>

	// Let task run infinitely
	for(;;) {

		if( process_packet ) {
 800110a:	4b20      	ldr	r3, [pc, #128]	; (800118c <prvModeOfOperationTask+0xb0>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d03b      	beq.n	800118a <prvModeOfOperationTask+0xae>

			// Create local string to represent the packet
			char* packet = pvPortMalloc( MAX_LENGTH*sizeof(uint8_t) );
 8001112:	2010      	movs	r0, #16
 8001114:	f007 fae4 	bl	80086e0 <pvPortMalloc>
 8001118:	6138      	str	r0, [r7, #16]

			// Pop packet from queue
			xQueueReceive( xPacketQueue, packet, 0 );
 800111a:	4b1d      	ldr	r3, [pc, #116]	; (8001190 <prvModeOfOperationTask+0xb4>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4618      	mov	r0, r3
 8001120:	6939      	ldr	r1, [r7, #16]
 8001122:	2200      	movs	r2, #0
 8001124:	2300      	movs	r3, #0
 8001126:	f006 fe0b 	bl	8007d40 <xQueueGenericReceive>

			// Process packet
			PacketResult packet_result = handlePacket( packet );
 800112a:	6938      	ldr	r0, [r7, #16]
 800112c:	f7ff fc96 	bl	8000a5c <handlePacket>
 8001130:	4603      	mov	r3, r0
 8001132:	81bb      	strh	r3, [r7, #12]

			// Free variables
			vPortFree( packet );
 8001134:	6938      	ldr	r0, [r7, #16]
 8001136:	f007 fb6b 	bl	8008810 <vPortFree>

			if( (packet_result.result == SUCCESS) && (packet_result.type == changeMode) ) {
 800113a:	7b7b      	ldrb	r3, [r7, #13]
 800113c:	2b01      	cmp	r3, #1
 800113e:	d11b      	bne.n	8001178 <prvModeOfOperationTask+0x9c>
 8001140:	7b3b      	ldrb	r3, [r7, #12]
 8001142:	2b04      	cmp	r3, #4
 8001144:	d118      	bne.n	8001178 <prvModeOfOperationTask+0x9c>

				// Reset process_packet
				process_packet = FALSE;
 8001146:	4b11      	ldr	r3, [pc, #68]	; (800118c <prvModeOfOperationTask+0xb0>)
 8001148:	2200      	movs	r2, #0
 800114a:	701a      	strb	r2, [r3, #0]

				// If successful, move on to next task
				xTaskCreate( prvTrafficLightTask, "", ( unsigned short ) 300, NULL, trafficLightPriority, xTrafficLightHandle );
 800114c:	4b11      	ldr	r3, [pc, #68]	; (8001194 <prvModeOfOperationTask+0xb8>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2201      	movs	r2, #1
 8001152:	9200      	str	r2, [sp, #0]
 8001154:	9301      	str	r3, [sp, #4]
 8001156:	2300      	movs	r3, #0
 8001158:	9302      	str	r3, [sp, #8]
 800115a:	2300      	movs	r3, #0
 800115c:	9303      	str	r3, [sp, #12]
 800115e:	480e      	ldr	r0, [pc, #56]	; (8001198 <prvModeOfOperationTask+0xbc>)
 8001160:	490e      	ldr	r1, [pc, #56]	; (800119c <prvModeOfOperationTask+0xc0>)
 8001162:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001166:	2300      	movs	r3, #0
 8001168:	f004 febe 	bl	8005ee8 <xTaskGenericCreate>

				// Delete this task
				vTaskDelete( xModeOfOperationHandle );
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <prvModeOfOperationTask+0xc4>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4618      	mov	r0, r3
 8001172:	f004 ff5b 	bl	800602c <vTaskDelete>
 8001176:	e008      	b.n	800118a <prvModeOfOperationTask+0xae>
			} else {
				// Throw error
				LED_ERROR_PORT->ON &= LED_ERROR_PIN;
 8001178:	4b0a      	ldr	r3, [pc, #40]	; (80011a4 <prvModeOfOperationTask+0xc8>)
 800117a:	4a0a      	ldr	r2, [pc, #40]	; (80011a4 <prvModeOfOperationTask+0xc8>)
 800117c:	8b12      	ldrh	r2, [r2, #24]
 800117e:	b292      	uxth	r2, r2
 8001180:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001184:	b292      	uxth	r2, r2
 8001186:	831a      	strh	r2, [r3, #24]
			}
		}
	}
 8001188:	e7bf      	b.n	800110a <prvModeOfOperationTask+0x2e>
 800118a:	e7be      	b.n	800110a <prvModeOfOperationTask+0x2e>
 800118c:	2001c1e4 	.word	0x2001c1e4
 8001190:	2001c1e8 	.word	0x2001c1e8
 8001194:	20000078 	.word	0x20000078
 8001198:	080011a9 	.word	0x080011a9
 800119c:	08008b64 	.word	0x08008b64
 80011a0:	20000074 	.word	0x20000074
 80011a4:	40020400 	.word	0x40020400

080011a8 <prvTrafficLightTask>:

/*********************************************************************************************
 * Task to handle (TrafficLight) packets
 * 		*
 *********************************************************************************************/
void prvTrafficLightTask( void *pvParameters ) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	// Let task run infinitely
	for(;;) {

		if( process_packet ) {
 80011b0:	4b0d      	ldr	r3, [pc, #52]	; (80011e8 <prvTrafficLightTask+0x40>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d015      	beq.n	80011e4 <prvTrafficLightTask+0x3c>

			// Create local string to represent the packet
			char* packet = pvPortMalloc( MAX_LENGTH*sizeof(uint8_t) );
 80011b8:	2010      	movs	r0, #16
 80011ba:	f007 fa91 	bl	80086e0 <pvPortMalloc>
 80011be:	60f8      	str	r0, [r7, #12]

			// Pop packet from queue
			xQueueReceive( xPacketQueue, packet, 0 );
 80011c0:	4b0a      	ldr	r3, [pc, #40]	; (80011ec <prvTrafficLightTask+0x44>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	68f9      	ldr	r1, [r7, #12]
 80011c8:	2200      	movs	r2, #0
 80011ca:	2300      	movs	r3, #0
 80011cc:	f006 fdb8 	bl	8007d40 <xQueueGenericReceive>

			// Process packet
			handlePacket( packet );
 80011d0:	68f8      	ldr	r0, [r7, #12]
 80011d2:	f7ff fc43 	bl	8000a5c <handlePacket>

			// Free variables
			vPortFree( packet );
 80011d6:	68f8      	ldr	r0, [r7, #12]
 80011d8:	f007 fb1a 	bl	8008810 <vPortFree>

			// Reset process_packet
			process_packet = FALSE;
 80011dc:	4b02      	ldr	r3, [pc, #8]	; (80011e8 <prvTrafficLightTask+0x40>)
 80011de:	2200      	movs	r2, #0
 80011e0:	701a      	strb	r2, [r3, #0]
		}
	}
 80011e2:	e7e5      	b.n	80011b0 <prvTrafficLightTask+0x8>
 80011e4:	e7e4      	b.n	80011b0 <prvTrafficLightTask+0x8>
 80011e6:	bf00      	nop
 80011e8:	2001c1e4 	.word	0x2001c1e4
 80011ec:	2001c1e8 	.word	0x2001c1e8

080011f0 <prvSWTimerCallback>:


/*********************************************************************************************
 * Callback function for the test SW timer
 *********************************************************************************************/
void prvSWTimerCallback( TimerHandle_t pxTimer ){
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	LED2_PORT->ODR ^= LED2_PIN;
 80011f8:	4b0f      	ldr	r3, [pc, #60]	; (8001238 <prvSWTimerCallback+0x48>)
 80011fa:	4a0f      	ldr	r2, [pc, #60]	; (8001238 <prvSWTimerCallback+0x48>)
 80011fc:	6952      	ldr	r2, [r2, #20]
 80011fe:	f082 0220 	eor.w	r2, r2, #32
 8001202:	615a      	str	r2, [r3, #20]

	// Create fake header
	Header* header = pvPortMalloc( sizeof(Header) );
 8001204:	2005      	movs	r0, #5
 8001206:	f007 fa6b 	bl	80086e0 <pvPortMalloc>
 800120a:	60f8      	str	r0, [r7, #12]
	header->dest = baseStation;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	2201      	movs	r2, #1
 8001210:	701a      	strb	r2, [r3, #0]
	header->addr = MY_ADDR;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	2202      	movs	r2, #2
 8001216:	705a      	strb	r2, [r3, #1]
	header->mode = allModes;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2200      	movs	r2, #0
 800121c:	709a      	strb	r2, [r3, #2]
	header->type = ack;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	2200      	movs	r2, #0
 8001222:	70da      	strb	r2, [r3, #3]

	sendAck( header, SUCCESS );
 8001224:	68f8      	ldr	r0, [r7, #12]
 8001226:	2101      	movs	r1, #1
 8001228:	f7ff fb2c 	bl	8000884 <sendAck>

	vPortFree(header);
 800122c:	68f8      	ldr	r0, [r7, #12]
 800122e:	f007 faef 	bl	8008810 <vPortFree>
}
 8001232:	3710      	adds	r7, #16
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40020000 	.word	0x40020000

0800123c <vApplicationMallocFailedHook>:

/*%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 * Functions to handle errors if they occur
 *%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */
void vApplicationMallocFailedHook( void )
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */

	for( ;; );
 8001240:	e7fe      	b.n	8001240 <vApplicationMallocFailedHook+0x4>
 8001242:	bf00      	nop

08001244 <vApplicationStackOverflowHook>:

/*********************************************************************************************
 * Functions to handle errors if they occur
 *********************************************************************************************/
void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
	( void ) pxTask;

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	for( ;; );
 800124e:	e7fe      	b.n	800124e <vApplicationStackOverflowHook+0xa>

08001250 <vApplicationIdleHook>:

/*********************************************************************************************
 * Functions to handle errors if they occur
 *********************************************************************************************/
void vApplicationIdleHook( void )
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amout of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 8001256:	f007 fb13 	bl	8008880 <xPortGetFreeHeapSize>
 800125a:	4603      	mov	r3, r0
 800125c:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 800125e:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop

08001268 <ledInit>:
void ADC_Configuration(void);

/*********************************************************************************************
 * Initialize LEDs
 *********************************************************************************************/
void ledInit() {
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStructure;

	// Enable clock
	RCC_AHB1PeriphClockCmd( LED_LIGHT_CLK | LED_WIFI_CLK | LED_MODE_CLK | LED_ERROR_CLK, ENABLE);
 800126e:	2006      	movs	r0, #6
 8001270:	2101      	movs	r1, #1
 8001272:	f002 ffcd 	bl	8004210 <RCC_AHB1PeriphClockCmd>

	// Configure GPIO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001276:	2301      	movs	r3, #1
 8001278:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800127a:	2302      	movs	r3, #2
 800127c:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800127e:	2300      	movs	r3, #0
 8001280:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001282:	2301      	movs	r3, #1
 8001284:	71fb      	strb	r3, [r7, #7]

	GPIO_InitStructure.GPIO_Pin = LED_LIGHT_PINS;
 8001286:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800128a:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_LIGHT_PORT, &GPIO_InitStructure);
 800128c:	463b      	mov	r3, r7
 800128e:	481e      	ldr	r0, [pc, #120]	; (8001308 <ledInit+0xa0>)
 8001290:	4619      	mov	r1, r3
 8001292:	f003 faa7 	bl	80047e4 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_WIFI_PINS;
 8001296:	2360      	movs	r3, #96	; 0x60
 8001298:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_WIFI_PORT, &GPIO_InitStructure);
 800129a:	463b      	mov	r3, r7
 800129c:	481b      	ldr	r0, [pc, #108]	; (800130c <ledInit+0xa4>)
 800129e:	4619      	mov	r1, r3
 80012a0:	f003 faa0 	bl	80047e4 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_MODE_PINS;
 80012a4:	2370      	movs	r3, #112	; 0x70
 80012a6:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_MODE_PORT, &GPIO_InitStructure);
 80012a8:	463b      	mov	r3, r7
 80012aa:	4817      	ldr	r0, [pc, #92]	; (8001308 <ledInit+0xa0>)
 80012ac:	4619      	mov	r1, r3
 80012ae:	f003 fa99 	bl	80047e4 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_ERROR_PIN;
 80012b2:	2380      	movs	r3, #128	; 0x80
 80012b4:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_ERROR_PORT, &GPIO_InitStructure);
 80012b6:	463b      	mov	r3, r7
 80012b8:	4814      	ldr	r0, [pc, #80]	; (800130c <ledInit+0xa4>)
 80012ba:	4619      	mov	r1, r3
 80012bc:	f003 fa92 	bl	80047e4 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED2_PIN;
 80012c0:	2320      	movs	r3, #32
 80012c2:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED2_PORT, &GPIO_InitStructure);
 80012c4:	463b      	mov	r3, r7
 80012c6:	4812      	ldr	r0, [pc, #72]	; (8001310 <ledInit+0xa8>)
 80012c8:	4619      	mov	r1, r3
 80012ca:	f003 fa8b 	bl	80047e4 <GPIO_Init>

	// Make sure all LEDs are off
	LED_LIGHT_PORT->OFF = LED_LIGHT_PINS;
 80012ce:	4b0e      	ldr	r3, [pc, #56]	; (8001308 <ledInit+0xa0>)
 80012d0:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80012d4:	835a      	strh	r2, [r3, #26]
	LED_WIFI_PORT->OFF = LED_WIFI_PINS;
 80012d6:	4b0d      	ldr	r3, [pc, #52]	; (800130c <ledInit+0xa4>)
 80012d8:	2260      	movs	r2, #96	; 0x60
 80012da:	835a      	strh	r2, [r3, #26]
	LED_MODE_PORT->OFF = LED_MODE_PINS;
 80012dc:	4b0a      	ldr	r3, [pc, #40]	; (8001308 <ledInit+0xa0>)
 80012de:	2270      	movs	r2, #112	; 0x70
 80012e0:	835a      	strh	r2, [r3, #26]
	LED_ERROR_PORT->OFF = LED_ERROR_PIN;
 80012e2:	4b0a      	ldr	r3, [pc, #40]	; (800130c <ledInit+0xa4>)
 80012e4:	2280      	movs	r2, #128	; 0x80
 80012e6:	835a      	strh	r2, [r3, #26]
	LED2_PORT->OFF = LED2_PIN;
 80012e8:	4b09      	ldr	r3, [pc, #36]	; (8001310 <ledInit+0xa8>)
 80012ea:	2220      	movs	r2, #32
 80012ec:	835a      	strh	r2, [r3, #26]

	// Initialize Traffic Light timer
	blinkTrafficLight = swTimerInit( 400, REPEAT, prvblinkTrafficLightCallback );
 80012ee:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80012f2:	2101      	movs	r1, #1
 80012f4:	4a07      	ldr	r2, [pc, #28]	; (8001314 <ledInit+0xac>)
 80012f6:	f7ff f8c5 	bl	8000484 <swTimerInit>
 80012fa:	4602      	mov	r2, r0
 80012fc:	4b06      	ldr	r3, [pc, #24]	; (8001318 <ledInit+0xb0>)
 80012fe:	601a      	str	r2, [r3, #0]
}
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40020800 	.word	0x40020800
 800130c:	40020400 	.word	0x40020400
 8001310:	40020000 	.word	0x40020000
 8001314:	080001c9 	.word	0x080001c9
 8001318:	2001c1d0 	.word	0x2001c1d0

0800131c <wifiInit>:


/*********************************************************************************************
 * Initialize WiFi USART GPIO
 *********************************************************************************************/
void wifiInit() {
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef     GPIO_InitStruct;

	// Enable clock
	RCC_AHB1PeriphClockCmd(WIFI_CLK, ENABLE);
 8001322:	2002      	movs	r0, #2
 8001324:	2101      	movs	r1, #1
 8001326:	f002 ff73 	bl	8004210 <RCC_AHB1PeriphClockCmd>

	// Set Pins to alternate function
	GPIO_PinAFConfig(WIFI_PORT, WIFI_TX_PINSOURCE, WIFI_AF);
 800132a:	480f      	ldr	r0, [pc, #60]	; (8001368 <wifiInit+0x4c>)
 800132c:	210a      	movs	r1, #10
 800132e:	2207      	movs	r2, #7
 8001330:	f003 fbc6 	bl	8004ac0 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(WIFI_PORT, WIFI_RX_PINSOURCE, WIFI_AF);
 8001334:	480c      	ldr	r0, [pc, #48]	; (8001368 <wifiInit+0x4c>)
 8001336:	210b      	movs	r1, #11
 8001338:	2207      	movs	r2, #7
 800133a:	f003 fbc1 	bl	8004ac0 <GPIO_PinAFConfig>

	// Initialize pins as alternating function
	GPIO_InitStruct.GPIO_Pin = WIFI_TX_PIN | WIFI_RX_PIN;
 800133e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001342:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001344:	2302      	movs	r3, #2
 8001346:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001348:	2300      	movs	r3, #0
 800134a:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 800134c:	2301      	movs	r3, #1
 800134e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8001350:	2303      	movs	r3, #3
 8001352:	717b      	strb	r3, [r7, #5]
	GPIO_Init(WIFI_PORT, &GPIO_InitStruct);
 8001354:	463b      	mov	r3, r7
 8001356:	4804      	ldr	r0, [pc, #16]	; (8001368 <wifiInit+0x4c>)
 8001358:	4619      	mov	r1, r3
 800135a:	f003 fa43 	bl	80047e4 <GPIO_Init>

	wifiConfig();
 800135e:	f000 f805 	bl	800136c <wifiConfig>
}
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40020400 	.word	0x40020400

0800136c <wifiConfig>:


/*********************************************************************************************
 * Initialize WiFi USART
 *********************************************************************************************/
void wifiConfig() {
 800136c:	b580      	push	{r7, lr}
 800136e:	b086      	sub	sp, #24
 8001370:	af00      	add	r7, sp, #0
	USART_InitTypeDef USART_InitStruct;
	NVIC_InitTypeDef NVIC_InitStruct;

	// Enable clock
	RCC_APB1PeriphClockCmd(WIFI_USART_CLK, ENABLE);
 8001372:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001376:	2101      	movs	r1, #1
 8001378:	f002 ffa4 	bl	80042c4 <RCC_APB1PeriphClockCmd>

	// Initialize USART
	USART_InitStruct.USART_BaudRate = WIFI_USART_BAUD;
 800137c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001380:	60bb      	str	r3, [r7, #8]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001382:	2300      	movs	r3, #0
 8001384:	82bb      	strh	r3, [r7, #20]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 8001386:	230c      	movs	r3, #12
 8001388:	827b      	strh	r3, [r7, #18]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 800138a:	2300      	movs	r3, #0
 800138c:	823b      	strh	r3, [r7, #16]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 800138e:	2300      	movs	r3, #0
 8001390:	81fb      	strh	r3, [r7, #14]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8001392:	2300      	movs	r3, #0
 8001394:	81bb      	strh	r3, [r7, #12]
	USART_Cmd(WIFI_USART, ENABLE);
 8001396:	480f      	ldr	r0, [pc, #60]	; (80013d4 <wifiConfig+0x68>)
 8001398:	2101      	movs	r1, #1
 800139a:	f000 fae1 	bl	8001960 <USART_Cmd>
	USART_Init(WIFI_USART, &USART_InitStruct);
 800139e:	f107 0308 	add.w	r3, r7, #8
 80013a2:	480c      	ldr	r0, [pc, #48]	; (80013d4 <wifiConfig+0x68>)
 80013a4:	4619      	mov	r1, r3
 80013a6:	f000 f9c5 	bl	8001734 <USART_Init>

	// Enable RX interrupt
	USART_ITConfig(WIFI_USART, USART_IT_RXNE, ENABLE);
 80013aa:	480a      	ldr	r0, [pc, #40]	; (80013d4 <wifiConfig+0x68>)
 80013ac:	f240 5125 	movw	r1, #1317	; 0x525
 80013b0:	2201      	movs	r2, #1
 80013b2:	f000 fcf9 	bl	8001da8 <USART_ITConfig>

	// Initialize NVIC
	NVIC_InitStruct.NVIC_IRQChannel = WIFI_USART_IRQ;
 80013b6:	2327      	movs	r3, #39	; 0x27
 80013b8:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 80013ba:	2301      	movs	r3, #1
 80013bc:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStruct);
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	4618      	mov	r0, r3
 80013ca:	f004 fa0f 	bl	80057ec <NVIC_Init>
}
 80013ce:	3718      	adds	r7, #24
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	40004800 	.word	0x40004800

080013d8 <pwmInit>:


/*********************************************************************************************
 * Initialize PWM GPIO
 *********************************************************************************************/
void pwmInit() {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	// Enable clock
	RCC_AHB1PeriphClockCmd(PWM_MOTOR_CLK | PWM_SERVO_CLK, ENABLE);
 80013de:	2004      	movs	r0, #4
 80013e0:	2101      	movs	r1, #1
 80013e2:	f002 ff15 	bl	8004210 <RCC_AHB1PeriphClockCmd>

	// Set alternate function
	GPIO_PinAFConfig(PWM_MOTOR_PORT, PWM_MOTOR_1_PINSOURCE | PWM_MOTOR_2_PINSOURCE, PWM_MOTOR_AF);
 80013e6:	4813      	ldr	r0, [pc, #76]	; (8001434 <pwmInit+0x5c>)
 80013e8:	210f      	movs	r1, #15
 80013ea:	2202      	movs	r2, #2
 80013ec:	f003 fb68 	bl	8004ac0 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(PWM_SERVO_PORT, PWM_SERVO_PINSOURCE, PWM_SERVO_AF);
 80013f0:	4810      	ldr	r0, [pc, #64]	; (8001434 <pwmInit+0x5c>)
 80013f2:	2109      	movs	r1, #9
 80013f4:	2202      	movs	r2, #2
 80013f6:	f003 fb63 	bl	8004ac0 <GPIO_PinAFConfig>

	// Configure GPIO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;					// Set pin to alternate mode
 80013fa:	2302      	movs	r3, #2
 80013fc:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80013fe:	2300      	movs	r3, #0
 8001400:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001402:	2300      	movs	r3, #0
 8001404:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001406:	2302      	movs	r3, #2
 8001408:	717b      	strb	r3, [r7, #5]

	GPIO_InitStructure.GPIO_Pin = PWM_MOTOR_1_PIN | PWM_MOTOR_2_PIN;
 800140a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800140e:	603b      	str	r3, [r7, #0]
	GPIO_Init(PWM_MOTOR_PORT, &GPIO_InitStructure);
 8001410:	463b      	mov	r3, r7
 8001412:	4808      	ldr	r0, [pc, #32]	; (8001434 <pwmInit+0x5c>)
 8001414:	4619      	mov	r1, r3
 8001416:	f003 f9e5 	bl	80047e4 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PWM_SERVO_PIN;
 800141a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800141e:	603b      	str	r3, [r7, #0]
	GPIO_Init(PWM_SERVO_PORT, &GPIO_InitStructure);
 8001420:	463b      	mov	r3, r7
 8001422:	4804      	ldr	r0, [pc, #16]	; (8001434 <pwmInit+0x5c>)
 8001424:	4619      	mov	r1, r3
 8001426:	f003 f9dd 	bl	80047e4 <GPIO_Init>

	pwmTimerConfig();
 800142a:	f000 f805 	bl	8001438 <pwmTimerConfig>
}
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40020800 	.word	0x40020800

08001438 <pwmTimerConfig>:


/*********************************************************************************************
 * Initializes Timer
 *********************************************************************************************/
void pwmTimerConfig() {
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_InitStructure;

	// Enable clock
	RCC_APB1PeriphClockCmd(PWM_TIM_CLK, ENABLE);
 800143e:	2002      	movs	r0, #2
 8001440:	2101      	movs	r1, #1
 8001442:	f002 ff3f 	bl	80042c4 <RCC_APB1PeriphClockCmd>
	/*******************************************
	 * For servo, want PWM pulses such that:
	 * 		- 50% duty (1500us) -> 0 degrees
	 * Max values: 700us - 2300us
	 *******************************************/
	TIM_InitStructure.TIM_Prescaler = PWM_TIM_PRESCALER;
 8001446:	2309      	movs	r3, #9
 8001448:	80bb      	strh	r3, [r7, #4]
	TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800144a:	2300      	movs	r3, #0
 800144c:	80fb      	strh	r3, [r7, #6]
	TIM_InitStructure.TIM_Period = PWM_TIM_PERIOD;
 800144e:	f641 737f 	movw	r3, #8063	; 0x1f7f
 8001452:	60bb      	str	r3, [r7, #8]
	TIM_InitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8001454:	2300      	movs	r3, #0
 8001456:	81bb      	strh	r3, [r7, #12]
	TIM_InitStructure.TIM_RepetitionCounter = 0;						// Don't count repetitions
 8001458:	2300      	movs	r3, #0
 800145a:	73bb      	strb	r3, [r7, #14]
	TIM_TimeBaseInit(PWM_TIM, &TIM_InitStructure);
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	4805      	ldr	r0, [pc, #20]	; (8001474 <pwmTimerConfig+0x3c>)
 8001460:	4619      	mov	r1, r3
 8001462:	f000 fe67 	bl	8002134 <TIM_TimeBaseInit>

	// Start timer
	TIM_Cmd(PWM_TIM, ENABLE);
 8001466:	4803      	ldr	r0, [pc, #12]	; (8001474 <pwmTimerConfig+0x3c>)
 8001468:	2101      	movs	r1, #1
 800146a:	f000 ffe5 	bl	8002438 <TIM_Cmd>
}
 800146e:	3710      	adds	r7, #16
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40000400 	.word	0x40000400

08001478 <photoResistorInit>:


/*********************************************************************************************
 * Initializes Photo Resistors
 *********************************************************************************************/
void photoResistorInit() {
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	// Enable clock
	RCC_AHB1PeriphClockCmd(PHOTO_CLK, ENABLE);
 800147e:	2004      	movs	r0, #4
 8001480:	2101      	movs	r1, #1
 8001482:	f002 fec5 	bl	8004210 <RCC_AHB1PeriphClockCmd>

	// Configure GPIO
	GPIO_InitStructure.GPIO_Pin = PHOTO_PINS;
 8001486:	2307      	movs	r3, #7
 8001488:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;					// Set pin to analog mode
 800148a:	2303      	movs	r3, #3
 800148c:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(PHOTO_PORT, &GPIO_InitStructure);
 8001492:	463b      	mov	r3, r7
 8001494:	4808      	ldr	r0, [pc, #32]	; (80014b8 <photoResistorInit+0x40>)
 8001496:	4619      	mov	r1, r3
 8001498:	f003 f9a4 	bl	80047e4 <GPIO_Init>

	// Configure ADC
	adcConfig();
 800149c:	f000 f812 	bl	80014c4 <adcConfig>

	// Initialize read photo resistor timer
	read_photo = swTimerInit( 1280, REPEAT, prvReadPhotoCallback );
 80014a0:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80014a4:	2101      	movs	r1, #1
 80014a6:	4a05      	ldr	r2, [pc, #20]	; (80014bc <photoResistorInit+0x44>)
 80014a8:	f7fe ffec 	bl	8000484 <swTimerInit>
 80014ac:	4602      	mov	r2, r0
 80014ae:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <photoResistorInit+0x48>)
 80014b0:	601a      	str	r2, [r3, #0]
}
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40020800 	.word	0x40020800
 80014bc:	080006a5 	.word	0x080006a5
 80014c0:	2001c1d4 	.word	0x2001c1d4

080014c4 <adcConfig>:


/*********************************************************************************************
 * Initializes ADC
 *********************************************************************************************/
void adcConfig() {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
	ADC_InitTypeDef  ADC_InitStructure;

	// Enable clock
	RCC_APB2PeriphClockCmd(PHOTO_ADC_CLK, ENABLE);
 80014ca:	f44f 7080 	mov.w	r0, #256	; 0x100
 80014ce:	2101      	movs	r1, #1
 80014d0:	f002 ff16 	bl	8004300 <RCC_APB2PeriphClockCmd>

	// Put everything back to default values
	ADC_DeInit();
 80014d4:	f003 fc44 	bl	8004d60 <ADC_DeInit>

	// Configure ADC
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 80014d8:	2300      	movs	r3, #0
 80014da:	603b      	str	r3, [r7, #0]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 80014dc:	2300      	movs	r3, #0
 80014de:	713b      	strb	r3, [r7, #4]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 80014e0:	2300      	movs	r3, #0
 80014e2:	717b      	strb	r3, [r7, #5]
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 80014e4:	2300      	movs	r3, #0
 80014e6:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80014e8:	2300      	movs	r3, #0
 80014ea:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_NbrOfConversion= 1;
 80014ec:	2301      	movs	r3, #1
 80014ee:	753b      	strb	r3, [r7, #20]
	ADC_Init(PHOTO_ADC, &ADC_InitStructure);
 80014f0:	463b      	mov	r3, r7
 80014f2:	4805      	ldr	r0, [pc, #20]	; (8001508 <adcConfig+0x44>)
 80014f4:	4619      	mov	r1, r3
 80014f6:	f003 fc41 	bl	8004d7c <ADC_Init>

	// Enable ADC
	ADC_Cmd(PHOTO_ADC, ENABLE);
 80014fa:	4803      	ldr	r0, [pc, #12]	; (8001508 <adcConfig+0x44>)
 80014fc:	2101      	movs	r1, #1
 80014fe:	f003 fced 	bl	8004edc <ADC_Cmd>
}
 8001502:	3718      	adds	r7, #24
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40012000 	.word	0x40012000

0800150c <measuredPowerInit>:


/*********************************************************************************************
 * Initializes Measured Power GPIO
 *********************************************************************************************/
void measuredPowerInit() {
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	// Enable clock
	RCC_AHB1PeriphClockCmd(MEASURED_POWER_CLK, ENABLE);
 8001512:	2004      	movs	r0, #4
 8001514:	2101      	movs	r1, #1
 8001516:	f002 fe7b 	bl	8004210 <RCC_AHB1PeriphClockCmd>

	// Configure GPIO
	GPIO_InitStructure.GPIO_Pin = MEASURED_POWER_PIN;
 800151a:	2308      	movs	r3, #8
 800151c:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;					// Set pin to analog mode
 800151e:	2303      	movs	r3, #3
 8001520:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001522:	2300      	movs	r3, #0
 8001524:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(MEASURED_POWER_PORT, &GPIO_InitStructure);
 8001526:	463b      	mov	r3, r7
 8001528:	4807      	ldr	r0, [pc, #28]	; (8001548 <measuredPowerInit+0x3c>)
 800152a:	4619      	mov	r1, r3
 800152c:	f003 f95a 	bl	80047e4 <GPIO_Init>

	// Note: Since both get initialized and use the same ADC, don't need to call it twice
	// adcConfig();

	// Initialize read measured power timer
	read_power = swTimerInit( 12800, REPEAT, prvReadPowerCallback );
 8001530:	f44f 5048 	mov.w	r0, #12800	; 0x3200
 8001534:	2101      	movs	r1, #1
 8001536:	4a05      	ldr	r2, [pc, #20]	; (800154c <measuredPowerInit+0x40>)
 8001538:	f7fe ffa4 	bl	8000484 <swTimerInit>
 800153c:	4602      	mov	r2, r0
 800153e:	4b04      	ldr	r3, [pc, #16]	; (8001550 <measuredPowerInit+0x44>)
 8001540:	601a      	str	r2, [r3, #0]
}
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40020800 	.word	0x40020800
 800154c:	080005f9 	.word	0x080005f9
 8001550:	2001c1dc 	.word	0x2001c1dc

08001554 <ultrasonicInit>:


/*********************************************************************************************
 * Initializes Ultrasonic GPIO
 *********************************************************************************************/
void ultrasonicInit() {
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    // Enable clock
    RCC_AHB1PeriphClockCmd(ULTRA_CLK, ENABLE);
 800155a:	2001      	movs	r0, #1
 800155c:	2101      	movs	r1, #1
 800155e:	f002 fe57 	bl	8004210 <RCC_AHB1PeriphClockCmd>

    // Configure GPIO
    GPIO_InitStruct.GPIO_Pin = ULTRA_PINS;
 8001562:	23e0      	movs	r3, #224	; 0xe0
 8001564:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 8001566:	2300      	movs	r3, #0
 8001568:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800156a:	2300      	movs	r3, #0
 800156c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 800156e:	2301      	movs	r3, #1
 8001570:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8001572:	2303      	movs	r3, #3
 8001574:	717b      	strb	r3, [r7, #5]
	GPIO_Init(ULTRA_PORT, &GPIO_InitStruct);
 8001576:	463b      	mov	r3, r7
 8001578:	4805      	ldr	r0, [pc, #20]	; (8001590 <ultrasonicInit+0x3c>)
 800157a:	4619      	mov	r1, r3
 800157c:	f003 f932 	bl	80047e4 <GPIO_Init>

	extiConfig();
 8001580:	f000 f808 	bl	8001594 <extiConfig>

	ultrasonicTimerConfig();
 8001584:	f000 f82a 	bl	80015dc <ultrasonicTimerConfig>
}
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40020000 	.word	0x40020000

08001594 <extiConfig>:


/*********************************************************************************************
 * Initializes Ultrasonic EXTI
 *********************************************************************************************/
void extiConfig() {
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
    EXTI_InitTypeDef EXTI_InitStruct;

    // Set pinsources
    SYSCFG_EXTILineConfig(ULTRA_EXTI_PORT, ULTRA_EXTI_PINSOURCES);
 800159a:	2000      	movs	r0, #0
 800159c:	2107      	movs	r1, #7
 800159e:	f002 fac9 	bl	8003b34 <SYSCFG_EXTILineConfig>

    // Configure EXTI
    EXTI_InitStruct.EXTI_Line = ULTRA_EXTI_LINES;
 80015a2:	23e0      	movs	r3, #224	; 0xe0
 80015a4:	60bb      	str	r3, [r7, #8]
	EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 80015a6:	2301      	movs	r3, #1
 80015a8:	73bb      	strb	r3, [r7, #14]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 80015aa:	2300      	movs	r3, #0
 80015ac:	733b      	strb	r3, [r7, #12]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising_Falling;
 80015ae:	2310      	movs	r3, #16
 80015b0:	737b      	strb	r3, [r7, #13]
	EXTI_Init(&EXTI_InitStruct);
 80015b2:	f107 0308 	add.w	r3, r7, #8
 80015b6:	4618      	mov	r0, r3
 80015b8:	f003 fae2 	bl	8004b80 <EXTI_Init>

	NVIC_InitTypeDef NVIC_InitStruct;

	// Configure Interrupt
	NVIC_InitStruct.NVIC_IRQChannel = ULTRA_EXTI_IRQ;
 80015bc:	2317      	movs	r3, #23
 80015be:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0x00;
 80015c0:	2300      	movs	r3, #0
 80015c2:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x01;
 80015c4:	2301      	movs	r3, #1
 80015c6:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 80015c8:	2301      	movs	r3, #1
 80015ca:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStruct);
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	4618      	mov	r0, r3
 80015d0:	f004 f90c 	bl	80057ec <NVIC_Init>
}
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop

080015dc <ultrasonicTimerConfig>:


void ultrasonicTimerConfig() {
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef timerInitStructure;

	// Enable clock
	RCC_APB1PeriphClockCmd(ULTRA_TIM_CLK, ENABLE);
 80015e2:	2001      	movs	r0, #1
 80015e4:	2101      	movs	r1, #1
 80015e6:	f002 fe6d 	bl	80042c4 <RCC_APB1PeriphClockCmd>

	// Configure timer
	timerInitStructure.TIM_Prescaler = ULTRA_TIM_PRESCALER;
 80015ea:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80015ee:	80bb      	strh	r3, [r7, #4]
	timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80015f0:	2300      	movs	r3, #0
 80015f2:	80fb      	strh	r3, [r7, #6]
	timerInitStructure.TIM_Period = ULTRA_TIM_PERIOD;
 80015f4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80015f8:	60bb      	str	r3, [r7, #8]
	timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80015fa:	2300      	movs	r3, #0
 80015fc:	81bb      	strh	r3, [r7, #12]
	timerInitStructure.TIM_RepetitionCounter = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	73bb      	strb	r3, [r7, #14]
	TIM_TimeBaseInit(ULTRA_TIM, &timerInitStructure);
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001608:	4619      	mov	r1, r3
 800160a:	f000 fd93 	bl	8002134 <TIM_TimeBaseInit>

	// Enable timer
	TIM_Cmd(ULTRA_TIM, ENABLE);
 800160e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001612:	2101      	movs	r1, #1
 8001614:	f000 ff10 	bl	8002438 <TIM_Cmd>
}
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop

08001620 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	4b3a      	ldr	r3, [pc, #232]	; (8001714 <USART_DeInit+0xf4>)
 800162c:	429a      	cmp	r2, r3
 800162e:	d108      	bne.n	8001642 <USART_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8001630:	2010      	movs	r0, #16
 8001632:	2101      	movs	r1, #1
 8001634:	f002 fefa 	bl	800442c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8001638:	2010      	movs	r0, #16
 800163a:	2100      	movs	r1, #0
 800163c:	f002 fef6 	bl	800442c <RCC_APB2PeriphResetCmd>
 8001640:	e065      	b.n	800170e <USART_DeInit+0xee>
  }
  else if (USARTx == USART2)
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	4b34      	ldr	r3, [pc, #208]	; (8001718 <USART_DeInit+0xf8>)
 8001646:	429a      	cmp	r2, r3
 8001648:	d10a      	bne.n	8001660 <USART_DeInit+0x40>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800164a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800164e:	2101      	movs	r1, #1
 8001650:	f002 fece 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8001654:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001658:	2100      	movs	r1, #0
 800165a:	f002 fec9 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 800165e:	e056      	b.n	800170e <USART_DeInit+0xee>
  }
  else if (USARTx == USART3)
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	4b2e      	ldr	r3, [pc, #184]	; (800171c <USART_DeInit+0xfc>)
 8001664:	429a      	cmp	r2, r3
 8001666:	d10a      	bne.n	800167e <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8001668:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800166c:	2101      	movs	r1, #1
 800166e:	f002 febf 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8001672:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001676:	2100      	movs	r1, #0
 8001678:	f002 feba 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 800167c:	e047      	b.n	800170e <USART_DeInit+0xee>
  }    
  else if (USARTx == UART4)
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	4b27      	ldr	r3, [pc, #156]	; (8001720 <USART_DeInit+0x100>)
 8001682:	429a      	cmp	r2, r3
 8001684:	d10a      	bne.n	800169c <USART_DeInit+0x7c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8001686:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800168a:	2101      	movs	r1, #1
 800168c:	f002 feb0 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8001690:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001694:	2100      	movs	r1, #0
 8001696:	f002 feab 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 800169a:	e038      	b.n	800170e <USART_DeInit+0xee>
  }
  else if (USARTx == UART5)
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	4b21      	ldr	r3, [pc, #132]	; (8001724 <USART_DeInit+0x104>)
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d10a      	bne.n	80016ba <USART_DeInit+0x9a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80016a4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80016a8:	2101      	movs	r1, #1
 80016aa:	f002 fea1 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80016ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80016b2:	2100      	movs	r1, #0
 80016b4:	f002 fe9c 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 80016b8:	e029      	b.n	800170e <USART_DeInit+0xee>
  }  
  else if (USARTx == USART6)
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	4b1a      	ldr	r3, [pc, #104]	; (8001728 <USART_DeInit+0x108>)
 80016be:	429a      	cmp	r2, r3
 80016c0:	d108      	bne.n	80016d4 <USART_DeInit+0xb4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 80016c2:	2020      	movs	r0, #32
 80016c4:	2101      	movs	r1, #1
 80016c6:	f002 feb1 	bl	800442c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 80016ca:	2020      	movs	r0, #32
 80016cc:	2100      	movs	r1, #0
 80016ce:	f002 fead 	bl	800442c <RCC_APB2PeriphResetCmd>
 80016d2:	e01c      	b.n	800170e <USART_DeInit+0xee>
  }
  else if (USARTx == UART7)
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	4b15      	ldr	r3, [pc, #84]	; (800172c <USART_DeInit+0x10c>)
 80016d8:	429a      	cmp	r2, r3
 80016da:	d10a      	bne.n	80016f2 <USART_DeInit+0xd2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE);
 80016dc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80016e0:	2101      	movs	r1, #1
 80016e2:	f002 fe85 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE);
 80016e6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80016ea:	2100      	movs	r1, #0
 80016ec:	f002 fe80 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 80016f0:	e00d      	b.n	800170e <USART_DeInit+0xee>
  }     
  else
  {
    if (USARTx == UART8)
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <USART_DeInit+0x110>)
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d109      	bne.n	800170e <USART_DeInit+0xee>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
 80016fa:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80016fe:	2101      	movs	r1, #1
 8001700:	f002 fe76 	bl	80043f0 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
 8001704:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8001708:	2100      	movs	r1, #0
 800170a:	f002 fe71 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    }
  }
}
 800170e:	3708      	adds	r7, #8
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40011000 	.word	0x40011000
 8001718:	40004400 	.word	0x40004400
 800171c:	40004800 	.word	0x40004800
 8001720:	40004c00 	.word	0x40004c00
 8001724:	40005000 	.word	0x40005000
 8001728:	40011400 	.word	0x40011400
 800172c:	40007800 	.word	0x40007800
 8001730:	40007c00 	.word	0x40007c00

08001734 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08a      	sub	sp, #40	; 0x28
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800173e:	2300      	movs	r3, #0
 8001740:	627b      	str	r3, [r7, #36]	; 0x24
 8001742:	2300      	movs	r3, #0
 8001744:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001746:	2300      	movs	r3, #0
 8001748:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 800174a:	2300      	movs	r3, #0
 800174c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	8a1b      	ldrh	r3, [r3, #16]
 8001752:	b29b      	uxth	r3, r3
 8001754:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001758:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800175c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	88db      	ldrh	r3, [r3, #6]
 8001762:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001764:	4313      	orrs	r3, r2
 8001766:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	b29a      	uxth	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	899b      	ldrh	r3, [r3, #12]
 8001774:	b29b      	uxth	r3, r3
 8001776:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800177a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800177e:	f023 030c 	bic.w	r3, r3, #12
 8001782:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	889a      	ldrh	r2, [r3, #4]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	891b      	ldrh	r3, [r3, #8]
 800178c:	4313      	orrs	r3, r2
 800178e:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001794:	4313      	orrs	r3, r2
 8001796:	b29b      	uxth	r3, r3
 8001798:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800179a:	4313      	orrs	r3, r2
 800179c:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800179e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	8a9b      	ldrh	r3, [r3, #20]
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80017ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017b4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	899b      	ldrh	r3, [r3, #12]
 80017ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017bc:	4313      	orrs	r3, r2
 80017be:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80017c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80017c8:	f107 0308 	add.w	r3, r7, #8
 80017cc:	4618      	mov	r0, r3
 80017ce:	f002 fc0b 	bl	8003fe8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	4b31      	ldr	r3, [pc, #196]	; (800189c <USART_Init+0x168>)
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d003      	beq.n	80017e2 <USART_Init+0xae>
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	4b30      	ldr	r3, [pc, #192]	; (80018a0 <USART_Init+0x16c>)
 80017de:	429a      	cmp	r2, r3
 80017e0:	d102      	bne.n	80017e8 <USART_Init+0xb4>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	623b      	str	r3, [r7, #32]
 80017e6:	e001      	b.n	80017ec <USART_Init+0xb8>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	899b      	ldrh	r3, [r3, #12]
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	b21b      	sxth	r3, r3
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	da0c      	bge.n	8001814 <USART_Init+0xe0>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80017fa:	6a3a      	ldr	r2, [r7, #32]
 80017fc:	4613      	mov	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	4413      	add	r3, r2
 8001802:	009a      	lsls	r2, r3, #2
 8001804:	441a      	add	r2, r3
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001810:	61fb      	str	r3, [r7, #28]
 8001812:	e00b      	b.n	800182c <USART_Init+0xf8>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001814:	6a3a      	ldr	r2, [r7, #32]
 8001816:	4613      	mov	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4413      	add	r3, r2
 800181c:	009a      	lsls	r2, r3, #2
 800181e:	441a      	add	r2, r3
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	fbb2 f3f3 	udiv	r3, r2, r3
 800182a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800182c:	69fa      	ldr	r2, [r7, #28]
 800182e:	4b1d      	ldr	r3, [pc, #116]	; (80018a4 <USART_Init+0x170>)
 8001830:	fba3 1302 	umull	r1, r3, r3, r2
 8001834:	095b      	lsrs	r3, r3, #5
 8001836:	011b      	lsls	r3, r3, #4
 8001838:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800183a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183c:	091b      	lsrs	r3, r3, #4
 800183e:	2264      	movs	r2, #100	; 0x64
 8001840:	fb02 f303 	mul.w	r3, r2, r3
 8001844:	69fa      	ldr	r2, [r7, #28]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	899b      	ldrh	r3, [r3, #12]
 800184e:	b29b      	uxth	r3, r3
 8001850:	b29b      	uxth	r3, r3
 8001852:	b21b      	sxth	r3, r3
 8001854:	2b00      	cmp	r3, #0
 8001856:	da0d      	bge.n	8001874 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	00db      	lsls	r3, r3, #3
 800185c:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001860:	4b10      	ldr	r3, [pc, #64]	; (80018a4 <USART_Init+0x170>)
 8001862:	fba3 1302 	umull	r1, r3, r3, r2
 8001866:	095b      	lsrs	r3, r3, #5
 8001868:	f003 0307 	and.w	r3, r3, #7
 800186c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800186e:	4313      	orrs	r3, r2
 8001870:	627b      	str	r3, [r7, #36]	; 0x24
 8001872:	e00c      	b.n	800188e <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001874:	69bb      	ldr	r3, [r7, #24]
 8001876:	011b      	lsls	r3, r3, #4
 8001878:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800187c:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <USART_Init+0x170>)
 800187e:	fba3 1302 	umull	r1, r3, r3, r2
 8001882:	095b      	lsrs	r3, r3, #5
 8001884:	f003 030f 	and.w	r3, r3, #15
 8001888:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800188a:	4313      	orrs	r3, r2
 800188c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 800188e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001890:	b29a      	uxth	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	811a      	strh	r2, [r3, #8]
}
 8001896:	3728      	adds	r7, #40	; 0x28
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40011000 	.word	0x40011000
 80018a0:	40011400 	.word	0x40011400
 80018a4:	51eb851f 	.word	0x51eb851f

080018a8 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80018b6:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2200      	movs	r2, #0
 80018bc:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	220c      	movs	r2, #12
 80018ce:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2200      	movs	r2, #0
 80018d4:	819a      	strh	r2, [r3, #12]
}
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <USART_ClockInit>:
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b085      	sub	sp, #20
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	8a1b      	ldrh	r3, [r3, #16]
 80018f2:	b29b      	uxth	r3, r3
 80018f4:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80018fc:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	881a      	ldrh	r2, [r3, #0]
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8001906:	4313      	orrs	r3, r2
 8001908:	b29a      	uxth	r2, r3
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	889b      	ldrh	r3, [r3, #4]
 800190e:	4313      	orrs	r3, r2
 8001910:	b29a      	uxth	r2, r3
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	88db      	ldrh	r3, [r3, #6]
 8001916:	4313      	orrs	r3, r2
 8001918:	b29b      	uxth	r3, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	4313      	orrs	r3, r2
 800191e:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	b29a      	uxth	r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	821a      	strh	r2, [r3, #16]
}
 8001928:	3714      	adds	r7, #20
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop

08001934 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2200      	movs	r2, #0
 8001946:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	80da      	strh	r2, [r3, #6]
}
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop

08001960 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	460b      	mov	r3, r1
 800196a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800196c:	78fb      	ldrb	r3, [r7, #3]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d008      	beq.n	8001984 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	899b      	ldrh	r3, [r3, #12]
 8001976:	b29b      	uxth	r3, r3
 8001978:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800197c:	b29a      	uxth	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	819a      	strh	r2, [r3, #12]
 8001982:	e007      	b.n	8001994 <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	899b      	ldrh	r3, [r3, #12]
 8001988:	b29b      	uxth	r3, r3
 800198a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800198e:	b29a      	uxth	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	819a      	strh	r2, [r3, #12]
  }
}
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop

080019a0 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock. 
  * @note   The function is used for IrDA mode with UART4 and UART5.   
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	460b      	mov	r3, r1
 80019aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	8b1b      	ldrh	r3, [r3, #24]
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	8b1b      	ldrh	r3, [r3, #24]
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	78fb      	ldrb	r3, [r7, #3]
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	4313      	orrs	r3, r2
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	831a      	strh	r2, [r3, #24]
}
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <USART_OverSampling8Cmd>:
  * @param  NewState: new state of the USART 8x oversampling mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	460b      	mov	r3, r1
 80019e2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80019e4:	78fb      	ldrb	r3, [r7, #3]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d00a      	beq.n	8001a00 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	899b      	ldrh	r3, [r3, #12]
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80019f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80019f8:	b29a      	uxth	r2, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	819a      	strh	r2, [r3, #12]
 80019fe:	e007      	b.n	8001a10 <USART_OverSampling8Cmd+0x38>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	899b      	ldrh	r3, [r3, #12]
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001a0a:	b29a      	uxth	r2, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	819a      	strh	r2, [r3, #12]
  }
}  
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop

08001a1c <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	460b      	mov	r3, r1
 8001a26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001a28:	78fb      	ldrb	r3, [r7, #3]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d008      	beq.n	8001a40 <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	8a9b      	ldrh	r3, [r3, #20]
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	829a      	strh	r2, [r3, #20]
 8001a3e:	e007      	b.n	8001a50 <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	8a9b      	ldrh	r3, [r3, #20]
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001a4a:	b29a      	uxth	r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	829a      	strh	r2, [r3, #20]
  }
}
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop

08001a5c <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	460b      	mov	r3, r1
 8001a66:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001a68:	887b      	ldrh	r3, [r7, #2]
 8001a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	809a      	strh	r2, [r3, #4]
}
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop

08001a80 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	889b      	ldrh	r3, [r3, #4]
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a92:	b29b      	uxth	r3, r3
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <USART_SetAddress>:
  *         UART peripheral.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	8a1b      	ldrh	r3, [r3, #16]
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	f023 030f 	bic.w	r3, r3, #15
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	8a1b      	ldrh	r3, [r3, #16]
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	78fb      	ldrb	r3, [r7, #3]
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	821a      	strh	r2, [r3, #16]
}
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8001ae4:	78fb      	ldrb	r3, [r7, #3]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d008      	beq.n	8001afc <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	899b      	ldrh	r3, [r3, #12]
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	f043 0302 	orr.w	r3, r3, #2
 8001af4:	b29a      	uxth	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	819a      	strh	r2, [r3, #12]
 8001afa:	e007      	b.n	8001b0c <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	899b      	ldrh	r3, [r3, #12]
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	f023 0302 	bic.w	r3, r3, #2
 8001b06:	b29a      	uxth	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	819a      	strh	r2, [r3, #12]
  }
}
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop

08001b18 <USART_WakeUpConfig>:
  *            @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *            @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	460b      	mov	r3, r1
 8001b22:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	899b      	ldrh	r3, [r3, #12]
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	899b      	ldrh	r3, [r3, #12]
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	887b      	ldrh	r3, [r7, #2]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	819a      	strh	r2, [r3, #12]
}
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop

08001b50 <USART_LINBreakDetectLengthConfig>:
  *            @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *            @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	460b      	mov	r3, r1
 8001b5a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	8a1b      	ldrh	r3, [r3, #16]
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	f023 0320 	bic.w	r3, r3, #32
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	8a1b      	ldrh	r3, [r3, #16]
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	887b      	ldrh	r3, [r7, #2]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	b29a      	uxth	r2, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	821a      	strh	r2, [r3, #16]
}
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop

08001b88 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	460b      	mov	r3, r1
 8001b92:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001b94:	78fb      	ldrb	r3, [r7, #3]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d008      	beq.n	8001bac <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	8a1b      	ldrh	r3, [r3, #16]
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ba4:	b29a      	uxth	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	821a      	strh	r2, [r3, #16]
 8001baa:	e007      	b.n	8001bbc <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	8a1b      	ldrh	r3, [r3, #16]
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	821a      	strh	r2, [r3, #16]
  }
}
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop

08001bc8 <USART_SendBreak>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	899b      	ldrh	r3, [r3, #12]
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	f043 0301 	orr.w	r3, r3, #1
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	819a      	strh	r2, [r3, #12]
}
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop

08001bec <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001bf8:	78fb      	ldrb	r3, [r7, #3]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d008      	beq.n	8001c10 <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	8a9b      	ldrh	r3, [r3, #20]
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	f043 0308 	orr.w	r3, r3, #8
 8001c08:	b29a      	uxth	r2, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	829a      	strh	r2, [r3, #20]
 8001c0e:	e007      	b.n	8001c20 <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	8a9b      	ldrh	r3, [r3, #20]
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	f023 0308 	bic.w	r3, r3, #8
 8001c1a:	b29a      	uxth	r2, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	829a      	strh	r2, [r3, #20]
  }
}
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop

08001c2c <USART_SetGuardTime>:
  *         UART peripheral.
  * @param  USART_GuardTime: specifies the guard time.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	460b      	mov	r3, r1
 8001c36:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	8b1b      	ldrh	r3, [r3, #24]
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	b29a      	uxth	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	8b1b      	ldrh	r3, [r3, #24]
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	78fb      	ldrb	r3, [r7, #3]
 8001c4e:	b29b      	uxth	r3, r3
 8001c50:	021b      	lsls	r3, r3, #8
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	4313      	orrs	r3, r2
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	831a      	strh	r2, [r3, #24]
}
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop

08001c68 <USART_SmartCardCmd>:
  * @param  NewState: new state of the Smart Card mode.
  *          This parameter can be: ENABLE or DISABLE.      
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	460b      	mov	r3, r1
 8001c72:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001c74:	78fb      	ldrb	r3, [r7, #3]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d008      	beq.n	8001c8c <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	8a9b      	ldrh	r3, [r3, #20]
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	f043 0320 	orr.w	r3, r3, #32
 8001c84:	b29a      	uxth	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	829a      	strh	r2, [r3, #20]
 8001c8a:	e007      	b.n	8001c9c <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	8a9b      	ldrh	r3, [r3, #20]
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	f023 0320 	bic.w	r3, r3, #32
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	829a      	strh	r2, [r3, #20]
  }
}
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop

08001ca8 <USART_SmartCardNACKCmd>:
  * @param  NewState: new state of the NACK transmission.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001cb4:	78fb      	ldrb	r3, [r7, #3]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d008      	beq.n	8001ccc <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	8a9b      	ldrh	r3, [r3, #20]
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	f043 0310 	orr.w	r3, r3, #16
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	829a      	strh	r2, [r3, #20]
 8001cca:	e007      	b.n	8001cdc <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	8a9b      	ldrh	r3, [r3, #20]
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	f023 0310 	bic.w	r3, r3, #16
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	829a      	strh	r2, [r3, #20]
  }
}
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop

08001ce8 <USART_IrDAConfig>:
  *            @arg USART_IrDAMode_LowPower
  *            @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	8a9b      	ldrh	r3, [r3, #20]
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	f023 0304 	bic.w	r3, r3, #4
 8001cfe:	b29a      	uxth	r2, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	8a9b      	ldrh	r3, [r3, #20]
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	887b      	ldrh	r3, [r7, #2]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	829a      	strh	r2, [r3, #20]
}
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop

08001d20 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001d2c:	78fb      	ldrb	r3, [r7, #3]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d008      	beq.n	8001d44 <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	8a9b      	ldrh	r3, [r3, #20]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	f043 0302 	orr.w	r3, r3, #2
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	829a      	strh	r2, [r3, #20]
 8001d42:	e007      	b.n	8001d54 <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	8a9b      	ldrh	r3, [r3, #20]
 8001d48:	b29b      	uxth	r3, r3
 8001d4a:	f023 0302 	bic.w	r3, r3, #2
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	829a      	strh	r2, [r3, #20]
  }
}
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop

08001d60 <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	4613      	mov	r3, r2
 8001d6a:	460a      	mov	r2, r1
 8001d6c:	807a      	strh	r2, [r7, #2]
 8001d6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8001d70:	787b      	ldrb	r3, [r7, #1]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d008      	beq.n	8001d88 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	8a9b      	ldrh	r3, [r3, #20]
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	887b      	ldrh	r3, [r7, #2]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	829a      	strh	r2, [r3, #20]
 8001d86:	e009      	b.n	8001d9c <USART_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	8a9b      	ldrh	r3, [r3, #20]
 8001d8c:	b29a      	uxth	r2, r3
 8001d8e:	887b      	ldrh	r3, [r7, #2]
 8001d90:	43db      	mvns	r3, r3
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	4013      	ands	r3, r2
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	829a      	strh	r2, [r3, #20]
  }
}
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop

08001da8 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b087      	sub	sp, #28
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	4613      	mov	r3, r2
 8001db2:	460a      	mov	r2, r1
 8001db4:	807a      	strh	r2, [r7, #2]
 8001db6:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001db8:	2300      	movs	r3, #0
 8001dba:	613b      	str	r3, [r7, #16]
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001dcc:	887b      	ldrh	r3, [r7, #2]
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	095b      	lsrs	r3, r3, #5
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001dd6:	887b      	ldrh	r3, [r7, #2]
 8001dd8:	f003 031f 	and.w	r3, r3, #31
 8001ddc:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2201      	movs	r2, #1
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d103      	bne.n	8001df6 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	330c      	adds	r3, #12
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	e009      	b.n	8001e0a <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d103      	bne.n	8001e04 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	3310      	adds	r3, #16
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	e002      	b.n	8001e0a <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	3314      	adds	r3, #20
 8001e08:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001e0a:	787b      	ldrb	r3, [r7, #1]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d006      	beq.n	8001e1e <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	697a      	ldr	r2, [r7, #20]
 8001e14:	6811      	ldr	r1, [r2, #0]
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	e006      	b.n	8001e2c <USART_ITConfig+0x84>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	697a      	ldr	r2, [r7, #20]
 8001e22:	6811      	ldr	r1, [r2, #0]
 8001e24:	68ba      	ldr	r2, [r7, #8]
 8001e26:	43d2      	mvns	r2, r2
 8001e28:	400a      	ands	r2, r1
 8001e2a:	601a      	str	r2, [r3, #0]
  }
}
 8001e2c:	371c      	adds	r7, #28
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop

08001e38 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	460b      	mov	r3, r1
 8001e42:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001e44:	2300      	movs	r3, #0
 8001e46:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	881b      	ldrh	r3, [r3, #0]
 8001e4c:	b29a      	uxth	r2, r3
 8001e4e:	887b      	ldrh	r3, [r7, #2]
 8001e50:	4013      	ands	r3, r2
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d002      	beq.n	8001e5e <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	73fb      	strb	r3, [r7, #15]
 8001e5c:	e001      	b.n	8001e62 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3714      	adds	r7, #20
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <USART_ClearFlag>:
  *          (USART_SendData()).
  *   
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	460b      	mov	r3, r1
 8001e7a:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8001e7c:	887b      	ldrh	r3, [r7, #2]
 8001e7e:	43db      	mvns	r3, r3
 8001e80:	b29a      	uxth	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	801a      	strh	r2, [r3, #0]
}
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b087      	sub	sp, #28
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	617b      	str	r3, [r7, #20]
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001eac:	887b      	ldrh	r3, [r7, #2]
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	095b      	lsrs	r3, r3, #5
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001eb6:	887b      	ldrh	r3, [r7, #2]
 8001eb8:	f003 031f 	and.w	r3, r3, #31
 8001ebc:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d106      	bne.n	8001edc <USART_GetITStatus+0x4c>
  {
    itmask &= USARTx->CR1;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	899b      	ldrh	r3, [r3, #12]
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	697a      	ldr	r2, [r7, #20]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	617b      	str	r3, [r7, #20]
 8001eda:	e00f      	b.n	8001efc <USART_GetITStatus+0x6c>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d106      	bne.n	8001ef0 <USART_GetITStatus+0x60>
  {
    itmask &= USARTx->CR2;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	8a1b      	ldrh	r3, [r3, #16]
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	697a      	ldr	r2, [r7, #20]
 8001eea:	4013      	ands	r3, r2
 8001eec:	617b      	str	r3, [r7, #20]
 8001eee:	e005      	b.n	8001efc <USART_GetITStatus+0x6c>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	8a9b      	ldrh	r3, [r3, #20]
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001efc:	887b      	ldrh	r3, [r7, #2]
 8001efe:	0a1b      	lsrs	r3, r3, #8
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2201      	movs	r2, #1
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	881b      	ldrh	r3, [r3, #0]
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	68fa      	ldr	r2, [r7, #12]
 8001f16:	4013      	ands	r3, r2
 8001f18:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d005      	beq.n	8001f2c <USART_GetITStatus+0x9c>
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d002      	beq.n	8001f2c <USART_GetITStatus+0x9c>
  {
    bitstatus = SET;
 8001f26:	2301      	movs	r3, #1
 8001f28:	74fb      	strb	r3, [r7, #19]
 8001f2a:	e001      	b.n	8001f30 <USART_GetITStatus+0xa0>
  }
  else
  {
    bitstatus = RESET;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001f30:	7cfb      	ldrb	r3, [r7, #19]
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	371c      	adds	r7, #28
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop

08001f40 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b085      	sub	sp, #20
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	460b      	mov	r3, r1
 8001f4a:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	81fb      	strh	r3, [r7, #14]
 8001f50:	2300      	movs	r3, #0
 8001f52:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8001f54:	887b      	ldrh	r3, [r7, #2]
 8001f56:	0a1b      	lsrs	r3, r3, #8
 8001f58:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001f5a:	89fb      	ldrh	r3, [r7, #14]
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f62:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001f64:	89bb      	ldrh	r3, [r7, #12]
 8001f66:	43db      	mvns	r3, r3
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	801a      	strh	r2, [r3, #0]
}
 8001f6e:	3714      	adds	r7, #20
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	4b5f      	ldr	r3, [pc, #380]	; (8002100 <TIM_DeInit+0x188>)
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d108      	bne.n	8001f9a <TIM_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8001f88:	2001      	movs	r0, #1
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	f002 fa4e 	bl	800442c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8001f90:	2001      	movs	r0, #1
 8001f92:	2100      	movs	r1, #0
 8001f94:	f002 fa4a 	bl	800442c <RCC_APB2PeriphResetCmd>
 8001f98:	e0af      	b.n	80020fa <TIM_DeInit+0x182>
  } 
  else if (TIMx == TIM2) 
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fa0:	d108      	bne.n	8001fb4 <TIM_DeInit+0x3c>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001fa2:	2001      	movs	r0, #1
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	f002 fa23 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8001faa:	2001      	movs	r0, #1
 8001fac:	2100      	movs	r1, #0
 8001fae:	f002 fa1f 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 8001fb2:	e0a2      	b.n	80020fa <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM3)
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	4b53      	ldr	r3, [pc, #332]	; (8002104 <TIM_DeInit+0x18c>)
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d108      	bne.n	8001fce <TIM_DeInit+0x56>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8001fbc:	2002      	movs	r0, #2
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	f002 fa16 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8001fc4:	2002      	movs	r0, #2
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	f002 fa12 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 8001fcc:	e095      	b.n	80020fa <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM4)
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	4b4d      	ldr	r3, [pc, #308]	; (8002108 <TIM_DeInit+0x190>)
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d108      	bne.n	8001fe8 <TIM_DeInit+0x70>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8001fd6:	2004      	movs	r0, #4
 8001fd8:	2101      	movs	r1, #1
 8001fda:	f002 fa09 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8001fde:	2004      	movs	r0, #4
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	f002 fa05 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 8001fe6:	e088      	b.n	80020fa <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM5)
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	4b48      	ldr	r3, [pc, #288]	; (800210c <TIM_DeInit+0x194>)
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d108      	bne.n	8002002 <TIM_DeInit+0x8a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8001ff0:	2008      	movs	r0, #8
 8001ff2:	2101      	movs	r1, #1
 8001ff4:	f002 f9fc 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8001ff8:	2008      	movs	r0, #8
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	f002 f9f8 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 8002000:	e07b      	b.n	80020fa <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM6)  
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	4b42      	ldr	r3, [pc, #264]	; (8002110 <TIM_DeInit+0x198>)
 8002006:	429a      	cmp	r2, r3
 8002008:	d108      	bne.n	800201c <TIM_DeInit+0xa4>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 800200a:	2010      	movs	r0, #16
 800200c:	2101      	movs	r1, #1
 800200e:	f002 f9ef 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8002012:	2010      	movs	r0, #16
 8002014:	2100      	movs	r1, #0
 8002016:	f002 f9eb 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 800201a:	e06e      	b.n	80020fa <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM7)
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	4b3d      	ldr	r3, [pc, #244]	; (8002114 <TIM_DeInit+0x19c>)
 8002020:	429a      	cmp	r2, r3
 8002022:	d108      	bne.n	8002036 <TIM_DeInit+0xbe>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8002024:	2020      	movs	r0, #32
 8002026:	2101      	movs	r1, #1
 8002028:	f002 f9e2 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 800202c:	2020      	movs	r0, #32
 800202e:	2100      	movs	r1, #0
 8002030:	f002 f9de 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 8002034:	e061      	b.n	80020fa <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM8)
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	4b37      	ldr	r3, [pc, #220]	; (8002118 <TIM_DeInit+0x1a0>)
 800203a:	429a      	cmp	r2, r3
 800203c:	d108      	bne.n	8002050 <TIM_DeInit+0xd8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800203e:	2002      	movs	r0, #2
 8002040:	2101      	movs	r1, #1
 8002042:	f002 f9f3 	bl	800442c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8002046:	2002      	movs	r0, #2
 8002048:	2100      	movs	r1, #0
 800204a:	f002 f9ef 	bl	800442c <RCC_APB2PeriphResetCmd>
 800204e:	e054      	b.n	80020fa <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM9)
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	4b32      	ldr	r3, [pc, #200]	; (800211c <TIM_DeInit+0x1a4>)
 8002054:	429a      	cmp	r2, r3
 8002056:	d10a      	bne.n	800206e <TIM_DeInit+0xf6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8002058:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800205c:	2101      	movs	r1, #1
 800205e:	f002 f9e5 	bl	800442c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8002062:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002066:	2100      	movs	r1, #0
 8002068:	f002 f9e0 	bl	800442c <RCC_APB2PeriphResetCmd>
 800206c:	e045      	b.n	80020fa <TIM_DeInit+0x182>
   }  
  else if (TIMx == TIM10)
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	4b2b      	ldr	r3, [pc, #172]	; (8002120 <TIM_DeInit+0x1a8>)
 8002072:	429a      	cmp	r2, r3
 8002074:	d10a      	bne.n	800208c <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8002076:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800207a:	2101      	movs	r1, #1
 800207c:	f002 f9d6 	bl	800442c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8002080:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002084:	2100      	movs	r1, #0
 8002086:	f002 f9d1 	bl	800442c <RCC_APB2PeriphResetCmd>
 800208a:	e036      	b.n	80020fa <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM11) 
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	4b25      	ldr	r3, [pc, #148]	; (8002124 <TIM_DeInit+0x1ac>)
 8002090:	429a      	cmp	r2, r3
 8002092:	d10a      	bne.n	80020aa <TIM_DeInit+0x132>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8002094:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002098:	2101      	movs	r1, #1
 800209a:	f002 f9c7 	bl	800442c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 800209e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80020a2:	2100      	movs	r1, #0
 80020a4:	f002 f9c2 	bl	800442c <RCC_APB2PeriphResetCmd>
 80020a8:	e027      	b.n	80020fa <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM12)
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	4b1e      	ldr	r3, [pc, #120]	; (8002128 <TIM_DeInit+0x1b0>)
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d108      	bne.n	80020c4 <TIM_DeInit+0x14c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 80020b2:	2040      	movs	r0, #64	; 0x40
 80020b4:	2101      	movs	r1, #1
 80020b6:	f002 f99b 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80020ba:	2040      	movs	r0, #64	; 0x40
 80020bc:	2100      	movs	r1, #0
 80020be:	f002 f997 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 80020c2:	e01a      	b.n	80020fa <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM13) 
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	4b19      	ldr	r3, [pc, #100]	; (800212c <TIM_DeInit+0x1b4>)
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d108      	bne.n	80020de <TIM_DeInit+0x166>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 80020cc:	2080      	movs	r0, #128	; 0x80
 80020ce:	2101      	movs	r1, #1
 80020d0:	f002 f98e 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 80020d4:	2080      	movs	r0, #128	; 0x80
 80020d6:	2100      	movs	r1, #0
 80020d8:	f002 f98a 	bl	80043f0 <RCC_APB1PeriphResetCmd>
 80020dc:	e00d      	b.n	80020fa <TIM_DeInit+0x182>
  }  
  else
  { 
    if (TIMx == TIM14) 
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	4b13      	ldr	r3, [pc, #76]	; (8002130 <TIM_DeInit+0x1b8>)
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d109      	bne.n	80020fa <TIM_DeInit+0x182>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 80020e6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80020ea:	2101      	movs	r1, #1
 80020ec:	f002 f980 	bl	80043f0 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 80020f0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80020f4:	2100      	movs	r1, #0
 80020f6:	f002 f97b 	bl	80043f0 <RCC_APB1PeriphResetCmd>
    }   
  }
}
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40010000 	.word	0x40010000
 8002104:	40000400 	.word	0x40000400
 8002108:	40000800 	.word	0x40000800
 800210c:	40000c00 	.word	0x40000c00
 8002110:	40001000 	.word	0x40001000
 8002114:	40001400 	.word	0x40001400
 8002118:	40010400 	.word	0x40010400
 800211c:	40014000 	.word	0x40014000
 8002120:	40014400 	.word	0x40014400
 8002124:	40014800 	.word	0x40014800
 8002128:	40001800 	.word	0x40001800
 800212c:	40001c00 	.word	0x40001c00
 8002130:	40002000 	.word	0x40002000

08002134 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800213e:	2300      	movs	r3, #0
 8002140:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	881b      	ldrh	r3, [r3, #0]
 8002146:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	4b28      	ldr	r3, [pc, #160]	; (80021ec <TIM_TimeBaseInit+0xb8>)
 800214c:	429a      	cmp	r2, r3
 800214e:	d013      	beq.n	8002178 <TIM_TimeBaseInit+0x44>
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	4b27      	ldr	r3, [pc, #156]	; (80021f0 <TIM_TimeBaseInit+0xbc>)
 8002154:	429a      	cmp	r2, r3
 8002156:	d00f      	beq.n	8002178 <TIM_TimeBaseInit+0x44>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800215e:	d00b      	beq.n	8002178 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	4b24      	ldr	r3, [pc, #144]	; (80021f4 <TIM_TimeBaseInit+0xc0>)
 8002164:	429a      	cmp	r2, r3
 8002166:	d007      	beq.n	8002178 <TIM_TimeBaseInit+0x44>
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	4b23      	ldr	r3, [pc, #140]	; (80021f8 <TIM_TimeBaseInit+0xc4>)
 800216c:	429a      	cmp	r2, r3
 800216e:	d003      	beq.n	8002178 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	4b22      	ldr	r3, [pc, #136]	; (80021fc <TIM_TimeBaseInit+0xc8>)
 8002174:	429a      	cmp	r2, r3
 8002176:	d108      	bne.n	800218a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8002178:	89fb      	ldrh	r3, [r7, #14]
 800217a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800217e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	885a      	ldrh	r2, [r3, #2]
 8002184:	89fb      	ldrh	r3, [r7, #14]
 8002186:	4313      	orrs	r3, r2
 8002188:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	4b1c      	ldr	r3, [pc, #112]	; (8002200 <TIM_TimeBaseInit+0xcc>)
 800218e:	429a      	cmp	r2, r3
 8002190:	d00c      	beq.n	80021ac <TIM_TimeBaseInit+0x78>
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	4b1b      	ldr	r3, [pc, #108]	; (8002204 <TIM_TimeBaseInit+0xd0>)
 8002196:	429a      	cmp	r2, r3
 8002198:	d008      	beq.n	80021ac <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800219a:	89fb      	ldrh	r3, [r7, #14]
 800219c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021a0:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	891a      	ldrh	r2, [r3, #8]
 80021a6:	89fb      	ldrh	r3, [r7, #14]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	89fa      	ldrh	r2, [r7, #14]
 80021b0:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	881a      	ldrh	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	4b09      	ldr	r3, [pc, #36]	; (80021ec <TIM_TimeBaseInit+0xb8>)
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d003      	beq.n	80021d2 <TIM_TimeBaseInit+0x9e>
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	4b08      	ldr	r3, [pc, #32]	; (80021f0 <TIM_TimeBaseInit+0xbc>)
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d104      	bne.n	80021dc <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	7a9b      	ldrb	r3, [r3, #10]
 80021d6:	461a      	mov	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2201      	movs	r2, #1
 80021e0:	829a      	strh	r2, [r3, #20]
}
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	40010000 	.word	0x40010000
 80021f0:	40010400 	.word	0x40010400
 80021f4:	40000400 	.word	0x40000400
 80021f8:	40000800 	.word	0x40000800
 80021fc:	40000c00 	.word	0x40000c00
 8002200:	40001000 	.word	0x40001000
 8002204:	40001400 	.word	0x40001400

08002208 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f04f 32ff 	mov.w	r2, #4294967295
 8002216:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	729a      	strb	r2, [r3, #10]
}
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop

0800223c <TIM_PrescalerConfig>:
  *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	4613      	mov	r3, r2
 8002246:	460a      	mov	r2, r1
 8002248:	807a      	strh	r2, [r7, #2]
 800224a:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	887a      	ldrh	r2, [r7, #2]
 8002250:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	883a      	ldrh	r2, [r7, #0]
 8002256:	829a      	strh	r2, [r3, #20]
}
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop

08002264 <TIM_CounterModeConfig>:
  *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	460b      	mov	r3, r1
 800226e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 8002270:	2300      	movs	r3, #0
 8002272:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	881b      	ldrh	r3, [r3, #0]
 8002278:	81fb      	strh	r3, [r7, #14]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 800227a:	89fb      	ldrh	r3, [r7, #14]
 800227c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002280:	81fb      	strh	r3, [r7, #14]

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8002282:	89fa      	ldrh	r2, [r7, #14]
 8002284:	887b      	ldrh	r3, [r7, #2]
 8002286:	4313      	orrs	r3, r2
 8002288:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	89fa      	ldrh	r2, [r7, #14]
 800228e:	801a      	strh	r2, [r3, #0]
}
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop

0800229c <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	625a      	str	r2, [r3, #36]	; 0x24
}
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop

080022b8 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop

080022d4 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f8:	b29b      	uxth	r3, r3
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop

08002308 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002314:	78fb      	ldrb	r3, [r7, #3]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d008      	beq.n	800232c <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	881b      	ldrh	r3, [r3, #0]
 800231e:	b29b      	uxth	r3, r3
 8002320:	f043 0302 	orr.w	r3, r3, #2
 8002324:	b29a      	uxth	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	801a      	strh	r2, [r3, #0]
 800232a:	e007      	b.n	800233c <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	881b      	ldrh	r3, [r3, #0]
 8002330:	b29b      	uxth	r3, r3
 8002332:	f023 0302 	bic.w	r3, r3, #2
 8002336:	b29a      	uxth	r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	801a      	strh	r2, [r3, #0]
  }
}
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop

08002348 <TIM_UpdateRequestConfig>:
  *                 generation through the slave mode controller.
  *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	460b      	mov	r3, r1
 8002352:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8002354:	887b      	ldrh	r3, [r7, #2]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d008      	beq.n	800236c <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	881b      	ldrh	r3, [r3, #0]
 800235e:	b29b      	uxth	r3, r3
 8002360:	f043 0304 	orr.w	r3, r3, #4
 8002364:	b29a      	uxth	r2, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	801a      	strh	r2, [r3, #0]
 800236a:	e007      	b.n	800237c <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	881b      	ldrh	r3, [r3, #0]
 8002370:	b29b      	uxth	r3, r3
 8002372:	f023 0304 	bic.w	r3, r3, #4
 8002376:	b29a      	uxth	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	801a      	strh	r2, [r3, #0]
  }
}
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop

08002388 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	460b      	mov	r3, r1
 8002392:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002394:	78fb      	ldrb	r3, [r7, #3]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d008      	beq.n	80023ac <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	b29b      	uxth	r3, r3
 80023a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	801a      	strh	r2, [r3, #0]
 80023aa:	e007      	b.n	80023bc <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	881b      	ldrh	r3, [r3, #0]
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	801a      	strh	r2, [r3, #0]
  }
}
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop

080023c8 <TIM_SelectOnePulseMode>:
  *            @arg TIM_OPMode_Single
  *            @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	881b      	ldrh	r3, [r3, #0]
 80023d8:	b29b      	uxth	r3, r3
 80023da:	f023 0308 	bic.w	r3, r3, #8
 80023de:	b29a      	uxth	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	801a      	strh	r2, [r3, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	881b      	ldrh	r3, [r3, #0]
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	887b      	ldrh	r3, [r7, #2]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	b29a      	uxth	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	801a      	strh	r2, [r3, #0]
}
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop

08002400 <TIM_SetClockDivision>:
  *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	460b      	mov	r3, r1
 800240a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	881b      	ldrh	r3, [r3, #0]
 8002410:	b29b      	uxth	r3, r3
 8002412:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002416:	b29a      	uxth	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	801a      	strh	r2, [r3, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	b29a      	uxth	r2, r3
 8002422:	887b      	ldrh	r3, [r7, #2]
 8002424:	4313      	orrs	r3, r2
 8002426:	b29a      	uxth	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	801a      	strh	r2, [r3, #0]
}
 800242c:	370c      	adds	r7, #12
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop

08002438 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	460b      	mov	r3, r1
 8002442:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002444:	78fb      	ldrb	r3, [r7, #3]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d008      	beq.n	800245c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	881b      	ldrh	r3, [r3, #0]
 800244e:	b29b      	uxth	r3, r3
 8002450:	f043 0301 	orr.w	r3, r3, #1
 8002454:	b29a      	uxth	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	801a      	strh	r2, [r3, #0]
 800245a:	e007      	b.n	800246c <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	b29b      	uxth	r3, r3
 8002462:	f023 0301 	bic.w	r3, r3, #1
 8002466:	b29a      	uxth	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	801a      	strh	r2, [r3, #0]
  }
}
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop

08002478 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002478:	b480      	push	{r7}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002482:	2300      	movs	r3, #0
 8002484:	817b      	strh	r3, [r7, #10]
 8002486:	2300      	movs	r3, #0
 8002488:	81fb      	strh	r3, [r7, #14]
 800248a:	2300      	movs	r3, #0
 800248c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	8c1b      	ldrh	r3, [r3, #32]
 8002492:	b29b      	uxth	r3, r3
 8002494:	f023 0301 	bic.w	r3, r3, #1
 8002498:	b29a      	uxth	r2, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	8c1b      	ldrh	r3, [r3, #32]
 80024a2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	889b      	ldrh	r3, [r3, #4]
 80024a8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	8b1b      	ldrh	r3, [r3, #24]
 80024ae:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 80024b0:	897b      	ldrh	r3, [r7, #10]
 80024b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024b6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 80024b8:	897b      	ldrh	r3, [r7, #10]
 80024ba:	f023 0303 	bic.w	r3, r3, #3
 80024be:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	881a      	ldrh	r2, [r3, #0]
 80024c4:	897b      	ldrh	r3, [r7, #10]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 80024ca:	89fb      	ldrh	r3, [r7, #14]
 80024cc:	f023 0302 	bic.w	r3, r3, #2
 80024d0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	899a      	ldrh	r2, [r3, #12]
 80024d6:	89fb      	ldrh	r3, [r7, #14]
 80024d8:	4313      	orrs	r3, r2
 80024da:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	885a      	ldrh	r2, [r3, #2]
 80024e0:	89fb      	ldrh	r3, [r7, #14]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	4b1e      	ldr	r3, [pc, #120]	; (8002564 <TIM_OC1Init+0xec>)
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d003      	beq.n	80024f6 <TIM_OC1Init+0x7e>
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	4b1d      	ldr	r3, [pc, #116]	; (8002568 <TIM_OC1Init+0xf0>)
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d123      	bne.n	800253e <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80024f6:	89fb      	ldrh	r3, [r7, #14]
 80024f8:	f023 0308 	bic.w	r3, r3, #8
 80024fc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	89da      	ldrh	r2, [r3, #14]
 8002502:	89fb      	ldrh	r3, [r7, #14]
 8002504:	4313      	orrs	r3, r2
 8002506:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8002508:	89fb      	ldrh	r3, [r7, #14]
 800250a:	f023 0304 	bic.w	r3, r3, #4
 800250e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	889a      	ldrh	r2, [r3, #4]
 8002514:	89fb      	ldrh	r3, [r7, #14]
 8002516:	4313      	orrs	r3, r2
 8002518:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 800251a:	89bb      	ldrh	r3, [r7, #12]
 800251c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002520:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8002522:	89bb      	ldrh	r3, [r7, #12]
 8002524:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002528:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	8a1a      	ldrh	r2, [r3, #16]
 800252e:	89bb      	ldrh	r3, [r7, #12]
 8002530:	4313      	orrs	r3, r2
 8002532:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	8a5a      	ldrh	r2, [r3, #18]
 8002538:	89bb      	ldrh	r3, [r7, #12]
 800253a:	4313      	orrs	r3, r2
 800253c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	89ba      	ldrh	r2, [r7, #12]
 8002542:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	897a      	ldrh	r2, [r7, #10]
 8002548:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	689a      	ldr	r2, [r3, #8]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	89fa      	ldrh	r2, [r7, #14]
 8002556:	841a      	strh	r2, [r3, #32]
}
 8002558:	3714      	adds	r7, #20
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	40010000 	.word	0x40010000
 8002568:	40010400 	.word	0x40010400

0800256c <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002576:	2300      	movs	r3, #0
 8002578:	817b      	strh	r3, [r7, #10]
 800257a:	2300      	movs	r3, #0
 800257c:	81fb      	strh	r3, [r7, #14]
 800257e:	2300      	movs	r3, #0
 8002580:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	8c1b      	ldrh	r3, [r3, #32]
 8002586:	b29b      	uxth	r3, r3
 8002588:	f023 0310 	bic.w	r3, r3, #16
 800258c:	b29a      	uxth	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	8c1b      	ldrh	r3, [r3, #32]
 8002596:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	889b      	ldrh	r3, [r3, #4]
 800259c:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	8b1b      	ldrh	r3, [r3, #24]
 80025a2:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 80025a4:	897b      	ldrh	r3, [r7, #10]
 80025a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80025aa:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80025ac:	897b      	ldrh	r3, [r7, #10]
 80025ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025b2:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	021b      	lsls	r3, r3, #8
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	897b      	ldrh	r3, [r7, #10]
 80025be:	4313      	orrs	r3, r2
 80025c0:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 80025c2:	89fb      	ldrh	r3, [r7, #14]
 80025c4:	f023 0320 	bic.w	r3, r3, #32
 80025c8:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	899b      	ldrh	r3, [r3, #12]
 80025ce:	011b      	lsls	r3, r3, #4
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	89fb      	ldrh	r3, [r7, #14]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	885b      	ldrh	r3, [r3, #2]
 80025dc:	011b      	lsls	r3, r3, #4
 80025de:	b29a      	uxth	r2, r3
 80025e0:	89fb      	ldrh	r3, [r7, #14]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	4b22      	ldr	r3, [pc, #136]	; (8002674 <TIM_OC2Init+0x108>)
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d003      	beq.n	80025f6 <TIM_OC2Init+0x8a>
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	4b21      	ldr	r3, [pc, #132]	; (8002678 <TIM_OC2Init+0x10c>)
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d12b      	bne.n	800264e <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80025f6:	89fb      	ldrh	r3, [r7, #14]
 80025f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025fc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	89db      	ldrh	r3, [r3, #14]
 8002602:	011b      	lsls	r3, r3, #4
 8002604:	b29a      	uxth	r2, r3
 8002606:	89fb      	ldrh	r3, [r7, #14]
 8002608:	4313      	orrs	r3, r2
 800260a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 800260c:	89fb      	ldrh	r3, [r7, #14]
 800260e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002612:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	889b      	ldrh	r3, [r3, #4]
 8002618:	011b      	lsls	r3, r3, #4
 800261a:	b29a      	uxth	r2, r3
 800261c:	89fb      	ldrh	r3, [r7, #14]
 800261e:	4313      	orrs	r3, r2
 8002620:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8002622:	89bb      	ldrh	r3, [r7, #12]
 8002624:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002628:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 800262a:	89bb      	ldrh	r3, [r7, #12]
 800262c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002630:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	8a1b      	ldrh	r3, [r3, #16]
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	b29a      	uxth	r2, r3
 800263a:	89bb      	ldrh	r3, [r7, #12]
 800263c:	4313      	orrs	r3, r2
 800263e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	8a5b      	ldrh	r3, [r3, #18]
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	b29a      	uxth	r2, r3
 8002648:	89bb      	ldrh	r3, [r7, #12]
 800264a:	4313      	orrs	r3, r2
 800264c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	89ba      	ldrh	r2, [r7, #12]
 8002652:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	897a      	ldrh	r2, [r7, #10]
 8002658:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	689a      	ldr	r2, [r3, #8]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	89fa      	ldrh	r2, [r7, #14]
 8002666:	841a      	strh	r2, [r3, #32]
}
 8002668:	3714      	adds	r7, #20
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	40010000 	.word	0x40010000
 8002678:	40010400 	.word	0x40010400

0800267c <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002686:	2300      	movs	r3, #0
 8002688:	817b      	strh	r3, [r7, #10]
 800268a:	2300      	movs	r3, #0
 800268c:	81fb      	strh	r3, [r7, #14]
 800268e:	2300      	movs	r3, #0
 8002690:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	8c1b      	ldrh	r3, [r3, #32]
 8002696:	b29b      	uxth	r3, r3
 8002698:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800269c:	b29a      	uxth	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	8c1b      	ldrh	r3, [r3, #32]
 80026a6:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	889b      	ldrh	r3, [r3, #4]
 80026ac:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	8b9b      	ldrh	r3, [r3, #28]
 80026b2:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 80026b4:	897b      	ldrh	r3, [r7, #10]
 80026b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026ba:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 80026bc:	897b      	ldrh	r3, [r7, #10]
 80026be:	f023 0303 	bic.w	r3, r3, #3
 80026c2:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	881a      	ldrh	r2, [r3, #0]
 80026c8:	897b      	ldrh	r3, [r7, #10]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 80026ce:	89fb      	ldrh	r3, [r7, #14]
 80026d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80026d4:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	899b      	ldrh	r3, [r3, #12]
 80026da:	021b      	lsls	r3, r3, #8
 80026dc:	b29a      	uxth	r2, r3
 80026de:	89fb      	ldrh	r3, [r7, #14]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	885b      	ldrh	r3, [r3, #2]
 80026e8:	021b      	lsls	r3, r3, #8
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	89fb      	ldrh	r3, [r7, #14]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	4b22      	ldr	r3, [pc, #136]	; (8002780 <TIM_OC3Init+0x104>)
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d003      	beq.n	8002702 <TIM_OC3Init+0x86>
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	4b21      	ldr	r3, [pc, #132]	; (8002784 <TIM_OC3Init+0x108>)
 80026fe:	429a      	cmp	r2, r3
 8002700:	d12b      	bne.n	800275a <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8002702:	89fb      	ldrh	r3, [r7, #14]
 8002704:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002708:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	89db      	ldrh	r3, [r3, #14]
 800270e:	021b      	lsls	r3, r3, #8
 8002710:	b29a      	uxth	r2, r3
 8002712:	89fb      	ldrh	r3, [r7, #14]
 8002714:	4313      	orrs	r3, r2
 8002716:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8002718:	89fb      	ldrh	r3, [r7, #14]
 800271a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800271e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	889b      	ldrh	r3, [r3, #4]
 8002724:	021b      	lsls	r3, r3, #8
 8002726:	b29a      	uxth	r2, r3
 8002728:	89fb      	ldrh	r3, [r7, #14]
 800272a:	4313      	orrs	r3, r2
 800272c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800272e:	89bb      	ldrh	r3, [r7, #12]
 8002730:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002734:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8002736:	89bb      	ldrh	r3, [r7, #12]
 8002738:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800273c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	8a1b      	ldrh	r3, [r3, #16]
 8002742:	011b      	lsls	r3, r3, #4
 8002744:	b29a      	uxth	r2, r3
 8002746:	89bb      	ldrh	r3, [r7, #12]
 8002748:	4313      	orrs	r3, r2
 800274a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	8a5b      	ldrh	r3, [r3, #18]
 8002750:	011b      	lsls	r3, r3, #4
 8002752:	b29a      	uxth	r2, r3
 8002754:	89bb      	ldrh	r3, [r7, #12]
 8002756:	4313      	orrs	r3, r2
 8002758:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	89ba      	ldrh	r2, [r7, #12]
 800275e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	897a      	ldrh	r2, [r7, #10]
 8002764:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	89fa      	ldrh	r2, [r7, #14]
 8002772:	841a      	strh	r2, [r3, #32]
}
 8002774:	3714      	adds	r7, #20
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	40010000 	.word	0x40010000
 8002784:	40010400 	.word	0x40010400

08002788 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	81bb      	strh	r3, [r7, #12]
 8002796:	2300      	movs	r3, #0
 8002798:	817b      	strh	r3, [r7, #10]
 800279a:	2300      	movs	r3, #0
 800279c:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	8c1b      	ldrh	r3, [r3, #32]
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	8c1b      	ldrh	r3, [r3, #32]
 80027b2:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	889b      	ldrh	r3, [r3, #4]
 80027b8:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	8b9b      	ldrh	r3, [r3, #28]
 80027be:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 80027c0:	89bb      	ldrh	r3, [r7, #12]
 80027c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80027c6:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80027c8:	89bb      	ldrh	r3, [r7, #12]
 80027ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027ce:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	881b      	ldrh	r3, [r3, #0]
 80027d4:	021b      	lsls	r3, r3, #8
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	89bb      	ldrh	r3, [r7, #12]
 80027da:	4313      	orrs	r3, r2
 80027dc:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80027de:	897b      	ldrh	r3, [r7, #10]
 80027e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80027e4:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	899b      	ldrh	r3, [r3, #12]
 80027ea:	031b      	lsls	r3, r3, #12
 80027ec:	b29a      	uxth	r2, r3
 80027ee:	897b      	ldrh	r3, [r7, #10]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	885b      	ldrh	r3, [r3, #2]
 80027f8:	031b      	lsls	r3, r3, #12
 80027fa:	b29a      	uxth	r2, r3
 80027fc:	897b      	ldrh	r3, [r7, #10]
 80027fe:	4313      	orrs	r3, r2
 8002800:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	4b11      	ldr	r3, [pc, #68]	; (800284c <TIM_OC4Init+0xc4>)
 8002806:	429a      	cmp	r2, r3
 8002808:	d003      	beq.n	8002812 <TIM_OC4Init+0x8a>
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	4b10      	ldr	r3, [pc, #64]	; (8002850 <TIM_OC4Init+0xc8>)
 800280e:	429a      	cmp	r2, r3
 8002810:	d10a      	bne.n	8002828 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8002812:	89fb      	ldrh	r3, [r7, #14]
 8002814:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002818:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	8a1b      	ldrh	r3, [r3, #16]
 800281e:	019b      	lsls	r3, r3, #6
 8002820:	b29a      	uxth	r2, r3
 8002822:	89fb      	ldrh	r3, [r7, #14]
 8002824:	4313      	orrs	r3, r2
 8002826:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	89fa      	ldrh	r2, [r7, #14]
 800282c:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	89ba      	ldrh	r2, [r7, #12]
 8002832:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	897a      	ldrh	r2, [r7, #10]
 8002840:	841a      	strh	r2, [r3, #32]
}
 8002842:	3714      	adds	r7, #20
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr
 800284c:	40010000 	.word	0x40010000
 8002850:	40010400 	.word	0x40010400

08002854 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	825a      	strh	r2, [r3, #18]
}
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop

08002898 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	4613      	mov	r3, r2
 80028a2:	460a      	mov	r2, r1
 80028a4:	807a      	strh	r2, [r7, #2]
 80028a6:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 80028a8:	2300      	movs	r3, #0
 80028aa:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
 80028ac:	2300      	movs	r3, #0
 80028ae:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_OFFSET;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	3318      	adds	r3, #24
 80028b8:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 80028ba:	887b      	ldrh	r3, [r7, #2]
 80028bc:	2201      	movs	r2, #1
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	8c1b      	ldrh	r3, [r3, #32]
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	897b      	ldrh	r3, [r7, #10]
 80028cc:	43db      	mvns	r3, r3
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	4013      	ands	r3, r2
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 80028d8:	887b      	ldrh	r3, [r7, #2]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d002      	beq.n	80028e4 <TIM_SelectOCxM+0x4c>
 80028de:	887b      	ldrh	r3, [r7, #2]
 80028e0:	2b08      	cmp	r3, #8
 80028e2:	d113      	bne.n	800290c <TIM_SelectOCxM+0x74>
  {
    tmp += (TIM_Channel>>1);
 80028e4:	887b      	ldrh	r3, [r7, #2]
 80028e6:	085b      	lsrs	r3, r3, #1
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	4413      	add	r3, r2
 80028ee:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 80028f0:	68fa      	ldr	r2, [r7, #12]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6819      	ldr	r1, [r3, #0]
 80028f6:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80028fa:	400b      	ands	r3, r1
 80028fc:	6013      	str	r3, [r2, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	68fa      	ldr	r2, [r7, #12]
 8002902:	6811      	ldr	r1, [r2, #0]
 8002904:	883a      	ldrh	r2, [r7, #0]
 8002906:	430a      	orrs	r2, r1
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	e016      	b.n	800293a <TIM_SelectOCxM+0xa2>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 800290c:	887b      	ldrh	r3, [r7, #2]
 800290e:	3b04      	subs	r3, #4
 8002910:	b29b      	uxth	r3, r3
 8002912:	085b      	lsrs	r3, r3, #1
 8002914:	b29b      	uxth	r3, r3
 8002916:	68fa      	ldr	r2, [r7, #12]
 8002918:	4413      	add	r3, r2
 800291a:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 800291c:	68fa      	ldr	r2, [r7, #12]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6819      	ldr	r1, [r3, #0]
 8002922:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8002926:	400b      	ands	r3, r1
 8002928:	6013      	str	r3, [r2, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	6811      	ldr	r1, [r2, #0]
 8002930:	883a      	ldrh	r2, [r7, #0]
 8002932:	0212      	lsls	r2, r2, #8
 8002934:	b292      	uxth	r2, r2
 8002936:	430a      	orrs	r2, r1
 8002938:	601a      	str	r2, [r3, #0]
  }
}
 800293a:	3714      	adds	r7, #20
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop

08002960 <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop

0800297c <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop

08002998 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop

080029b4 <TIM_ForcedOC1Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	460b      	mov	r3, r1
 80029be:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80029c0:	2300      	movs	r3, #0
 80029c2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	8b1b      	ldrh	r3, [r3, #24]
 80029c8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 80029ca:	89fb      	ldrh	r3, [r7, #14]
 80029cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029d0:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80029d2:	89fa      	ldrh	r2, [r7, #14]
 80029d4:	887b      	ldrh	r3, [r7, #2]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	89fa      	ldrh	r2, [r7, #14]
 80029de:	831a      	strh	r2, [r3, #24]
}
 80029e0:	3714      	adds	r7, #20
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop

080029ec <TIM_ForcedOC2Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b085      	sub	sp, #20
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	460b      	mov	r3, r1
 80029f6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80029f8:	2300      	movs	r3, #0
 80029fa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	8b1b      	ldrh	r3, [r3, #24]
 8002a00:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 8002a02:	89fb      	ldrh	r3, [r7, #14]
 8002a04:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a08:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 8002a0a:	887b      	ldrh	r3, [r7, #2]
 8002a0c:	021b      	lsls	r3, r3, #8
 8002a0e:	b29a      	uxth	r2, r3
 8002a10:	89fb      	ldrh	r3, [r7, #14]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	89fa      	ldrh	r2, [r7, #14]
 8002a1a:	831a      	strh	r2, [r3, #24]
}
 8002a1c:	3714      	adds	r7, #20
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop

08002a28 <TIM_ForcedOC3Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	460b      	mov	r3, r1
 8002a32:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	8b9b      	ldrh	r3, [r3, #28]
 8002a3c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 8002a3e:	89fb      	ldrh	r3, [r7, #14]
 8002a40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a44:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8002a46:	89fa      	ldrh	r2, [r7, #14]
 8002a48:	887b      	ldrh	r3, [r7, #2]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	89fa      	ldrh	r2, [r7, #14]
 8002a52:	839a      	strh	r2, [r3, #28]
}
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop

08002a60 <TIM_ForcedOC4Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	460b      	mov	r3, r1
 8002a6a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	8b9b      	ldrh	r3, [r3, #28]
 8002a74:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 8002a76:	89fb      	ldrh	r3, [r7, #14]
 8002a78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a7c:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8002a7e:	887b      	ldrh	r3, [r7, #2]
 8002a80:	021b      	lsls	r3, r3, #8
 8002a82:	b29a      	uxth	r2, r3
 8002a84:	89fb      	ldrh	r3, [r7, #14]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	89fa      	ldrh	r2, [r7, #14]
 8002a8e:	839a      	strh	r2, [r3, #28]
}
 8002a90:	3714      	adds	r7, #20
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop

08002a9c <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	8b1b      	ldrh	r3, [r3, #24]
 8002ab0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8002ab2:	89fb      	ldrh	r3, [r7, #14]
 8002ab4:	f023 0308 	bic.w	r3, r3, #8
 8002ab8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8002aba:	89fa      	ldrh	r2, [r7, #14]
 8002abc:	887b      	ldrh	r3, [r7, #2]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	89fa      	ldrh	r2, [r7, #14]
 8002ac6:	831a      	strh	r2, [r3, #24]
}
 8002ac8:	3714      	adds	r7, #20
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop

08002ad4 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	460b      	mov	r3, r1
 8002ade:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	8b1b      	ldrh	r3, [r3, #24]
 8002ae8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8002aea:	89fb      	ldrh	r3, [r7, #14]
 8002aec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002af0:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8002af2:	887b      	ldrh	r3, [r7, #2]
 8002af4:	021b      	lsls	r3, r3, #8
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	89fb      	ldrh	r3, [r7, #14]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	89fa      	ldrh	r2, [r7, #14]
 8002b02:	831a      	strh	r2, [r3, #24]
}
 8002b04:	3714      	adds	r7, #20
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop

08002b10 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	460b      	mov	r3, r1
 8002b1a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	8b9b      	ldrh	r3, [r3, #28]
 8002b24:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8002b26:	89fb      	ldrh	r3, [r7, #14]
 8002b28:	f023 0308 	bic.w	r3, r3, #8
 8002b2c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8002b2e:	89fa      	ldrh	r2, [r7, #14]
 8002b30:	887b      	ldrh	r3, [r7, #2]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	89fa      	ldrh	r2, [r7, #14]
 8002b3a:	839a      	strh	r2, [r3, #28]
}
 8002b3c:	3714      	adds	r7, #20
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop

08002b48 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	460b      	mov	r3, r1
 8002b52:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002b54:	2300      	movs	r3, #0
 8002b56:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	8b9b      	ldrh	r3, [r3, #28]
 8002b5c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8002b5e:	89fb      	ldrh	r3, [r7, #14]
 8002b60:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b64:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8002b66:	887b      	ldrh	r3, [r7, #2]
 8002b68:	021b      	lsls	r3, r3, #8
 8002b6a:	b29a      	uxth	r2, r3
 8002b6c:	89fb      	ldrh	r3, [r7, #14]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	89fa      	ldrh	r2, [r7, #14]
 8002b76:	839a      	strh	r2, [r3, #28]
}
 8002b78:	3714      	adds	r7, #20
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop

08002b84 <TIM_OC1FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002b90:	2300      	movs	r3, #0
 8002b92:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	8b1b      	ldrh	r3, [r3, #24]
 8002b98:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 8002b9a:	89fb      	ldrh	r3, [r7, #14]
 8002b9c:	f023 0304 	bic.w	r3, r3, #4
 8002ba0:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8002ba2:	89fa      	ldrh	r2, [r7, #14]
 8002ba4:	887b      	ldrh	r3, [r7, #2]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	89fa      	ldrh	r2, [r7, #14]
 8002bae:	831a      	strh	r2, [r3, #24]
}
 8002bb0:	3714      	adds	r7, #20
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop

08002bbc <TIM_OC2FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	8b1b      	ldrh	r3, [r3, #24]
 8002bd0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 8002bd2:	89fb      	ldrh	r3, [r7, #14]
 8002bd4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002bd8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8002bda:	887b      	ldrh	r3, [r7, #2]
 8002bdc:	021b      	lsls	r3, r3, #8
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	89fb      	ldrh	r3, [r7, #14]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	89fa      	ldrh	r2, [r7, #14]
 8002bea:	831a      	strh	r2, [r3, #24]
}
 8002bec:	3714      	adds	r7, #20
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop

08002bf8 <TIM_OC3FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	460b      	mov	r3, r1
 8002c02:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002c04:	2300      	movs	r3, #0
 8002c06:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	8b9b      	ldrh	r3, [r3, #28]
 8002c0c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 8002c0e:	89fb      	ldrh	r3, [r7, #14]
 8002c10:	f023 0304 	bic.w	r3, r3, #4
 8002c14:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8002c16:	89fa      	ldrh	r2, [r7, #14]
 8002c18:	887b      	ldrh	r3, [r7, #2]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	89fa      	ldrh	r2, [r7, #14]
 8002c22:	839a      	strh	r2, [r3, #28]
}
 8002c24:	3714      	adds	r7, #20
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop

08002c30 <TIM_OC4FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b085      	sub	sp, #20
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	460b      	mov	r3, r1
 8002c3a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	8b9b      	ldrh	r3, [r3, #28]
 8002c44:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 8002c46:	89fb      	ldrh	r3, [r7, #14]
 8002c48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c4c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8002c4e:	887b      	ldrh	r3, [r7, #2]
 8002c50:	021b      	lsls	r3, r3, #8
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	89fb      	ldrh	r3, [r7, #14]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	89fa      	ldrh	r2, [r7, #14]
 8002c5e:	839a      	strh	r2, [r3, #28]
}
 8002c60:	3714      	adds	r7, #20
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop

08002c6c <TIM_ClearOC1Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	8b1b      	ldrh	r3, [r3, #24]
 8002c80:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 8002c82:	89fb      	ldrh	r3, [r7, #14]
 8002c84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c88:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8002c8a:	89fa      	ldrh	r2, [r7, #14]
 8002c8c:	887b      	ldrh	r3, [r7, #2]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	89fa      	ldrh	r2, [r7, #14]
 8002c96:	831a      	strh	r2, [r3, #24]
}
 8002c98:	3714      	adds	r7, #20
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop

08002ca4 <TIM_ClearOC2Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	460b      	mov	r3, r1
 8002cae:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	8b1b      	ldrh	r3, [r3, #24]
 8002cb8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 8002cba:	89fb      	ldrh	r3, [r7, #14]
 8002cbc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002cc0:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8002cc2:	887b      	ldrh	r3, [r7, #2]
 8002cc4:	021b      	lsls	r3, r3, #8
 8002cc6:	b29a      	uxth	r2, r3
 8002cc8:	89fb      	ldrh	r3, [r7, #14]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	89fa      	ldrh	r2, [r7, #14]
 8002cd2:	831a      	strh	r2, [r3, #24]
}
 8002cd4:	3714      	adds	r7, #20
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop

08002ce0 <TIM_ClearOC3Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b085      	sub	sp, #20
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	460b      	mov	r3, r1
 8002cea:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002cec:	2300      	movs	r3, #0
 8002cee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	8b9b      	ldrh	r3, [r3, #28]
 8002cf4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 8002cf6:	89fb      	ldrh	r3, [r7, #14]
 8002cf8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cfc:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8002cfe:	89fa      	ldrh	r2, [r7, #14]
 8002d00:	887b      	ldrh	r3, [r7, #2]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	89fa      	ldrh	r2, [r7, #14]
 8002d0a:	839a      	strh	r2, [r3, #28]
}
 8002d0c:	3714      	adds	r7, #20
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop

08002d18 <TIM_ClearOC4Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	460b      	mov	r3, r1
 8002d22:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002d24:	2300      	movs	r3, #0
 8002d26:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	8b9b      	ldrh	r3, [r3, #28]
 8002d2c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 8002d2e:	89fb      	ldrh	r3, [r7, #14]
 8002d30:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002d34:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8002d36:	887b      	ldrh	r3, [r7, #2]
 8002d38:	021b      	lsls	r3, r3, #8
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	89fb      	ldrh	r3, [r7, #14]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	89fa      	ldrh	r2, [r7, #14]
 8002d46:	839a      	strh	r2, [r3, #28]
}
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop

08002d54 <TIM_OC1PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002d60:	2300      	movs	r3, #0
 8002d62:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	8c1b      	ldrh	r3, [r3, #32]
 8002d68:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 8002d6a:	89fb      	ldrh	r3, [r7, #14]
 8002d6c:	f023 0302 	bic.w	r3, r3, #2
 8002d70:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
 8002d72:	89fa      	ldrh	r2, [r7, #14]
 8002d74:	887b      	ldrh	r3, [r7, #2]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	89fa      	ldrh	r2, [r7, #14]
 8002d7e:	841a      	strh	r2, [r3, #32]
}
 8002d80:	3714      	adds	r7, #20
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop

08002d8c <TIM_OC1NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	460b      	mov	r3, r1
 8002d96:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	8c1b      	ldrh	r3, [r3, #32]
 8002da0:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8002da2:	89fb      	ldrh	r3, [r7, #14]
 8002da4:	f023 0308 	bic.w	r3, r3, #8
 8002da8:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
 8002daa:	89fa      	ldrh	r2, [r7, #14]
 8002dac:	887b      	ldrh	r3, [r7, #2]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	89fa      	ldrh	r2, [r7, #14]
 8002db6:	841a      	strh	r2, [r3, #32]
}
 8002db8:	3714      	adds	r7, #20
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop

08002dc4 <TIM_OC2PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	8c1b      	ldrh	r3, [r3, #32]
 8002dd8:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 8002dda:	89fb      	ldrh	r3, [r7, #14]
 8002ddc:	f023 0320 	bic.w	r3, r3, #32
 8002de0:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8002de2:	887b      	ldrh	r3, [r7, #2]
 8002de4:	011b      	lsls	r3, r3, #4
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	89fb      	ldrh	r3, [r7, #14]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	89fa      	ldrh	r2, [r7, #14]
 8002df2:	841a      	strh	r2, [r3, #32]
}
 8002df4:	3714      	adds	r7, #20
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop

08002e00 <TIM_OC2NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	8c1b      	ldrh	r3, [r3, #32]
 8002e14:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8002e16:	89fb      	ldrh	r3, [r7, #14]
 8002e18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e1c:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8002e1e:	887b      	ldrh	r3, [r7, #2]
 8002e20:	011b      	lsls	r3, r3, #4
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	89fb      	ldrh	r3, [r7, #14]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	89fa      	ldrh	r2, [r7, #14]
 8002e2e:	841a      	strh	r2, [r3, #32]
}
 8002e30:	3714      	adds	r7, #20
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop

08002e3c <TIM_OC3PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b085      	sub	sp, #20
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	460b      	mov	r3, r1
 8002e46:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	8c1b      	ldrh	r3, [r3, #32]
 8002e50:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8002e52:	89fb      	ldrh	r3, [r7, #14]
 8002e54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002e58:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8002e5a:	887b      	ldrh	r3, [r7, #2]
 8002e5c:	021b      	lsls	r3, r3, #8
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	89fb      	ldrh	r3, [r7, #14]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	89fa      	ldrh	r2, [r7, #14]
 8002e6a:	841a      	strh	r2, [r3, #32]
}
 8002e6c:	3714      	adds	r7, #20
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop

08002e78 <TIM_OC3NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	460b      	mov	r3, r1
 8002e82:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002e84:	2300      	movs	r3, #0
 8002e86:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	8c1b      	ldrh	r3, [r3, #32]
 8002e8c:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8002e8e:	89fb      	ldrh	r3, [r7, #14]
 8002e90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e94:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8002e96:	887b      	ldrh	r3, [r7, #2]
 8002e98:	021b      	lsls	r3, r3, #8
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	89fb      	ldrh	r3, [r7, #14]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	89fa      	ldrh	r2, [r7, #14]
 8002ea6:	841a      	strh	r2, [r3, #32]
}
 8002ea8:	3714      	adds	r7, #20
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop

08002eb4 <TIM_OC4PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	8c1b      	ldrh	r3, [r3, #32]
 8002ec8:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8002eca:	89fb      	ldrh	r3, [r7, #14]
 8002ecc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ed0:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8002ed2:	887b      	ldrh	r3, [r7, #2]
 8002ed4:	031b      	lsls	r3, r3, #12
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	89fb      	ldrh	r3, [r7, #14]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	89fa      	ldrh	r2, [r7, #14]
 8002ee2:	841a      	strh	r2, [r3, #32]
}
 8002ee4:	3714      	adds	r7, #20
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop

08002ef0 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	4613      	mov	r3, r2
 8002efa:	460a      	mov	r2, r1
 8002efc:	807a      	strh	r2, [r7, #2]
 8002efe:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8002f00:	2300      	movs	r3, #0
 8002f02:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 8002f04:	887b      	ldrh	r3, [r7, #2]
 8002f06:	2201      	movs	r2, #1
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	8c1b      	ldrh	r3, [r3, #32]
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	89fb      	ldrh	r3, [r7, #14]
 8002f16:	43db      	mvns	r3, r3
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	8c1b      	ldrh	r3, [r3, #32]
 8002f26:	b29a      	uxth	r2, r3
 8002f28:	8839      	ldrh	r1, [r7, #0]
 8002f2a:	887b      	ldrh	r3, [r7, #2]
 8002f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	4313      	orrs	r3, r2
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	841a      	strh	r2, [r3, #32]
}
 8002f3a:	3714      	adds	r7, #20
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	460a      	mov	r2, r1
 8002f50:	807a      	strh	r2, [r7, #2]
 8002f52:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8002f54:	2300      	movs	r3, #0
 8002f56:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;
 8002f58:	887b      	ldrh	r3, [r7, #2]
 8002f5a:	2204      	movs	r2, #4
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	8c1b      	ldrh	r3, [r3, #32]
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	89fb      	ldrh	r3, [r7, #14]
 8002f6a:	43db      	mvns	r3, r3
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	4013      	ands	r3, r2
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	8c1b      	ldrh	r3, [r3, #32]
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	8839      	ldrh	r1, [r7, #0]
 8002f7e:	887b      	ldrh	r3, [r7, #2]
 8002f80:	fa01 f303 	lsl.w	r3, r1, r3
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	4313      	orrs	r3, r2
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	841a      	strh	r2, [r3, #32]
}
 8002f8e:	3714      	adds	r7, #20
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	881b      	ldrh	r3, [r3, #0]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d10f      	bne.n	8002fca <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	8859      	ldrh	r1, [r3, #2]
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	889a      	ldrh	r2, [r3, #4]
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	891b      	ldrh	r3, [r3, #8]
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f000 fc92 	bl	80038e0 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	88db      	ldrh	r3, [r3, #6]
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	f000 f8e0 	bl	8003188 <TIM_SetIC1Prescaler>
 8002fc8:	e036      	b.n	8003038 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	881b      	ldrh	r3, [r3, #0]
 8002fce:	2b04      	cmp	r3, #4
 8002fd0:	d10f      	bne.n	8002ff2 <TIM_ICInit+0x5a>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	8859      	ldrh	r1, [r3, #2]
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	889a      	ldrh	r2, [r3, #4]
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	891b      	ldrh	r3, [r3, #8]
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 fcba 	bl	8003958 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	88db      	ldrh	r3, [r3, #6]
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	4619      	mov	r1, r3
 8002fec:	f000 f8e8 	bl	80031c0 <TIM_SetIC2Prescaler>
 8002ff0:	e022      	b.n	8003038 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	881b      	ldrh	r3, [r3, #0]
 8002ff6:	2b08      	cmp	r3, #8
 8002ff8:	d10f      	bne.n	800301a <TIM_ICInit+0x82>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	8859      	ldrh	r1, [r3, #2]
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	889a      	ldrh	r2, [r3, #4]
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	891b      	ldrh	r3, [r3, #8]
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 fcec 	bl	80039e4 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	88db      	ldrh	r3, [r3, #6]
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	4619      	mov	r1, r3
 8003014:	f000 f8f2 	bl	80031fc <TIM_SetIC3Prescaler>
 8003018:	e00e      	b.n	8003038 <TIM_ICInit+0xa0>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	8859      	ldrh	r1, [r3, #2]
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	889a      	ldrh	r2, [r3, #4]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	891b      	ldrh	r3, [r3, #8]
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 fd1e 	bl	8003a68 <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	88db      	ldrh	r3, [r3, #6]
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	4619      	mov	r1, r3
 8003034:	f000 f8fe 	bl	8003234 <TIM_SetIC4Prescaler>
  }
}
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop

08003040 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	811a      	strh	r2, [r3, #8]
}
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 800307a:	2300      	movs	r3, #0
 800307c:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 800307e:	2301      	movs	r3, #1
 8003080:	81bb      	strh	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	885b      	ldrh	r3, [r3, #2]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d102      	bne.n	8003090 <TIM_PWMIConfig+0x20>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 800308a:	2302      	movs	r3, #2
 800308c:	81fb      	strh	r3, [r7, #14]
 800308e:	e001      	b.n	8003094 <TIM_PWMIConfig+0x24>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8003090:	2300      	movs	r3, #0
 8003092:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	889b      	ldrh	r3, [r3, #4]
 8003098:	2b01      	cmp	r3, #1
 800309a:	d102      	bne.n	80030a2 <TIM_PWMIConfig+0x32>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 800309c:	2302      	movs	r3, #2
 800309e:	81bb      	strh	r3, [r7, #12]
 80030a0:	e001      	b.n	80030a6 <TIM_PWMIConfig+0x36>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 80030a2:	2301      	movs	r3, #1
 80030a4:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	881b      	ldrh	r3, [r3, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d11c      	bne.n	80030e8 <TIM_PWMIConfig+0x78>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	8859      	ldrh	r1, [r3, #2]
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	889a      	ldrh	r2, [r3, #4]
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	891b      	ldrh	r3, [r3, #8]
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 fc10 	bl	80038e0 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	88db      	ldrh	r3, [r3, #6]
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	4619      	mov	r1, r3
 80030c8:	f000 f85e 	bl	8003188 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	891b      	ldrh	r3, [r3, #8]
 80030d0:	89f9      	ldrh	r1, [r7, #14]
 80030d2:	89ba      	ldrh	r2, [r7, #12]
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 fc3f 	bl	8003958 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	88db      	ldrh	r3, [r3, #6]
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	4619      	mov	r1, r3
 80030e2:	f000 f86d 	bl	80031c0 <TIM_SetIC2Prescaler>
 80030e6:	e01b      	b.n	8003120 <TIM_PWMIConfig+0xb0>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	8859      	ldrh	r1, [r3, #2]
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	889a      	ldrh	r2, [r3, #4]
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	891b      	ldrh	r3, [r3, #8]
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f000 fc2f 	bl	8003958 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	88db      	ldrh	r3, [r3, #6]
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	4619      	mov	r1, r3
 8003102:	f000 f85d 	bl	80031c0 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	891b      	ldrh	r3, [r3, #8]
 800310a:	89f9      	ldrh	r1, [r7, #14]
 800310c:	89ba      	ldrh	r2, [r7, #12]
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 fbe6 	bl	80038e0 <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	88db      	ldrh	r3, [r3, #6]
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	4619      	mov	r1, r3
 800311c:	f000 f834 	bl	8003188 <TIM_SetIC1Prescaler>
  }
}
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop

08003128 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8003134:	4618      	mov	r0, r3
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <TIM_GetCapture2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 800314c:	4618      	mov	r0, r3
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8003164:	4618      	mov	r0, r3
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800317c:	4618      	mov	r0, r3
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <TIM_SetIC1Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	460b      	mov	r3, r1
 8003192:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	8b1b      	ldrh	r3, [r3, #24]
 8003198:	b29b      	uxth	r3, r3
 800319a:	f023 030c 	bic.w	r3, r3, #12
 800319e:	b29a      	uxth	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	831a      	strh	r2, [r3, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	8b1b      	ldrh	r3, [r3, #24]
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	887b      	ldrh	r3, [r7, #2]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	831a      	strh	r2, [r3, #24]
}
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop

080031c0 <TIM_SetIC2Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	460b      	mov	r3, r1
 80031ca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	8b1b      	ldrh	r3, [r3, #24]
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	831a      	strh	r2, [r3, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	8b1b      	ldrh	r3, [r3, #24]
 80031e0:	b29a      	uxth	r2, r3
 80031e2:	887b      	ldrh	r3, [r7, #2]
 80031e4:	021b      	lsls	r3, r3, #8
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	4313      	orrs	r3, r2
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	831a      	strh	r2, [r3, #24]
}
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop

080031fc <TIM_SetIC3Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	460b      	mov	r3, r1
 8003206:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	8b9b      	ldrh	r3, [r3, #28]
 800320c:	b29b      	uxth	r3, r3
 800320e:	f023 030c 	bic.w	r3, r3, #12
 8003212:	b29a      	uxth	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	839a      	strh	r2, [r3, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	8b9b      	ldrh	r3, [r3, #28]
 800321c:	b29a      	uxth	r2, r3
 800321e:	887b      	ldrh	r3, [r7, #2]
 8003220:	4313      	orrs	r3, r2
 8003222:	b29a      	uxth	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	839a      	strh	r2, [r3, #28]
}
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop

08003234 <TIM_SetIC4Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	8b9b      	ldrh	r3, [r3, #28]
 8003244:	b29b      	uxth	r3, r3
 8003246:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800324a:	b29a      	uxth	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	839a      	strh	r2, [r3, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	8b9b      	ldrh	r3, [r3, #28]
 8003254:	b29a      	uxth	r2, r3
 8003256:	887b      	ldrh	r3, [r7, #2]
 8003258:	021b      	lsls	r3, r3, #8
 800325a:	b29b      	uxth	r3, r3
 800325c:	4313      	orrs	r3, r2
 800325e:	b29a      	uxth	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	839a      	strh	r2, [r3, #28]
}
 8003264:	370c      	adds	r7, #12
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop

08003270 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	881a      	ldrh	r2, [r3, #0]
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	885b      	ldrh	r3, [r3, #2]
 8003282:	4313      	orrs	r3, r2
 8003284:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800328a:	4313      	orrs	r3, r2
 800328c:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	88db      	ldrh	r3, [r3, #6]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003292:	4313      	orrs	r3, r2
 8003294:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800329a:	4313      	orrs	r3, r2
 800329c:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	895b      	ldrh	r3, [r3, #10]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80032a2:	4313      	orrs	r3, r2
 80032a4:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	899b      	ldrh	r3, [r3, #12]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80032aa:	4313      	orrs	r3, r2
 80032ac:	b29a      	uxth	r2, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop

080032c0 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	819a      	strh	r2, [r3, #12]
}
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	460b      	mov	r3, r1
 8003306:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003308:	78fb      	ldrb	r3, [r7, #3]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00c      	beq.n	8003328 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003314:	b29b      	uxth	r3, r3
 8003316:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800331a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800331e:	b29a      	uxth	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8003326:	e009      	b.n	800333c <TIM_CtrlPWMOutputs+0x40>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800332e:	b29b      	uxth	r3, r3
 8003330:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003334:	b29a      	uxth	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop

08003348 <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003354:	78fb      	ldrb	r3, [r7, #3]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d008      	beq.n	800336c <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	889b      	ldrh	r3, [r3, #4]
 800335e:	b29b      	uxth	r3, r3
 8003360:	f043 0304 	orr.w	r3, r3, #4
 8003364:	b29a      	uxth	r2, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	809a      	strh	r2, [r3, #4]
 800336a:	e007      	b.n	800337c <TIM_SelectCOM+0x34>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	889b      	ldrh	r3, [r3, #4]
 8003370:	b29b      	uxth	r3, r3
 8003372:	f023 0304 	bic.w	r3, r3, #4
 8003376:	b29a      	uxth	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	809a      	strh	r2, [r3, #4]
  }
}
 800337c:	370c      	adds	r7, #12
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop

08003388 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003394:	78fb      	ldrb	r3, [r7, #3]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d008      	beq.n	80033ac <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	889b      	ldrh	r3, [r3, #4]
 800339e:	b29b      	uxth	r3, r3
 80033a0:	f043 0301 	orr.w	r3, r3, #1
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	809a      	strh	r2, [r3, #4]
 80033aa:	e007      	b.n	80033bc <TIM_CCPreloadControl+0x34>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	889b      	ldrh	r3, [r3, #4]
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	f023 0301 	bic.w	r3, r3, #1
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	809a      	strh	r2, [r3, #4]
  }
}
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop

080033c8 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	4613      	mov	r3, r2
 80033d2:	460a      	mov	r2, r1
 80033d4:	807a      	strh	r2, [r7, #2]
 80033d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80033d8:	787b      	ldrb	r3, [r7, #1]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d008      	beq.n	80033f0 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	899b      	ldrh	r3, [r3, #12]
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	887b      	ldrh	r3, [r7, #2]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	b29a      	uxth	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	819a      	strh	r2, [r3, #12]
 80033ee:	e009      	b.n	8003404 <TIM_ITConfig+0x3c>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	899b      	ldrh	r3, [r3, #12]
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	887b      	ldrh	r3, [r7, #2]
 80033f8:	43db      	mvns	r3, r3
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	4013      	ands	r3, r2
 80033fe:	b29a      	uxth	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	819a      	strh	r2, [r3, #12]
  }
}
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop

08003410 <TIM_GenerateEvent>:
  * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
  *        
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	460b      	mov	r3, r1
 800341a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	887a      	ldrh	r2, [r7, #2]
 8003420:	829a      	strh	r2, [r3, #20]
}
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <TIM_GetFlagStatus>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
  *
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 800342c:	b480      	push	{r7}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	460b      	mov	r3, r1
 8003436:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8003438:	2300      	movs	r3, #0
 800343a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	8a1b      	ldrh	r3, [r3, #16]
 8003440:	b29a      	uxth	r2, r3
 8003442:	887b      	ldrh	r3, [r7, #2]
 8003444:	4013      	ands	r3, r2
 8003446:	b29b      	uxth	r3, r3
 8003448:	2b00      	cmp	r3, #0
 800344a:	d002      	beq.n	8003452 <TIM_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 800344c:	2301      	movs	r3, #1
 800344e:	73fb      	strb	r3, [r7, #15]
 8003450:	e001      	b.n	8003456 <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8003452:	2300      	movs	r3, #0
 8003454:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003456:	7bfb      	ldrb	r3, [r7, #15]
}
 8003458:	4618      	mov	r0, r3
 800345a:	3714      	adds	r7, #20
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <TIM_ClearFlag>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
  *    
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	460b      	mov	r3, r1
 800346e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8003470:	887b      	ldrh	r3, [r7, #2]
 8003472:	43db      	mvns	r3, r3
 8003474:	b29a      	uxth	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	821a      	strh	r2, [r3, #16]
}
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	460b      	mov	r3, r1
 800348e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8003490:	2300      	movs	r3, #0
 8003492:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8003494:	2300      	movs	r3, #0
 8003496:	81bb      	strh	r3, [r7, #12]
 8003498:	2300      	movs	r3, #0
 800349a:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	8a1b      	ldrh	r3, [r3, #16]
 80034a0:	b29a      	uxth	r2, r3
 80034a2:	887b      	ldrh	r3, [r7, #2]
 80034a4:	4013      	ands	r3, r2
 80034a6:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	899b      	ldrh	r3, [r3, #12]
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	887b      	ldrh	r3, [r7, #2]
 80034b0:	4013      	ands	r3, r2
 80034b2:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80034b4:	89bb      	ldrh	r3, [r7, #12]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d005      	beq.n	80034c6 <TIM_GetITStatus+0x42>
 80034ba:	897b      	ldrh	r3, [r7, #10]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d002      	beq.n	80034c6 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80034c0:	2301      	movs	r3, #1
 80034c2:	73fb      	strb	r3, [r7, #15]
 80034c4:	e001      	b.n	80034ca <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80034c6:	2300      	movs	r3, #0
 80034c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3714      	adds	r7, #20
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80034e4:	887b      	ldrh	r3, [r7, #2]
 80034e6:	43db      	mvns	r3, r3
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	821a      	strh	r2, [r3, #16]
}
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <TIM_DMAConfig>:
  * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
  *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	4613      	mov	r3, r2
 8003502:	460a      	mov	r2, r1
 8003504:	807a      	strh	r2, [r7, #2]
 8003506:	803b      	strh	r3, [r7, #0]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8003508:	887a      	ldrh	r2, [r7, #2]
 800350a:	883b      	ldrh	r3, [r7, #0]
 800350c:	4313      	orrs	r3, r2
 800350e:	b29a      	uxth	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	4613      	mov	r3, r2
 800352a:	460a      	mov	r2, r1
 800352c:	807a      	strh	r2, [r7, #2]
 800352e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003530:	787b      	ldrb	r3, [r7, #1]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d008      	beq.n	8003548 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	899b      	ldrh	r3, [r3, #12]
 800353a:	b29a      	uxth	r2, r3
 800353c:	887b      	ldrh	r3, [r7, #2]
 800353e:	4313      	orrs	r3, r2
 8003540:	b29a      	uxth	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	819a      	strh	r2, [r3, #12]
 8003546:	e009      	b.n	800355c <TIM_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	899b      	ldrh	r3, [r3, #12]
 800354c:	b29a      	uxth	r2, r3
 800354e:	887b      	ldrh	r3, [r7, #2]
 8003550:	43db      	mvns	r3, r3
 8003552:	b29b      	uxth	r3, r3
 8003554:	4013      	ands	r3, r2
 8003556:	b29a      	uxth	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	819a      	strh	r2, [r3, #12]
  }
}
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop

08003568 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	460b      	mov	r3, r1
 8003572:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003574:	78fb      	ldrb	r3, [r7, #3]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d008      	beq.n	800358c <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	889b      	ldrh	r3, [r3, #4]
 800357e:	b29b      	uxth	r3, r3
 8003580:	f043 0308 	orr.w	r3, r3, #8
 8003584:	b29a      	uxth	r2, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	809a      	strh	r2, [r3, #4]
 800358a:	e007      	b.n	800359c <TIM_SelectCCDMA+0x34>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	889b      	ldrh	r3, [r3, #4]
 8003590:	b29b      	uxth	r3, r3
 8003592:	f023 0308 	bic.w	r3, r3, #8
 8003596:	b29a      	uxth	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	809a      	strh	r2, [r3, #4]
  }
}
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop

080035a8 <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	891b      	ldrh	r3, [r3, #8]
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	f023 0307 	bic.w	r3, r3, #7
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	811a      	strh	r2, [r3, #8]
}
 80035c0:	370c      	adds	r7, #12
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop

080035cc <TIM_ITRxExternalClockConfig>:
  *            @arg TIM_TS_ITR2: Internal Trigger 2
  *            @arg TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	460b      	mov	r3, r1
 80035d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 80035d8:	887b      	ldrh	r3, [r7, #2]
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	4619      	mov	r1, r3
 80035de:	f000 f875 	bl	80036cc <TIM_SelectInputTrigger>

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	891b      	ldrh	r3, [r3, #8]
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	f043 0307 	orr.w	r3, r3, #7
 80035ec:	b29a      	uxth	r2, r3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	811a      	strh	r2, [r3, #8]
}
 80035f2:	3708      	adds	r7, #8
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <TIM_TIxExternalClockConfig>:
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	8179      	strh	r1, [r7, #10]
 8003602:	813a      	strh	r2, [r7, #8]
 8003604:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8003606:	897b      	ldrh	r3, [r7, #10]
 8003608:	2b60      	cmp	r3, #96	; 0x60
 800360a:	d107      	bne.n	800361c <TIM_TIxExternalClockConfig+0x24>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 800360c:	893a      	ldrh	r2, [r7, #8]
 800360e:	88fb      	ldrh	r3, [r7, #6]
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	4611      	mov	r1, r2
 8003614:	2201      	movs	r2, #1
 8003616:	f000 f99f 	bl	8003958 <TI2_Config>
 800361a:	e006      	b.n	800362a <TIM_TIxExternalClockConfig+0x32>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 800361c:	893a      	ldrh	r2, [r7, #8]
 800361e:	88fb      	ldrh	r3, [r7, #6]
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	4611      	mov	r1, r2
 8003624:	2201      	movs	r2, #1
 8003626:	f000 f95b 	bl	80038e0 <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 800362a:	897b      	ldrh	r3, [r7, #10]
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	4619      	mov	r1, r3
 8003630:	f000 f84c 	bl	80036cc <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	891b      	ldrh	r3, [r3, #8]
 8003638:	b29b      	uxth	r3, r3
 800363a:	f043 0307 	orr.w	r3, r3, #7
 800363e:	b29a      	uxth	r2, r3
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	811a      	strh	r2, [r3, #8]
}
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop

0800364c <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b086      	sub	sp, #24
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	8179      	strh	r1, [r7, #10]
 8003656:	813a      	strh	r2, [r7, #8]
 8003658:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800365a:	2300      	movs	r3, #0
 800365c:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 800365e:	8979      	ldrh	r1, [r7, #10]
 8003660:	893a      	ldrh	r2, [r7, #8]
 8003662:	88fb      	ldrh	r3, [r7, #6]
 8003664:	68f8      	ldr	r0, [r7, #12]
 8003666:	f000 f8a1 	bl	80037ac <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	891b      	ldrh	r3, [r3, #8]
 800366e:	82fb      	strh	r3, [r7, #22]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8003670:	8afb      	ldrh	r3, [r7, #22]
 8003672:	f023 0307 	bic.w	r3, r3, #7
 8003676:	82fb      	strh	r3, [r7, #22]

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8003678:	8afb      	ldrh	r3, [r7, #22]
 800367a:	f043 0307 	orr.w	r3, r3, #7
 800367e:	82fb      	strh	r3, [r7, #22]

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8003680:	8afb      	ldrh	r3, [r7, #22]
 8003682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003686:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
 8003688:	8afb      	ldrh	r3, [r7, #22]
 800368a:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800368e:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	8afa      	ldrh	r2, [r7, #22]
 8003694:	811a      	strh	r2, [r3, #8]
}
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	8179      	strh	r1, [r7, #10]
 80036a6:	813a      	strh	r2, [r7, #8]
 80036a8:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 80036aa:	8979      	ldrh	r1, [r7, #10]
 80036ac:	893a      	ldrh	r2, [r7, #8]
 80036ae:	88fb      	ldrh	r3, [r7, #6]
 80036b0:	68f8      	ldr	r0, [r7, #12]
 80036b2:	f000 f87b 	bl	80037ac <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	891b      	ldrh	r3, [r3, #8]
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	811a      	strh	r2, [r3, #8]
}
 80036c6:	3710      	adds	r7, #16
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <TIM_SelectInputTrigger>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b085      	sub	sp, #20
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	460b      	mov	r3, r1
 80036d6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 80036d8:	2300      	movs	r3, #0
 80036da:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	891b      	ldrh	r3, [r3, #8]
 80036e0:	81fb      	strh	r3, [r7, #14]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 80036e2:	89fb      	ldrh	r3, [r7, #14]
 80036e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036e8:	81fb      	strh	r3, [r7, #14]

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80036ea:	89fa      	ldrh	r2, [r7, #14]
 80036ec:	887b      	ldrh	r3, [r7, #2]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	89fa      	ldrh	r2, [r7, #14]
 80036f6:	811a      	strh	r2, [r3, #8]
}
 80036f8:	3714      	adds	r7, #20
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop

08003704 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	460b      	mov	r3, r1
 800370e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	889b      	ldrh	r3, [r3, #4]
 8003714:	b29b      	uxth	r3, r3
 8003716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800371a:	b29a      	uxth	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	889b      	ldrh	r3, [r3, #4]
 8003724:	b29a      	uxth	r2, r3
 8003726:	887b      	ldrh	r3, [r7, #2]
 8003728:	4313      	orrs	r3, r2
 800372a:	b29a      	uxth	r2, r3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	809a      	strh	r2, [r3, #4]
}
 8003730:	370c      	adds	r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop

0800373c <TIM_SelectSlaveMode>:
  *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI
  *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	460b      	mov	r3, r1
 8003746:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	891b      	ldrh	r3, [r3, #8]
 800374c:	b29b      	uxth	r3, r3
 800374e:	f023 0307 	bic.w	r3, r3, #7
 8003752:	b29a      	uxth	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	811a      	strh	r2, [r3, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	891b      	ldrh	r3, [r3, #8]
 800375c:	b29a      	uxth	r2, r3
 800375e:	887b      	ldrh	r3, [r7, #2]
 8003760:	4313      	orrs	r3, r2
 8003762:	b29a      	uxth	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	811a      	strh	r2, [r3, #8]
}
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop

08003774 <TIM_SelectMasterSlaveMode>:
  *                                             and its slaves (through TRGO)
  *            @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	891b      	ldrh	r3, [r3, #8]
 8003784:	b29b      	uxth	r3, r3
 8003786:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800378a:	b29a      	uxth	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	891b      	ldrh	r3, [r3, #8]
 8003794:	b29a      	uxth	r2, r3
 8003796:	887b      	ldrh	r3, [r7, #2]
 8003798:	4313      	orrs	r3, r2
 800379a:	b29a      	uxth	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	811a      	strh	r2, [r3, #8]
}
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop

080037ac <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b087      	sub	sp, #28
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	8179      	strh	r1, [r7, #10]
 80037b6:	813a      	strh	r2, [r7, #8]
 80037b8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 80037ba:	2300      	movs	r3, #0
 80037bc:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	891b      	ldrh	r3, [r3, #8]
 80037c2:	82fb      	strh	r3, [r7, #22]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 80037c4:	8afb      	ldrh	r3, [r7, #22]
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	82fb      	strh	r3, [r7, #22]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 80037ca:	88fb      	ldrh	r3, [r7, #6]
 80037cc:	021b      	lsls	r3, r3, #8
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	893b      	ldrh	r3, [r7, #8]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	b29a      	uxth	r2, r3
 80037d6:	897b      	ldrh	r3, [r7, #10]
 80037d8:	4313      	orrs	r3, r2
 80037da:	b29a      	uxth	r2, r3
 80037dc:	8afb      	ldrh	r3, [r7, #22]
 80037de:	4313      	orrs	r3, r2
 80037e0:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8afa      	ldrh	r2, [r7, #22]
 80037e6:	811a      	strh	r2, [r3, #8]
}
 80037e8:	371c      	adds	r7, #28
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop

080037f4 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b087      	sub	sp, #28
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	8179      	strh	r1, [r7, #10]
 80037fe:	813a      	strh	r2, [r7, #8]
 8003800:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8003802:	2300      	movs	r3, #0
 8003804:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8003806:	2300      	movs	r3, #0
 8003808:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 800380a:	2300      	movs	r3, #0
 800380c:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	891b      	ldrh	r3, [r3, #8]
 8003812:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	8b1b      	ldrh	r3, [r3, #24]
 8003818:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	8c1b      	ldrh	r3, [r3, #32]
 800381e:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8003820:	8afb      	ldrh	r3, [r7, #22]
 8003822:	f023 0307 	bic.w	r3, r3, #7
 8003826:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8003828:	8afa      	ldrh	r2, [r7, #22]
 800382a:	897b      	ldrh	r3, [r7, #10]
 800382c:	4313      	orrs	r3, r2
 800382e:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8003830:	8abb      	ldrh	r3, [r7, #20]
 8003832:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003836:	f023 0303 	bic.w	r3, r3, #3
 800383a:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 800383c:	8abb      	ldrh	r3, [r7, #20]
 800383e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003842:	f043 0301 	orr.w	r3, r3, #1
 8003846:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 8003848:	8a7b      	ldrh	r3, [r7, #18]
 800384a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800384e:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8003850:	88fb      	ldrh	r3, [r7, #6]
 8003852:	011b      	lsls	r3, r3, #4
 8003854:	b29a      	uxth	r2, r3
 8003856:	893b      	ldrh	r3, [r7, #8]
 8003858:	4313      	orrs	r3, r2
 800385a:	b29a      	uxth	r2, r3
 800385c:	8a7b      	ldrh	r3, [r7, #18]
 800385e:	4313      	orrs	r3, r2
 8003860:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	8afa      	ldrh	r2, [r7, #22]
 8003866:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8aba      	ldrh	r2, [r7, #20]
 800386c:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	8a7a      	ldrh	r2, [r7, #18]
 8003872:	841a      	strh	r2, [r3, #32]
}
 8003874:	371c      	adds	r7, #28
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop

08003880 <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	460b      	mov	r3, r1
 800388a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800388c:	78fb      	ldrb	r3, [r7, #3]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d008      	beq.n	80038a4 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	889b      	ldrh	r3, [r3, #4]
 8003896:	b29b      	uxth	r3, r3
 8003898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800389c:	b29a      	uxth	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	809a      	strh	r2, [r3, #4]
 80038a2:	e007      	b.n	80038b4 <TIM_SelectHallSensor+0x34>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	889b      	ldrh	r3, [r3, #4]
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	809a      	strh	r2, [r3, #4]
  }
}
 80038b4:	370c      	adds	r7, #12
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop

080038c0 <TIM_RemapConfig>:
  *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
  *                                 (HSE divided by a programmable prescaler)  
  * @retval None
  */
void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	460b      	mov	r3, r1
 80038ca:	807b      	strh	r3, [r7, #2]
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	887a      	ldrh	r2, [r7, #2]
 80038d0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
}
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop

080038e0 <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b087      	sub	sp, #28
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	8179      	strh	r1, [r7, #10]
 80038ea:	813a      	strh	r2, [r7, #8]
 80038ec:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 80038ee:	2300      	movs	r3, #0
 80038f0:	82fb      	strh	r3, [r7, #22]
 80038f2:	2300      	movs	r3, #0
 80038f4:	82bb      	strh	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	8c1b      	ldrh	r3, [r3, #32]
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	f023 0301 	bic.w	r3, r3, #1
 8003900:	b29a      	uxth	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	8b1b      	ldrh	r3, [r3, #24]
 800390a:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8c1b      	ldrh	r3, [r3, #32]
 8003910:	82bb      	strh	r3, [r7, #20]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 8003912:	8afb      	ldrh	r3, [r7, #22]
 8003914:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8003918:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800391a:	88fb      	ldrh	r3, [r7, #6]
 800391c:	011b      	lsls	r3, r3, #4
 800391e:	b29a      	uxth	r2, r3
 8003920:	893b      	ldrh	r3, [r7, #8]
 8003922:	4313      	orrs	r3, r2
 8003924:	b29a      	uxth	r2, r3
 8003926:	8afb      	ldrh	r3, [r7, #22]
 8003928:	4313      	orrs	r3, r2
 800392a:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800392c:	8abb      	ldrh	r3, [r7, #20]
 800392e:	f023 030a 	bic.w	r3, r3, #10
 8003932:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8003934:	897a      	ldrh	r2, [r7, #10]
 8003936:	8abb      	ldrh	r3, [r7, #20]
 8003938:	4313      	orrs	r3, r2
 800393a:	b29b      	uxth	r3, r3
 800393c:	f043 0301 	orr.w	r3, r3, #1
 8003940:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8afa      	ldrh	r2, [r7, #22]
 8003946:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8aba      	ldrh	r2, [r7, #20]
 800394c:	841a      	strh	r2, [r3, #32]
}
 800394e:	371c      	adds	r7, #28
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003958:	b480      	push	{r7}
 800395a:	b087      	sub	sp, #28
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	8179      	strh	r1, [r7, #10]
 8003962:	813a      	strh	r2, [r7, #8]
 8003964:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8003966:	2300      	movs	r3, #0
 8003968:	82fb      	strh	r3, [r7, #22]
 800396a:	2300      	movs	r3, #0
 800396c:	82bb      	strh	r3, [r7, #20]
 800396e:	2300      	movs	r3, #0
 8003970:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8c1b      	ldrh	r3, [r3, #32]
 8003976:	b29b      	uxth	r3, r3
 8003978:	f023 0310 	bic.w	r3, r3, #16
 800397c:	b29a      	uxth	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	8b1b      	ldrh	r3, [r3, #24]
 8003986:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8c1b      	ldrh	r3, [r3, #32]
 800398c:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 800398e:	897b      	ldrh	r3, [r7, #10]
 8003990:	011b      	lsls	r3, r3, #4
 8003992:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8003994:	8afb      	ldrh	r3, [r7, #22]
 8003996:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800399a:	051b      	lsls	r3, r3, #20
 800399c:	0d1b      	lsrs	r3, r3, #20
 800399e:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80039a0:	88fb      	ldrh	r3, [r7, #6]
 80039a2:	031b      	lsls	r3, r3, #12
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	8afb      	ldrh	r3, [r7, #22]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80039ac:	893b      	ldrh	r3, [r7, #8]
 80039ae:	021b      	lsls	r3, r3, #8
 80039b0:	b29a      	uxth	r2, r3
 80039b2:	8afb      	ldrh	r3, [r7, #22]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039b8:	8abb      	ldrh	r3, [r7, #20]
 80039ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80039be:	82bb      	strh	r3, [r7, #20]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80039c0:	8a7a      	ldrh	r2, [r7, #18]
 80039c2:	8abb      	ldrh	r3, [r7, #20]
 80039c4:	4313      	orrs	r3, r2
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	f043 0310 	orr.w	r3, r3, #16
 80039cc:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8afa      	ldrh	r2, [r7, #22]
 80039d2:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8aba      	ldrh	r2, [r7, #20]
 80039d8:	841a      	strh	r2, [r3, #32]
}
 80039da:	371c      	adds	r7, #28
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <TI3_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b087      	sub	sp, #28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	8179      	strh	r1, [r7, #10]
 80039ee:	813a      	strh	r2, [r7, #8]
 80039f0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 80039f2:	2300      	movs	r3, #0
 80039f4:	82fb      	strh	r3, [r7, #22]
 80039f6:	2300      	movs	r3, #0
 80039f8:	82bb      	strh	r3, [r7, #20]
 80039fa:	2300      	movs	r3, #0
 80039fc:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	8c1b      	ldrh	r3, [r3, #32]
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a08:	b29a      	uxth	r2, r3
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	8b9b      	ldrh	r3, [r3, #28]
 8003a12:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	8c1b      	ldrh	r3, [r3, #32]
 8003a18:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8003a1a:	897b      	ldrh	r3, [r7, #10]
 8003a1c:	021b      	lsls	r3, r3, #8
 8003a1e:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 8003a20:	8afb      	ldrh	r3, [r7, #22]
 8003a22:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8003a26:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8003a28:	88fb      	ldrh	r3, [r7, #6]
 8003a2a:	011b      	lsls	r3, r3, #4
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	893b      	ldrh	r3, [r7, #8]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	b29a      	uxth	r2, r3
 8003a34:	8afb      	ldrh	r3, [r7, #22]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003a3a:	8abb      	ldrh	r3, [r7, #20]
 8003a3c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003a40:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8003a42:	8a7a      	ldrh	r2, [r7, #18]
 8003a44:	8abb      	ldrh	r3, [r7, #20]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a4e:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	8afa      	ldrh	r2, [r7, #22]
 8003a54:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	8aba      	ldrh	r2, [r7, #20]
 8003a5a:	841a      	strh	r2, [r3, #32]
}
 8003a5c:	371c      	adds	r7, #28
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop

08003a68 <TI4_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b087      	sub	sp, #28
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	8179      	strh	r1, [r7, #10]
 8003a72:	813a      	strh	r2, [r7, #8]
 8003a74:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8003a76:	2300      	movs	r3, #0
 8003a78:	82fb      	strh	r3, [r7, #22]
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	82bb      	strh	r3, [r7, #20]
 8003a7e:	2300      	movs	r3, #0
 8003a80:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	8c1b      	ldrh	r3, [r3, #32]
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	8b9b      	ldrh	r3, [r3, #28]
 8003a96:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	8c1b      	ldrh	r3, [r3, #32]
 8003a9c:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8003a9e:	897b      	ldrh	r3, [r7, #10]
 8003aa0:	031b      	lsls	r3, r3, #12
 8003aa2:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8003aa4:	8afb      	ldrh	r3, [r7, #22]
 8003aa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aaa:	051b      	lsls	r3, r3, #20
 8003aac:	0d1b      	lsrs	r3, r3, #20
 8003aae:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8003ab0:	893b      	ldrh	r3, [r7, #8]
 8003ab2:	021b      	lsls	r3, r3, #8
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	8afb      	ldrh	r3, [r7, #22]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8003abc:	88fb      	ldrh	r3, [r7, #6]
 8003abe:	031b      	lsls	r3, r3, #12
 8003ac0:	b29a      	uxth	r2, r3
 8003ac2:	8afb      	ldrh	r3, [r7, #22]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003ac8:	8abb      	ldrh	r3, [r7, #20]
 8003aca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ace:	045b      	lsls	r3, r3, #17
 8003ad0:	0c5b      	lsrs	r3, r3, #17
 8003ad2:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8003ad4:	8a7a      	ldrh	r2, [r7, #18]
 8003ad6:	8abb      	ldrh	r3, [r7, #20]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003ae0:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	8afa      	ldrh	r2, [r7, #22]
 8003ae6:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	8aba      	ldrh	r2, [r7, #20]
 8003aec:	841a      	strh	r2, [r3, #32]
}
 8003aee:	371c      	adds	r7, #28
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <SYSCFG_DeInit>:
  *   registers to their default reset values.
  * @param  None
  * @retval None
  */
void SYSCFG_DeInit(void)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	af00      	add	r7, sp, #0
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8003afc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003b00:	2101      	movs	r1, #1
 8003b02:	f000 fc93 	bl	800442c <RCC_APB2PeriphResetCmd>
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
 8003b06:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003b0a:	2100      	movs	r1, #0
 8003b0c:	f000 fc8e 	bl	800442c <RCC_APB2PeriphResetCmd>
}
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop

08003b14 <SYSCFG_MemoryRemapConfig>:
  *            @arg SYSCFG_MemoryRemap_FSMC:        FSMC (Bank1 (NOR/PSRAM 1 and 2) mapped at 0x00000000   
  *            @arg SYSCFG_MemoryRemap_SRAM:        Embedded SRAM (112kB) mapped at 0x00000000          
  * @retval None
  */
void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_SYSCFG_MEMORY_REMAP_CONFING(SYSCFG_MemoryRemap));

  SYSCFG->MEMRMP = SYSCFG_MemoryRemap;
 8003b1e:	4b04      	ldr	r3, [pc, #16]	; (8003b30 <SYSCFG_MemoryRemapConfig+0x1c>)
 8003b20:	79fa      	ldrb	r2, [r7, #7]
 8003b22:	601a      	str	r2, [r3, #0]
}
 8003b24:	370c      	adds	r7, #12
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	40013800 	.word	0x40013800

08003b34 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8003b34:	b490      	push	{r4, r7}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	71fa      	strb	r2, [r7, #7]
 8003b40:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8003b42:	2300      	movs	r3, #0
 8003b44:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8003b46:	79bb      	ldrb	r3, [r7, #6]
 8003b48:	f003 0303 	and.w	r3, r3, #3
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	220f      	movs	r2, #15
 8003b50:	fa02 f303 	lsl.w	r3, r2, r3
 8003b54:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8003b56:	4b15      	ldr	r3, [pc, #84]	; (8003bac <SYSCFG_EXTILineConfig+0x78>)
 8003b58:	79ba      	ldrb	r2, [r7, #6]
 8003b5a:	0892      	lsrs	r2, r2, #2
 8003b5c:	b2d2      	uxtb	r2, r2
 8003b5e:	4913      	ldr	r1, [pc, #76]	; (8003bac <SYSCFG_EXTILineConfig+0x78>)
 8003b60:	79b8      	ldrb	r0, [r7, #6]
 8003b62:	0880      	lsrs	r0, r0, #2
 8003b64:	b2c0      	uxtb	r0, r0
 8003b66:	3002      	adds	r0, #2
 8003b68:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8003b6c:	68f9      	ldr	r1, [r7, #12]
 8003b6e:	43c9      	mvns	r1, r1
 8003b70:	4001      	ands	r1, r0
 8003b72:	3202      	adds	r2, #2
 8003b74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8003b78:	4b0c      	ldr	r3, [pc, #48]	; (8003bac <SYSCFG_EXTILineConfig+0x78>)
 8003b7a:	79ba      	ldrb	r2, [r7, #6]
 8003b7c:	0892      	lsrs	r2, r2, #2
 8003b7e:	b2d2      	uxtb	r2, r2
 8003b80:	490a      	ldr	r1, [pc, #40]	; (8003bac <SYSCFG_EXTILineConfig+0x78>)
 8003b82:	79b8      	ldrb	r0, [r7, #6]
 8003b84:	0880      	lsrs	r0, r0, #2
 8003b86:	b2c0      	uxtb	r0, r0
 8003b88:	3002      	adds	r0, #2
 8003b8a:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8003b8e:	79fc      	ldrb	r4, [r7, #7]
 8003b90:	79b9      	ldrb	r1, [r7, #6]
 8003b92:	f001 0103 	and.w	r1, r1, #3
 8003b96:	0089      	lsls	r1, r1, #2
 8003b98:	fa04 f101 	lsl.w	r1, r4, r1
 8003b9c:	4301      	orrs	r1, r0
 8003b9e:	3202      	adds	r2, #2
 8003ba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8003ba4:	3710      	adds	r7, #16
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bc90      	pop	{r4, r7}
 8003baa:	4770      	bx	lr
 8003bac:	40013800 	.word	0x40013800

08003bb0 <SYSCFG_ETH_MediaInterfaceConfig>:
  *            @arg SYSCFG_ETH_MediaInterface_MII: MII mode selected
  *            @arg SYSCFG_ETH_MediaInterface_RMII: RMII mode selected 
  * @retval None 
  */
void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) 
{ 
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_ETH_MEDIA_INTERFACE(SYSCFG_ETH_MediaInterface)); 
  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) PMC_MII_RMII_SEL_BB = SYSCFG_ETH_MediaInterface; 
 8003bb8:	4b03      	ldr	r3, [pc, #12]	; (8003bc8 <SYSCFG_ETH_MediaInterfaceConfig+0x18>)
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	601a      	str	r2, [r3, #0]
}
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr
 8003bc8:	422700dc 	.word	0x422700dc

08003bcc <SYSCFG_CompensationCellCmd>:
  *            @arg ENABLE: I/O compensation cell enabled  
  *            @arg DISABLE: I/O compensation cell power-down mode  
  * @retval None
  */
void SYSCFG_CompensationCellCmd(FunctionalState NewState)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CMPCR_CMP_PD_BB = (uint32_t)NewState;
 8003bd6:	4b04      	ldr	r3, [pc, #16]	; (8003be8 <SYSCFG_CompensationCellCmd+0x1c>)
 8003bd8:	79fa      	ldrb	r2, [r7, #7]
 8003bda:	601a      	str	r2, [r3, #0]
}
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	42270400 	.word	0x42270400

08003bec <SYSCFG_GetCompensationCellStatus>:
  * @brief  Checks whether the I/O Compensation Cell ready flag is set or not.
  * @param  None
  * @retval The new state of the I/O Compensation Cell ready flag (SET or RESET)
  */
FlagStatus SYSCFG_GetCompensationCellStatus(void)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
  FlagStatus bitstatus = RESET;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	71fb      	strb	r3, [r7, #7]
    
  if ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY ) != (uint32_t)RESET)
 8003bf6:	4b09      	ldr	r3, [pc, #36]	; (8003c1c <SYSCFG_GetCompensationCellStatus+0x30>)
 8003bf8:	6a1b      	ldr	r3, [r3, #32]
 8003bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d002      	beq.n	8003c08 <SYSCFG_GetCompensationCellStatus+0x1c>
  {
    bitstatus = SET;
 8003c02:	2301      	movs	r3, #1
 8003c04:	71fb      	strb	r3, [r7, #7]
 8003c06:	e001      	b.n	8003c0c <SYSCFG_GetCompensationCellStatus+0x20>
  }
  else
  {
    bitstatus = RESET;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	71fb      	strb	r3, [r7, #7]
  }
  return bitstatus;
 8003c0c:	79fb      	ldrb	r3, [r7, #7]
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	40013800 	.word	0x40013800

08003c20 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003c24:	4b12      	ldr	r3, [pc, #72]	; (8003c70 <RCC_DeInit+0x50>)
 8003c26:	4a12      	ldr	r2, [pc, #72]	; (8003c70 <RCC_DeInit+0x50>)
 8003c28:	6812      	ldr	r2, [r2, #0]
 8003c2a:	f042 0201 	orr.w	r2, r2, #1
 8003c2e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003c30:	4b0f      	ldr	r3, [pc, #60]	; (8003c70 <RCC_DeInit+0x50>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 8003c36:	4a0e      	ldr	r2, [pc, #56]	; (8003c70 <RCC_DeInit+0x50>)
 8003c38:	4b0d      	ldr	r3, [pc, #52]	; (8003c70 <RCC_DeInit+0x50>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 8003c40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c44:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003c46:	4b0a      	ldr	r3, [pc, #40]	; (8003c70 <RCC_DeInit+0x50>)
 8003c48:	4a0a      	ldr	r2, [pc, #40]	; (8003c74 <RCC_DeInit+0x54>)
 8003c4a:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8003c4c:	4b08      	ldr	r3, [pc, #32]	; (8003c70 <RCC_DeInit+0x50>)
 8003c4e:	4a0a      	ldr	r2, [pc, #40]	; (8003c78 <RCC_DeInit+0x58>)
 8003c50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003c54:	4b06      	ldr	r3, [pc, #24]	; (8003c70 <RCC_DeInit+0x50>)
 8003c56:	4a06      	ldr	r2, [pc, #24]	; (8003c70 <RCC_DeInit+0x50>)
 8003c58:	6812      	ldr	r2, [r2, #0]
 8003c5a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c5e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003c60:	4b03      	ldr	r3, [pc, #12]	; (8003c70 <RCC_DeInit+0x50>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	40023800 	.word	0x40023800
 8003c74:	24003010 	.word	0x24003010
 8003c78:	20003000 	.word	0x20003000

08003c7c <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	4603      	mov	r3, r0
 8003c84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8003c86:	4b05      	ldr	r3, [pc, #20]	; (8003c9c <RCC_HSEConfig+0x20>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8003c8c:	4b03      	ldr	r3, [pc, #12]	; (8003c9c <RCC_HSEConfig+0x20>)
 8003c8e:	79fa      	ldrb	r2, [r7, #7]
 8003c90:	701a      	strb	r2, [r3, #0]
}
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr
 8003c9c:	40023802 	.word	0x40023802

08003ca0 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8003caa:	2300      	movs	r3, #0
 8003cac:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8003cb2:	2031      	movs	r0, #49	; 0x31
 8003cb4:	f000 fc92 	bl	80045dc <RCC_GetFlagStatus>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003cc8:	d002      	beq.n	8003cd0 <RCC_WaitForHSEStartUp+0x30>
 8003cca:	79bb      	ldrb	r3, [r7, #6]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d0f0      	beq.n	8003cb2 <RCC_WaitForHSEStartUp+0x12>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8003cd0:	2031      	movs	r0, #49	; 0x31
 8003cd2:	f000 fc83 	bl	80045dc <RCC_GetFlagStatus>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d002      	beq.n	8003ce2 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	71fb      	strb	r3, [r7, #7]
 8003ce0:	e001      	b.n	8003ce6 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 8003ce6:	79fb      	ldrb	r3, [r7, #7]
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8003cfe:	4b0a      	ldr	r3, [pc, #40]	; (8003d28 <RCC_AdjustHSICalibrationValue+0x38>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	60fb      	str	r3, [r7, #12]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003d0a:	60fb      	str	r3, [r7, #12]

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8003d0c:	79fb      	ldrb	r3, [r7, #7]
 8003d0e:	00db      	lsls	r3, r3, #3
 8003d10:	68fa      	ldr	r2, [r7, #12]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CR = tmpreg;
 8003d16:	4b04      	ldr	r3, [pc, #16]	; (8003d28 <RCC_AdjustHSICalibrationValue+0x38>)
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	601a      	str	r2, [r3, #0]
}
 8003d1c:	3714      	adds	r7, #20
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	40023800 	.word	0x40023800

08003d2c <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	4603      	mov	r3, r0
 8003d34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8003d36:	4b04      	ldr	r3, [pc, #16]	; (8003d48 <RCC_HSICmd+0x1c>)
 8003d38:	79fa      	ldrb	r2, [r7, #7]
 8003d3a:	601a      	str	r2, [r3, #0]
}
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	42470000 	.word	0x42470000

08003d4c <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	4603      	mov	r3, r0
 8003d54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003d56:	4b0c      	ldr	r3, [pc, #48]	; (8003d88 <RCC_LSEConfig+0x3c>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003d5c:	4b0a      	ldr	r3, [pc, #40]	; (8003d88 <RCC_LSEConfig+0x3c>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8003d62:	79fb      	ldrb	r3, [r7, #7]
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d002      	beq.n	8003d6e <RCC_LSEConfig+0x22>
 8003d68:	2b04      	cmp	r3, #4
 8003d6a:	d004      	beq.n	8003d76 <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 8003d6c:	e007      	b.n	8003d7e <RCC_LSEConfig+0x32>
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8003d6e:	4b06      	ldr	r3, [pc, #24]	; (8003d88 <RCC_LSEConfig+0x3c>)
 8003d70:	2201      	movs	r2, #1
 8003d72:	701a      	strb	r2, [r3, #0]
      break;
 8003d74:	e003      	b.n	8003d7e <RCC_LSEConfig+0x32>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8003d76:	4b04      	ldr	r3, [pc, #16]	; (8003d88 <RCC_LSEConfig+0x3c>)
 8003d78:	2205      	movs	r2, #5
 8003d7a:	701a      	strb	r2, [r3, #0]
      break;
 8003d7c:	bf00      	nop
    default:
      break;
  }
}
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	40023870 	.word	0x40023870

08003d8c <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	4603      	mov	r3, r0
 8003d94:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8003d96:	4b04      	ldr	r3, [pc, #16]	; (8003da8 <RCC_LSICmd+0x1c>)
 8003d98:	79fa      	ldrb	r2, [r7, #7]
 8003d9a:	601a      	str	r2, [r3, #0]
}
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	42470e80 	.word	0x42470e80

08003dac <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
 8003db8:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8003dba:	4b0a      	ldr	r3, [pc, #40]	; (8003de4 <RCC_PLLConfig+0x38>)
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	0191      	lsls	r1, r2, #6
 8003dc0:	68ba      	ldr	r2, [r7, #8]
 8003dc2:	4311      	orrs	r1, r2
 8003dc4:	683a      	ldr	r2, [r7, #0]
 8003dc6:	0852      	lsrs	r2, r2, #1
 8003dc8:	3a01      	subs	r2, #1
 8003dca:	0412      	lsls	r2, r2, #16
 8003dcc:	4311      	orrs	r1, r2
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	4311      	orrs	r1, r2
                 (PLLQ << 24);
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	0612      	lsls	r2, r2, #24
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	605a      	str	r2, [r3, #4]
                 (PLLQ << 24);
}
 8003dda:	3714      	adds	r7, #20
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	40023800 	.word	0x40023800

08003de8 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	4603      	mov	r3, r0
 8003df0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8003df2:	4b04      	ldr	r3, [pc, #16]	; (8003e04 <RCC_PLLCmd+0x1c>)
 8003df4:	79fa      	ldrb	r2, [r7, #7]
 8003df6:	601a      	str	r2, [r3, #0]
}
 8003df8:	370c      	adds	r7, #12
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	42470060 	.word	0x42470060

08003e08 <RCC_PLLI2SConfig>:
  *         on the I2S clock frequency.
  *   
  * @retval None
  */
void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 8003e12:	4b06      	ldr	r3, [pc, #24]	; (8003e2c <RCC_PLLI2SConfig+0x24>)
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	0191      	lsls	r1, r2, #6
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	0712      	lsls	r2, r2, #28
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8003e22:	370c      	adds	r7, #12
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr
 8003e2c:	40023800 	.word	0x40023800

08003e30 <RCC_PLLI2SCmd>:
  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	4603      	mov	r3, r0
 8003e38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8003e3a:	4b04      	ldr	r3, [pc, #16]	; (8003e4c <RCC_PLLI2SCmd+0x1c>)
 8003e3c:	79fa      	ldrb	r2, [r7, #7]
 8003e3e:	601a      	str	r2, [r3, #0]
}
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	42470068 	.word	0x42470068

08003e50 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	4603      	mov	r3, r0
 8003e58:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8003e5a:	4b04      	ldr	r3, [pc, #16]	; (8003e6c <RCC_ClockSecuritySystemCmd+0x1c>)
 8003e5c:	79fa      	ldrb	r2, [r7, #7]
 8003e5e:	601a      	str	r2, [r3, #0]
}
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	4247004c 	.word	0x4247004c

08003e70 <RCC_MCO1Config>:
  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
  * @retval None
  */
void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b085      	sub	sp, #20
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8003e7e:	4b0a      	ldr	r3, [pc, #40]	; (8003ea8 <RCC_MCO1Config+0x38>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	60fb      	str	r3, [r7, #12]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 8003e8a:	60fb      	str	r3, [r7, #12]

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8003e98:	4b03      	ldr	r3, [pc, #12]	; (8003ea8 <RCC_MCO1Config+0x38>)
 8003e9a:	68fa      	ldr	r2, [r7, #12]
 8003e9c:	609a      	str	r2, [r3, #8]
}
 8003e9e:	3714      	adds	r7, #20
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr
 8003ea8:	40023800 	.word	0x40023800

08003eac <RCC_MCO2Config>:
  *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
  *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
  * @retval None
  */
void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
 8003eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8003eba:	4b0a      	ldr	r3, [pc, #40]	; (8003ee4 <RCC_MCO2Config+0x38>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	60fb      	str	r3, [r7, #12]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003ec6:	60fb      	str	r3, [r7, #12]

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8003ed4:	4b03      	ldr	r3, [pc, #12]	; (8003ee4 <RCC_MCO2Config+0x38>)
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	609a      	str	r2, [r3, #8]
}
 8003eda:	3714      	adds	r7, #20
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr
 8003ee4:	40023800 	.word	0x40023800

08003ee8 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8003ef4:	4b09      	ldr	r3, [pc, #36]	; (8003f1c <RCC_SYSCLKConfig+0x34>)
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f023 0303 	bic.w	r3, r3, #3
 8003f00:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8003f02:	68fa      	ldr	r2, [r7, #12]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003f0a:	4b04      	ldr	r3, [pc, #16]	; (8003f1c <RCC_SYSCLKConfig+0x34>)
 8003f0c:	68fa      	ldr	r2, [r7, #12]
 8003f0e:	609a      	str	r2, [r3, #8]
}
 8003f10:	3714      	adds	r7, #20
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	40023800 	.word	0x40023800

08003f20 <RCC_GetSYSCLKSource>:
  *              - 0x00: HSI used as system clock
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8003f24:	4b05      	ldr	r3, [pc, #20]	; (8003f3c <RCC_GetSYSCLKSource+0x1c>)
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	f003 030c 	and.w	r3, r3, #12
 8003f2e:	b2db      	uxtb	r3, r3
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	40023800 	.word	0x40023800

08003f40 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8003f4c:	4b09      	ldr	r3, [pc, #36]	; (8003f74 <RCC_HCLKConfig+0x34>)
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f58:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003f62:	4b04      	ldr	r3, [pc, #16]	; (8003f74 <RCC_HCLKConfig+0x34>)
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	609a      	str	r2, [r3, #8]
}
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	40023800 	.word	0x40023800

08003f78 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b085      	sub	sp, #20
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8003f80:	2300      	movs	r3, #0
 8003f82:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8003f84:	4b09      	ldr	r3, [pc, #36]	; (8003fac <RCC_PCLK1Config+0x34>)
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8003f90:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8003f92:	68fa      	ldr	r2, [r7, #12]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003f9a:	4b04      	ldr	r3, [pc, #16]	; (8003fac <RCC_PCLK1Config+0x34>)
 8003f9c:	68fa      	ldr	r2, [r7, #12]
 8003f9e:	609a      	str	r2, [r3, #8]
}
 8003fa0:	3714      	adds	r7, #20
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	40023800 	.word	0x40023800

08003fb0 <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b085      	sub	sp, #20
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8003fbc:	4b09      	ldr	r3, [pc, #36]	; (8003fe4 <RCC_PCLK2Config+0x34>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003fc8:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	00db      	lsls	r3, r3, #3
 8003fce:	68fa      	ldr	r2, [r7, #12]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003fd4:	4b03      	ldr	r3, [pc, #12]	; (8003fe4 <RCC_PCLK2Config+0x34>)
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	609a      	str	r2, [r3, #8]
}
 8003fda:	3714      	adds	r7, #20
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr
 8003fe4:	40023800 	.word	0x40023800

08003fe8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b089      	sub	sp, #36	; 0x24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	61bb      	str	r3, [r7, #24]
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	617b      	str	r3, [r7, #20]
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	61fb      	str	r3, [r7, #28]
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	613b      	str	r3, [r7, #16]
 8004000:	2300      	movs	r3, #0
 8004002:	60fb      	str	r3, [r7, #12]
 8004004:	2302      	movs	r3, #2
 8004006:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8004008:	4b48      	ldr	r3, [pc, #288]	; (800412c <RCC_GetClocksFreq+0x144>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f003 030c 	and.w	r3, r3, #12
 8004010:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	2b04      	cmp	r3, #4
 8004016:	d007      	beq.n	8004028 <RCC_GetClocksFreq+0x40>
 8004018:	2b08      	cmp	r3, #8
 800401a:	d009      	beq.n	8004030 <RCC_GetClocksFreq+0x48>
 800401c:	2b00      	cmp	r3, #0
 800401e:	d13f      	bne.n	80040a0 <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a43      	ldr	r2, [pc, #268]	; (8004130 <RCC_GetClocksFreq+0x148>)
 8004024:	601a      	str	r2, [r3, #0]
      break;
 8004026:	e03f      	b.n	80040a8 <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a42      	ldr	r2, [pc, #264]	; (8004134 <RCC_GetClocksFreq+0x14c>)
 800402c:	601a      	str	r2, [r3, #0]
      break;
 800402e:	e03b      	b.n	80040a8 <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8004030:	4b3e      	ldr	r3, [pc, #248]	; (800412c <RCC_GetClocksFreq+0x144>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004038:	0d9b      	lsrs	r3, r3, #22
 800403a:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800403c:	4b3b      	ldr	r3, [pc, #236]	; (800412c <RCC_GetClocksFreq+0x144>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004044:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00d      	beq.n	8004068 <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800404c:	4a39      	ldr	r2, [pc, #228]	; (8004134 <RCC_GetClocksFreq+0x14c>)
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	fbb2 f2f3 	udiv	r2, r2, r3
 8004054:	4b35      	ldr	r3, [pc, #212]	; (800412c <RCC_GetClocksFreq+0x144>)
 8004056:	6859      	ldr	r1, [r3, #4]
 8004058:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800405c:	400b      	ands	r3, r1
 800405e:	099b      	lsrs	r3, r3, #6
 8004060:	fb03 f302 	mul.w	r3, r3, r2
 8004064:	61fb      	str	r3, [r7, #28]
 8004066:	e00c      	b.n	8004082 <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8004068:	4a31      	ldr	r2, [pc, #196]	; (8004130 <RCC_GetClocksFreq+0x148>)
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004070:	4b2e      	ldr	r3, [pc, #184]	; (800412c <RCC_GetClocksFreq+0x144>)
 8004072:	6859      	ldr	r1, [r3, #4]
 8004074:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004078:	400b      	ands	r3, r1
 800407a:	099b      	lsrs	r3, r3, #6
 800407c:	fb03 f302 	mul.w	r3, r3, r2
 8004080:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8004082:	4b2a      	ldr	r3, [pc, #168]	; (800412c <RCC_GetClocksFreq+0x144>)
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800408a:	0c1b      	lsrs	r3, r3, #16
 800408c:	3301      	adds	r3, #1
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8004092:	69fa      	ldr	r2, [r7, #28]
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	fbb2 f2f3 	udiv	r2, r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	601a      	str	r2, [r3, #0]
      break;
 800409e:	e003      	b.n	80040a8 <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a23      	ldr	r2, [pc, #140]	; (8004130 <RCC_GetClocksFreq+0x148>)
 80040a4:	601a      	str	r2, [r3, #0]
      break;
 80040a6:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80040a8:	4b20      	ldr	r3, [pc, #128]	; (800412c <RCC_GetClocksFreq+0x144>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040b0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	091b      	lsrs	r3, r3, #4
 80040b6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80040b8:	4a1f      	ldr	r2, [pc, #124]	; (8004138 <RCC_GetClocksFreq+0x150>)
 80040ba:	69bb      	ldr	r3, [r7, #24]
 80040bc:	4413      	add	r3, r2
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	40da      	lsrs	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80040d0:	4b16      	ldr	r3, [pc, #88]	; (800412c <RCC_GetClocksFreq+0x144>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80040d8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	0a9b      	lsrs	r3, r3, #10
 80040de:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80040e0:	4a15      	ldr	r2, [pc, #84]	; (8004138 <RCC_GetClocksFreq+0x150>)
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	4413      	add	r3, r2
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685a      	ldr	r2, [r3, #4]
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	40da      	lsrs	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80040f8:	4b0c      	ldr	r3, [pc, #48]	; (800412c <RCC_GetClocksFreq+0x144>)
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8004100:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	0b5b      	lsrs	r3, r3, #13
 8004106:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8004108:	4a0b      	ldr	r2, [pc, #44]	; (8004138 <RCC_GetClocksFreq+0x150>)
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	4413      	add	r3, r2
 800410e:	781b      	ldrb	r3, [r3, #0]
 8004110:	b2db      	uxtb	r3, r3
 8004112:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685a      	ldr	r2, [r3, #4]
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	40da      	lsrs	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	60da      	str	r2, [r3, #12]
}
 8004120:	3724      	adds	r7, #36	; 0x24
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
 800412a:	bf00      	nop
 800412c:	40023800 	.word	0x40023800
 8004130:	00f42400 	.word	0x00f42400
 8004134:	01312d00 	.word	0x01312d00
 8004138:	2000002c 	.word	0x2000002c

0800413c <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004144:	2300      	movs	r3, #0
 8004146:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800414e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004152:	d111      	bne.n	8004178 <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8004154:	4b0f      	ldr	r3, [pc, #60]	; (8004194 <RCC_RTCCLKConfig+0x58>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004160:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004168:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	4313      	orrs	r3, r2
 8004170:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8004172:	4b08      	ldr	r3, [pc, #32]	; (8004194 <RCC_RTCCLKConfig+0x58>)
 8004174:	68fa      	ldr	r2, [r7, #12]
 8004176:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8004178:	4b06      	ldr	r3, [pc, #24]	; (8004194 <RCC_RTCCLKConfig+0x58>)
 800417a:	4a06      	ldr	r2, [pc, #24]	; (8004194 <RCC_RTCCLKConfig+0x58>)
 800417c:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8004184:	430a      	orrs	r2, r1
 8004186:	671a      	str	r2, [r3, #112]	; 0x70
}
 8004188:	3714      	adds	r7, #20
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	40023800 	.word	0x40023800

08004198 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	4603      	mov	r3, r0
 80041a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80041a2:	4b04      	ldr	r3, [pc, #16]	; (80041b4 <RCC_RTCCLKCmd+0x1c>)
 80041a4:	79fa      	ldrb	r2, [r7, #7]
 80041a6:	601a      	str	r2, [r3, #0]
}
 80041a8:	370c      	adds	r7, #12
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	42470e3c 	.word	0x42470e3c

080041b8 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	4603      	mov	r3, r0
 80041c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 80041c2:	4b04      	ldr	r3, [pc, #16]	; (80041d4 <RCC_BackupResetCmd+0x1c>)
 80041c4:	79fa      	ldrb	r2, [r7, #7]
 80041c6:	601a      	str	r2, [r3, #0]
}
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	42470e40 	.word	0x42470e40

080041d8 <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 80041e0:	4b03      	ldr	r3, [pc, #12]	; (80041f0 <RCC_I2SCLKConfig+0x18>)
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	601a      	str	r2, [r3, #0]
}
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr
 80041f0:	4247015c 	.word	0x4247015c

080041f4 <RCC_TIMCLKPresConfig>:
  *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
  *                 to division by 8 or more.
  * @retval None
  */
void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));

  *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 80041fc:	4b03      	ldr	r3, [pc, #12]	; (800420c <RCC_TIMCLKPresConfig+0x18>)
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	601a      	str	r2, [r3, #0]
  
}
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr
 800420c:	424711e0 	.word	0x424711e0

08004210 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	460b      	mov	r3, r1
 800421a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800421c:	78fb      	ldrb	r3, [r7, #3]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d006      	beq.n	8004230 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8004222:	4b09      	ldr	r3, [pc, #36]	; (8004248 <RCC_AHB1PeriphClockCmd+0x38>)
 8004224:	4a08      	ldr	r2, [pc, #32]	; (8004248 <RCC_AHB1PeriphClockCmd+0x38>)
 8004226:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	430a      	orrs	r2, r1
 800422c:	631a      	str	r2, [r3, #48]	; 0x30
 800422e:	e006      	b.n	800423e <RCC_AHB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8004230:	4b05      	ldr	r3, [pc, #20]	; (8004248 <RCC_AHB1PeriphClockCmd+0x38>)
 8004232:	4a05      	ldr	r2, [pc, #20]	; (8004248 <RCC_AHB1PeriphClockCmd+0x38>)
 8004234:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	43d2      	mvns	r2, r2
 800423a:	400a      	ands	r2, r1
 800423c:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr
 8004248:	40023800 	.word	0x40023800

0800424c <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	460b      	mov	r3, r1
 8004256:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004258:	78fb      	ldrb	r3, [r7, #3]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d006      	beq.n	800426c <RCC_AHB2PeriphClockCmd+0x20>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 800425e:	4b09      	ldr	r3, [pc, #36]	; (8004284 <RCC_AHB2PeriphClockCmd+0x38>)
 8004260:	4a08      	ldr	r2, [pc, #32]	; (8004284 <RCC_AHB2PeriphClockCmd+0x38>)
 8004262:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	430a      	orrs	r2, r1
 8004268:	635a      	str	r2, [r3, #52]	; 0x34
 800426a:	e006      	b.n	800427a <RCC_AHB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 800426c:	4b05      	ldr	r3, [pc, #20]	; (8004284 <RCC_AHB2PeriphClockCmd+0x38>)
 800426e:	4a05      	ldr	r2, [pc, #20]	; (8004284 <RCC_AHB2PeriphClockCmd+0x38>)
 8004270:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	43d2      	mvns	r2, r2
 8004276:	400a      	ands	r2, r1
 8004278:	635a      	str	r2, [r3, #52]	; 0x34
  }
}
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	40023800 	.word	0x40023800

08004288 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	460b      	mov	r3, r1
 8004292:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004294:	78fb      	ldrb	r3, [r7, #3]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d006      	beq.n	80042a8 <RCC_AHB3PeriphClockCmd+0x20>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 800429a:	4b09      	ldr	r3, [pc, #36]	; (80042c0 <RCC_AHB3PeriphClockCmd+0x38>)
 800429c:	4a08      	ldr	r2, [pc, #32]	; (80042c0 <RCC_AHB3PeriphClockCmd+0x38>)
 800429e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	430a      	orrs	r2, r1
 80042a4:	639a      	str	r2, [r3, #56]	; 0x38
 80042a6:	e006      	b.n	80042b6 <RCC_AHB3PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 80042a8:	4b05      	ldr	r3, [pc, #20]	; (80042c0 <RCC_AHB3PeriphClockCmd+0x38>)
 80042aa:	4a05      	ldr	r2, [pc, #20]	; (80042c0 <RCC_AHB3PeriphClockCmd+0x38>)
 80042ac:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	43d2      	mvns	r2, r2
 80042b2:	400a      	ands	r2, r1
 80042b4:	639a      	str	r2, [r3, #56]	; 0x38
  }
}
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr
 80042c0:	40023800 	.word	0x40023800

080042c4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b083      	sub	sp, #12
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	460b      	mov	r3, r1
 80042ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80042d0:	78fb      	ldrb	r3, [r7, #3]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d006      	beq.n	80042e4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80042d6:	4b09      	ldr	r3, [pc, #36]	; (80042fc <RCC_APB1PeriphClockCmd+0x38>)
 80042d8:	4a08      	ldr	r2, [pc, #32]	; (80042fc <RCC_APB1PeriphClockCmd+0x38>)
 80042da:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	430a      	orrs	r2, r1
 80042e0:	641a      	str	r2, [r3, #64]	; 0x40
 80042e2:	e006      	b.n	80042f2 <RCC_APB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80042e4:	4b05      	ldr	r3, [pc, #20]	; (80042fc <RCC_APB1PeriphClockCmd+0x38>)
 80042e6:	4a05      	ldr	r2, [pc, #20]	; (80042fc <RCC_APB1PeriphClockCmd+0x38>)
 80042e8:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	43d2      	mvns	r2, r2
 80042ee:	400a      	ands	r2, r1
 80042f0:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr
 80042fc:	40023800 	.word	0x40023800

08004300 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	460b      	mov	r3, r1
 800430a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800430c:	78fb      	ldrb	r3, [r7, #3]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d006      	beq.n	8004320 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8004312:	4b09      	ldr	r3, [pc, #36]	; (8004338 <RCC_APB2PeriphClockCmd+0x38>)
 8004314:	4a08      	ldr	r2, [pc, #32]	; (8004338 <RCC_APB2PeriphClockCmd+0x38>)
 8004316:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	430a      	orrs	r2, r1
 800431c:	645a      	str	r2, [r3, #68]	; 0x44
 800431e:	e006      	b.n	800432e <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8004320:	4b05      	ldr	r3, [pc, #20]	; (8004338 <RCC_APB2PeriphClockCmd+0x38>)
 8004322:	4a05      	ldr	r2, [pc, #20]	; (8004338 <RCC_APB2PeriphClockCmd+0x38>)
 8004324:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	43d2      	mvns	r2, r2
 800432a:	400a      	ands	r2, r1
 800432c:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr
 8004338:	40023800 	.word	0x40023800

0800433c <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	460b      	mov	r3, r1
 8004346:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004348:	78fb      	ldrb	r3, [r7, #3]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d006      	beq.n	800435c <RCC_AHB1PeriphResetCmd+0x20>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 800434e:	4b09      	ldr	r3, [pc, #36]	; (8004374 <RCC_AHB1PeriphResetCmd+0x38>)
 8004350:	4a08      	ldr	r2, [pc, #32]	; (8004374 <RCC_AHB1PeriphResetCmd+0x38>)
 8004352:	6911      	ldr	r1, [r2, #16]
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	430a      	orrs	r2, r1
 8004358:	611a      	str	r2, [r3, #16]
 800435a:	e006      	b.n	800436a <RCC_AHB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 800435c:	4b05      	ldr	r3, [pc, #20]	; (8004374 <RCC_AHB1PeriphResetCmd+0x38>)
 800435e:	4a05      	ldr	r2, [pc, #20]	; (8004374 <RCC_AHB1PeriphResetCmd+0x38>)
 8004360:	6911      	ldr	r1, [r2, #16]
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	43d2      	mvns	r2, r2
 8004366:	400a      	ands	r2, r1
 8004368:	611a      	str	r2, [r3, #16]
  }
}
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr
 8004374:	40023800 	.word	0x40023800

08004378 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	460b      	mov	r3, r1
 8004382:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004384:	78fb      	ldrb	r3, [r7, #3]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d006      	beq.n	8004398 <RCC_AHB2PeriphResetCmd+0x20>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 800438a:	4b09      	ldr	r3, [pc, #36]	; (80043b0 <RCC_AHB2PeriphResetCmd+0x38>)
 800438c:	4a08      	ldr	r2, [pc, #32]	; (80043b0 <RCC_AHB2PeriphResetCmd+0x38>)
 800438e:	6951      	ldr	r1, [r2, #20]
 8004390:	687a      	ldr	r2, [r7, #4]
 8004392:	430a      	orrs	r2, r1
 8004394:	615a      	str	r2, [r3, #20]
 8004396:	e006      	b.n	80043a6 <RCC_AHB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8004398:	4b05      	ldr	r3, [pc, #20]	; (80043b0 <RCC_AHB2PeriphResetCmd+0x38>)
 800439a:	4a05      	ldr	r2, [pc, #20]	; (80043b0 <RCC_AHB2PeriphResetCmd+0x38>)
 800439c:	6951      	ldr	r1, [r2, #20]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	43d2      	mvns	r2, r2
 80043a2:	400a      	ands	r2, r1
 80043a4:	615a      	str	r2, [r3, #20]
  }
}
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr
 80043b0:	40023800 	.word	0x40023800

080043b4 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	460b      	mov	r3, r1
 80043be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80043c0:	78fb      	ldrb	r3, [r7, #3]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d006      	beq.n	80043d4 <RCC_AHB3PeriphResetCmd+0x20>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 80043c6:	4b09      	ldr	r3, [pc, #36]	; (80043ec <RCC_AHB3PeriphResetCmd+0x38>)
 80043c8:	4a08      	ldr	r2, [pc, #32]	; (80043ec <RCC_AHB3PeriphResetCmd+0x38>)
 80043ca:	6991      	ldr	r1, [r2, #24]
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	619a      	str	r2, [r3, #24]
 80043d2:	e006      	b.n	80043e2 <RCC_AHB3PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 80043d4:	4b05      	ldr	r3, [pc, #20]	; (80043ec <RCC_AHB3PeriphResetCmd+0x38>)
 80043d6:	4a05      	ldr	r2, [pc, #20]	; (80043ec <RCC_AHB3PeriphResetCmd+0x38>)
 80043d8:	6991      	ldr	r1, [r2, #24]
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	43d2      	mvns	r2, r2
 80043de:	400a      	ands	r2, r1
 80043e0:	619a      	str	r2, [r3, #24]
  }
}
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr
 80043ec:	40023800 	.word	0x40023800

080043f0 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	460b      	mov	r3, r1
 80043fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80043fc:	78fb      	ldrb	r3, [r7, #3]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d006      	beq.n	8004410 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8004402:	4b09      	ldr	r3, [pc, #36]	; (8004428 <RCC_APB1PeriphResetCmd+0x38>)
 8004404:	4a08      	ldr	r2, [pc, #32]	; (8004428 <RCC_APB1PeriphResetCmd+0x38>)
 8004406:	6a11      	ldr	r1, [r2, #32]
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	430a      	orrs	r2, r1
 800440c:	621a      	str	r2, [r3, #32]
 800440e:	e006      	b.n	800441e <RCC_APB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8004410:	4b05      	ldr	r3, [pc, #20]	; (8004428 <RCC_APB1PeriphResetCmd+0x38>)
 8004412:	4a05      	ldr	r2, [pc, #20]	; (8004428 <RCC_APB1PeriphResetCmd+0x38>)
 8004414:	6a11      	ldr	r1, [r2, #32]
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	43d2      	mvns	r2, r2
 800441a:	400a      	ands	r2, r1
 800441c:	621a      	str	r2, [r3, #32]
  }
}
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr
 8004428:	40023800 	.word	0x40023800

0800442c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	460b      	mov	r3, r1
 8004436:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004438:	78fb      	ldrb	r3, [r7, #3]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d006      	beq.n	800444c <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800443e:	4b09      	ldr	r3, [pc, #36]	; (8004464 <RCC_APB2PeriphResetCmd+0x38>)
 8004440:	4a08      	ldr	r2, [pc, #32]	; (8004464 <RCC_APB2PeriphResetCmd+0x38>)
 8004442:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	430a      	orrs	r2, r1
 8004448:	625a      	str	r2, [r3, #36]	; 0x24
 800444a:	e006      	b.n	800445a <RCC_APB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800444c:	4b05      	ldr	r3, [pc, #20]	; (8004464 <RCC_APB2PeriphResetCmd+0x38>)
 800444e:	4a05      	ldr	r2, [pc, #20]	; (8004464 <RCC_APB2PeriphResetCmd+0x38>)
 8004450:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	43d2      	mvns	r2, r2
 8004456:	400a      	ands	r2, r1
 8004458:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr
 8004464:	40023800 	.word	0x40023800

08004468 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	460b      	mov	r3, r1
 8004472:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004474:	78fb      	ldrb	r3, [r7, #3]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d006      	beq.n	8004488 <RCC_AHB1PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 800447a:	4b09      	ldr	r3, [pc, #36]	; (80044a0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 800447c:	4a08      	ldr	r2, [pc, #32]	; (80044a0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 800447e:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	430a      	orrs	r2, r1
 8004484:	651a      	str	r2, [r3, #80]	; 0x50
 8004486:	e006      	b.n	8004496 <RCC_AHB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8004488:	4b05      	ldr	r3, [pc, #20]	; (80044a0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 800448a:	4a05      	ldr	r2, [pc, #20]	; (80044a0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 800448c:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	43d2      	mvns	r2, r2
 8004492:	400a      	ands	r2, r1
 8004494:	651a      	str	r2, [r3, #80]	; 0x50
  }
}
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	40023800 	.word	0x40023800

080044a4 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	460b      	mov	r3, r1
 80044ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80044b0:	78fb      	ldrb	r3, [r7, #3]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d006      	beq.n	80044c4 <RCC_AHB2PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 80044b6:	4b09      	ldr	r3, [pc, #36]	; (80044dc <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 80044b8:	4a08      	ldr	r2, [pc, #32]	; (80044dc <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 80044ba:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	430a      	orrs	r2, r1
 80044c0:	655a      	str	r2, [r3, #84]	; 0x54
 80044c2:	e006      	b.n	80044d2 <RCC_AHB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 80044c4:	4b05      	ldr	r3, [pc, #20]	; (80044dc <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 80044c6:	4a05      	ldr	r2, [pc, #20]	; (80044dc <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 80044c8:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	43d2      	mvns	r2, r2
 80044ce:	400a      	ands	r2, r1
 80044d0:	655a      	str	r2, [r3, #84]	; 0x54
  }
}
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr
 80044dc:	40023800 	.word	0x40023800

080044e0 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	460b      	mov	r3, r1
 80044ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80044ec:	78fb      	ldrb	r3, [r7, #3]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d006      	beq.n	8004500 <RCC_AHB3PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 80044f2:	4b09      	ldr	r3, [pc, #36]	; (8004518 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 80044f4:	4a08      	ldr	r2, [pc, #32]	; (8004518 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 80044f6:	6d91      	ldr	r1, [r2, #88]	; 0x58
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	659a      	str	r2, [r3, #88]	; 0x58
 80044fe:	e006      	b.n	800450e <RCC_AHB3PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8004500:	4b05      	ldr	r3, [pc, #20]	; (8004518 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8004502:	4a05      	ldr	r2, [pc, #20]	; (8004518 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8004504:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	43d2      	mvns	r2, r2
 800450a:	400a      	ands	r2, r1
 800450c:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
 800450e:	370c      	adds	r7, #12
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr
 8004518:	40023800 	.word	0x40023800

0800451c <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	460b      	mov	r3, r1
 8004526:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004528:	78fb      	ldrb	r3, [r7, #3]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d006      	beq.n	800453c <RCC_APB1PeriphClockLPModeCmd+0x20>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 800452e:	4b09      	ldr	r3, [pc, #36]	; (8004554 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8004530:	4a08      	ldr	r2, [pc, #32]	; (8004554 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8004532:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	430a      	orrs	r2, r1
 8004538:	661a      	str	r2, [r3, #96]	; 0x60
 800453a:	e006      	b.n	800454a <RCC_APB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 800453c:	4b05      	ldr	r3, [pc, #20]	; (8004554 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 800453e:	4a05      	ldr	r2, [pc, #20]	; (8004554 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8004540:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	43d2      	mvns	r2, r2
 8004546:	400a      	ands	r2, r1
 8004548:	661a      	str	r2, [r3, #96]	; 0x60
  }
}
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr
 8004554:	40023800 	.word	0x40023800

08004558 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	460b      	mov	r3, r1
 8004562:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004564:	78fb      	ldrb	r3, [r7, #3]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d006      	beq.n	8004578 <RCC_APB2PeriphClockLPModeCmd+0x20>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 800456a:	4b09      	ldr	r3, [pc, #36]	; (8004590 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 800456c:	4a08      	ldr	r2, [pc, #32]	; (8004590 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 800456e:	6e51      	ldr	r1, [r2, #100]	; 0x64
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	430a      	orrs	r2, r1
 8004574:	665a      	str	r2, [r3, #100]	; 0x64
 8004576:	e006      	b.n	8004586 <RCC_APB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8004578:	4b05      	ldr	r3, [pc, #20]	; (8004590 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 800457a:	4a05      	ldr	r2, [pc, #20]	; (8004590 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 800457c:	6e51      	ldr	r1, [r2, #100]	; 0x64
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	43d2      	mvns	r2, r2
 8004582:	400a      	ands	r2, r1
 8004584:	665a      	str	r2, [r3, #100]	; 0x64
  }
}
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr
 8004590:	40023800 	.word	0x40023800

08004594 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	4602      	mov	r2, r0
 800459c:	460b      	mov	r3, r1
 800459e:	71fa      	strb	r2, [r7, #7]
 80045a0:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80045a2:	79bb      	ldrb	r3, [r7, #6]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d008      	beq.n	80045ba <RCC_ITConfig+0x26>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80045a8:	4b0b      	ldr	r3, [pc, #44]	; (80045d8 <RCC_ITConfig+0x44>)
 80045aa:	4a0b      	ldr	r2, [pc, #44]	; (80045d8 <RCC_ITConfig+0x44>)
 80045ac:	7812      	ldrb	r2, [r2, #0]
 80045ae:	b2d1      	uxtb	r1, r2
 80045b0:	79fa      	ldrb	r2, [r7, #7]
 80045b2:	430a      	orrs	r2, r1
 80045b4:	b2d2      	uxtb	r2, r2
 80045b6:	701a      	strb	r2, [r3, #0]
 80045b8:	e009      	b.n	80045ce <RCC_ITConfig+0x3a>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 80045ba:	4b07      	ldr	r3, [pc, #28]	; (80045d8 <RCC_ITConfig+0x44>)
 80045bc:	4a06      	ldr	r2, [pc, #24]	; (80045d8 <RCC_ITConfig+0x44>)
 80045be:	7812      	ldrb	r2, [r2, #0]
 80045c0:	b2d1      	uxtb	r1, r2
 80045c2:	79fa      	ldrb	r2, [r7, #7]
 80045c4:	43d2      	mvns	r2, r2
 80045c6:	b2d2      	uxtb	r2, r2
 80045c8:	400a      	ands	r2, r1
 80045ca:	b2d2      	uxtb	r2, r2
 80045cc:	701a      	strb	r2, [r3, #0]
  }
}
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr
 80045d8:	4002380d 	.word	0x4002380d

080045dc <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80045dc:	b480      	push	{r7}
 80045de:	b087      	sub	sp, #28
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	4603      	mov	r3, r0
 80045e4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80045e6:	2300      	movs	r3, #0
 80045e8:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80045ea:	2300      	movs	r3, #0
 80045ec:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80045ee:	2300      	movs	r3, #0
 80045f0:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80045f2:	79fb      	ldrb	r3, [r7, #7]
 80045f4:	095b      	lsrs	r3, r3, #5
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d103      	bne.n	8004608 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8004600:	4b12      	ldr	r3, [pc, #72]	; (800464c <RCC_GetFlagStatus+0x70>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	617b      	str	r3, [r7, #20]
 8004606:	e009      	b.n	800461c <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2b02      	cmp	r3, #2
 800460c:	d103      	bne.n	8004616 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 800460e:	4b0f      	ldr	r3, [pc, #60]	; (800464c <RCC_GetFlagStatus+0x70>)
 8004610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004612:	617b      	str	r3, [r7, #20]
 8004614:	e002      	b.n	800461c <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8004616:	4b0d      	ldr	r3, [pc, #52]	; (800464c <RCC_GetFlagStatus+0x70>)
 8004618:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800461a:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 800461c:	79fb      	ldrb	r3, [r7, #7]
 800461e:	f003 031f 	and.w	r3, r3, #31
 8004622:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	fa22 f303 	lsr.w	r3, r2, r3
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	2b00      	cmp	r3, #0
 8004632:	d002      	beq.n	800463a <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8004634:	2301      	movs	r3, #1
 8004636:	74fb      	strb	r3, [r7, #19]
 8004638:	e001      	b.n	800463e <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 800463a:	2300      	movs	r3, #0
 800463c:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 800463e:	7cfb      	ldrb	r3, [r7, #19]
}
 8004640:	4618      	mov	r0, r3
 8004642:	371c      	adds	r7, #28
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr
 800464c:	40023800 	.word	0x40023800

08004650 <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 8004650:	b480      	push	{r7}
 8004652:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8004654:	4b04      	ldr	r3, [pc, #16]	; (8004668 <RCC_ClearFlag+0x18>)
 8004656:	4a04      	ldr	r2, [pc, #16]	; (8004668 <RCC_ClearFlag+0x18>)
 8004658:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800465a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800465e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr
 8004668:	40023800 	.word	0x40023800

0800466c <RCC_GetITStatus>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt             
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	4603      	mov	r3, r0
 8004674:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 8004676:	2300      	movs	r3, #0
 8004678:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 800467a:	4b09      	ldr	r3, [pc, #36]	; (80046a0 <RCC_GetITStatus+0x34>)
 800467c:	68da      	ldr	r2, [r3, #12]
 800467e:	79fb      	ldrb	r3, [r7, #7]
 8004680:	4013      	ands	r3, r2
 8004682:	2b00      	cmp	r3, #0
 8004684:	d002      	beq.n	800468c <RCC_GetITStatus+0x20>
  {
    bitstatus = SET;
 8004686:	2301      	movs	r3, #1
 8004688:	73fb      	strb	r3, [r7, #15]
 800468a:	e001      	b.n	8004690 <RCC_GetITStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 800468c:	2300      	movs	r3, #0
 800468e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 8004690:	7bfb      	ldrb	r3, [r7, #15]
}
 8004692:	4618      	mov	r0, r3
 8004694:	3714      	adds	r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	40023800 	.word	0x40023800

080046a4 <RCC_ClearITPendingBit>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	4603      	mov	r3, r0
 80046ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 80046ae:	4b04      	ldr	r3, [pc, #16]	; (80046c0 <RCC_ClearITPendingBit+0x1c>)
 80046b0:	79fa      	ldrb	r2, [r7, #7]
 80046b2:	701a      	strb	r2, [r3, #0]
}
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	4002380e 	.word	0x4002380e

080046c4 <GPIO_DeInit>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices. 
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	4b3c      	ldr	r3, [pc, #240]	; (80047c0 <GPIO_DeInit+0xfc>)
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d108      	bne.n	80046e6 <GPIO_DeInit+0x22>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80046d4:	2001      	movs	r0, #1
 80046d6:	2101      	movs	r1, #1
 80046d8:	f7ff fe30 	bl	800433c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 80046dc:	2001      	movs	r0, #1
 80046de:	2100      	movs	r1, #0
 80046e0:	f7ff fe2c 	bl	800433c <RCC_AHB1PeriphResetCmd>
 80046e4:	e068      	b.n	80047b8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOB)
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	4b36      	ldr	r3, [pc, #216]	; (80047c4 <GPIO_DeInit+0x100>)
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d108      	bne.n	8004700 <GPIO_DeInit+0x3c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80046ee:	2002      	movs	r0, #2
 80046f0:	2101      	movs	r1, #1
 80046f2:	f7ff fe23 	bl	800433c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 80046f6:	2002      	movs	r0, #2
 80046f8:	2100      	movs	r1, #0
 80046fa:	f7ff fe1f 	bl	800433c <RCC_AHB1PeriphResetCmd>
 80046fe:	e05b      	b.n	80047b8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOC)
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	4b31      	ldr	r3, [pc, #196]	; (80047c8 <GPIO_DeInit+0x104>)
 8004704:	429a      	cmp	r2, r3
 8004706:	d108      	bne.n	800471a <GPIO_DeInit+0x56>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8004708:	2004      	movs	r0, #4
 800470a:	2101      	movs	r1, #1
 800470c:	f7ff fe16 	bl	800433c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8004710:	2004      	movs	r0, #4
 8004712:	2100      	movs	r1, #0
 8004714:	f7ff fe12 	bl	800433c <RCC_AHB1PeriphResetCmd>
 8004718:	e04e      	b.n	80047b8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOD)
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	4b2b      	ldr	r3, [pc, #172]	; (80047cc <GPIO_DeInit+0x108>)
 800471e:	429a      	cmp	r2, r3
 8004720:	d108      	bne.n	8004734 <GPIO_DeInit+0x70>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8004722:	2008      	movs	r0, #8
 8004724:	2101      	movs	r1, #1
 8004726:	f7ff fe09 	bl	800433c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 800472a:	2008      	movs	r0, #8
 800472c:	2100      	movs	r1, #0
 800472e:	f7ff fe05 	bl	800433c <RCC_AHB1PeriphResetCmd>
 8004732:	e041      	b.n	80047b8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOE)
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	4b26      	ldr	r3, [pc, #152]	; (80047d0 <GPIO_DeInit+0x10c>)
 8004738:	429a      	cmp	r2, r3
 800473a:	d108      	bne.n	800474e <GPIO_DeInit+0x8a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800473c:	2010      	movs	r0, #16
 800473e:	2101      	movs	r1, #1
 8004740:	f7ff fdfc 	bl	800433c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8004744:	2010      	movs	r0, #16
 8004746:	2100      	movs	r1, #0
 8004748:	f7ff fdf8 	bl	800433c <RCC_AHB1PeriphResetCmd>
 800474c:	e034      	b.n	80047b8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOF)
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	4b20      	ldr	r3, [pc, #128]	; (80047d4 <GPIO_DeInit+0x110>)
 8004752:	429a      	cmp	r2, r3
 8004754:	d108      	bne.n	8004768 <GPIO_DeInit+0xa4>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8004756:	2020      	movs	r0, #32
 8004758:	2101      	movs	r1, #1
 800475a:	f7ff fdef 	bl	800433c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 800475e:	2020      	movs	r0, #32
 8004760:	2100      	movs	r1, #0
 8004762:	f7ff fdeb 	bl	800433c <RCC_AHB1PeriphResetCmd>
 8004766:	e027      	b.n	80047b8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOG)
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	4b1b      	ldr	r3, [pc, #108]	; (80047d8 <GPIO_DeInit+0x114>)
 800476c:	429a      	cmp	r2, r3
 800476e:	d108      	bne.n	8004782 <GPIO_DeInit+0xbe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8004770:	2040      	movs	r0, #64	; 0x40
 8004772:	2101      	movs	r1, #1
 8004774:	f7ff fde2 	bl	800433c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8004778:	2040      	movs	r0, #64	; 0x40
 800477a:	2100      	movs	r1, #0
 800477c:	f7ff fdde 	bl	800433c <RCC_AHB1PeriphResetCmd>
 8004780:	e01a      	b.n	80047b8 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOH)
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	4b15      	ldr	r3, [pc, #84]	; (80047dc <GPIO_DeInit+0x118>)
 8004786:	429a      	cmp	r2, r3
 8004788:	d108      	bne.n	800479c <GPIO_DeInit+0xd8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 800478a:	2080      	movs	r0, #128	; 0x80
 800478c:	2101      	movs	r1, #1
 800478e:	f7ff fdd5 	bl	800433c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 8004792:	2080      	movs	r0, #128	; 0x80
 8004794:	2100      	movs	r1, #0
 8004796:	f7ff fdd1 	bl	800433c <RCC_AHB1PeriphResetCmd>
 800479a:	e00d      	b.n	80047b8 <GPIO_DeInit+0xf4>
  }
  else
  {
    if (GPIOx == GPIOI)
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	4b10      	ldr	r3, [pc, #64]	; (80047e0 <GPIO_DeInit+0x11c>)
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d109      	bne.n	80047b8 <GPIO_DeInit+0xf4>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 80047a4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80047a8:	2101      	movs	r1, #1
 80047aa:	f7ff fdc7 	bl	800433c <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 80047ae:	f44f 7080 	mov.w	r0, #256	; 0x100
 80047b2:	2100      	movs	r1, #0
 80047b4:	f7ff fdc2 	bl	800433c <RCC_AHB1PeriphResetCmd>
    }
  }
}
 80047b8:	3708      	adds	r7, #8
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	40020000 	.word	0x40020000
 80047c4:	40020400 	.word	0x40020400
 80047c8:	40020800 	.word	0x40020800
 80047cc:	40020c00 	.word	0x40020c00
 80047d0:	40021000 	.word	0x40021000
 80047d4:	40021400 	.word	0x40021400
 80047d8:	40021800 	.word	0x40021800
 80047dc:	40021c00 	.word	0x40021c00
 80047e0:	40022000 	.word	0x40022000

080047e4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b087      	sub	sp, #28
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80047ee:	2300      	movs	r3, #0
 80047f0:	617b      	str	r3, [r7, #20]
 80047f2:	2300      	movs	r3, #0
 80047f4:	613b      	str	r3, [r7, #16]
 80047f6:	2300      	movs	r3, #0
 80047f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80047fa:	2300      	movs	r3, #0
 80047fc:	617b      	str	r3, [r7, #20]
 80047fe:	e076      	b.n	80048ee <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	2201      	movs	r2, #1
 8004804:	fa02 f303 	lsl.w	r3, r2, r3
 8004808:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	4013      	ands	r3, r2
 8004812:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	429a      	cmp	r2, r3
 800481a:	d165      	bne.n	80048e8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	005b      	lsls	r3, r3, #1
 8004824:	2103      	movs	r1, #3
 8004826:	fa01 f303 	lsl.w	r3, r1, r3
 800482a:	43db      	mvns	r3, r3
 800482c:	401a      	ands	r2, r3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	791b      	ldrb	r3, [r3, #4]
 800483a:	4619      	mov	r1, r3
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	fa01 f303 	lsl.w	r3, r1, r3
 8004844:	431a      	orrs	r2, r3
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	791b      	ldrb	r3, [r3, #4]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d003      	beq.n	800485a <GPIO_Init+0x76>
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	791b      	ldrb	r3, [r3, #4]
 8004856:	2b02      	cmp	r3, #2
 8004858:	d12e      	bne.n	80048b8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	689a      	ldr	r2, [r3, #8]
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	005b      	lsls	r3, r3, #1
 8004862:	2103      	movs	r1, #3
 8004864:	fa01 f303 	lsl.w	r3, r1, r3
 8004868:	43db      	mvns	r3, r3
 800486a:	401a      	ands	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689a      	ldr	r2, [r3, #8]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	795b      	ldrb	r3, [r3, #5]
 8004878:	4619      	mov	r1, r3
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	005b      	lsls	r3, r3, #1
 800487e:	fa01 f303 	lsl.w	r3, r1, r3
 8004882:	431a      	orrs	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	b29b      	uxth	r3, r3
 8004890:	2101      	movs	r1, #1
 8004892:	fa01 f303 	lsl.w	r3, r1, r3
 8004896:	43db      	mvns	r3, r3
 8004898:	401a      	ands	r2, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685a      	ldr	r2, [r3, #4]
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	799b      	ldrb	r3, [r3, #6]
 80048a6:	4619      	mov	r1, r3
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	fa01 f303 	lsl.w	r3, r1, r3
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	431a      	orrs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	68da      	ldr	r2, [r3, #12]
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	b29b      	uxth	r3, r3
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	2103      	movs	r1, #3
 80048c4:	fa01 f303 	lsl.w	r3, r1, r3
 80048c8:	43db      	mvns	r3, r3
 80048ca:	401a      	ands	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68da      	ldr	r2, [r3, #12]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	79db      	ldrb	r3, [r3, #7]
 80048d8:	4619      	mov	r1, r3
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	fa01 f303 	lsl.w	r3, r1, r3
 80048e2:	431a      	orrs	r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	3301      	adds	r3, #1
 80048ec:	617b      	str	r3, [r7, #20]
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	2b0f      	cmp	r3, #15
 80048f2:	d985      	bls.n	8004800 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80048f4:	371c      	adds	r7, #28
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr
 80048fe:	bf00      	nop

08004900 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800490e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	71da      	strb	r2, [r3, #7]
}
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop

08004934 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	460b      	mov	r3, r1
 800493e:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0x00010000;
 8004940:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004944:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8004946:	887a      	ldrh	r2, [r7, #2]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	4313      	orrs	r3, r2
 800494c:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8004954:	887a      	ldrh	r2, [r7, #2]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	69db      	ldr	r3, [r3, #28]
 8004964:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	69db      	ldr	r3, [r3, #28]
 800496a:	60fb      	str	r3, [r7, #12]
}
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop

08004978 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	460b      	mov	r3, r1
 8004982:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8004984:	2300      	movs	r3, #0
 8004986:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	691a      	ldr	r2, [r3, #16]
 800498c:	887b      	ldrh	r3, [r7, #2]
 800498e:	4013      	ands	r3, r2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d002      	beq.n	800499a <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8004994:	2301      	movs	r3, #1
 8004996:	73fb      	strb	r3, [r7, #15]
 8004998:	e001      	b.n	800499e <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800499a:	2300      	movs	r3, #0
 800499c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800499e:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3714      	adds	r7, #20
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <GPIO_ReadInputData>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices. 
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	691b      	ldr	r3, [r3, #16]
 80049b8:	b29b      	uxth	r3, r3
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	370c      	adds	r7, #12
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop

080049c8 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b085      	sub	sp, #20
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	460b      	mov	r3, r1
 80049d2:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80049d4:	2300      	movs	r3, #0
 80049d6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	695a      	ldr	r2, [r3, #20]
 80049dc:	887b      	ldrh	r3, [r7, #2]
 80049de:	4013      	ands	r3, r2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d002      	beq.n	80049ea <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80049e4:	2301      	movs	r3, #1
 80049e6:	73fb      	strb	r3, [r7, #15]
 80049e8:	e001      	b.n	80049ee <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80049ea:	2300      	movs	r3, #0
 80049ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3714      	adds	r7, #20
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <GPIO_ReadOutputData>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	695b      	ldr	r3, [r3, #20]
 8004a08:	b29b      	uxth	r3, r3
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop

08004a18 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	460b      	mov	r3, r1
 8004a22:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	887a      	ldrh	r2, [r7, #2]
 8004a28:	831a      	strh	r2, [r3, #24]
}
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	460b      	mov	r3, r1
 8004a3e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	887a      	ldrh	r2, [r7, #2]
 8004a44:	835a      	strh	r2, [r3, #26]
}
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	460a      	mov	r2, r1
 8004a5c:	807a      	strh	r2, [r7, #2]
 8004a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8004a60:	787b      	ldrb	r3, [r7, #1]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d003      	beq.n	8004a6e <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	887a      	ldrh	r2, [r7, #2]
 8004a6a:	831a      	strh	r2, [r3, #24]
 8004a6c:	e002      	b.n	8004a74 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	887a      	ldrh	r2, [r7, #2]
 8004a72:	835a      	strh	r2, [r3, #26]
  }
}
 8004a74:	370c      	adds	r7, #12
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop

08004a80 <GPIO_Write>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	460b      	mov	r3, r1
 8004a8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8004a8c:	887a      	ldrh	r2, [r7, #2]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	615a      	str	r2, [r3, #20]
}
 8004a92:	370c      	adds	r7, #12
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr

08004a9c <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	695a      	ldr	r2, [r3, #20]
 8004aac:	887b      	ldrh	r3, [r7, #2]
 8004aae:	405a      	eors	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	615a      	str	r2, [r3, #20]
}
 8004ab4:	370c      	adds	r7, #12
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop

08004ac0 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	460a      	mov	r2, r1
 8004acc:	807a      	strh	r2, [r7, #2]
 8004ace:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8004ad8:	787a      	ldrb	r2, [r7, #1]
 8004ada:	887b      	ldrh	r3, [r7, #2]
 8004adc:	f003 0307 	and.w	r3, r3, #7
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae6:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8004ae8:	887b      	ldrh	r3, [r7, #2]
 8004aea:	08db      	lsrs	r3, r3, #3
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	461a      	mov	r2, r3
 8004af0:	887b      	ldrh	r3, [r7, #2]
 8004af2:	08db      	lsrs	r3, r3, #3
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	4619      	mov	r1, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	3108      	adds	r1, #8
 8004afc:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8004b00:	887b      	ldrh	r3, [r7, #2]
 8004b02:	f003 0307 	and.w	r3, r3, #7
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	200f      	movs	r0, #15
 8004b0a:	fa00 f303 	lsl.w	r3, r0, r3
 8004b0e:	43db      	mvns	r3, r3
 8004b10:	4019      	ands	r1, r3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	3208      	adds	r2, #8
 8004b16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8004b1a:	887b      	ldrh	r3, [r7, #2]
 8004b1c:	08db      	lsrs	r3, r3, #3
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	461a      	mov	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	3208      	adds	r2, #8
 8004b26:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8004b30:	887b      	ldrh	r3, [r7, #2]
 8004b32:	08db      	lsrs	r3, r3, #3
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	461a      	mov	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	3208      	adds	r2, #8
 8004b3c:	68b9      	ldr	r1, [r7, #8]
 8004b3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8004b42:	3714      	adds	r7, #20
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
 8004b50:	4b09      	ldr	r3, [pc, #36]	; (8004b78 <EXTI_DeInit+0x2c>)
 8004b52:	2200      	movs	r2, #0
 8004b54:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8004b56:	4b08      	ldr	r3, [pc, #32]	; (8004b78 <EXTI_DeInit+0x2c>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 8004b5c:	4b06      	ldr	r3, [pc, #24]	; (8004b78 <EXTI_DeInit+0x2c>)
 8004b5e:	2200      	movs	r2, #0
 8004b60:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 8004b62:	4b05      	ldr	r3, [pc, #20]	; (8004b78 <EXTI_DeInit+0x2c>)
 8004b64:	2200      	movs	r2, #0
 8004b66:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 8004b68:	4b03      	ldr	r3, [pc, #12]	; (8004b78 <EXTI_DeInit+0x2c>)
 8004b6a:	4a04      	ldr	r2, [pc, #16]	; (8004b7c <EXTI_DeInit+0x30>)
 8004b6c:	615a      	str	r2, [r3, #20]
}
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	40013c00 	.word	0x40013c00
 8004b7c:	007fffff 	.word	0x007fffff

08004b80 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b085      	sub	sp, #20
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8004b8c:	4b32      	ldr	r3, [pc, #200]	; (8004c58 <EXTI_Init+0xd8>)
 8004b8e:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	799b      	ldrb	r3, [r3, #6]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d04d      	beq.n	8004c34 <EXTI_Init+0xb4>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8004b98:	4b2f      	ldr	r3, [pc, #188]	; (8004c58 <EXTI_Init+0xd8>)
 8004b9a:	4a2f      	ldr	r2, [pc, #188]	; (8004c58 <EXTI_Init+0xd8>)
 8004b9c:	6811      	ldr	r1, [r2, #0]
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	6812      	ldr	r2, [r2, #0]
 8004ba2:	43d2      	mvns	r2, r2
 8004ba4:	400a      	ands	r2, r1
 8004ba6:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8004ba8:	4b2b      	ldr	r3, [pc, #172]	; (8004c58 <EXTI_Init+0xd8>)
 8004baa:	4a2b      	ldr	r2, [pc, #172]	; (8004c58 <EXTI_Init+0xd8>)
 8004bac:	6851      	ldr	r1, [r2, #4]
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6812      	ldr	r2, [r2, #0]
 8004bb2:	43d2      	mvns	r2, r2
 8004bb4:	400a      	ands	r2, r1
 8004bb6:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	791b      	ldrb	r3, [r3, #4]
 8004bbc:	68fa      	ldr	r2, [r7, #12]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	6811      	ldr	r1, [r2, #0]
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	6812      	ldr	r2, [r2, #0]
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8004bd0:	4b21      	ldr	r3, [pc, #132]	; (8004c58 <EXTI_Init+0xd8>)
 8004bd2:	4a21      	ldr	r2, [pc, #132]	; (8004c58 <EXTI_Init+0xd8>)
 8004bd4:	6891      	ldr	r1, [r2, #8]
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	6812      	ldr	r2, [r2, #0]
 8004bda:	43d2      	mvns	r2, r2
 8004bdc:	400a      	ands	r2, r1
 8004bde:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8004be0:	4b1d      	ldr	r3, [pc, #116]	; (8004c58 <EXTI_Init+0xd8>)
 8004be2:	4a1d      	ldr	r2, [pc, #116]	; (8004c58 <EXTI_Init+0xd8>)
 8004be4:	68d1      	ldr	r1, [r2, #12]
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	6812      	ldr	r2, [r2, #0]
 8004bea:	43d2      	mvns	r2, r2
 8004bec:	400a      	ands	r2, r1
 8004bee:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	795b      	ldrb	r3, [r3, #5]
 8004bf4:	2b10      	cmp	r3, #16
 8004bf6:	d10e      	bne.n	8004c16 <EXTI_Init+0x96>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8004bf8:	4b17      	ldr	r3, [pc, #92]	; (8004c58 <EXTI_Init+0xd8>)
 8004bfa:	4a17      	ldr	r2, [pc, #92]	; (8004c58 <EXTI_Init+0xd8>)
 8004bfc:	6891      	ldr	r1, [r2, #8]
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	6812      	ldr	r2, [r2, #0]
 8004c02:	430a      	orrs	r2, r1
 8004c04:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8004c06:	4b14      	ldr	r3, [pc, #80]	; (8004c58 <EXTI_Init+0xd8>)
 8004c08:	4a13      	ldr	r2, [pc, #76]	; (8004c58 <EXTI_Init+0xd8>)
 8004c0a:	68d1      	ldr	r1, [r2, #12]
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6812      	ldr	r2, [r2, #0]
 8004c10:	430a      	orrs	r2, r1
 8004c12:	60da      	str	r2, [r3, #12]
 8004c14:	e01b      	b.n	8004c4e <EXTI_Init+0xce>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8004c16:	4b10      	ldr	r3, [pc, #64]	; (8004c58 <EXTI_Init+0xd8>)
 8004c18:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	795b      	ldrb	r3, [r3, #5]
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	4413      	add	r3, r2
 8004c22:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	6811      	ldr	r1, [r2, #0]
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6812      	ldr	r2, [r2, #0]
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	601a      	str	r2, [r3, #0]
 8004c32:	e00c      	b.n	8004c4e <EXTI_Init+0xce>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	791b      	ldrb	r3, [r3, #4]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	4413      	add	r3, r2
 8004c3c:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	68fa      	ldr	r2, [r7, #12]
 8004c42:	6811      	ldr	r1, [r2, #0]
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	6812      	ldr	r2, [r2, #0]
 8004c48:	43d2      	mvns	r2, r2
 8004c4a:	400a      	ands	r2, r1
 8004c4c:	601a      	str	r2, [r3, #0]
  }
}
 8004c4e:	3714      	adds	r7, #20
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr
 8004c58:	40013c00 	.word	0x40013c00

08004c5c <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	220c      	movs	r2, #12
 8004c74:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	719a      	strb	r2, [r3, #6]
}
 8004c7c:	370c      	adds	r7, #12
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop

08004c88 <EXTI_GenerateSWInterrupt>:
  *         will be generated.
  *         This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8004c90:	4b05      	ldr	r3, [pc, #20]	; (8004ca8 <EXTI_GenerateSWInterrupt+0x20>)
 8004c92:	4a05      	ldr	r2, [pc, #20]	; (8004ca8 <EXTI_GenerateSWInterrupt+0x20>)
 8004c94:	6911      	ldr	r1, [r2, #16]
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	430a      	orrs	r2, r1
 8004c9a:	611a      	str	r2, [r3, #16]
}
 8004c9c:	370c      	adds	r7, #12
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	40013c00 	.word	0x40013c00

08004cac <EXTI_GetFlagStatus>:
  * @param  EXTI_Line: specifies the EXTI line flag to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b085      	sub	sp, #20
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8004cb8:	4b08      	ldr	r3, [pc, #32]	; (8004cdc <EXTI_GetFlagStatus+0x30>)
 8004cba:	695a      	ldr	r2, [r3, #20]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d002      	beq.n	8004cca <EXTI_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	73fb      	strb	r3, [r7, #15]
 8004cc8:	e001      	b.n	8004cce <EXTI_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3714      	adds	r7, #20
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr
 8004cdc:	40013c00 	.word	0x40013c00

08004ce0 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8004ce8:	4b03      	ldr	r3, [pc, #12]	; (8004cf8 <EXTI_ClearFlag+0x18>)
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	615a      	str	r2, [r3, #20]
}
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	40013c00 	.word	0x40013c00

08004cfc <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8004d04:	2300      	movs	r3, #0
 8004d06:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8004d0c:	4b0c      	ldr	r3, [pc, #48]	; (8004d40 <EXTI_GetITStatus+0x44>)
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4013      	ands	r3, r2
 8004d14:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8004d16:	4b0a      	ldr	r3, [pc, #40]	; (8004d40 <EXTI_GetITStatus+0x44>)
 8004d18:	695a      	ldr	r2, [r3, #20]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d005      	beq.n	8004d2e <EXTI_GetITStatus+0x32>
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d002      	beq.n	8004d2e <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	73fb      	strb	r3, [r7, #15]
 8004d2c:	e001      	b.n	8004d32 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3714      	adds	r7, #20
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr
 8004d40:	40013c00 	.word	0x40013c00

08004d44 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8004d4c:	4b03      	ldr	r3, [pc, #12]	; (8004d5c <EXTI_ClearITPendingBit+0x18>)
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	615a      	str	r2, [r3, #20]
}
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr
 8004d5c:	40013c00 	.word	0x40013c00

08004d60 <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 8004d64:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004d68:	2101      	movs	r1, #1
 8004d6a:	f7ff fb5f 	bl	800442c <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 8004d6e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004d72:	2100      	movs	r1, #0
 8004d74:	f7ff fb5a 	bl	800442c <RCC_APB2PeriphResetCmd>
}
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop

08004d7c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b085      	sub	sp, #20
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8004d86:	2300      	movs	r3, #0
 8004d88:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8004d9a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d9e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	791b      	ldrb	r3, [r3, #4]
 8004da4:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8004daa:	4313      	orrs	r3, r2
 8004dac:	68fa      	ldr	r2, [r7, #12]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	68fa      	ldr	r2, [r7, #12]
 8004db6:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	4b17      	ldr	r3, [pc, #92]	; (8004e20 <ADC_Init+0xa4>)
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8004dce:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8004dd4:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	795b      	ldrb	r3, [r3, #5]
 8004dda:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dee:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004df6:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	7d1b      	ldrb	r3, [r3, #20]
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	b2da      	uxtb	r2, r3
 8004e00:	7afb      	ldrb	r3, [r7, #11]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8004e06:	7afb      	ldrb	r3, [r7, #11]
 8004e08:	051b      	lsls	r3, r3, #20
 8004e0a:	68fa      	ldr	r2, [r7, #12]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004e16:	3714      	adds	r7, #20
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr
 8004e20:	c0fff7fd 	.word	0xc0fff7fd

08004e24 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	751a      	strb	r2, [r3, #20]
}
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8004e6c:	4b0e      	ldr	r3, [pc, #56]	; (8004ea8 <ADC_CommonInit+0x48>)
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	4b0d      	ldr	r3, [pc, #52]	; (8004eac <ADC_CommonInit+0x4c>)
 8004e76:	4013      	ands	r3, r2
 8004e78:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8004e82:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8004e88:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	68db      	ldr	r3, [r3, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8004e96:	4b04      	ldr	r3, [pc, #16]	; (8004ea8 <ADC_CommonInit+0x48>)
 8004e98:	68fa      	ldr	r2, [r7, #12]
 8004e9a:	605a      	str	r2, [r3, #4]
}
 8004e9c:	3714      	adds	r7, #20
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	40012300 	.word	0x40012300
 8004eac:	fffc30e0 	.word	0xfffc30e0

08004eb0 <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	60da      	str	r2, [r3, #12]
}
 8004ed0:	370c      	adds	r7, #12
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop

08004edc <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	460b      	mov	r3, r1
 8004ee6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004ee8:	78fb      	ldrb	r3, [r7, #3]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d006      	beq.n	8004efc <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f043 0201 	orr.w	r2, r3, #1
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	609a      	str	r2, [r3, #8]
 8004efa:	e005      	b.n	8004f08 <ADC_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f023 0201 	bic.w	r2, r3, #1
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	609a      	str	r2, [r3, #8]
  }
}
 8004f08:	370c      	adds	r7, #12
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop

08004f14 <ADC_AnalogWatchdogCmd>:
  *            @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
  *            @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
  * @retval None	  
  */
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b085      	sub	sp, #20
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	60fb      	str	r3, [r7, #12]
  
  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  tmpreg &= CR1_AWDMode_RESET;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004f2e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f32:	60fb      	str	r3, [r7, #12]
  
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8004f34:	68fa      	ldr	r2, [r7, #12]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	68fa      	ldr	r2, [r7, #12]
 8004f40:	605a      	str	r2, [r3, #4]
}
 8004f42:	3714      	adds	r7, #20
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <ADC_AnalogWatchdogThresholdsConfig>:
  *          This parameter must be a 12-bit value.
  * @retval None
  */
void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
                                        uint16_t LowThreshold)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b083      	sub	sp, #12
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	4613      	mov	r3, r2
 8004f56:	460a      	mov	r2, r1
 8004f58:	807a      	strh	r2, [r7, #2]
 8004f5a:	803b      	strh	r3, [r7, #0]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8004f5c:	887a      	ldrh	r2, [r7, #2]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8004f62:	883a      	ldrh	r2, [r7, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop

08004f74 <ADC_AnalogWatchdogSingleChannelConfig>:
  *            @arg ADC_Channel_17: ADC Channel17 selected
  *            @arg ADC_Channel_18: ADC Channel18 selected
  * @retval None
  */
void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 8004f80:	2300      	movs	r3, #0
 8004f82:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_RESET;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f023 031f 	bic.w	r3, r3, #31
 8004f90:	60fb      	str	r3, [r7, #12]
  
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8004f92:	78fb      	ldrb	r3, [r7, #3]
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	68fa      	ldr	r2, [r7, #12]
 8004f9e:	605a      	str	r2, [r3, #4]
}
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop

08004fac <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor and Vrefint channels.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004fb6:	79fb      	ldrb	r3, [r7, #7]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d006      	beq.n	8004fca <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 8004fbc:	4b08      	ldr	r3, [pc, #32]	; (8004fe0 <ADC_TempSensorVrefintCmd+0x34>)
 8004fbe:	4a08      	ldr	r2, [pc, #32]	; (8004fe0 <ADC_TempSensorVrefintCmd+0x34>)
 8004fc0:	6852      	ldr	r2, [r2, #4]
 8004fc2:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004fc6:	605a      	str	r2, [r3, #4]
 8004fc8:	e005      	b.n	8004fd6 <ADC_TempSensorVrefintCmd+0x2a>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 8004fca:	4b05      	ldr	r3, [pc, #20]	; (8004fe0 <ADC_TempSensorVrefintCmd+0x34>)
 8004fcc:	4a04      	ldr	r2, [pc, #16]	; (8004fe0 <ADC_TempSensorVrefintCmd+0x34>)
 8004fce:	6852      	ldr	r2, [r2, #4]
 8004fd0:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8004fd4:	605a      	str	r2, [r3, #4]
  }
}
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr
 8004fe0:	40012300 	.word	0x40012300

08004fe4 <ADC_VBATCmd>:
  * @param  NewState: new state of the VBAT channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VBATCmd(FunctionalState NewState)                             
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	4603      	mov	r3, r0
 8004fec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004fee:	79fb      	ldrb	r3, [r7, #7]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d006      	beq.n	8005002 <ADC_VBATCmd+0x1e>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_VBATE;
 8004ff4:	4b08      	ldr	r3, [pc, #32]	; (8005018 <ADC_VBATCmd+0x34>)
 8004ff6:	4a08      	ldr	r2, [pc, #32]	; (8005018 <ADC_VBATCmd+0x34>)
 8004ff8:	6852      	ldr	r2, [r2, #4]
 8004ffa:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004ffe:	605a      	str	r2, [r3, #4]
 8005000:	e005      	b.n	800500e <ADC_VBATCmd+0x2a>
  }
  else
  {
    /* Disable the VBAT channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_VBATE);
 8005002:	4b05      	ldr	r3, [pc, #20]	; (8005018 <ADC_VBATCmd+0x34>)
 8005004:	4a04      	ldr	r2, [pc, #16]	; (8005018 <ADC_VBATCmd+0x34>)
 8005006:	6852      	ldr	r2, [r2, #4]
 8005008:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800500c:	605a      	str	r2, [r3, #4]
  }
}
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr
 8005018:	40012300 	.word	0x40012300

0800501c <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 800501c:	b480      	push	{r7}
 800501e:	b085      	sub	sp, #20
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	70f9      	strb	r1, [r7, #3]
 8005026:	70ba      	strb	r2, [r7, #2]
 8005028:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800502a:	2300      	movs	r3, #0
 800502c:	60fb      	str	r3, [r7, #12]
 800502e:	2300      	movs	r3, #0
 8005030:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8005032:	78fb      	ldrb	r3, [r7, #3]
 8005034:	2b09      	cmp	r3, #9
 8005036:	d923      	bls.n	8005080 <ADC_RegularChannelConfig+0x64>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800503e:	78fb      	ldrb	r3, [r7, #3]
 8005040:	f1a3 020a 	sub.w	r2, r3, #10
 8005044:	4613      	mov	r3, r2
 8005046:	005b      	lsls	r3, r3, #1
 8005048:	4413      	add	r3, r2
 800504a:	2207      	movs	r2, #7
 800504c:	fa02 f303 	lsl.w	r3, r2, r3
 8005050:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	43db      	mvns	r3, r3
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	4013      	ands	r3, r2
 800505a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800505c:	7879      	ldrb	r1, [r7, #1]
 800505e:	78fb      	ldrb	r3, [r7, #3]
 8005060:	f1a3 020a 	sub.w	r2, r3, #10
 8005064:	4613      	mov	r3, r2
 8005066:	005b      	lsls	r3, r3, #1
 8005068:	4413      	add	r3, r2
 800506a:	fa01 f303 	lsl.w	r3, r1, r3
 800506e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8005070:	68fa      	ldr	r2, [r7, #12]
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	4313      	orrs	r3, r2
 8005076:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	60da      	str	r2, [r3, #12]
 800507e:	e01e      	b.n	80050be <ADC_RegularChannelConfig+0xa2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8005086:	78fa      	ldrb	r2, [r7, #3]
 8005088:	4613      	mov	r3, r2
 800508a:	005b      	lsls	r3, r3, #1
 800508c:	4413      	add	r3, r2
 800508e:	2207      	movs	r2, #7
 8005090:	fa02 f303 	lsl.w	r3, r2, r3
 8005094:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	43db      	mvns	r3, r3
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	4013      	ands	r3, r2
 800509e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80050a0:	7879      	ldrb	r1, [r7, #1]
 80050a2:	78fa      	ldrb	r2, [r7, #3]
 80050a4:	4613      	mov	r3, r2
 80050a6:	005b      	lsls	r3, r3, #1
 80050a8:	4413      	add	r3, r2
 80050aa:	fa01 f303 	lsl.w	r3, r1, r3
 80050ae:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80050b0:	68fa      	ldr	r2, [r7, #12]
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80050be:	78bb      	ldrb	r3, [r7, #2]
 80050c0:	2b06      	cmp	r3, #6
 80050c2:	d821      	bhi.n	8005108 <ADC_RegularChannelConfig+0xec>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050c8:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80050ca:	78bb      	ldrb	r3, [r7, #2]
 80050cc:	1e5a      	subs	r2, r3, #1
 80050ce:	4613      	mov	r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	4413      	add	r3, r2
 80050d4:	221f      	movs	r2, #31
 80050d6:	fa02 f303 	lsl.w	r3, r2, r3
 80050da:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	43db      	mvns	r3, r3
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	4013      	ands	r3, r2
 80050e4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80050e6:	78f9      	ldrb	r1, [r7, #3]
 80050e8:	78bb      	ldrb	r3, [r7, #2]
 80050ea:	1e5a      	subs	r2, r3, #1
 80050ec:	4613      	mov	r3, r2
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	4413      	add	r3, r2
 80050f2:	fa01 f303 	lsl.w	r3, r1, r3
 80050f6:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	635a      	str	r2, [r3, #52]	; 0x34
 8005106:	e047      	b.n	8005198 <ADC_RegularChannelConfig+0x17c>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8005108:	78bb      	ldrb	r3, [r7, #2]
 800510a:	2b0c      	cmp	r3, #12
 800510c:	d821      	bhi.n	8005152 <ADC_RegularChannelConfig+0x136>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005112:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8005114:	78bb      	ldrb	r3, [r7, #2]
 8005116:	1fda      	subs	r2, r3, #7
 8005118:	4613      	mov	r3, r2
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	4413      	add	r3, r2
 800511e:	221f      	movs	r2, #31
 8005120:	fa02 f303 	lsl.w	r3, r2, r3
 8005124:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	43db      	mvns	r3, r3
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	4013      	ands	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8005130:	78f9      	ldrb	r1, [r7, #3]
 8005132:	78bb      	ldrb	r3, [r7, #2]
 8005134:	1fda      	subs	r2, r3, #7
 8005136:	4613      	mov	r3, r2
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	4413      	add	r3, r2
 800513c:	fa01 f303 	lsl.w	r3, r1, r3
 8005140:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	4313      	orrs	r3, r2
 8005148:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	68fa      	ldr	r2, [r7, #12]
 800514e:	631a      	str	r2, [r3, #48]	; 0x30
 8005150:	e022      	b.n	8005198 <ADC_RegularChannelConfig+0x17c>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005156:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8005158:	78bb      	ldrb	r3, [r7, #2]
 800515a:	f1a3 020d 	sub.w	r2, r3, #13
 800515e:	4613      	mov	r3, r2
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	4413      	add	r3, r2
 8005164:	221f      	movs	r2, #31
 8005166:	fa02 f303 	lsl.w	r3, r2, r3
 800516a:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	43db      	mvns	r3, r3
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	4013      	ands	r3, r2
 8005174:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8005176:	78f9      	ldrb	r1, [r7, #3]
 8005178:	78bb      	ldrb	r3, [r7, #2]
 800517a:	f1a3 020d 	sub.w	r2, r3, #13
 800517e:	4613      	mov	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	4413      	add	r3, r2
 8005184:	fa01 f303 	lsl.w	r3, r1, r3
 8005188:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	4313      	orrs	r3, r2
 8005190:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68fa      	ldr	r2, [r7, #12]
 8005196:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8005198:	3714      	adds	r7, #20
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop

080051a4 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	609a      	str	r2, [r3, #8]
}
 80051b8:	370c      	adds	r7, #12
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop

080051c4 <ADC_GetSoftwareStartConvStatus>:
  * @brief  Gets the selected ADC Software start regular conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b085      	sub	sp, #20
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80051cc:	2300      	movs	r3, #0
 80051ce:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d002      	beq.n	80051e2 <ADC_GetSoftwareStartConvStatus+0x1e>
  {
    /* SWSTART bit is set */
    bitstatus = SET;
 80051dc:	2301      	movs	r3, #1
 80051de:	73fb      	strb	r3, [r7, #15]
 80051e0:	e001      	b.n	80051e6 <ADC_GetSoftwareStartConvStatus+0x22>
  }
  else
  {
    /* SWSTART bit is reset */
    bitstatus = RESET;
 80051e2:	2300      	movs	r3, #0
 80051e4:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return the SWSTART bit status */
  return  bitstatus;
 80051e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3714      	adds	r7, #20
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <ADC_EOCOnEachRegularChannelCmd>:
  * @param  NewState: new state of the selected ADC EOC flag rising
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	460b      	mov	r3, r1
 80051fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005200:	78fb      	ldrb	r3, [r7, #3]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d006      	beq.n	8005214 <ADC_EOCOnEachRegularChannelCmd+0x20>
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	609a      	str	r2, [r3, #8]
 8005212:	e005      	b.n	8005220 <ADC_EOCOnEachRegularChannelCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	609a      	str	r2, [r3, #8]
  }
}
 8005220:	370c      	adds	r7, #12
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop

0800522c <ADC_ContinuousModeCmd>:
  * @param  NewState: new state of the selected ADC continuous conversion mode
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	460b      	mov	r3, r1
 8005236:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005238:	78fb      	ldrb	r3, [r7, #3]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d006      	beq.n	800524c <ADC_ContinuousModeCmd+0x20>
  {
    /* Enable the selected ADC continuous conversion mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_CONT;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	f043 0202 	orr.w	r2, r3, #2
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	609a      	str	r2, [r3, #8]
 800524a:	e005      	b.n	8005258 <ADC_ContinuousModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC continuous conversion mode */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_CONT);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f023 0202 	bic.w	r2, r3, #2
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	609a      	str	r2, [r3, #8]
  }
}
 8005258:	370c      	adds	r7, #12
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop

08005264 <ADC_DiscModeChannelCountConfig>:
  * @param  Number: specifies the discontinuous mode regular channel count value.
  *          This number must be between 1 and 8.
  * @retval None
  */
void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	460b      	mov	r3, r1
 800526e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8005270:	2300      	movs	r3, #0
 8005272:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8005274:	2300      	movs	r3, #0
 8005276:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_RESET;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005284:	60fb      	str	r3, [r7, #12]
  
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 8005286:	78fb      	ldrb	r3, [r7, #3]
 8005288:	3b01      	subs	r3, #1
 800528a:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 13;
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	035b      	lsls	r3, r3, #13
 8005290:	68fa      	ldr	r2, [r7, #12]
 8005292:	4313      	orrs	r3, r2
 8005294:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	68fa      	ldr	r2, [r7, #12]
 800529a:	605a      	str	r2, [r3, #4]
}
 800529c:	3714      	adds	r7, #20
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop

080052a8 <ADC_DiscModeCmd>:
  *         regular group channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	460b      	mov	r3, r1
 80052b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80052b4:	78fb      	ldrb	r3, [r7, #3]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d006      	beq.n	80052c8 <ADC_DiscModeCmd+0x20>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	605a      	str	r2, [r3, #4]
 80052c6:	e005      	b.n	80052d4 <ADC_DiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_DISCEN);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	605a      	str	r2, [r3, #4]
  }
}
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop

080052e0 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052ec:	b29b      	uxth	r3, r3
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	370c      	adds	r7, #12
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop

080052fc <ADC_GetMultiModeConversionValue>:
  * @note   In triple mode, the value returned by this function is as following
  *           Data[15:0] : these bits contain alternatively the regular data of ADC1, ADC3 and ADC2.
  *           Data[31:16]: these bits contain alternatively the regular data of ADC2, ADC1 and ADC3.           
  */
uint32_t ADC_GetMultiModeConversionValue(void)
{
 80052fc:	b480      	push	{r7}
 80052fe:	af00      	add	r7, sp, #0
  /* Return the multi mode conversion value */
  return (*(__IO uint32_t *) CDR_ADDRESS);
 8005300:	4b03      	ldr	r3, [pc, #12]	; (8005310 <ADC_GetMultiModeConversionValue+0x14>)
 8005302:	681b      	ldr	r3, [r3, #0]
}
 8005304:	4618      	mov	r0, r3
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop
 8005310:	40012308 	.word	0x40012308

08005314 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	460b      	mov	r3, r1
 800531e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005320:	78fb      	ldrb	r3, [r7, #3]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d006      	beq.n	8005334 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	609a      	str	r2, [r3, #8]
 8005332:	e005      	b.n	8005340 <ADC_DMACmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	609a      	str	r2, [r3, #8]
  }
}
 8005340:	370c      	adds	r7, #12
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop

0800534c <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	460b      	mov	r3, r1
 8005356:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005358:	78fb      	ldrb	r3, [r7, #3]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d006      	beq.n	800536c <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	609a      	str	r2, [r3, #8]
 800536a:	e005      	b.n	8005378 <ADC_DMARequestAfterLastTransferCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	609a      	str	r2, [r3, #8]
  }
}
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop

08005384 <ADC_MultiModeDMARequestAfterLastTransferCmd>:
  *         by ADC_CommonInitStruct.ADC_DMAAccessMode structure member) is 
  *          ADC_DMAAccessMode_1, ADC_DMAAccessMode_2 or ADC_DMAAccessMode_3.     
  * @retval None
  */
void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	4603      	mov	r3, r0
 800538c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800538e:	79fb      	ldrb	r3, [r7, #7]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d006      	beq.n	80053a2 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x1e>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 8005394:	4b08      	ldr	r3, [pc, #32]	; (80053b8 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x34>)
 8005396:	4a08      	ldr	r2, [pc, #32]	; (80053b8 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x34>)
 8005398:	6852      	ldr	r2, [r2, #4]
 800539a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800539e:	605a      	str	r2, [r3, #4]
 80053a0:	e005      	b.n	80053ae <ADC_MultiModeDMARequestAfterLastTransferCmd+0x2a>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADC->CCR &= (uint32_t)(~ADC_CCR_DDS);
 80053a2:	4b05      	ldr	r3, [pc, #20]	; (80053b8 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x34>)
 80053a4:	4a04      	ldr	r2, [pc, #16]	; (80053b8 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x34>)
 80053a6:	6852      	ldr	r2, [r2, #4]
 80053a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053ac:	605a      	str	r2, [r3, #4]
  }
}
 80053ae:	370c      	adds	r7, #12
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr
 80053b8:	40012300 	.word	0x40012300

080053bc <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80053bc:	b480      	push	{r7}
 80053be:	b087      	sub	sp, #28
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	70f9      	strb	r1, [r7, #3]
 80053c6:	70ba      	strb	r2, [r7, #2]
 80053c8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 80053ca:	2300      	movs	r3, #0
 80053cc:	617b      	str	r3, [r7, #20]
 80053ce:	2300      	movs	r3, #0
 80053d0:	613b      	str	r3, [r7, #16]
 80053d2:	2300      	movs	r3, #0
 80053d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80053d6:	78fb      	ldrb	r3, [r7, #3]
 80053d8:	2b09      	cmp	r3, #9
 80053da:	d923      	bls.n	8005424 <ADC_InjectedChannelConfig+0x68>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 80053e2:	78fb      	ldrb	r3, [r7, #3]
 80053e4:	f1a3 020a 	sub.w	r2, r3, #10
 80053e8:	4613      	mov	r3, r2
 80053ea:	005b      	lsls	r3, r3, #1
 80053ec:	4413      	add	r3, r2
 80053ee:	2207      	movs	r2, #7
 80053f0:	fa02 f303 	lsl.w	r3, r2, r3
 80053f4:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	43db      	mvns	r3, r3
 80053fa:	697a      	ldr	r2, [r7, #20]
 80053fc:	4013      	ands	r3, r2
 80053fe:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8005400:	7879      	ldrb	r1, [r7, #1]
 8005402:	78fb      	ldrb	r3, [r7, #3]
 8005404:	f1a3 020a 	sub.w	r2, r3, #10
 8005408:	4613      	mov	r3, r2
 800540a:	005b      	lsls	r3, r3, #1
 800540c:	4413      	add	r3, r2
 800540e:	fa01 f303 	lsl.w	r3, r1, r3
 8005412:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8005414:	697a      	ldr	r2, [r7, #20]
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	4313      	orrs	r3, r2
 800541a:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	697a      	ldr	r2, [r7, #20]
 8005420:	60da      	str	r2, [r3, #12]
 8005422:	e01e      	b.n	8005462 <ADC_InjectedChannelConfig+0xa6>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	691b      	ldr	r3, [r3, #16]
 8005428:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 800542a:	78fa      	ldrb	r2, [r7, #3]
 800542c:	4613      	mov	r3, r2
 800542e:	005b      	lsls	r3, r3, #1
 8005430:	4413      	add	r3, r2
 8005432:	2207      	movs	r2, #7
 8005434:	fa02 f303 	lsl.w	r3, r2, r3
 8005438:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	43db      	mvns	r3, r3
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	4013      	ands	r3, r2
 8005442:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8005444:	7879      	ldrb	r1, [r7, #1]
 8005446:	78fa      	ldrb	r2, [r7, #3]
 8005448:	4613      	mov	r3, r2
 800544a:	005b      	lsls	r3, r3, #1
 800544c:	4413      	add	r3, r2
 800544e:	fa01 f303 	lsl.w	r3, r1, r3
 8005452:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8005454:	697a      	ldr	r2, [r7, #20]
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	4313      	orrs	r3, r2
 800545a:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	697a      	ldr	r2, [r7, #20]
 8005460:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005466:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800546e:	0d1b      	lsrs	r3, r3, #20
 8005470:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	b2db      	uxtb	r3, r3
 8005476:	78ba      	ldrb	r2, [r7, #2]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	b2db      	uxtb	r3, r3
 800547c:	3302      	adds	r3, #2
 800547e:	b2db      	uxtb	r3, r3
 8005480:	461a      	mov	r2, r3
 8005482:	4613      	mov	r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	4413      	add	r3, r2
 8005488:	221f      	movs	r2, #31
 800548a:	fa02 f303 	lsl.w	r3, r2, r3
 800548e:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	43db      	mvns	r3, r3
 8005494:	697a      	ldr	r2, [r7, #20]
 8005496:	4013      	ands	r3, r2
 8005498:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 800549a:	78f9      	ldrb	r1, [r7, #3]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	78ba      	ldrb	r2, [r7, #2]
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	3302      	adds	r3, #2
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	461a      	mov	r2, r3
 80054ac:	4613      	mov	r3, r2
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	4413      	add	r3, r2
 80054b2:	fa01 f303 	lsl.w	r3, r1, r3
 80054b6:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	4313      	orrs	r3, r2
 80054be:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	697a      	ldr	r2, [r7, #20]
 80054c4:	639a      	str	r2, [r3, #56]	; 0x38
}
 80054c6:	371c      	adds	r7, #28
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	460b      	mov	r3, r1
 80054da:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 80054dc:	2300      	movs	r3, #0
 80054de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 80054e0:	2300      	movs	r3, #0
 80054e2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e8:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80054f0:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 80054f2:	78fb      	ldrb	r3, [r7, #3]
 80054f4:	3b01      	subs	r3, #1
 80054f6:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	051b      	lsls	r3, r3, #20
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	4313      	orrs	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005508:	3714      	adds	r7, #20
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr
 8005512:	bf00      	nop

08005514 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8005514:	b480      	push	{r7}
 8005516:	b085      	sub	sp, #20
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	4613      	mov	r3, r2
 800551e:	460a      	mov	r2, r1
 8005520:	70fa      	strb	r2, [r7, #3]
 8005522:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 8005524:	2300      	movs	r3, #0
 8005526:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 800552c:	78fa      	ldrb	r2, [r7, #3]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	4413      	add	r3, r2
 8005532:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	883a      	ldrh	r2, [r7, #0]
 8005538:	601a      	str	r2, [r3, #0]
}
 800553a:	3714      	adds	r7, #20
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr

08005544 <ADC_ExternalTrigInjectedConvConfig>:
  *            @arg ADC_ExternalTrigInjecConv_T8_CC4: Timer8 capture compare4 selected 
  *            @arg ADC_ExternalTrigInjecConv_Ext_IT15: External interrupt line 15 event selected                          
  * @retval None
  */
void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
{
 8005544:	b480      	push	{r7}
 8005546:	b085      	sub	sp, #20
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800554e:	2300      	movs	r3, #0
 8005550:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_RESET;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800555e:	60fb      	str	r3, [r7, #12]
  
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	4313      	orrs	r3, r2
 8005566:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	609a      	str	r2, [r3, #8]
}
 800556e:	3714      	adds	r7, #20
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <ADC_ExternalTrigInjectedConvEdgeConfig>:
  *            @arg ADC_ExternalTrigInjecConvEdge_RisingFalling: detection on both rising 
  *                                                               and falling edge
  * @retval None
  */
void ADC_ExternalTrigInjectedConvEdgeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConvEdge)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005582:	2300      	movs	r3, #0
 8005584:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(ADC_ExternalTrigInjecConvEdge));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	60fb      	str	r3, [r7, #12]
  /* Clear the old external trigger edge for injected group */
  tmpreg &= CR2_JEXTEN_RESET;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005592:	60fb      	str	r3, [r7, #12]
  /* Set the new external trigger edge for injected group */
  tmpreg |= ADC_ExternalTrigInjecConvEdge;
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	4313      	orrs	r3, r2
 800559a:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	68fa      	ldr	r2, [r7, #12]
 80055a0:	609a      	str	r2, [r3, #8]
}
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	609a      	str	r2, [r3, #8]
}
 80055c0:	370c      	adds	r7, #12
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop

080055cc <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  * @brief  Gets the selected ADC Software start injected conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start injected conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b085      	sub	sp, #20
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80055d4:	2300      	movs	r3, #0
 80055d6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d002      	beq.n	80055ea <ADC_GetSoftwareStartInjectedConvCmdStatus+0x1e>
  {
    /* JSWSTART bit is set */
    bitstatus = SET;
 80055e4:	2301      	movs	r3, #1
 80055e6:	73fb      	strb	r3, [r7, #15]
 80055e8:	e001      	b.n	80055ee <ADC_GetSoftwareStartInjectedConvCmdStatus+0x22>
  }
  else
  {
    /* JSWSTART bit is reset */
    bitstatus = RESET;
 80055ea:	2300      	movs	r3, #0
 80055ec:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
 80055ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3714      	adds	r7, #20
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <ADC_AutoInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC auto injected conversion
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	460b      	mov	r3, r1
 8005606:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005608:	78fb      	ldrb	r3, [r7, #3]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d006      	beq.n	800561c <ADC_AutoInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JAUTO;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	605a      	str	r2, [r3, #4]
 800561a:	e005      	b.n	8005628 <ADC_AutoInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_JAUTO);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	605a      	str	r2, [r3, #4]
  }
}
 8005628:	370c      	adds	r7, #12
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr
 8005632:	bf00      	nop

08005634 <ADC_InjectedDiscModeCmd>:
  *         group channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	460b      	mov	r3, r1
 800563e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005640:	78fb      	ldrb	r3, [r7, #3]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d006      	beq.n	8005654 <ADC_InjectedDiscModeCmd+0x20>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JDISCEN;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	605a      	str	r2, [r3, #4]
 8005652:	e005      	b.n	8005660 <ADC_InjectedDiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_JDISCEN);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	605a      	str	r2, [r3, #4]
  }
}
 8005660:	370c      	adds	r7, #12
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop

0800566c <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	460b      	mov	r3, r1
 8005676:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8005678:	2300      	movs	r3, #0
 800567a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 8005680:	78fa      	ldrb	r2, [r7, #3]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	4413      	add	r3, r2
 8005686:	3328      	adds	r3, #40	; 0x28
 8005688:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	b29b      	uxth	r3, r3
}
 8005690:	4618      	mov	r0, r3
 8005692:	3714      	adds	r7, #20
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 800569c:	b480      	push	{r7}
 800569e:	b085      	sub	sp, #20
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	4613      	mov	r3, r2
 80056a6:	460a      	mov	r2, r1
 80056a8:	807a      	strh	r2, [r7, #2]
 80056aa:	707b      	strb	r3, [r7, #1]
  uint32_t itmask = 0;
 80056ac:	2300      	movs	r3, #0
 80056ae:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80056b0:	887b      	ldrh	r3, [r7, #2]
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;    
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2201      	movs	r2, #1
 80056ba:	fa02 f303 	lsl.w	r3, r2, r3
 80056be:	60fb      	str	r3, [r7, #12]

  if (NewState != DISABLE)
 80056c0:	787b      	ldrb	r3, [r7, #1]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d006      	beq.n	80056d4 <ADC_ITConfig+0x38>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685a      	ldr	r2, [r3, #4]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	431a      	orrs	r2, r3
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	605a      	str	r2, [r3, #4]
 80056d2:	e006      	b.n	80056e2 <ADC_ITConfig+0x46>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	685a      	ldr	r2, [r3, #4]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	43db      	mvns	r3, r3
 80056dc:	401a      	ands	r2, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	605a      	str	r2, [r3, #4]
  }
}
 80056e2:	3714      	adds	r7, #20
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b085      	sub	sp, #20
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	460b      	mov	r3, r1
 80056f6:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 80056f8:	2300      	movs	r3, #0
 80056fa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	78fb      	ldrb	r3, [r7, #3]
 8005702:	4013      	ands	r3, r2
 8005704:	2b00      	cmp	r3, #0
 8005706:	d002      	beq.n	800570e <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8005708:	2301      	movs	r3, #1
 800570a:	73fb      	strb	r3, [r7, #15]
 800570c:	e001      	b.n	8005712 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 800570e:	2300      	movs	r3, #0
 8005710:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8005712:	7bfb      	ldrb	r3, [r7, #15]
}
 8005714:	4618      	mov	r0, r3
 8005716:	3714      	adds	r7, #20
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	460b      	mov	r3, r1
 800572a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 800572c:	78fb      	ldrb	r3, [r7, #3]
 800572e:	43da      	mvns	r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	601a      	str	r2, [r3, #0]
}
 8005734:	370c      	adds	r7, #12
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop

08005740 <ADC_GetITStatus>:
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                        
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 8005740:	b480      	push	{r7}
 8005742:	b087      	sub	sp, #28
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	460b      	mov	r3, r1
 800574a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;
 800574c:	2300      	movs	r3, #0
 800574e:	75fb      	strb	r3, [r7, #23]
  uint32_t itmask = 0, enablestatus = 0;
 8005750:	2300      	movs	r3, #0
 8005752:	613b      	str	r3, [r7, #16]
 8005754:	2300      	movs	r3, #0
 8005756:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
 8005758:	887b      	ldrh	r3, [r7, #2]
 800575a:	0a1b      	lsrs	r3, r3, #8
 800575c:	b29b      	uxth	r3, r3
 800575e:	613b      	str	r3, [r7, #16]

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & ((uint32_t)0x01 << (uint8_t)ADC_IT)) ;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685a      	ldr	r2, [r3, #4]
 8005764:	887b      	ldrh	r3, [r7, #2]
 8005766:	b2db      	uxtb	r3, r3
 8005768:	2101      	movs	r1, #1
 800576a:	fa01 f303 	lsl.w	r3, r1, r3
 800576e:	4013      	ands	r3, r2
 8005770:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	4013      	ands	r3, r2
 800577a:	2b00      	cmp	r3, #0
 800577c:	d005      	beq.n	800578a <ADC_GetITStatus+0x4a>
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d002      	beq.n	800578a <ADC_GetITStatus+0x4a>
  {
    /* ADC_IT is set */
    bitstatus = SET;
 8005784:	2301      	movs	r3, #1
 8005786:	75fb      	strb	r3, [r7, #23]
 8005788:	e001      	b.n	800578e <ADC_GetITStatus+0x4e>
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
 800578a:	2300      	movs	r3, #0
 800578c:	75fb      	strb	r3, [r7, #23]
  }
  /* Return the ADC_IT status */
  return  bitstatus;
 800578e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005790:	4618      	mov	r0, r3
 8005792:	371c      	adds	r7, #28
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <ADC_ClearITPendingBit>:
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                         
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 800579c:	b480      	push	{r7}
 800579e:	b085      	sub	sp, #20
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	460b      	mov	r3, r1
 80057a6:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
 80057a8:	2300      	movs	r3, #0
 80057aa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT)); 
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
 80057ac:	887b      	ldrh	r3, [r7, #2]
 80057ae:	0a1b      	lsrs	r3, r3, #8
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 80057b4:	7bfb      	ldrb	r3, [r7, #15]
 80057b6:	43da      	mvns	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	601a      	str	r2, [r3, #0]
}                    
 80057bc:	3714      	adds	r7, #20
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop

080057c8 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80057d0:	4a05      	ldr	r2, [pc, #20]	; (80057e8 <NVIC_PriorityGroupConfig+0x20>)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80057d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057dc:	60d3      	str	r3, [r2, #12]
}
 80057de:	370c      	adds	r7, #12
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr
 80057e8:	e000ed00 	.word	0xe000ed00

080057ec <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b085      	sub	sp, #20
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80057f4:	2300      	movs	r3, #0
 80057f6:	73fb      	strb	r3, [r7, #15]
 80057f8:	2300      	movs	r3, #0
 80057fa:	73bb      	strb	r3, [r7, #14]
 80057fc:	230f      	movs	r3, #15
 80057fe:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	78db      	ldrb	r3, [r3, #3]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d037      	beq.n	8005878 <NVIC_Init+0x8c>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8005808:	4b25      	ldr	r3, [pc, #148]	; (80058a0 <NVIC_Init+0xb4>)
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	43db      	mvns	r3, r3
 800580e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005812:	0a1b      	lsrs	r3, r3, #8
 8005814:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8005816:	7bfb      	ldrb	r3, [r7, #15]
 8005818:	f1c3 0304 	rsb	r3, r3, #4
 800581c:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 800581e:	7b7a      	ldrb	r2, [r7, #13]
 8005820:	7bfb      	ldrb	r3, [r7, #15]
 8005822:	fa42 f303 	asr.w	r3, r2, r3
 8005826:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	785b      	ldrb	r3, [r3, #1]
 800582c:	461a      	mov	r2, r3
 800582e:	7bbb      	ldrb	r3, [r7, #14]
 8005830:	fa02 f303 	lsl.w	r3, r2, r3
 8005834:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	789a      	ldrb	r2, [r3, #2]
 800583a:	7b7b      	ldrb	r3, [r7, #13]
 800583c:	4013      	ands	r3, r2
 800583e:	b2da      	uxtb	r2, r3
 8005840:	7bfb      	ldrb	r3, [r7, #15]
 8005842:	4313      	orrs	r3, r2
 8005844:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8005846:	7bfb      	ldrb	r3, [r7, #15]
 8005848:	011b      	lsls	r3, r3, #4
 800584a:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800584c:	4a15      	ldr	r2, [pc, #84]	; (80058a4 <NVIC_Init+0xb8>)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	781b      	ldrb	r3, [r3, #0]
 8005852:	4413      	add	r3, r2
 8005854:	7bfa      	ldrb	r2, [r7, #15]
 8005856:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800585a:	4b12      	ldr	r3, [pc, #72]	; (80058a4 <NVIC_Init+0xb8>)
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	7812      	ldrb	r2, [r2, #0]
 8005860:	0952      	lsrs	r2, r2, #5
 8005862:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8005864:	6879      	ldr	r1, [r7, #4]
 8005866:	7809      	ldrb	r1, [r1, #0]
 8005868:	f001 011f 	and.w	r1, r1, #31
 800586c:	2001      	movs	r0, #1
 800586e:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005872:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005876:	e00e      	b.n	8005896 <NVIC_Init+0xaa>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005878:	4b0a      	ldr	r3, [pc, #40]	; (80058a4 <NVIC_Init+0xb8>)
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	7812      	ldrb	r2, [r2, #0]
 800587e:	0952      	lsrs	r2, r2, #5
 8005880:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8005882:	6879      	ldr	r1, [r7, #4]
 8005884:	7809      	ldrb	r1, [r1, #0]
 8005886:	f001 011f 	and.w	r1, r1, #31
 800588a:	2001      	movs	r0, #1
 800588c:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005890:	3220      	adds	r2, #32
 8005892:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8005896:	3714      	adds	r7, #20
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr
 80058a0:	e000ed00 	.word	0xe000ed00
 80058a4:	e000e100 	.word	0xe000e100

080058a8 <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80058b2:	4a07      	ldr	r2, [pc, #28]	; (80058d0 <NVIC_SetVectorTable+0x28>)
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80058ba:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80058be:	6879      	ldr	r1, [r7, #4]
 80058c0:	430b      	orrs	r3, r1
 80058c2:	6093      	str	r3, [r2, #8]
}
 80058c4:	370c      	adds	r7, #12
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
 80058ce:	bf00      	nop
 80058d0:	e000ed00 	.word	0xe000ed00

080058d4 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	4602      	mov	r2, r0
 80058dc:	460b      	mov	r3, r1
 80058de:	71fa      	strb	r2, [r7, #7]
 80058e0:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80058e2:	79bb      	ldrb	r3, [r7, #6]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d006      	beq.n	80058f6 <NVIC_SystemLPConfig+0x22>
  {
    SCB->SCR |= LowPowerMode;
 80058e8:	4b09      	ldr	r3, [pc, #36]	; (8005910 <NVIC_SystemLPConfig+0x3c>)
 80058ea:	4a09      	ldr	r2, [pc, #36]	; (8005910 <NVIC_SystemLPConfig+0x3c>)
 80058ec:	6911      	ldr	r1, [r2, #16]
 80058ee:	79fa      	ldrb	r2, [r7, #7]
 80058f0:	430a      	orrs	r2, r1
 80058f2:	611a      	str	r2, [r3, #16]
 80058f4:	e006      	b.n	8005904 <NVIC_SystemLPConfig+0x30>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80058f6:	4b06      	ldr	r3, [pc, #24]	; (8005910 <NVIC_SystemLPConfig+0x3c>)
 80058f8:	4a05      	ldr	r2, [pc, #20]	; (8005910 <NVIC_SystemLPConfig+0x3c>)
 80058fa:	6911      	ldr	r1, [r2, #16]
 80058fc:	79fa      	ldrb	r2, [r7, #7]
 80058fe:	43d2      	mvns	r2, r2
 8005900:	400a      	ands	r2, r1
 8005902:	611a      	str	r2, [r3, #16]
  }
}
 8005904:	370c      	adds	r7, #12
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	e000ed00 	.word	0xe000ed00

08005914 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2b04      	cmp	r3, #4
 8005920:	d106      	bne.n	8005930 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8005922:	4b09      	ldr	r3, [pc, #36]	; (8005948 <SysTick_CLKSourceConfig+0x34>)
 8005924:	4a08      	ldr	r2, [pc, #32]	; (8005948 <SysTick_CLKSourceConfig+0x34>)
 8005926:	6812      	ldr	r2, [r2, #0]
 8005928:	f042 0204 	orr.w	r2, r2, #4
 800592c:	601a      	str	r2, [r3, #0]
 800592e:	e005      	b.n	800593c <SysTick_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8005930:	4b05      	ldr	r3, [pc, #20]	; (8005948 <SysTick_CLKSourceConfig+0x34>)
 8005932:	4a05      	ldr	r2, [pc, #20]	; (8005948 <SysTick_CLKSourceConfig+0x34>)
 8005934:	6812      	ldr	r2, [r2, #0]
 8005936:	f022 0204 	bic.w	r2, r2, #4
 800593a:	601a      	str	r2, [r3, #0]
  }
}
 800593c:	370c      	adds	r7, #12
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr
 8005946:	bf00      	nop
 8005948:	e000e010 	.word	0xe000e010

0800594c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b086      	sub	sp, #24
 8005950:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005952:	2300      	movs	r3, #0
 8005954:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005956:	f000 fa77 	bl	8005e48 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800595a:	4b0c      	ldr	r3, [pc, #48]	; (800598c <xTimerCreateTimerTask+0x40>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00e      	beq.n	8005980 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
 8005962:	2303      	movs	r3, #3
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	2300      	movs	r3, #0
 8005968:	9301      	str	r3, [sp, #4]
 800596a:	2300      	movs	r3, #0
 800596c:	9302      	str	r3, [sp, #8]
 800596e:	2300      	movs	r3, #0
 8005970:	9303      	str	r3, [sp, #12]
 8005972:	4807      	ldr	r0, [pc, #28]	; (8005990 <xTimerCreateTimerTask+0x44>)
 8005974:	4907      	ldr	r1, [pc, #28]	; (8005994 <xTimerCreateTimerTask+0x48>)
 8005976:	2246      	movs	r2, #70	; 0x46
 8005978:	2300      	movs	r3, #0
 800597a:	f000 fab5 	bl	8005ee8 <xTaskGenericCreate>
 800597e:	6078      	str	r0, [r7, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
 8005980:	687b      	ldr	r3, [r7, #4]
}
 8005982:	4618      	mov	r0, r3
 8005984:	3708      	adds	r7, #8
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	200000ac 	.word	0x200000ac
 8005990:	08005b05 	.word	0x08005b05
 8005994:	08008b98 	.word	0x08008b98

08005998 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b086      	sub	sp, #24
 800599c:	af00      	add	r7, sp, #0
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	607a      	str	r2, [r7, #4]
 80059a4:	603b      	str	r3, [r7, #0]
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d102      	bne.n	80059b2 <xTimerCreate+0x1a>
	{
		pxNewTimer = NULL;
 80059ac:	2300      	movs	r3, #0
 80059ae:	617b      	str	r3, [r7, #20]
 80059b0:	e01c      	b.n	80059ec <xTimerCreate+0x54>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 80059b2:	2028      	movs	r0, #40	; 0x28
 80059b4:	f002 fe94 	bl	80086e0 <pvPortMalloc>
 80059b8:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d015      	beq.n	80059ec <xTimerCreate+0x54>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
 80059c0:	f000 fa42 	bl	8005e48 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	68ba      	ldr	r2, [r7, #8]
 80059ce:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	683a      	ldr	r2, [r7, #0]
 80059da:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	6a3a      	ldr	r2, [r7, #32]
 80059e0:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	3304      	adds	r3, #4
 80059e6:	4618      	mov	r0, r3
 80059e8:	f002 fcbc 	bl	8008364 <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
 80059ec:	697b      	ldr	r3, [r7, #20]
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3718      	adds	r7, #24
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop

080059f8 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b088      	sub	sp, #32
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60f8      	str	r0, [r7, #12]
 8005a00:	60b9      	str	r1, [r7, #8]
 8005a02:	607a      	str	r2, [r7, #4]
 8005a04:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005a06:	2300      	movs	r3, #0
 8005a08:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005a0a:	4b1d      	ldr	r3, [pc, #116]	; (8005a80 <xTimerGenericCommand+0x88>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d030      	beq.n	8005a74 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	2b05      	cmp	r3, #5
 8005a22:	dc1c      	bgt.n	8005a5e <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005a24:	f001 fbce 	bl	80071c4 <xTaskGetSchedulerState>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b02      	cmp	r3, #2
 8005a2c:	d10b      	bne.n	8005a46 <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005a2e:	4b14      	ldr	r3, [pc, #80]	; (8005a80 <xTimerGenericCommand+0x88>)
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	f107 0310 	add.w	r3, r7, #16
 8005a36:	4610      	mov	r0, r2
 8005a38:	4619      	mov	r1, r3
 8005a3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	f002 f83b 	bl	8007ab8 <xQueueGenericSend>
 8005a42:	61f8      	str	r0, [r7, #28]
 8005a44:	e016      	b.n	8005a74 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005a46:	4b0e      	ldr	r3, [pc, #56]	; (8005a80 <xTimerGenericCommand+0x88>)
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	f107 0310 	add.w	r3, r7, #16
 8005a4e:	4610      	mov	r0, r2
 8005a50:	4619      	mov	r1, r3
 8005a52:	2200      	movs	r2, #0
 8005a54:	2300      	movs	r3, #0
 8005a56:	f002 f82f 	bl	8007ab8 <xQueueGenericSend>
 8005a5a:	61f8      	str	r0, [r7, #28]
 8005a5c:	e00a      	b.n	8005a74 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005a5e:	4b08      	ldr	r3, [pc, #32]	; (8005a80 <xTimerGenericCommand+0x88>)
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	f107 0310 	add.w	r3, r7, #16
 8005a66:	4610      	mov	r0, r2
 8005a68:	4619      	mov	r1, r3
 8005a6a:	683a      	ldr	r2, [r7, #0]
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	f002 f8c9 	bl	8007c04 <xQueueGenericSendFromISR>
 8005a72:	61f8      	str	r0, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005a74:	69fb      	ldr	r3, [r7, #28]
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3720      	adds	r7, #32
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	bf00      	nop
 8005a80:	200000ac 	.word	0x200000ac

08005a84 <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
 8005a84:	b480      	push	{r7}
 8005a86:	b085      	sub	sp, #20
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = ( Timer_t * ) xTimer;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	60fb      	str	r3, [r7, #12]

	return pxTimer->pcTimerName;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3714      	adds	r7, #20
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b086      	sub	sp, #24
 8005aa4:	af02      	add	r7, sp, #8
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005aaa:	4b15      	ldr	r3, [pc, #84]	; (8005b00 <prvProcessExpiredTimer+0x60>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	3304      	adds	r3, #4
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f002 fcbb 	bl	8008434 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	69db      	ldr	r3, [r3, #28]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d115      	bne.n	8005af2 <prvProcessExpiredTimer+0x52>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	699a      	ldr	r2, [r3, #24]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4413      	add	r3, r2
 8005ace:	68f8      	ldr	r0, [r7, #12]
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	683a      	ldr	r2, [r7, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f000 f8a9 	bl	8005c2c <prvInsertTimerInActiveList>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d108      	bne.n	8005af2 <prvProcessExpiredTimer+0x52>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	68f8      	ldr	r0, [r7, #12]
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	2300      	movs	r3, #0
 8005aec:	f7ff ff84 	bl	80059f8 <xTimerGenericCommand>
 8005af0:	60b8      	str	r0, [r7, #8]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	4798      	blx	r3
}
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	200000a4 	.word	0x200000a4

08005b04 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005b0c:	f107 0308 	add.w	r3, r7, #8
 8005b10:	4618      	mov	r0, r3
 8005b12:	f000 f847 	bl	8005ba4 <prvGetNextExpireTime>
 8005b16:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	68f8      	ldr	r0, [r7, #12]
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	f000 f803 	bl	8005b28 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005b22:	f000 f8c5 	bl	8005cb0 <prvProcessReceivedCommands>
	}
 8005b26:	e7f1      	b.n	8005b0c <prvTimerTask+0x8>

08005b28 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005b32:	f000 fe1b 	bl	800676c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005b36:	f107 0308 	add.w	r3, r7, #8
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f000 f856 	bl	8005bec <prvSampleTimeNow>
 8005b40:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d124      	bne.n	8005b92 <prvProcessTimerOrBlockTask+0x6a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d10a      	bne.n	8005b64 <prvProcessTimerOrBlockTask+0x3c>
 8005b4e:	687a      	ldr	r2, [r7, #4]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d806      	bhi.n	8005b64 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005b56:	f000 fe17 	bl	8006788 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	68f9      	ldr	r1, [r7, #12]
 8005b5e:	f7ff ff9f 	bl	8005aa0 <prvProcessExpiredTimer>
 8005b62:	e018      	b.n	8005b96 <prvProcessTimerOrBlockTask+0x6e>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
 8005b64:	4b0d      	ldr	r3, [pc, #52]	; (8005b9c <prvProcessTimerOrBlockTask+0x74>)
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	6879      	ldr	r1, [r7, #4]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	1acb      	subs	r3, r1, r3
 8005b6e:	4610      	mov	r0, r2
 8005b70:	4619      	mov	r1, r3
 8005b72:	f002 fbab 	bl	80082cc <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8005b76:	f000 fe07 	bl	8006788 <xTaskResumeAll>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d10a      	bne.n	8005b96 <prvProcessTimerOrBlockTask+0x6e>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
 8005b80:	4b07      	ldr	r3, [pc, #28]	; (8005ba0 <prvProcessTimerOrBlockTask+0x78>)
 8005b82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b86:	601a      	str	r2, [r3, #0]
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	f3bf 8f6f 	isb	sy
 8005b90:	e001      	b.n	8005b96 <prvProcessTimerOrBlockTask+0x6e>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 8005b92:	f000 fdf9 	bl	8006788 <xTaskResumeAll>
		}
	}
}
 8005b96:	3710      	adds	r7, #16
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	200000ac 	.word	0x200000ac
 8005ba0:	e000ed04 	.word	0xe000ed04

08005ba4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b085      	sub	sp, #20
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005bac:	4b0e      	ldr	r3, [pc, #56]	; (8005be8 <prvGetNextExpireTime+0x44>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	bf14      	ite	ne
 8005bb6:	2300      	movne	r3, #0
 8005bb8:	2301      	moveq	r3, #1
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d105      	bne.n	8005bd6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005bca:	4b07      	ldr	r3, [pc, #28]	; (8005be8 <prvGetNextExpireTime+0x44>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	60fb      	str	r3, [r7, #12]
 8005bd4:	e001      	b.n	8005bda <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005bda:	68fb      	ldr	r3, [r7, #12]
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3714      	adds	r7, #20
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr
 8005be8:	200000a4 	.word	0x200000a4

08005bec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005bf4:	f000 fe4e 	bl	8006894 <xTaskGetTickCount>
 8005bf8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005bfa:	4b0b      	ldr	r3, [pc, #44]	; (8005c28 <prvSampleTimeNow+0x3c>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d205      	bcs.n	8005c10 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005c04:	f000 f8ce 	bl	8005da4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	601a      	str	r2, [r3, #0]
 8005c0e:	e002      	b.n	8005c16 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005c16:	4b04      	ldr	r3, [pc, #16]	; (8005c28 <prvSampleTimeNow+0x3c>)
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3710      	adds	r7, #16
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	200000b0 	.word	0x200000b0

08005c2c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b086      	sub	sp, #24
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	607a      	str	r2, [r7, #4]
 8005c38:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	68ba      	ldr	r2, [r7, #8]
 8005c42:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005c4a:	68ba      	ldr	r2, [r7, #8]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	d812      	bhi.n	8005c78 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	1ad2      	subs	r2, r2, r3
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	699b      	ldr	r3, [r3, #24]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d302      	bcc.n	8005c66 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005c60:	2301      	movs	r3, #1
 8005c62:	617b      	str	r3, [r7, #20]
 8005c64:	e01b      	b.n	8005c9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005c66:	4b10      	ldr	r3, [pc, #64]	; (8005ca8 <prvInsertTimerInActiveList+0x7c>)
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	3304      	adds	r3, #4
 8005c6e:	4610      	mov	r0, r2
 8005c70:	4619      	mov	r1, r3
 8005c72:	f002 fba7 	bl	80083c4 <vListInsert>
 8005c76:	e012      	b.n	8005c9e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d206      	bcs.n	8005c8e <prvInsertTimerInActiveList+0x62>
 8005c80:	68ba      	ldr	r2, [r7, #8]
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d302      	bcc.n	8005c8e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	617b      	str	r3, [r7, #20]
 8005c8c:	e007      	b.n	8005c9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005c8e:	4b07      	ldr	r3, [pc, #28]	; (8005cac <prvInsertTimerInActiveList+0x80>)
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	3304      	adds	r3, #4
 8005c96:	4610      	mov	r0, r2
 8005c98:	4619      	mov	r1, r3
 8005c9a:	f002 fb93 	bl	80083c4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005c9e:	697b      	ldr	r3, [r7, #20]
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3718      	adds	r7, #24
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	200000a8 	.word	0x200000a8
 8005cac:	200000a4 	.word	0x200000a4

08005cb0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b08a      	sub	sp, #40	; 0x28
 8005cb4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005cb6:	e063      	b.n	8005d80 <prvProcessReceivedCommands+0xd0>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	db60      	blt.n	8005d80 <prvProcessReceivedCommands+0xd0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d004      	beq.n	8005cd4 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	3304      	adds	r3, #4
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f002 fbb0 	bl	8008434 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005cd4:	1d3b      	adds	r3, r7, #4
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7ff ff88 	bl	8005bec <prvSampleTimeNow>
 8005cdc:	61b8      	str	r0, [r7, #24]

			switch( xMessage.xMessageID )
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	2b09      	cmp	r3, #9
 8005ce2:	d84c      	bhi.n	8005d7e <prvProcessReceivedCommands+0xce>
 8005ce4:	a201      	add	r2, pc, #4	; (adr r2, 8005cec <prvProcessReceivedCommands+0x3c>)
 8005ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cea:	bf00      	nop
 8005cec:	08005d15 	.word	0x08005d15
 8005cf0:	08005d15 	.word	0x08005d15
 8005cf4:	08005d15 	.word	0x08005d15
 8005cf8:	08005d7f 	.word	0x08005d7f
 8005cfc:	08005d5b 	.word	0x08005d5b
 8005d00:	08005d77 	.word	0x08005d77
 8005d04:	08005d15 	.word	0x08005d15
 8005d08:	08005d15 	.word	0x08005d15
 8005d0c:	08005d7f 	.word	0x08005d7f
 8005d10:	08005d5b 	.word	0x08005d5b
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	699b      	ldr	r3, [r3, #24]
 8005d1a:	441a      	add	r2, r3
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	69f8      	ldr	r0, [r7, #28]
 8005d20:	4611      	mov	r1, r2
 8005d22:	69ba      	ldr	r2, [r7, #24]
 8005d24:	f7ff ff82 	bl	8005c2c <prvInsertTimerInActiveList>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d114      	bne.n	8005d58 <prvProcessReceivedCommands+0xa8>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d32:	69f8      	ldr	r0, [r7, #28]
 8005d34:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	69db      	ldr	r3, [r3, #28]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d10c      	bne.n	8005d58 <prvProcessReceivedCommands+0xa8>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005d3e:	68fa      	ldr	r2, [r7, #12]
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	4413      	add	r3, r2
 8005d46:	2200      	movs	r2, #0
 8005d48:	9200      	str	r2, [sp, #0]
 8005d4a:	69f8      	ldr	r0, [r7, #28]
 8005d4c:	2100      	movs	r1, #0
 8005d4e:	461a      	mov	r2, r3
 8005d50:	2300      	movs	r3, #0
 8005d52:	f7ff fe51 	bl	80059f8 <xTimerGenericCommand>
 8005d56:	6178      	str	r0, [r7, #20]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 8005d58:	e012      	b.n	8005d80 <prvProcessReceivedCommands+0xd0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005d5a:	68fa      	ldr	r2, [r7, #12]
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	619a      	str	r2, [r3, #24]
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	699a      	ldr	r2, [r3, #24]
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	4413      	add	r3, r2
 8005d68:	69f8      	ldr	r0, [r7, #28]
 8005d6a:	4619      	mov	r1, r3
 8005d6c:	69ba      	ldr	r2, [r7, #24]
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	f7ff ff5c 	bl	8005c2c <prvInsertTimerInActiveList>
					break;
 8005d74:	e004      	b.n	8005d80 <prvProcessReceivedCommands+0xd0>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
 8005d76:	69f8      	ldr	r0, [r7, #28]
 8005d78:	f002 fd4a 	bl	8008810 <vPortFree>
					break;
 8005d7c:	e000      	b.n	8005d80 <prvProcessReceivedCommands+0xd0>

				default	:
					/* Don't expect to get here. */
					break;
 8005d7e:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005d80:	4b07      	ldr	r3, [pc, #28]	; (8005da0 <prvProcessReceivedCommands+0xf0>)
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	f107 0308 	add.w	r3, r7, #8
 8005d88:	4610      	mov	r0, r2
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	2300      	movs	r3, #0
 8005d90:	f001 ffd6 	bl	8007d40 <xQueueGenericReceive>
 8005d94:	4603      	mov	r3, r0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d18e      	bne.n	8005cb8 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
 8005d9a:	3720      	adds	r7, #32
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	200000ac 	.word	0x200000ac

08005da4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b088      	sub	sp, #32
 8005da8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005daa:	e037      	b.n	8005e1c <prvSwitchTimerLists+0x78>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005dac:	4b24      	ldr	r3, [pc, #144]	; (8005e40 <prvSwitchTimerLists+0x9c>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005db6:	4b22      	ldr	r3, [pc, #136]	; (8005e40 <prvSwitchTimerLists+0x9c>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	3304      	adds	r3, #4
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f002 fb35 	bl	8008434 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dce:	6938      	ldr	r0, [r7, #16]
 8005dd0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d120      	bne.n	8005e1c <prvSwitchTimerLists+0x78>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	699a      	ldr	r2, [r3, #24]
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	4413      	add	r3, r2
 8005de2:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d90e      	bls.n	8005e0a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005df8:	4b11      	ldr	r3, [pc, #68]	; (8005e40 <prvSwitchTimerLists+0x9c>)
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	3304      	adds	r3, #4
 8005e00:	4610      	mov	r0, r2
 8005e02:	4619      	mov	r1, r3
 8005e04:	f002 fade 	bl	80083c4 <vListInsert>
 8005e08:	e008      	b.n	8005e1c <prvSwitchTimerLists+0x78>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	9300      	str	r3, [sp, #0]
 8005e0e:	6938      	ldr	r0, [r7, #16]
 8005e10:	2100      	movs	r1, #0
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	2300      	movs	r3, #0
 8005e16:	f7ff fdef 	bl	80059f8 <xTimerGenericCommand>
 8005e1a:	60b8      	str	r0, [r7, #8]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005e1c:	4b08      	ldr	r3, [pc, #32]	; (8005e40 <prvSwitchTimerLists+0x9c>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d1c2      	bne.n	8005dac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005e26:	4b06      	ldr	r3, [pc, #24]	; (8005e40 <prvSwitchTimerLists+0x9c>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8005e2c:	4b05      	ldr	r3, [pc, #20]	; (8005e44 <prvSwitchTimerLists+0xa0>)
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	4b03      	ldr	r3, [pc, #12]	; (8005e40 <prvSwitchTimerLists+0x9c>)
 8005e32:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8005e34:	4b03      	ldr	r3, [pc, #12]	; (8005e44 <prvSwitchTimerLists+0xa0>)
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	601a      	str	r2, [r3, #0]
}
 8005e3a:	3718      	adds	r7, #24
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	200000a4 	.word	0x200000a4
 8005e44:	200000a8 	.word	0x200000a8

08005e48 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005e4c:	f002 fba8 	bl	80085a0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005e50:	4b0d      	ldr	r3, [pc, #52]	; (8005e88 <prvCheckForValidListAndQueue+0x40>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d113      	bne.n	8005e80 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8005e58:	480c      	ldr	r0, [pc, #48]	; (8005e8c <prvCheckForValidListAndQueue+0x44>)
 8005e5a:	f002 fa63 	bl	8008324 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005e5e:	480c      	ldr	r0, [pc, #48]	; (8005e90 <prvCheckForValidListAndQueue+0x48>)
 8005e60:	f002 fa60 	bl	8008324 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005e64:	4b0b      	ldr	r3, [pc, #44]	; (8005e94 <prvCheckForValidListAndQueue+0x4c>)
 8005e66:	4a09      	ldr	r2, [pc, #36]	; (8005e8c <prvCheckForValidListAndQueue+0x44>)
 8005e68:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005e6a:	4b0b      	ldr	r3, [pc, #44]	; (8005e98 <prvCheckForValidListAndQueue+0x50>)
 8005e6c:	4a08      	ldr	r2, [pc, #32]	; (8005e90 <prvCheckForValidListAndQueue+0x48>)
 8005e6e:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8005e70:	2005      	movs	r0, #5
 8005e72:	210c      	movs	r1, #12
 8005e74:	2200      	movs	r2, #0
 8005e76:	f001 fda3 	bl	80079c0 <xQueueGenericCreate>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	4b02      	ldr	r3, [pc, #8]	; (8005e88 <prvCheckForValidListAndQueue+0x40>)
 8005e7e:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e80:	f002 fba6 	bl	80085d0 <vPortExitCritical>
}
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	200000ac 	.word	0x200000ac
 8005e8c:	2000007c 	.word	0x2000007c
 8005e90:	20000090 	.word	0x20000090
 8005e94:	200000a4 	.word	0x200000a4
 8005e98:	200000a8 	.word	0x200000a8

08005e9c <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b084      	sub	sp, #16
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	60fb      	str	r3, [r7, #12]

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 8005ea8:	f002 fb7a 	bl	80085a0 <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	695b      	ldr	r3, [r3, #20]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	bf0c      	ite	eq
 8005eb4:	2300      	moveq	r3, #0
 8005eb6:	2301      	movne	r3, #1
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
 8005ebc:	f002 fb88 	bl	80085d0 <vPortExitCritical>

	return xTimerIsInActiveList;
 8005ec0:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3710      	adds	r7, #16
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop

08005ecc <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	60fb      	str	r3, [r7, #12]

	return pxTimer->pvTimerID;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6a1b      	ldr	r3, [r3, #32]
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3714      	adds	r7, #20
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b08a      	sub	sp, #40	; 0x28
 8005eec:	af02      	add	r7, sp, #8
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	603b      	str	r3, [r7, #0]
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	80fb      	strh	r3, [r7, #6]
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 8005ef8:	88fb      	ldrh	r3, [r7, #6]
 8005efa:	4618      	mov	r0, r3
 8005efc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005efe:	f001 f8e5 	bl	80070cc <prvAllocateTCBAndStack>
 8005f02:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d065      	beq.n	8005fd6 <xTaskGenericCreate+0xee>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f0e:	88fb      	ldrh	r3, [r7, #6]
 8005f10:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005f14:	3b01      	subs	r3, #1
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	4413      	add	r3, r2
 8005f1a:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	f023 0307 	bic.w	r3, r3, #7
 8005f22:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 8005f24:	88fb      	ldrh	r3, [r7, #6]
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	69b8      	ldr	r0, [r7, #24]
 8005f2a:	68b9      	ldr	r1, [r7, #8]
 8005f2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f30:	f000 ffcc 	bl	8006ecc <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005f34:	6978      	ldr	r0, [r7, #20]
 8005f36:	68f9      	ldr	r1, [r7, #12]
 8005f38:	683a      	ldr	r2, [r7, #0]
 8005f3a:	f002 faa5 	bl	8008488 <pxPortInitialiseStack>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8005f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d002      	beq.n	8005f50 <xTaskGenericCreate+0x68>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f4c:	69ba      	ldr	r2, [r7, #24]
 8005f4e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 8005f50:	f002 fb26 	bl	80085a0 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8005f54:	4b2e      	ldr	r3, [pc, #184]	; (8006010 <xTaskGenericCreate+0x128>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	1c5a      	adds	r2, r3, #1
 8005f5a:	4b2d      	ldr	r3, [pc, #180]	; (8006010 <xTaskGenericCreate+0x128>)
 8005f5c:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 8005f5e:	4b2d      	ldr	r3, [pc, #180]	; (8006014 <xTaskGenericCreate+0x12c>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d109      	bne.n	8005f7a <xTaskGenericCreate+0x92>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8005f66:	4b2b      	ldr	r3, [pc, #172]	; (8006014 <xTaskGenericCreate+0x12c>)
 8005f68:	69ba      	ldr	r2, [r7, #24]
 8005f6a:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005f6c:	4b28      	ldr	r3, [pc, #160]	; (8006010 <xTaskGenericCreate+0x128>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d10f      	bne.n	8005f94 <xTaskGenericCreate+0xac>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 8005f74:	f000 fffc 	bl	8006f70 <prvInitialiseTaskLists>
 8005f78:	e00c      	b.n	8005f94 <xTaskGenericCreate+0xac>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8005f7a:	4b27      	ldr	r3, [pc, #156]	; (8006018 <xTaskGenericCreate+0x130>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d108      	bne.n	8005f94 <xTaskGenericCreate+0xac>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8005f82:	4b24      	ldr	r3, [pc, #144]	; (8006014 <xTaskGenericCreate+0x12c>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d802      	bhi.n	8005f94 <xTaskGenericCreate+0xac>
					{
						pxCurrentTCB = pxNewTCB;
 8005f8e:	4b21      	ldr	r3, [pc, #132]	; (8006014 <xTaskGenericCreate+0x12c>)
 8005f90:	69ba      	ldr	r2, [r7, #24]
 8005f92:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8005f94:	4b21      	ldr	r3, [pc, #132]	; (800601c <xTaskGenericCreate+0x134>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	1c5a      	adds	r2, r3, #1
 8005f9a:	4b20      	ldr	r3, [pc, #128]	; (800601c <xTaskGenericCreate+0x134>)
 8005f9c:	601a      	str	r2, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	409a      	lsls	r2, r3
 8005fa6:	4b1e      	ldr	r3, [pc, #120]	; (8006020 <xTaskGenericCreate+0x138>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	431a      	orrs	r2, r3
 8005fac:	4b1c      	ldr	r3, [pc, #112]	; (8006020 <xTaskGenericCreate+0x138>)
 8005fae:	601a      	str	r2, [r3, #0]
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	4413      	add	r3, r2
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	4a19      	ldr	r2, [pc, #100]	; (8006024 <xTaskGenericCreate+0x13c>)
 8005fbe:	441a      	add	r2, r3
 8005fc0:	69bb      	ldr	r3, [r7, #24]
 8005fc2:	3304      	adds	r3, #4
 8005fc4:	4610      	mov	r0, r2
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	f002 f9d8 	bl	800837c <vListInsertEnd>

			xReturn = pdPASS;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8005fd0:	f002 fafe 	bl	80085d0 <vPortExitCritical>
 8005fd4:	e002      	b.n	8005fdc <xTaskGenericCreate+0xf4>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8005fda:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d111      	bne.n	8006006 <xTaskGenericCreate+0x11e>
	{
		if( xSchedulerRunning != pdFALSE )
 8005fe2:	4b0d      	ldr	r3, [pc, #52]	; (8006018 <xTaskGenericCreate+0x130>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00d      	beq.n	8006006 <xTaskGenericCreate+0x11e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8005fea:	4b0a      	ldr	r3, [pc, #40]	; (8006014 <xTaskGenericCreate+0x12c>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d207      	bcs.n	8006006 <xTaskGenericCreate+0x11e>
			{
				taskYIELD_IF_USING_PREEMPTION();
 8005ff6:	4b0c      	ldr	r3, [pc, #48]	; (8006028 <xTaskGenericCreate+0x140>)
 8005ff8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ffc:	601a      	str	r2, [r3, #0]
 8005ffe:	f3bf 8f4f 	dsb	sy
 8006002:	f3bf 8f6f 	isb	sy
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
 8006006:	69fb      	ldr	r3, [r7, #28]
}
 8006008:	4618      	mov	r0, r3
 800600a:	3720      	adds	r7, #32
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}
 8006010:	2000018c 	.word	0x2000018c
 8006014:	200000b4 	.word	0x200000b4
 8006018:	20000198 	.word	0x20000198
 800601c:	200001a8 	.word	0x200001a8
 8006020:	20000194 	.word	0x20000194
 8006024:	200000b8 	.word	0x200000b8
 8006028:	e000ed04 	.word	0xe000ed04

0800602c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006034:	f002 fab4 	bl	80085a0 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d102      	bne.n	8006044 <vTaskDelete+0x18>
 800603e:	4b2c      	ldr	r3, [pc, #176]	; (80060f0 <vTaskDelete+0xc4>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	e000      	b.n	8006046 <vTaskDelete+0x1a>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	3304      	adds	r3, #4
 800604c:	4618      	mov	r0, r3
 800604e:	f002 f9f1 	bl	8008434 <uxListRemove>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d115      	bne.n	8006084 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800605c:	4925      	ldr	r1, [pc, #148]	; (80060f4 <vTaskDelete+0xc8>)
 800605e:	4613      	mov	r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	4413      	add	r3, r2
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	440b      	add	r3, r1
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d10a      	bne.n	8006084 <vTaskDelete+0x58>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006072:	2201      	movs	r2, #1
 8006074:	fa02 f303 	lsl.w	r3, r2, r3
 8006078:	43da      	mvns	r2, r3
 800607a:	4b1f      	ldr	r3, [pc, #124]	; (80060f8 <vTaskDelete+0xcc>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	401a      	ands	r2, r3
 8006080:	4b1d      	ldr	r3, [pc, #116]	; (80060f8 <vTaskDelete+0xcc>)
 8006082:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006088:	2b00      	cmp	r3, #0
 800608a:	d004      	beq.n	8006096 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	3318      	adds	r3, #24
 8006090:	4618      	mov	r0, r3
 8006092:	f002 f9cf 	bl	8008434 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	3304      	adds	r3, #4
 800609a:	4818      	ldr	r0, [pc, #96]	; (80060fc <vTaskDelete+0xd0>)
 800609c:	4619      	mov	r1, r3
 800609e:	f002 f96d 	bl	800837c <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
 80060a2:	4b17      	ldr	r3, [pc, #92]	; (8006100 <vTaskDelete+0xd4>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	1c5a      	adds	r2, r3, #1
 80060a8:	4b15      	ldr	r3, [pc, #84]	; (8006100 <vTaskDelete+0xd4>)
 80060aa:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
 80060ac:	4b15      	ldr	r3, [pc, #84]	; (8006104 <vTaskDelete+0xd8>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	1c5a      	adds	r2, r3, #1
 80060b2:	4b14      	ldr	r3, [pc, #80]	; (8006104 <vTaskDelete+0xd8>)
 80060b4:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 80060b6:	f002 fa8b 	bl	80085d0 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80060ba:	4b13      	ldr	r3, [pc, #76]	; (8006108 <vTaskDelete+0xdc>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d013      	beq.n	80060ea <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80060c2:	4b0b      	ldr	r3, [pc, #44]	; (80060f0 <vTaskDelete+0xc4>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68fa      	ldr	r2, [r7, #12]
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d108      	bne.n	80060de <vTaskDelete+0xb2>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
 80060cc:	4b0f      	ldr	r3, [pc, #60]	; (800610c <vTaskDelete+0xe0>)
 80060ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060d2:	601a      	str	r2, [r3, #0]
 80060d4:	f3bf 8f4f 	dsb	sy
 80060d8:	f3bf 8f6f 	isb	sy
 80060dc:	e005      	b.n	80060ea <vTaskDelete+0xbe>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
 80060de:	f002 fa5f 	bl	80085a0 <vPortEnterCritical>
				{
					prvResetNextTaskUnblockTime();
 80060e2:	f001 f83b 	bl	800715c <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
 80060e6:	f002 fa73 	bl	80085d0 <vPortExitCritical>
			}
		}
	}
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	200000b4 	.word	0x200000b4
 80060f4:	200000b8 	.word	0x200000b8
 80060f8:	20000194 	.word	0x20000194
 80060fc:	20000160 	.word	0x20000160
 8006100:	20000174 	.word	0x20000174
 8006104:	200001a8 	.word	0x200001a8
 8006108:	20000198 	.word	0x20000198
 800610c:	e000ed04 	.word	0xe000ed04

08006110 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006110:	b580      	push	{r7, lr}
 8006112:	b086      	sub	sp, #24
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800611a:	2300      	movs	r3, #0
 800611c:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );
		configASSERT( uxSchedulerSuspended == 0 );

		vTaskSuspendAll();
 800611e:	f000 fb25 	bl	800676c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006122:	4b29      	ldr	r3, [pc, #164]	; (80061c8 <vTaskDelayUntil+0xb8>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	4413      	add	r3, r2
 8006130:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	429a      	cmp	r2, r3
 800613a:	d90b      	bls.n	8006154 <vTaskDelayUntil+0x44>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	429a      	cmp	r2, r3
 8006144:	d911      	bls.n	800616a <vTaskDelayUntil+0x5a>
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	429a      	cmp	r2, r3
 800614c:	d90d      	bls.n	800616a <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 800614e:	2301      	movs	r3, #1
 8006150:	617b      	str	r3, [r7, #20]
 8006152:	e00a      	b.n	800616a <vTaskDelayUntil+0x5a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	429a      	cmp	r2, r3
 800615c:	d803      	bhi.n	8006166 <vTaskDelayUntil+0x56>
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	429a      	cmp	r2, r3
 8006164:	d901      	bls.n	800616a <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 8006166:	2301      	movs	r3, #1
 8006168:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d017      	beq.n	80061a6 <vTaskDelayUntil+0x96>
			{
				traceTASK_DELAY_UNTIL();

				/* Remove the task from the ready list before adding it to the
				blocked list as the same list item is used for both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006176:	4b15      	ldr	r3, [pc, #84]	; (80061cc <vTaskDelayUntil+0xbc>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	3304      	adds	r3, #4
 800617c:	4618      	mov	r0, r3
 800617e:	f002 f959 	bl	8008434 <uxListRemove>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d10b      	bne.n	80061a0 <vTaskDelayUntil+0x90>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006188:	4b10      	ldr	r3, [pc, #64]	; (80061cc <vTaskDelayUntil+0xbc>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800618e:	2201      	movs	r2, #1
 8006190:	fa02 f303 	lsl.w	r3, r2, r3
 8006194:	43da      	mvns	r2, r3
 8006196:	4b0e      	ldr	r3, [pc, #56]	; (80061d0 <vTaskDelayUntil+0xc0>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	401a      	ands	r2, r3
 800619c:	4b0c      	ldr	r3, [pc, #48]	; (80061d0 <vTaskDelayUntil+0xc0>)
 800619e:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f000 ff5d 	bl	8007060 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80061a6:	f000 faef 	bl	8006788 <xTaskResumeAll>
 80061aa:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d107      	bne.n	80061c2 <vTaskDelayUntil+0xb2>
		{
			portYIELD_WITHIN_API();
 80061b2:	4b08      	ldr	r3, [pc, #32]	; (80061d4 <vTaskDelayUntil+0xc4>)
 80061b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061b8:	601a      	str	r2, [r3, #0]
 80061ba:	f3bf 8f4f 	dsb	sy
 80061be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80061c2:	3718      	adds	r7, #24
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}
 80061c8:	20000190 	.word	0x20000190
 80061cc:	200000b4 	.word	0x200000b4
 80061d0:	20000194 	.word	0x20000194
 80061d4:	e000ed04 	.word	0xe000ed04

080061d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
 80061e0:	2300      	movs	r3, #0
 80061e2:	60fb      	str	r3, [r7, #12]


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d021      	beq.n	800622e <vTaskDelay+0x56>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
 80061ea:	f000 fabf 	bl	800676c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 80061ee:	4b17      	ldr	r3, [pc, #92]	; (800624c <vTaskDelay+0x74>)
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4413      	add	r3, r2
 80061f6:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80061f8:	4b15      	ldr	r3, [pc, #84]	; (8006250 <vTaskDelay+0x78>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	3304      	adds	r3, #4
 80061fe:	4618      	mov	r0, r3
 8006200:	f002 f918 	bl	8008434 <uxListRemove>
 8006204:	4603      	mov	r3, r0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d10b      	bne.n	8006222 <vTaskDelay+0x4a>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800620a:	4b11      	ldr	r3, [pc, #68]	; (8006250 <vTaskDelay+0x78>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006210:	2201      	movs	r2, #1
 8006212:	fa02 f303 	lsl.w	r3, r2, r3
 8006216:	43da      	mvns	r2, r3
 8006218:	4b0e      	ldr	r3, [pc, #56]	; (8006254 <vTaskDelay+0x7c>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	401a      	ands	r2, r3
 800621e:	4b0d      	ldr	r3, [pc, #52]	; (8006254 <vTaskDelay+0x7c>)
 8006220:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8006222:	68b8      	ldr	r0, [r7, #8]
 8006224:	f000 ff1c 	bl	8007060 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006228:	f000 faae 	bl	8006788 <xTaskResumeAll>
 800622c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d107      	bne.n	8006244 <vTaskDelay+0x6c>
		{
			portYIELD_WITHIN_API();
 8006234:	4b08      	ldr	r3, [pc, #32]	; (8006258 <vTaskDelay+0x80>)
 8006236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800623a:	601a      	str	r2, [r3, #0]
 800623c:	f3bf 8f4f 	dsb	sy
 8006240:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
 800624a:	bf00      	nop
 800624c:	20000190 	.word	0x20000190
 8006250:	200000b4 	.word	0x200000b4
 8006254:	20000194 	.word	0x20000194
 8006258:	e000ed04 	.word	0xe000ed04

0800625c <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( TaskHandle_t xTask )
	{
 800625c:	b580      	push	{r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
 8006264:	f002 f99c 	bl	80085a0 <vPortEnterCritical>
		{
			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d102      	bne.n	8006274 <uxTaskPriorityGet+0x18>
 800626e:	4b07      	ldr	r3, [pc, #28]	; (800628c <uxTaskPriorityGet+0x30>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	e000      	b.n	8006276 <uxTaskPriorityGet+0x1a>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800627c:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 800627e:	f002 f9a7 	bl	80085d0 <vPortExitCritical>

		return uxReturn;
 8006282:	68bb      	ldr	r3, [r7, #8]
	}
 8006284:	4618      	mov	r0, r3
 8006286:	3710      	adds	r7, #16
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}
 800628c:	200000b4 	.word	0x200000b4

08006290 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( TaskHandle_t xTask )
	{
 8006290:	b480      	push	{r7}
 8006292:	b089      	sub	sp, #36	; 0x24
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006298:	f3ef 8211 	mrs	r2, BASEPRI
 800629c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a0:	f383 8811 	msr	BASEPRI, r3
 80062a4:	f3bf 8f6f 	isb	sy
 80062a8:	f3bf 8f4f 	dsb	sy
 80062ac:	613a      	str	r2, [r7, #16]
 80062ae:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80062b0:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
 80062b2:	61fb      	str	r3, [r7, #28]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d102      	bne.n	80062c0 <uxTaskPriorityGetFromISR+0x30>
 80062ba:	4b0a      	ldr	r3, [pc, #40]	; (80062e4 <uxTaskPriorityGetFromISR+0x54>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	e000      	b.n	80062c2 <uxTaskPriorityGetFromISR+0x32>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	61bb      	str	r3, [r7, #24]
			uxReturn = pxTCB->uxPriority;
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062c8:	617b      	str	r3, [r7, #20]
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
 80062d4:	697b      	ldr	r3, [r7, #20]
	}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3724      	adds	r7, #36	; 0x24
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	200000b4 	.word	0x200000b4

080062e8 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b086      	sub	sp, #24
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 80062f2:	2300      	movs	r3, #0
 80062f4:	617b      	str	r3, [r7, #20]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	2b04      	cmp	r3, #4
 80062fa:	d901      	bls.n	8006300 <vTaskPrioritySet+0x18>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80062fc:	2304      	movs	r3, #4
 80062fe:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 8006300:	f002 f94e 	bl	80085a0 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d102      	bne.n	8006310 <vTaskPrioritySet+0x28>
 800630a:	4b43      	ldr	r3, [pc, #268]	; (8006418 <vTaskPrioritySet+0x130>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	e000      	b.n	8006312 <vTaskPrioritySet+0x2a>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	613b      	str	r3, [r7, #16]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006318:	60fb      	str	r3, [r7, #12]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	429a      	cmp	r2, r3
 8006320:	d074      	beq.n	800640c <vTaskPrioritySet+0x124>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 8006322:	683a      	ldr	r2, [r7, #0]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	429a      	cmp	r2, r3
 8006328:	d90d      	bls.n	8006346 <vTaskPrioritySet+0x5e>
				{
					if( pxTCB != pxCurrentTCB )
 800632a:	4b3b      	ldr	r3, [pc, #236]	; (8006418 <vTaskPrioritySet+0x130>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	693a      	ldr	r2, [r7, #16]
 8006330:	429a      	cmp	r2, r3
 8006332:	d00f      	beq.n	8006354 <vTaskPrioritySet+0x6c>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8006334:	4b38      	ldr	r3, [pc, #224]	; (8006418 <vTaskPrioritySet+0x130>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	429a      	cmp	r2, r3
 800633e:	d809      	bhi.n	8006354 <vTaskPrioritySet+0x6c>
						{
							xYieldRequired = pdTRUE;
 8006340:	2301      	movs	r3, #1
 8006342:	617b      	str	r3, [r7, #20]
 8006344:	e006      	b.n	8006354 <vTaskPrioritySet+0x6c>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 8006346:	4b34      	ldr	r3, [pc, #208]	; (8006418 <vTaskPrioritySet+0x130>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	693a      	ldr	r2, [r7, #16]
 800634c:	429a      	cmp	r2, r3
 800634e:	d101      	bne.n	8006354 <vTaskPrioritySet+0x6c>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 8006350:	2301      	movs	r3, #1
 8006352:	617b      	str	r3, [r7, #20]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006358:	60bb      	str	r3, [r7, #8]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006362:	429a      	cmp	r2, r3
 8006364:	d102      	bne.n	800636c <vTaskPrioritySet+0x84>
					{
						pxTCB->uxPriority = uxNewPriority;
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	683a      	ldr	r2, [r7, #0]
 800636a:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	683a      	ldr	r2, [r7, #0]
 8006370:	641a      	str	r2, [r3, #64]	; 0x40
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	699b      	ldr	r3, [r3, #24]
 8006376:	2b00      	cmp	r3, #0
 8006378:	db04      	blt.n	8006384 <vTaskPrioritySet+0x9c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	f1c3 0205 	rsb	r2, r3, #5
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change it's priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	6959      	ldr	r1, [r3, #20]
 8006388:	68ba      	ldr	r2, [r7, #8]
 800638a:	4613      	mov	r3, r2
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	4413      	add	r3, r2
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	4a22      	ldr	r2, [pc, #136]	; (800641c <vTaskPrioritySet+0x134>)
 8006394:	4413      	add	r3, r2
 8006396:	4299      	cmp	r1, r3
 8006398:	d101      	bne.n	800639e <vTaskPrioritySet+0xb6>
 800639a:	2301      	movs	r3, #1
 800639c:	e000      	b.n	80063a0 <vTaskPrioritySet+0xb8>
 800639e:	2300      	movs	r3, #0
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d028      	beq.n	80063f6 <vTaskPrioritySet+0x10e>
				{
					/* The task is currently in its ready list - remove before adding
					it to it's new ready list.  As we are in a critical section we
					can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	3304      	adds	r3, #4
 80063a8:	4618      	mov	r0, r3
 80063aa:	f002 f843 	bl	8008434 <uxListRemove>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d109      	bne.n	80063c8 <vTaskPrioritySet+0xe0>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	2201      	movs	r2, #1
 80063b8:	fa02 f303 	lsl.w	r3, r2, r3
 80063bc:	43da      	mvns	r2, r3
 80063be:	4b18      	ldr	r3, [pc, #96]	; (8006420 <vTaskPrioritySet+0x138>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	401a      	ands	r2, r3
 80063c4:	4b16      	ldr	r3, [pc, #88]	; (8006420 <vTaskPrioritySet+0x138>)
 80063c6:	601a      	str	r2, [r3, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063cc:	2201      	movs	r2, #1
 80063ce:	409a      	lsls	r2, r3
 80063d0:	4b13      	ldr	r3, [pc, #76]	; (8006420 <vTaskPrioritySet+0x138>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	431a      	orrs	r2, r3
 80063d6:	4b12      	ldr	r3, [pc, #72]	; (8006420 <vTaskPrioritySet+0x138>)
 80063d8:	601a      	str	r2, [r3, #0]
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063de:	4613      	mov	r3, r2
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	4413      	add	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4a0d      	ldr	r2, [pc, #52]	; (800641c <vTaskPrioritySet+0x134>)
 80063e8:	441a      	add	r2, r3
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	3304      	adds	r3, #4
 80063ee:	4610      	mov	r0, r2
 80063f0:	4619      	mov	r1, r3
 80063f2:	f001 ffc3 	bl	800837c <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired == pdTRUE )
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d107      	bne.n	800640c <vTaskPrioritySet+0x124>
				{
					taskYIELD_IF_USING_PREEMPTION();
 80063fc:	4b09      	ldr	r3, [pc, #36]	; (8006424 <vTaskPrioritySet+0x13c>)
 80063fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006402:	601a      	str	r2, [r3, #0]
 8006404:	f3bf 8f4f 	dsb	sy
 8006408:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 800640c:	f002 f8e0 	bl	80085d0 <vPortExitCritical>
	}
 8006410:	3718      	adds	r7, #24
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	200000b4 	.word	0x200000b4
 800641c:	200000b8 	.word	0x200000b8
 8006420:	20000194 	.word	0x20000194
 8006424:	e000ed04 	.word	0xe000ed04

08006428 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8006428:	b580      	push	{r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006430:	f002 f8b6 	bl	80085a0 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d102      	bne.n	8006440 <vTaskSuspend+0x18>
 800643a:	4b30      	ldr	r3, [pc, #192]	; (80064fc <vTaskSuspend+0xd4>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	e000      	b.n	8006442 <vTaskSuspend+0x1a>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	3304      	adds	r3, #4
 8006448:	4618      	mov	r0, r3
 800644a:	f001 fff3 	bl	8008434 <uxListRemove>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d115      	bne.n	8006480 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006458:	4929      	ldr	r1, [pc, #164]	; (8006500 <vTaskSuspend+0xd8>)
 800645a:	4613      	mov	r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	4413      	add	r3, r2
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	440b      	add	r3, r1
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d10a      	bne.n	8006480 <vTaskSuspend+0x58>
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800646e:	2201      	movs	r2, #1
 8006470:	fa02 f303 	lsl.w	r3, r2, r3
 8006474:	43da      	mvns	r2, r3
 8006476:	4b23      	ldr	r3, [pc, #140]	; (8006504 <vTaskSuspend+0xdc>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	401a      	ands	r2, r3
 800647c:	4b21      	ldr	r3, [pc, #132]	; (8006504 <vTaskSuspend+0xdc>)
 800647e:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006484:	2b00      	cmp	r3, #0
 8006486:	d004      	beq.n	8006492 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	3318      	adds	r3, #24
 800648c:	4618      	mov	r0, r3
 800648e:	f001 ffd1 	bl	8008434 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	3304      	adds	r3, #4
 8006496:	481c      	ldr	r0, [pc, #112]	; (8006508 <vTaskSuspend+0xe0>)
 8006498:	4619      	mov	r1, r3
 800649a:	f001 ff6f 	bl	800837c <vListInsertEnd>
		}
		taskEXIT_CRITICAL();
 800649e:	f002 f897 	bl	80085d0 <vPortExitCritical>

		if( pxTCB == pxCurrentTCB )
 80064a2:	4b16      	ldr	r3, [pc, #88]	; (80064fc <vTaskSuspend+0xd4>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68fa      	ldr	r2, [r7, #12]
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d119      	bne.n	80064e0 <vTaskSuspend+0xb8>
		{
			if( xSchedulerRunning != pdFALSE )
 80064ac:	4b17      	ldr	r3, [pc, #92]	; (800650c <vTaskSuspend+0xe4>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d008      	beq.n	80064c6 <vTaskSuspend+0x9e>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
				portYIELD_WITHIN_API();
 80064b4:	4b16      	ldr	r3, [pc, #88]	; (8006510 <vTaskSuspend+0xe8>)
 80064b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064ba:	601a      	str	r2, [r3, #0]
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	f3bf 8f6f 	isb	sy
 80064c4:	e016      	b.n	80064f4 <vTaskSuspend+0xcc>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 80064c6:	4b10      	ldr	r3, [pc, #64]	; (8006508 <vTaskSuspend+0xe0>)
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	4b12      	ldr	r3, [pc, #72]	; (8006514 <vTaskSuspend+0xec>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d103      	bne.n	80064da <vTaskSuspend+0xb2>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
 80064d2:	4b0a      	ldr	r3, [pc, #40]	; (80064fc <vTaskSuspend+0xd4>)
 80064d4:	2200      	movs	r2, #0
 80064d6:	601a      	str	r2, [r3, #0]
 80064d8:	e00c      	b.n	80064f4 <vTaskSuspend+0xcc>
				}
				else
				{
					vTaskSwitchContext();
 80064da:	f000 fab7 	bl	8006a4c <vTaskSwitchContext>
 80064de:	e009      	b.n	80064f4 <vTaskSuspend+0xcc>
				}
			}
		}
		else
		{
			if( xSchedulerRunning != pdFALSE )
 80064e0:	4b0a      	ldr	r3, [pc, #40]	; (800650c <vTaskSuspend+0xe4>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d005      	beq.n	80064f4 <vTaskSuspend+0xcc>
			{
				/* A task other than the currently running task was suspended,
				reset the next expected unblock time in case it referred to the
				task that is now in the Suspended state. */
				taskENTER_CRITICAL();
 80064e8:	f002 f85a 	bl	80085a0 <vPortEnterCritical>
				{
					prvResetNextTaskUnblockTime();
 80064ec:	f000 fe36 	bl	800715c <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
 80064f0:	f002 f86e 	bl	80085d0 <vPortExitCritical>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80064f4:	3710      	adds	r7, #16
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop
 80064fc:	200000b4 	.word	0x200000b4
 8006500:	200000b8 	.word	0x200000b8
 8006504:	20000194 	.word	0x20000194
 8006508:	20000178 	.word	0x20000178
 800650c:	20000198 	.word	0x20000198
 8006510:	e000ed04 	.word	0xe000ed04
 8006514:	2000018c 	.word	0x2000018c

08006518 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8006520:	2300      	movs	r3, #0
 8006522:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	695a      	ldr	r2, [r3, #20]
 800652c:	4b0f      	ldr	r3, [pc, #60]	; (800656c <prvTaskIsTaskSuspended+0x54>)
 800652e:	429a      	cmp	r2, r3
 8006530:	d101      	bne.n	8006536 <prvTaskIsTaskSuspended+0x1e>
 8006532:	2301      	movs	r3, #1
 8006534:	e000      	b.n	8006538 <prvTaskIsTaskSuspended+0x20>
 8006536:	2300      	movs	r3, #0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d00f      	beq.n	800655c <prvTaskIsTaskSuspended+0x44>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006540:	4b0b      	ldr	r3, [pc, #44]	; (8006570 <prvTaskIsTaskSuspended+0x58>)
 8006542:	429a      	cmp	r2, r3
 8006544:	d00a      	beq.n	800655c <prvTaskIsTaskSuspended+0x44>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800654a:	2b00      	cmp	r3, #0
 800654c:	d101      	bne.n	8006552 <prvTaskIsTaskSuspended+0x3a>
 800654e:	2301      	movs	r3, #1
 8006550:	e000      	b.n	8006554 <prvTaskIsTaskSuspended+0x3c>
 8006552:	2300      	movs	r3, #0
 8006554:	2b00      	cmp	r3, #0
 8006556:	d001      	beq.n	800655c <prvTaskIsTaskSuspended+0x44>
				{
					xReturn = pdTRUE;
 8006558:	2301      	movs	r3, #1
 800655a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800655c:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800655e:	4618      	mov	r0, r3
 8006560:	3714      	adds	r7, #20
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	20000178 	.word	0x20000178
 8006570:	2000014c 	.word	0x2000014c

08006574 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8006574:	b580      	push	{r7, lr}
 8006576:	b084      	sub	sp, #16
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	60fb      	str	r3, [r7, #12]
		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d039      	beq.n	80065fa <vTaskResume+0x86>
 8006586:	4b1e      	ldr	r3, [pc, #120]	; (8006600 <vTaskResume+0x8c>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	68fa      	ldr	r2, [r7, #12]
 800658c:	429a      	cmp	r2, r3
 800658e:	d034      	beq.n	80065fa <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
 8006590:	f002 f806 	bl	80085a0 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
 8006594:	68f8      	ldr	r0, [r7, #12]
 8006596:	f7ff ffbf 	bl	8006518 <prvTaskIsTaskSuspended>
 800659a:	4603      	mov	r3, r0
 800659c:	2b01      	cmp	r3, #1
 800659e:	d12a      	bne.n	80065f6 <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	3304      	adds	r3, #4
 80065a4:	4618      	mov	r0, r3
 80065a6:	f001 ff45 	bl	8008434 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ae:	2201      	movs	r2, #1
 80065b0:	409a      	lsls	r2, r3
 80065b2:	4b14      	ldr	r3, [pc, #80]	; (8006604 <vTaskResume+0x90>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	431a      	orrs	r2, r3
 80065b8:	4b12      	ldr	r3, [pc, #72]	; (8006604 <vTaskResume+0x90>)
 80065ba:	601a      	str	r2, [r3, #0]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065c0:	4613      	mov	r3, r2
 80065c2:	009b      	lsls	r3, r3, #2
 80065c4:	4413      	add	r3, r2
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	4a0f      	ldr	r2, [pc, #60]	; (8006608 <vTaskResume+0x94>)
 80065ca:	441a      	add	r2, r3
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	3304      	adds	r3, #4
 80065d0:	4610      	mov	r0, r2
 80065d2:	4619      	mov	r1, r3
 80065d4:	f001 fed2 	bl	800837c <vListInsertEnd>

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065dc:	4b08      	ldr	r3, [pc, #32]	; (8006600 <vTaskResume+0x8c>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d307      	bcc.n	80065f6 <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 80065e6:	4b09      	ldr	r3, [pc, #36]	; (800660c <vTaskResume+0x98>)
 80065e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065ec:	601a      	str	r2, [r3, #0]
 80065ee:	f3bf 8f4f 	dsb	sy
 80065f2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80065f6:	f001 ffeb 	bl	80085d0 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80065fa:	3710      	adds	r7, #16
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	200000b4 	.word	0x200000b4
 8006604:	20000194 	.word	0x20000194
 8006608:	200000b8 	.word	0x200000b8
 800660c:	e000ed04 	.word	0xe000ed04

08006610 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8006610:	b580      	push	{r7, lr}
 8006612:	b088      	sub	sp, #32
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8006618:	2300      	movs	r3, #0
 800661a:	61fb      	str	r3, [r7, #28]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	61bb      	str	r3, [r7, #24]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006620:	f3ef 8211 	mrs	r2, BASEPRI
 8006624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006628:	f383 8811 	msr	BASEPRI, r3
 800662c:	f3bf 8f6f 	isb	sy
 8006630:	f3bf 8f4f 	dsb	sy
 8006634:	613a      	str	r2, [r7, #16]
 8006636:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006638:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800663a:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
 800663c:	69b8      	ldr	r0, [r7, #24]
 800663e:	f7ff ff6b 	bl	8006518 <prvTaskIsTaskSuspended>
 8006642:	4603      	mov	r3, r0
 8006644:	2b01      	cmp	r3, #1
 8006646:	d12f      	bne.n	80066a8 <xTaskResumeFromISR+0x98>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006648:	4b1c      	ldr	r3, [pc, #112]	; (80066bc <xTaskResumeFromISR+0xac>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d125      	bne.n	800669c <xTaskResumeFromISR+0x8c>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006654:	4b1a      	ldr	r3, [pc, #104]	; (80066c0 <xTaskResumeFromISR+0xb0>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800665a:	429a      	cmp	r2, r3
 800665c:	d301      	bcc.n	8006662 <xTaskResumeFromISR+0x52>
					{
						xYieldRequired = pdTRUE;
 800665e:	2301      	movs	r3, #1
 8006660:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	3304      	adds	r3, #4
 8006666:	4618      	mov	r0, r3
 8006668:	f001 fee4 	bl	8008434 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800666c:	69bb      	ldr	r3, [r7, #24]
 800666e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006670:	2201      	movs	r2, #1
 8006672:	409a      	lsls	r2, r3
 8006674:	4b13      	ldr	r3, [pc, #76]	; (80066c4 <xTaskResumeFromISR+0xb4>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	431a      	orrs	r2, r3
 800667a:	4b12      	ldr	r3, [pc, #72]	; (80066c4 <xTaskResumeFromISR+0xb4>)
 800667c:	601a      	str	r2, [r3, #0]
 800667e:	69bb      	ldr	r3, [r7, #24]
 8006680:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006682:	4613      	mov	r3, r2
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	4413      	add	r3, r2
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	4a0f      	ldr	r2, [pc, #60]	; (80066c8 <xTaskResumeFromISR+0xb8>)
 800668c:	441a      	add	r2, r3
 800668e:	69bb      	ldr	r3, [r7, #24]
 8006690:	3304      	adds	r3, #4
 8006692:	4610      	mov	r0, r2
 8006694:	4619      	mov	r1, r3
 8006696:	f001 fe71 	bl	800837c <vListInsertEnd>
 800669a:	e005      	b.n	80066a8 <xTaskResumeFromISR+0x98>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	3318      	adds	r3, #24
 80066a0:	480a      	ldr	r0, [pc, #40]	; (80066cc <xTaskResumeFromISR+0xbc>)
 80066a2:	4619      	mov	r1, r3
 80066a4:	f001 fe6a 	bl	800837c <vListInsertEnd>
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 80066b2:	69fb      	ldr	r3, [r7, #28]
	}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3720      	adds	r7, #32
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	200001ac 	.word	0x200001ac
 80066c0:	200000b4 	.word	0x200000b4
 80066c4:	20000194 	.word	0x20000194
 80066c8:	200000b8 	.word	0x200000b8
 80066cc:	2000014c 	.word	0x2000014c

080066d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b086      	sub	sp, #24
 80066d4:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 80066d6:	2300      	movs	r3, #0
 80066d8:	9300      	str	r3, [sp, #0]
 80066da:	2300      	movs	r3, #0
 80066dc:	9301      	str	r3, [sp, #4]
 80066de:	2300      	movs	r3, #0
 80066e0:	9302      	str	r3, [sp, #8]
 80066e2:	2300      	movs	r3, #0
 80066e4:	9303      	str	r3, [sp, #12]
 80066e6:	4812      	ldr	r0, [pc, #72]	; (8006730 <vTaskStartScheduler+0x60>)
 80066e8:	4912      	ldr	r1, [pc, #72]	; (8006734 <vTaskStartScheduler+0x64>)
 80066ea:	2246      	movs	r2, #70	; 0x46
 80066ec:	2300      	movs	r3, #0
 80066ee:	f7ff fbfb 	bl	8005ee8 <xTaskGenericCreate>
 80066f2:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d102      	bne.n	8006700 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
 80066fa:	f7ff f927 	bl	800594c <xTimerCreateTimerTask>
 80066fe:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b01      	cmp	r3, #1
 8006704:	d110      	bne.n	8006728 <vTaskStartScheduler+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800670a:	f383 8811 	msr	BASEPRI, r3
 800670e:	f3bf 8f6f 	isb	sy
 8006712:	f3bf 8f4f 	dsb	sy
 8006716:	603b      	str	r3, [r7, #0]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
 8006718:	4b07      	ldr	r3, [pc, #28]	; (8006738 <vTaskStartScheduler+0x68>)
 800671a:	2201      	movs	r2, #1
 800671c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800671e:	4b07      	ldr	r3, [pc, #28]	; (800673c <vTaskStartScheduler+0x6c>)
 8006720:	2200      	movs	r2, #0
 8006722:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006724:	f001 ff0e 	bl	8008544 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 8006728:	3708      	adds	r7, #8
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}
 800672e:	bf00      	nop
 8006730:	08006e99 	.word	0x08006e99
 8006734:	08008ba0 	.word	0x08008ba0
 8006738:	20000198 	.word	0x20000198
 800673c:	20000190 	.word	0x20000190

08006740 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b082      	sub	sp, #8
 8006744:	af00      	add	r7, sp, #0
 8006746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800674a:	f383 8811 	msr	BASEPRI, r3
 800674e:	f3bf 8f6f 	isb	sy
 8006752:	f3bf 8f4f 	dsb	sy
 8006756:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
 8006758:	4b03      	ldr	r3, [pc, #12]	; (8006768 <vTaskEndScheduler+0x28>)
 800675a:	2200      	movs	r2, #0
 800675c:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
 800675e:	f001 ff19 	bl	8008594 <vPortEndScheduler>
}
 8006762:	3708      	adds	r7, #8
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}
 8006768:	20000198 	.word	0x20000198

0800676c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800676c:	b480      	push	{r7}
 800676e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006770:	4b04      	ldr	r3, [pc, #16]	; (8006784 <vTaskSuspendAll+0x18>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	1c5a      	adds	r2, r3, #1
 8006776:	4b03      	ldr	r3, [pc, #12]	; (8006784 <vTaskSuspendAll+0x18>)
 8006778:	601a      	str	r2, [r3, #0]
}
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	200001ac 	.word	0x200001ac

08006788 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 800678e:	2300      	movs	r3, #0
 8006790:	607b      	str	r3, [r7, #4]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006792:	f001 ff05 	bl	80085a0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006796:	4b36      	ldr	r3, [pc, #216]	; (8006870 <xTaskResumeAll+0xe8>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	1e5a      	subs	r2, r3, #1
 800679c:	4b34      	ldr	r3, [pc, #208]	; (8006870 <xTaskResumeAll+0xe8>)
 800679e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067a0:	4b33      	ldr	r3, [pc, #204]	; (8006870 <xTaskResumeAll+0xe8>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d15b      	bne.n	8006860 <xTaskResumeAll+0xd8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80067a8:	4b32      	ldr	r3, [pc, #200]	; (8006874 <xTaskResumeAll+0xec>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d057      	beq.n	8006860 <xTaskResumeAll+0xd8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80067b0:	e02e      	b.n	8006810 <xTaskResumeAll+0x88>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80067b2:	4b31      	ldr	r3, [pc, #196]	; (8006878 <xTaskResumeAll+0xf0>)
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	3318      	adds	r3, #24
 80067be:	4618      	mov	r0, r3
 80067c0:	f001 fe38 	bl	8008434 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	3304      	adds	r3, #4
 80067c8:	4618      	mov	r0, r3
 80067ca:	f001 fe33 	bl	8008434 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067d2:	2201      	movs	r2, #1
 80067d4:	409a      	lsls	r2, r3
 80067d6:	4b29      	ldr	r3, [pc, #164]	; (800687c <xTaskResumeAll+0xf4>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	431a      	orrs	r2, r3
 80067dc:	4b27      	ldr	r3, [pc, #156]	; (800687c <xTaskResumeAll+0xf4>)
 80067de:	601a      	str	r2, [r3, #0]
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067e4:	4613      	mov	r3, r2
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	4413      	add	r3, r2
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	4a24      	ldr	r2, [pc, #144]	; (8006880 <xTaskResumeAll+0xf8>)
 80067ee:	441a      	add	r2, r3
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	3304      	adds	r3, #4
 80067f4:	4610      	mov	r0, r2
 80067f6:	4619      	mov	r1, r3
 80067f8:	f001 fdc0 	bl	800837c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006800:	4b20      	ldr	r3, [pc, #128]	; (8006884 <xTaskResumeAll+0xfc>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006806:	429a      	cmp	r2, r3
 8006808:	d302      	bcc.n	8006810 <xTaskResumeAll+0x88>
					{
						xYieldPending = pdTRUE;
 800680a:	4b1f      	ldr	r3, [pc, #124]	; (8006888 <xTaskResumeAll+0x100>)
 800680c:	2201      	movs	r2, #1
 800680e:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006810:	4b19      	ldr	r3, [pc, #100]	; (8006878 <xTaskResumeAll+0xf0>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d1cc      	bne.n	80067b2 <xTaskResumeAll+0x2a>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 8006818:	4b1c      	ldr	r3, [pc, #112]	; (800688c <xTaskResumeAll+0x104>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d011      	beq.n	8006844 <xTaskResumeAll+0xbc>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8006820:	e00c      	b.n	800683c <xTaskResumeAll+0xb4>
					{
						if( xTaskIncrementTick() != pdFALSE )
 8006822:	f000 f865 	bl	80068f0 <xTaskIncrementTick>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d002      	beq.n	8006832 <xTaskResumeAll+0xaa>
						{
							xYieldPending = pdTRUE;
 800682c:	4b16      	ldr	r3, [pc, #88]	; (8006888 <xTaskResumeAll+0x100>)
 800682e:	2201      	movs	r2, #1
 8006830:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 8006832:	4b16      	ldr	r3, [pc, #88]	; (800688c <xTaskResumeAll+0x104>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	1e5a      	subs	r2, r3, #1
 8006838:	4b14      	ldr	r3, [pc, #80]	; (800688c <xTaskResumeAll+0x104>)
 800683a:	601a      	str	r2, [r3, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 800683c:	4b13      	ldr	r3, [pc, #76]	; (800688c <xTaskResumeAll+0x104>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d1ee      	bne.n	8006822 <xTaskResumeAll+0x9a>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 8006844:	4b10      	ldr	r3, [pc, #64]	; (8006888 <xTaskResumeAll+0x100>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2b01      	cmp	r3, #1
 800684a:	d109      	bne.n	8006860 <xTaskResumeAll+0xd8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800684c:	2301      	movs	r3, #1
 800684e:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006850:	4b0f      	ldr	r3, [pc, #60]	; (8006890 <xTaskResumeAll+0x108>)
 8006852:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006856:	601a      	str	r2, [r3, #0]
 8006858:	f3bf 8f4f 	dsb	sy
 800685c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006860:	f001 feb6 	bl	80085d0 <vPortExitCritical>

	return xAlreadyYielded;
 8006864:	687b      	ldr	r3, [r7, #4]
}
 8006866:	4618      	mov	r0, r3
 8006868:	3708      	adds	r7, #8
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	200001ac 	.word	0x200001ac
 8006874:	2000018c 	.word	0x2000018c
 8006878:	2000014c 	.word	0x2000014c
 800687c:	20000194 	.word	0x20000194
 8006880:	200000b8 	.word	0x200000b8
 8006884:	200000b4 	.word	0x200000b4
 8006888:	200001a0 	.word	0x200001a0
 800688c:	2000019c 	.word	0x2000019c
 8006890:	e000ed04 	.word	0xe000ed04

08006894 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006894:	b480      	push	{r7}
 8006896:	b083      	sub	sp, #12
 8006898:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800689a:	4b05      	ldr	r3, [pc, #20]	; (80068b0 <xTaskGetTickCount+0x1c>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80068a0:	687b      	ldr	r3, [r7, #4]
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	370c      	adds	r7, #12
 80068a6:	46bd      	mov	sp, r7
 80068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ac:	4770      	bx	lr
 80068ae:	bf00      	nop
 80068b0:	20000190 	.word	0x20000190

080068b4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80068ba:	2300      	movs	r3, #0
 80068bc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80068be:	4b05      	ldr	r3, [pc, #20]	; (80068d4 <xTaskGetTickCountFromISR+0x20>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80068c4:	683b      	ldr	r3, [r7, #0]
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	370c      	adds	r7, #12
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop
 80068d4:	20000190 	.word	0x20000190

080068d8 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80068d8:	b480      	push	{r7}
 80068da:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
 80068dc:	4b03      	ldr	r3, [pc, #12]	; (80068ec <uxTaskGetNumberOfTasks+0x14>)
 80068de:	681b      	ldr	r3, [r3, #0]
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr
 80068ea:	bf00      	nop
 80068ec:	2000018c 	.word	0x2000018c

080068f0 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b086      	sub	sp, #24
 80068f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80068f6:	2300      	movs	r3, #0
 80068f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80068fa:	4b49      	ldr	r3, [pc, #292]	; (8006a20 <xTaskIncrementTick+0x130>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d17d      	bne.n	80069fe <xTaskIncrementTick+0x10e>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 8006902:	4b48      	ldr	r3, [pc, #288]	; (8006a24 <xTaskIncrementTick+0x134>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	1c5a      	adds	r2, r3, #1
 8006908:	4b46      	ldr	r3, [pc, #280]	; (8006a24 <xTaskIncrementTick+0x134>)
 800690a:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800690c:	4b45      	ldr	r3, [pc, #276]	; (8006a24 <xTaskIncrementTick+0x134>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d110      	bne.n	800693a <xTaskIncrementTick+0x4a>
			{
				taskSWITCH_DELAYED_LISTS();
 8006918:	4b43      	ldr	r3, [pc, #268]	; (8006a28 <xTaskIncrementTick+0x138>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	60fb      	str	r3, [r7, #12]
 800691e:	4b43      	ldr	r3, [pc, #268]	; (8006a2c <xTaskIncrementTick+0x13c>)
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	4b41      	ldr	r3, [pc, #260]	; (8006a28 <xTaskIncrementTick+0x138>)
 8006924:	601a      	str	r2, [r3, #0]
 8006926:	4b41      	ldr	r3, [pc, #260]	; (8006a2c <xTaskIncrementTick+0x13c>)
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	601a      	str	r2, [r3, #0]
 800692c:	4b40      	ldr	r3, [pc, #256]	; (8006a30 <xTaskIncrementTick+0x140>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	1c5a      	adds	r2, r3, #1
 8006932:	4b3f      	ldr	r3, [pc, #252]	; (8006a30 <xTaskIncrementTick+0x140>)
 8006934:	601a      	str	r2, [r3, #0]
 8006936:	f000 fc11 	bl	800715c <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 800693a:	4b3e      	ldr	r3, [pc, #248]	; (8006a34 <xTaskIncrementTick+0x144>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	429a      	cmp	r2, r3
 8006942:	d34d      	bcc.n	80069e0 <xTaskIncrementTick+0xf0>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006944:	4b38      	ldr	r3, [pc, #224]	; (8006a28 <xTaskIncrementTick+0x138>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d101      	bne.n	8006952 <xTaskIncrementTick+0x62>
 800694e:	2301      	movs	r3, #1
 8006950:	e000      	b.n	8006954 <xTaskIncrementTick+0x64>
 8006952:	2300      	movs	r3, #0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d004      	beq.n	8006962 <xTaskIncrementTick+0x72>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 8006958:	4b36      	ldr	r3, [pc, #216]	; (8006a34 <xTaskIncrementTick+0x144>)
 800695a:	f04f 32ff 	mov.w	r2, #4294967295
 800695e:	601a      	str	r2, [r3, #0]
						break;
 8006960:	e03e      	b.n	80069e0 <xTaskIncrementTick+0xf0>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006962:	4b31      	ldr	r3, [pc, #196]	; (8006a28 <xTaskIncrementTick+0x138>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
 8006972:	693a      	ldr	r2, [r7, #16]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	429a      	cmp	r2, r3
 8006978:	d203      	bcs.n	8006982 <xTaskIncrementTick+0x92>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 800697a:	4b2e      	ldr	r3, [pc, #184]	; (8006a34 <xTaskIncrementTick+0x144>)
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	601a      	str	r2, [r3, #0]
							break;
 8006980:	e02e      	b.n	80069e0 <xTaskIncrementTick+0xf0>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	3304      	adds	r3, #4
 8006986:	4618      	mov	r0, r3
 8006988:	f001 fd54 	bl	8008434 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006990:	2b00      	cmp	r3, #0
 8006992:	d004      	beq.n	800699e <xTaskIncrementTick+0xae>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	3318      	adds	r3, #24
 8006998:	4618      	mov	r0, r3
 800699a:	f001 fd4b 	bl	8008434 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a2:	2201      	movs	r2, #1
 80069a4:	409a      	lsls	r2, r3
 80069a6:	4b24      	ldr	r3, [pc, #144]	; (8006a38 <xTaskIncrementTick+0x148>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	431a      	orrs	r2, r3
 80069ac:	4b22      	ldr	r3, [pc, #136]	; (8006a38 <xTaskIncrementTick+0x148>)
 80069ae:	601a      	str	r2, [r3, #0]
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069b4:	4613      	mov	r3, r2
 80069b6:	009b      	lsls	r3, r3, #2
 80069b8:	4413      	add	r3, r2
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	4a1f      	ldr	r2, [pc, #124]	; (8006a3c <xTaskIncrementTick+0x14c>)
 80069be:	441a      	add	r2, r3
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	3304      	adds	r3, #4
 80069c4:	4610      	mov	r0, r2
 80069c6:	4619      	mov	r1, r3
 80069c8:	f001 fcd8 	bl	800837c <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069d0:	4b1b      	ldr	r3, [pc, #108]	; (8006a40 <xTaskIncrementTick+0x150>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d301      	bcc.n	80069de <xTaskIncrementTick+0xee>
							{
								xSwitchRequired = pdTRUE;
 80069da:	2301      	movs	r3, #1
 80069dc:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
 80069de:	e7b1      	b.n	8006944 <xTaskIncrementTick+0x54>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80069e0:	4b17      	ldr	r3, [pc, #92]	; (8006a40 <xTaskIncrementTick+0x150>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069e6:	4915      	ldr	r1, [pc, #84]	; (8006a3c <xTaskIncrementTick+0x14c>)
 80069e8:	4613      	mov	r3, r2
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	4413      	add	r3, r2
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	440b      	add	r3, r1
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d907      	bls.n	8006a08 <xTaskIncrementTick+0x118>
			{
				xSwitchRequired = pdTRUE;
 80069f8:	2301      	movs	r3, #1
 80069fa:	617b      	str	r3, [r7, #20]
 80069fc:	e004      	b.n	8006a08 <xTaskIncrementTick+0x118>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80069fe:	4b11      	ldr	r3, [pc, #68]	; (8006a44 <xTaskIncrementTick+0x154>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	1c5a      	adds	r2, r3, #1
 8006a04:	4b0f      	ldr	r3, [pc, #60]	; (8006a44 <xTaskIncrementTick+0x154>)
 8006a06:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006a08:	4b0f      	ldr	r3, [pc, #60]	; (8006a48 <xTaskIncrementTick+0x158>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d001      	beq.n	8006a14 <xTaskIncrementTick+0x124>
		{
			xSwitchRequired = pdTRUE;
 8006a10:	2301      	movs	r3, #1
 8006a12:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006a14:	697b      	ldr	r3, [r7, #20]
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3718      	adds	r7, #24
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
 8006a1e:	bf00      	nop
 8006a20:	200001ac 	.word	0x200001ac
 8006a24:	20000190 	.word	0x20000190
 8006a28:	20000144 	.word	0x20000144
 8006a2c:	20000148 	.word	0x20000148
 8006a30:	200001a4 	.word	0x200001a4
 8006a34:	2000003c 	.word	0x2000003c
 8006a38:	20000194 	.word	0x20000194
 8006a3c:	200000b8 	.word	0x200000b8
 8006a40:	200000b4 	.word	0x200000b4
 8006a44:	2000019c 	.word	0x2000019c
 8006a48:	200001a0 	.word	0x200001a0

08006a4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006a52:	4b2d      	ldr	r3, [pc, #180]	; (8006b08 <vTaskSwitchContext+0xbc>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d003      	beq.n	8006a62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006a5a:	4b2c      	ldr	r3, [pc, #176]	; (8006b0c <vTaskSwitchContext+0xc0>)
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	601a      	str	r2, [r3, #0]
 8006a60:	e04f      	b.n	8006b02 <vTaskSwitchContext+0xb6>
	}
	else
	{
		xYieldPending = pdFALSE;
 8006a62:	4b2a      	ldr	r3, [pc, #168]	; (8006b0c <vTaskSwitchContext+0xc0>)
 8006a64:	2200      	movs	r2, #0
 8006a66:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
 8006a68:	4b29      	ldr	r3, [pc, #164]	; (8006b10 <vTaskSwitchContext+0xc4>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	4b28      	ldr	r3, [pc, #160]	; (8006b10 <vTaskSwitchContext+0xc4>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d808      	bhi.n	8006a8a <vTaskSwitchContext+0x3e>
 8006a78:	4b25      	ldr	r3, [pc, #148]	; (8006b10 <vTaskSwitchContext+0xc4>)
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	4b24      	ldr	r3, [pc, #144]	; (8006b10 <vTaskSwitchContext+0xc4>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	3334      	adds	r3, #52	; 0x34
 8006a82:	4610      	mov	r0, r2
 8006a84:	4619      	mov	r1, r3
 8006a86:	f7fa fbdd 	bl	8001244 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
 8006a8a:	4b21      	ldr	r3, [pc, #132]	; (8006b10 <vTaskSwitchContext+0xc4>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a90:	4618      	mov	r0, r3
 8006a92:	4920      	ldr	r1, [pc, #128]	; (8006b14 <vTaskSwitchContext+0xc8>)
 8006a94:	2214      	movs	r2, #20
 8006a96:	f002 f81f 	bl	8008ad8 <memcmp>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d008      	beq.n	8006ab2 <vTaskSwitchContext+0x66>
 8006aa0:	4b1b      	ldr	r3, [pc, #108]	; (8006b10 <vTaskSwitchContext+0xc4>)
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	4b1a      	ldr	r3, [pc, #104]	; (8006b10 <vTaskSwitchContext+0xc4>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	3334      	adds	r3, #52	; 0x34
 8006aaa:	4610      	mov	r0, r2
 8006aac:	4619      	mov	r1, r3
 8006aae:	f7fa fbc9 	bl	8001244 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006ab2:	4b19      	ldr	r3, [pc, #100]	; (8006b18 <vTaskSwitchContext+0xcc>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	fab3 f383 	clz	r3, r3
 8006abe:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 8006ac0:	78fb      	ldrb	r3, [r7, #3]
 8006ac2:	f1c3 031f 	rsb	r3, r3, #31
 8006ac6:	60fb      	str	r3, [r7, #12]
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	4613      	mov	r3, r2
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	4413      	add	r3, r2
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	4a12      	ldr	r2, [pc, #72]	; (8006b1c <vTaskSwitchContext+0xd0>)
 8006ad4:	4413      	add	r3, r2
 8006ad6:	60bb      	str	r3, [r7, #8]
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	685a      	ldr	r2, [r3, #4]
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	605a      	str	r2, [r3, #4]
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	685a      	ldr	r2, [r3, #4]
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	3308      	adds	r3, #8
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d104      	bne.n	8006af8 <vTaskSwitchContext+0xac>
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	605a      	str	r2, [r3, #4]
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	68da      	ldr	r2, [r3, #12]
 8006afe:	4b04      	ldr	r3, [pc, #16]	; (8006b10 <vTaskSwitchContext+0xc4>)
 8006b00:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006b02:	3710      	adds	r7, #16
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	200001ac 	.word	0x200001ac
 8006b0c:	200001a0 	.word	0x200001a0
 8006b10:	200000b4 	.word	0x200000b4
 8006b14:	08008ba8 	.word	0x08008ba8
 8006b18:	20000194 	.word	0x20000194
 8006b1c:	200000b8 	.word	0x200000b8

08006b20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b084      	sub	sp, #16
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006b2a:	4b19      	ldr	r3, [pc, #100]	; (8006b90 <vTaskPlaceOnEventList+0x70>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	3318      	adds	r3, #24
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	4619      	mov	r1, r3
 8006b34:	f001 fc46 	bl	80083c4 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006b38:	4b15      	ldr	r3, [pc, #84]	; (8006b90 <vTaskPlaceOnEventList+0x70>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	3304      	adds	r3, #4
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f001 fc78 	bl	8008434 <uxListRemove>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d10b      	bne.n	8006b62 <vTaskPlaceOnEventList+0x42>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006b4a:	4b11      	ldr	r3, [pc, #68]	; (8006b90 <vTaskPlaceOnEventList+0x70>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b50:	2201      	movs	r2, #1
 8006b52:	fa02 f303 	lsl.w	r3, r2, r3
 8006b56:	43da      	mvns	r2, r3
 8006b58:	4b0e      	ldr	r3, [pc, #56]	; (8006b94 <vTaskPlaceOnEventList+0x74>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	401a      	ands	r2, r3
 8006b5e:	4b0d      	ldr	r3, [pc, #52]	; (8006b94 <vTaskPlaceOnEventList+0x74>)
 8006b60:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b68:	d107      	bne.n	8006b7a <vTaskPlaceOnEventList+0x5a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8006b6a:	4b09      	ldr	r3, [pc, #36]	; (8006b90 <vTaskPlaceOnEventList+0x70>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	3304      	adds	r3, #4
 8006b70:	4809      	ldr	r0, [pc, #36]	; (8006b98 <vTaskPlaceOnEventList+0x78>)
 8006b72:	4619      	mov	r1, r3
 8006b74:	f001 fc02 	bl	800837c <vListInsertEnd>
 8006b78:	e007      	b.n	8006b8a <vTaskPlaceOnEventList+0x6a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
 8006b7a:	4b08      	ldr	r3, [pc, #32]	; (8006b9c <vTaskPlaceOnEventList+0x7c>)
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	4413      	add	r3, r2
 8006b82:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8006b84:	68f8      	ldr	r0, [r7, #12]
 8006b86:	f000 fa6b 	bl	8007060 <prvAddCurrentTaskToDelayedList>
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006b8a:	3710      	adds	r7, #16
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	200000b4 	.word	0x200000b4
 8006b94:	20000194 	.word	0x20000194
 8006b98:	20000178 	.word	0x20000178
 8006b9c:	20000190 	.word	0x20000190

08006ba0 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b086      	sub	sp, #24
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	607a      	str	r2, [r7, #4]
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006bac:	4b1c      	ldr	r3, [pc, #112]	; (8006c20 <vTaskPlaceOnUnorderedEventList+0x80>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	68ba      	ldr	r2, [r7, #8]
 8006bb2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006bb6:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006bb8:	4b19      	ldr	r3, [pc, #100]	; (8006c20 <vTaskPlaceOnUnorderedEventList+0x80>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	3318      	adds	r3, #24
 8006bbe:	68f8      	ldr	r0, [r7, #12]
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	f001 fbdb 	bl	800837c <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006bc6:	4b16      	ldr	r3, [pc, #88]	; (8006c20 <vTaskPlaceOnUnorderedEventList+0x80>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	3304      	adds	r3, #4
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f001 fc31 	bl	8008434 <uxListRemove>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d10b      	bne.n	8006bf0 <vTaskPlaceOnUnorderedEventList+0x50>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006bd8:	4b11      	ldr	r3, [pc, #68]	; (8006c20 <vTaskPlaceOnUnorderedEventList+0x80>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bde:	2201      	movs	r2, #1
 8006be0:	fa02 f303 	lsl.w	r3, r2, r3
 8006be4:	43da      	mvns	r2, r3
 8006be6:	4b0f      	ldr	r3, [pc, #60]	; (8006c24 <vTaskPlaceOnUnorderedEventList+0x84>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	401a      	ands	r2, r3
 8006bec:	4b0d      	ldr	r3, [pc, #52]	; (8006c24 <vTaskPlaceOnUnorderedEventList+0x84>)
 8006bee:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf6:	d107      	bne.n	8006c08 <vTaskPlaceOnUnorderedEventList+0x68>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8006bf8:	4b09      	ldr	r3, [pc, #36]	; (8006c20 <vTaskPlaceOnUnorderedEventList+0x80>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	3304      	adds	r3, #4
 8006bfe:	480a      	ldr	r0, [pc, #40]	; (8006c28 <vTaskPlaceOnUnorderedEventList+0x88>)
 8006c00:	4619      	mov	r1, r3
 8006c02:	f001 fbbb 	bl	800837c <vListInsertEnd>
 8006c06:	e007      	b.n	8006c18 <vTaskPlaceOnUnorderedEventList+0x78>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
 8006c08:	4b08      	ldr	r3, [pc, #32]	; (8006c2c <vTaskPlaceOnUnorderedEventList+0x8c>)
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	4413      	add	r3, r2
 8006c10:	617b      	str	r3, [r7, #20]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8006c12:	6978      	ldr	r0, [r7, #20]
 8006c14:	f000 fa24 	bl	8007060 <prvAddCurrentTaskToDelayedList>
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006c18:	3718      	adds	r7, #24
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	bf00      	nop
 8006c20:	200000b4 	.word	0x200000b4
 8006c24:	20000194 	.word	0x20000194
 8006c28:	20000178 	.word	0x20000178
 8006c2c:	20000190 	.word	0x20000190

08006c30 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	6039      	str	r1, [r7, #0]

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006c3a:	4b13      	ldr	r3, [pc, #76]	; (8006c88 <vTaskPlaceOnEventListRestricted+0x58>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	3318      	adds	r3, #24
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	4619      	mov	r1, r3
 8006c44:	f001 fb9a 	bl	800837c <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006c48:	4b0f      	ldr	r3, [pc, #60]	; (8006c88 <vTaskPlaceOnEventListRestricted+0x58>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	3304      	adds	r3, #4
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f001 fbf0 	bl	8008434 <uxListRemove>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d10b      	bne.n	8006c72 <vTaskPlaceOnEventListRestricted+0x42>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006c5a:	4b0b      	ldr	r3, [pc, #44]	; (8006c88 <vTaskPlaceOnEventListRestricted+0x58>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c60:	2201      	movs	r2, #1
 8006c62:	fa02 f303 	lsl.w	r3, r2, r3
 8006c66:	43da      	mvns	r2, r3
 8006c68:	4b08      	ldr	r3, [pc, #32]	; (8006c8c <vTaskPlaceOnEventListRestricted+0x5c>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	401a      	ands	r2, r3
 8006c6e:	4b07      	ldr	r3, [pc, #28]	; (8006c8c <vTaskPlaceOnEventListRestricted+0x5c>)
 8006c70:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
 8006c72:	4b07      	ldr	r3, [pc, #28]	; (8006c90 <vTaskPlaceOnEventListRestricted+0x60>)
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	4413      	add	r3, r2
 8006c7a:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
 8006c7c:	68f8      	ldr	r0, [r7, #12]
 8006c7e:	f000 f9ef 	bl	8007060 <prvAddCurrentTaskToDelayedList>
	}
 8006c82:	3710      	adds	r7, #16
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	200000b4 	.word	0x200000b4
 8006c8c:	20000194 	.word	0x20000194
 8006c90:	20000190 	.word	0x20000190

08006c94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b084      	sub	sp, #16
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	3318      	adds	r3, #24
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f001 fbc3 	bl	8008434 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cae:	4b1d      	ldr	r3, [pc, #116]	; (8006d24 <xTaskRemoveFromEventList+0x90>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d11c      	bne.n	8006cf0 <xTaskRemoveFromEventList+0x5c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	3304      	adds	r3, #4
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f001 fbba 	bl	8008434 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	409a      	lsls	r2, r3
 8006cc8:	4b17      	ldr	r3, [pc, #92]	; (8006d28 <xTaskRemoveFromEventList+0x94>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	431a      	orrs	r2, r3
 8006cce:	4b16      	ldr	r3, [pc, #88]	; (8006d28 <xTaskRemoveFromEventList+0x94>)
 8006cd0:	601a      	str	r2, [r3, #0]
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	4413      	add	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	4a13      	ldr	r2, [pc, #76]	; (8006d2c <xTaskRemoveFromEventList+0x98>)
 8006ce0:	441a      	add	r2, r3
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	3304      	adds	r3, #4
 8006ce6:	4610      	mov	r0, r2
 8006ce8:	4619      	mov	r1, r3
 8006cea:	f001 fb47 	bl	800837c <vListInsertEnd>
 8006cee:	e005      	b.n	8006cfc <xTaskRemoveFromEventList+0x68>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	3318      	adds	r3, #24
 8006cf4:	480e      	ldr	r0, [pc, #56]	; (8006d30 <xTaskRemoveFromEventList+0x9c>)
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	f001 fb40 	bl	800837c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d00:	4b0c      	ldr	r3, [pc, #48]	; (8006d34 <xTaskRemoveFromEventList+0xa0>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d905      	bls.n	8006d16 <xTaskRemoveFromEventList+0x82>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006d0e:	4b0a      	ldr	r3, [pc, #40]	; (8006d38 <xTaskRemoveFromEventList+0xa4>)
 8006d10:	2201      	movs	r2, #1
 8006d12:	601a      	str	r2, [r3, #0]
 8006d14:	e001      	b.n	8006d1a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		xReturn = pdFALSE;
 8006d16:	2300      	movs	r3, #0
 8006d18:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3710      	adds	r7, #16
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	200001ac 	.word	0x200001ac
 8006d28:	20000194 	.word	0x20000194
 8006d2c:	200000b8 	.word	0x200000b8
 8006d30:	2000014c 	.word	0x2000014c
 8006d34:	200000b4 	.word	0x200000b4
 8006d38:	200001a0 	.word	0x200001a0

08006d3c <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b084      	sub	sp, #16
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	6039      	str	r1, [r7, #0]
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f001 fb6c 	bl	8008434 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	3304      	adds	r3, #4
 8006d60:	4618      	mov	r0, r3
 8006d62:	f001 fb67 	bl	8008434 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	409a      	lsls	r2, r3
 8006d6e:	4b13      	ldr	r3, [pc, #76]	; (8006dbc <xTaskRemoveFromUnorderedEventList+0x80>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	431a      	orrs	r2, r3
 8006d74:	4b11      	ldr	r3, [pc, #68]	; (8006dbc <xTaskRemoveFromUnorderedEventList+0x80>)
 8006d76:	601a      	str	r2, [r3, #0]
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	4413      	add	r3, r2
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	4a0e      	ldr	r2, [pc, #56]	; (8006dc0 <xTaskRemoveFromUnorderedEventList+0x84>)
 8006d86:	441a      	add	r2, r3
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	3304      	adds	r3, #4
 8006d8c:	4610      	mov	r0, r2
 8006d8e:	4619      	mov	r1, r3
 8006d90:	f001 faf4 	bl	800837c <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d98:	4b0a      	ldr	r3, [pc, #40]	; (8006dc4 <xTaskRemoveFromUnorderedEventList+0x88>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d905      	bls.n	8006dae <xTaskRemoveFromUnorderedEventList+0x72>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 8006da2:	2301      	movs	r3, #1
 8006da4:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006da6:	4b08      	ldr	r3, [pc, #32]	; (8006dc8 <xTaskRemoveFromUnorderedEventList+0x8c>)
 8006da8:	2201      	movs	r2, #1
 8006daa:	601a      	str	r2, [r3, #0]
 8006dac:	e001      	b.n	8006db2 <xTaskRemoveFromUnorderedEventList+0x76>
	}
	else
	{
		xReturn = pdFALSE;
 8006dae:	2300      	movs	r3, #0
 8006db0:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8006db2:	68fb      	ldr	r3, [r7, #12]
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	3710      	adds	r7, #16
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	20000194 	.word	0x20000194
 8006dc0:	200000b8 	.word	0x200000b8
 8006dc4:	200000b4 	.word	0x200000b4
 8006dc8:	200001a0 	.word	0x200001a0

08006dcc <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006dd4:	4b06      	ldr	r3, [pc, #24]	; (8006df0 <vTaskSetTimeOutState+0x24>)
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006ddc:	4b05      	ldr	r3, [pc, #20]	; (8006df4 <vTaskSetTimeOutState+0x28>)
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	605a      	str	r2, [r3, #4]
}
 8006de4:	370c      	adds	r7, #12
 8006de6:	46bd      	mov	sp, r7
 8006de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dec:	4770      	bx	lr
 8006dee:	bf00      	nop
 8006df0:	200001a4 	.word	0x200001a4
 8006df4:	20000190 	.word	0x20000190

08006df8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 8006e02:	f001 fbcd 	bl	80085a0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006e06:	4b1c      	ldr	r3, [pc, #112]	; (8006e78 <xTaskCheckForTimeOut+0x80>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e14:	d102      	bne.n	8006e1c <xTaskCheckForTimeOut+0x24>
			{
				xReturn = pdFALSE;
 8006e16:	2300      	movs	r3, #0
 8006e18:	60fb      	str	r3, [r7, #12]
 8006e1a:	e026      	b.n	8006e6a <xTaskCheckForTimeOut+0x72>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	4b16      	ldr	r3, [pc, #88]	; (8006e7c <xTaskCheckForTimeOut+0x84>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d007      	beq.n	8006e38 <xTaskCheckForTimeOut+0x40>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	685a      	ldr	r2, [r3, #4]
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d802      	bhi.n	8006e38 <xTaskCheckForTimeOut+0x40>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 8006e32:	2301      	movs	r3, #1
 8006e34:	60fb      	str	r3, [r7, #12]
 8006e36:	e018      	b.n	8006e6a <xTaskCheckForTimeOut+0x72>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	68ba      	ldr	r2, [r7, #8]
 8006e3e:	1ad2      	subs	r2, r2, r3
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d20e      	bcs.n	8006e66 <xTaskCheckForTimeOut+0x6e>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6859      	ldr	r1, [r3, #4]
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	1acb      	subs	r3, r1, r3
 8006e54:	441a      	add	r2, r3
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f7ff ffb6 	bl	8006dcc <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8006e60:	2300      	movs	r3, #0
 8006e62:	60fb      	str	r3, [r7, #12]
 8006e64:	e001      	b.n	8006e6a <xTaskCheckForTimeOut+0x72>
		}
		else
		{
			xReturn = pdTRUE;
 8006e66:	2301      	movs	r3, #1
 8006e68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e6a:	f001 fbb1 	bl	80085d0 <vPortExitCritical>

	return xReturn;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	20000190 	.word	0x20000190
 8006e7c:	200001a4 	.word	0x200001a4

08006e80 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006e80:	b480      	push	{r7}
 8006e82:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006e84:	4b03      	ldr	r3, [pc, #12]	; (8006e94 <vTaskMissedYield+0x14>)
 8006e86:	2201      	movs	r2, #1
 8006e88:	601a      	str	r2, [r3, #0]
}
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	200001a0 	.word	0x200001a0

08006e98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8006ea0:	f000 f8a4 	bl	8006fec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006ea4:	4b07      	ldr	r3, [pc, #28]	; (8006ec4 <prvIdleTask+0x2c>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d907      	bls.n	8006ebc <prvIdleTask+0x24>
			{
				taskYIELD();
 8006eac:	4b06      	ldr	r3, [pc, #24]	; (8006ec8 <prvIdleTask+0x30>)
 8006eae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006eb2:	601a      	str	r2, [r3, #0]
 8006eb4:	f3bf 8f4f 	dsb	sy
 8006eb8:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8006ebc:	f7fa f9c8 	bl	8001250 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 8006ec0:	e7ee      	b.n	8006ea0 <prvIdleTask+0x8>
 8006ec2:	bf00      	nop
 8006ec4:	200000b8 	.word	0x200000b8
 8006ec8:	e000ed04 	.word	0xe000ed04

08006ecc <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b086      	sub	sp, #24
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]
 8006ed8:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006eda:	2300      	movs	r3, #0
 8006edc:	617b      	str	r3, [r7, #20]
 8006ede:	e012      	b.n	8006f06 <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8006ee0:	68ba      	ldr	r2, [r7, #8]
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	4413      	add	r3, r2
 8006ee6:	781a      	ldrb	r2, [r3, #0]
 8006ee8:	68f9      	ldr	r1, [r7, #12]
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	440b      	add	r3, r1
 8006eee:	3330      	adds	r3, #48	; 0x30
 8006ef0:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006ef2:	68ba      	ldr	r2, [r7, #8]
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	4413      	add	r3, r2
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d100      	bne.n	8006f00 <prvInitialiseTCBVariables+0x34>
		{
			break;
 8006efe:	e005      	b.n	8006f0c <prvInitialiseTCBVariables+0x40>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	3301      	adds	r3, #1
 8006f04:	617b      	str	r3, [r7, #20]
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	2b09      	cmp	r3, #9
 8006f0a:	d9e9      	bls.n	8006ee0 <prvInitialiseTCBVariables+0x14>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2b04      	cmp	r3, #4
 8006f18:	d901      	bls.n	8006f1e <prvInitialiseTCBVariables+0x52>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006f1a:	2304      	movs	r3, #4
 8006f1c:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	641a      	str	r2, [r3, #64]	; 0x40
		pxTCB->uxMutexesHeld = 0;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	3304      	adds	r3, #4
 8006f34:	4618      	mov	r0, r3
 8006f36:	f001 fa15 	bl	8008364 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	3318      	adds	r3, #24
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f001 fa10 	bl	8008364 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	68fa      	ldr	r2, [r7, #12]
 8006f48:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f1c3 0205 	rsb	r2, r3, #5
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	649a      	str	r2, [r3, #72]	; 0x48
		pxTCB->eNotifyState = eNotWaitingNotification;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
 8006f68:	3718      	adds	r7, #24
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
 8006f6e:	bf00      	nop

08006f70 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b082      	sub	sp, #8
 8006f74:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006f76:	2300      	movs	r3, #0
 8006f78:	607b      	str	r3, [r7, #4]
 8006f7a:	e00c      	b.n	8006f96 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	4613      	mov	r3, r2
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	4413      	add	r3, r2
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	4a11      	ldr	r2, [pc, #68]	; (8006fcc <prvInitialiseTaskLists+0x5c>)
 8006f88:	4413      	add	r3, r2
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f001 f9ca 	bl	8008324 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	3301      	adds	r3, #1
 8006f94:	607b      	str	r3, [r7, #4]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2b04      	cmp	r3, #4
 8006f9a:	d9ef      	bls.n	8006f7c <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8006f9c:	480c      	ldr	r0, [pc, #48]	; (8006fd0 <prvInitialiseTaskLists+0x60>)
 8006f9e:	f001 f9c1 	bl	8008324 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006fa2:	480c      	ldr	r0, [pc, #48]	; (8006fd4 <prvInitialiseTaskLists+0x64>)
 8006fa4:	f001 f9be 	bl	8008324 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006fa8:	480b      	ldr	r0, [pc, #44]	; (8006fd8 <prvInitialiseTaskLists+0x68>)
 8006faa:	f001 f9bb 	bl	8008324 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006fae:	480b      	ldr	r0, [pc, #44]	; (8006fdc <prvInitialiseTaskLists+0x6c>)
 8006fb0:	f001 f9b8 	bl	8008324 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006fb4:	480a      	ldr	r0, [pc, #40]	; (8006fe0 <prvInitialiseTaskLists+0x70>)
 8006fb6:	f001 f9b5 	bl	8008324 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006fba:	4b0a      	ldr	r3, [pc, #40]	; (8006fe4 <prvInitialiseTaskLists+0x74>)
 8006fbc:	4a04      	ldr	r2, [pc, #16]	; (8006fd0 <prvInitialiseTaskLists+0x60>)
 8006fbe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006fc0:	4b09      	ldr	r3, [pc, #36]	; (8006fe8 <prvInitialiseTaskLists+0x78>)
 8006fc2:	4a04      	ldr	r2, [pc, #16]	; (8006fd4 <prvInitialiseTaskLists+0x64>)
 8006fc4:	601a      	str	r2, [r3, #0]
}
 8006fc6:	3708      	adds	r7, #8
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	200000b8 	.word	0x200000b8
 8006fd0:	2000011c 	.word	0x2000011c
 8006fd4:	20000130 	.word	0x20000130
 8006fd8:	2000014c 	.word	0x2000014c
 8006fdc:	20000160 	.word	0x20000160
 8006fe0:	20000178 	.word	0x20000178
 8006fe4:	20000144 	.word	0x20000144
 8006fe8:	20000148 	.word	0x20000148

08006fec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b082      	sub	sp, #8
 8006ff0:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8006ff2:	e028      	b.n	8007046 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8006ff4:	f7ff fbba 	bl	800676c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8006ff8:	4b16      	ldr	r3, [pc, #88]	; (8007054 <prvCheckTasksWaitingTermination+0x68>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	bf14      	ite	ne
 8007000:	2300      	movne	r3, #0
 8007002:	2301      	moveq	r3, #1
 8007004:	b2db      	uxtb	r3, r3
 8007006:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8007008:	f7ff fbbe 	bl	8006788 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d119      	bne.n	8007046 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8007012:	f001 fac5 	bl	80085a0 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007016:	4b0f      	ldr	r3, [pc, #60]	; (8007054 <prvCheckTasksWaitingTermination+0x68>)
 8007018:	68db      	ldr	r3, [r3, #12]
 800701a:	68db      	ldr	r3, [r3, #12]
 800701c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	3304      	adds	r3, #4
 8007022:	4618      	mov	r0, r3
 8007024:	f001 fa06 	bl	8008434 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8007028:	4b0b      	ldr	r3, [pc, #44]	; (8007058 <prvCheckTasksWaitingTermination+0x6c>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	1e5a      	subs	r2, r3, #1
 800702e:	4b0a      	ldr	r3, [pc, #40]	; (8007058 <prvCheckTasksWaitingTermination+0x6c>)
 8007030:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
 8007032:	4b0a      	ldr	r3, [pc, #40]	; (800705c <prvCheckTasksWaitingTermination+0x70>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	1e5a      	subs	r2, r3, #1
 8007038:	4b08      	ldr	r3, [pc, #32]	; (800705c <prvCheckTasksWaitingTermination+0x70>)
 800703a:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
 800703c:	f001 fac8 	bl	80085d0 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8007040:	6838      	ldr	r0, [r7, #0]
 8007042:	f000 f87b 	bl	800713c <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8007046:	4b05      	ldr	r3, [pc, #20]	; (800705c <prvCheckTasksWaitingTermination+0x70>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d1d2      	bne.n	8006ff4 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
 800704e:	3708      	adds	r7, #8
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}
 8007054:	20000160 	.word	0x20000160
 8007058:	2000018c 	.word	0x2000018c
 800705c:	20000174 	.word	0x20000174

08007060 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b082      	sub	sp, #8
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8007068:	4b13      	ldr	r3, [pc, #76]	; (80070b8 <prvAddCurrentTaskToDelayedList+0x58>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 8007070:	4b12      	ldr	r3, [pc, #72]	; (80070bc <prvAddCurrentTaskToDelayedList+0x5c>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	429a      	cmp	r2, r3
 8007078:	d209      	bcs.n	800708e <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800707a:	4b11      	ldr	r3, [pc, #68]	; (80070c0 <prvAddCurrentTaskToDelayedList+0x60>)
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	4b0e      	ldr	r3, [pc, #56]	; (80070b8 <prvAddCurrentTaskToDelayedList+0x58>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	3304      	adds	r3, #4
 8007084:	4610      	mov	r0, r2
 8007086:	4619      	mov	r1, r3
 8007088:	f001 f99c 	bl	80083c4 <vListInsert>
 800708c:	e010      	b.n	80070b0 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800708e:	4b0d      	ldr	r3, [pc, #52]	; (80070c4 <prvAddCurrentTaskToDelayedList+0x64>)
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	4b09      	ldr	r3, [pc, #36]	; (80070b8 <prvAddCurrentTaskToDelayedList+0x58>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	3304      	adds	r3, #4
 8007098:	4610      	mov	r0, r2
 800709a:	4619      	mov	r1, r3
 800709c:	f001 f992 	bl	80083c4 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 80070a0:	4b09      	ldr	r3, [pc, #36]	; (80070c8 <prvAddCurrentTaskToDelayedList+0x68>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	429a      	cmp	r2, r3
 80070a8:	d202      	bcs.n	80070b0 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
 80070aa:	4b07      	ldr	r3, [pc, #28]	; (80070c8 <prvAddCurrentTaskToDelayedList+0x68>)
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80070b0:	3708      	adds	r7, #8
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop
 80070b8:	200000b4 	.word	0x200000b4
 80070bc:	20000190 	.word	0x20000190
 80070c0:	20000148 	.word	0x20000148
 80070c4:	20000144 	.word	0x20000144
 80070c8:	2000003c 	.word	0x2000003c

080070cc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b084      	sub	sp, #16
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	4603      	mov	r3, r0
 80070d4:	6039      	str	r1, [r7, #0]
 80070d6:	80fb      	strh	r3, [r7, #6]
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d106      	bne.n	80070ec <prvAllocateTCBAndStack+0x20>
 80070de:	88fb      	ldrh	r3, [r7, #6]
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	4618      	mov	r0, r3
 80070e4:	f001 fafc 	bl	80086e0 <pvPortMalloc>
 80070e8:	4603      	mov	r3, r0
 80070ea:	e000      	b.n	80070ee <prvAllocateTCBAndStack+0x22>
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	60bb      	str	r3, [r7, #8]

		if( pxStack != NULL )
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d00e      	beq.n	8007114 <prvAllocateTCBAndStack+0x48>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80070f6:	2050      	movs	r0, #80	; 0x50
 80070f8:	f001 faf2 	bl	80086e0 <pvPortMalloc>
 80070fc:	60f8      	str	r0, [r7, #12]

			if( pxNewTCB != NULL )
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d003      	beq.n	800710c <prvAllocateTCBAndStack+0x40>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	68ba      	ldr	r2, [r7, #8]
 8007108:	631a      	str	r2, [r3, #48]	; 0x30
 800710a:	e005      	b.n	8007118 <prvAllocateTCBAndStack+0x4c>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 800710c:	68b8      	ldr	r0, [r7, #8]
 800710e:	f001 fb7f 	bl	8008810 <vPortFree>
 8007112:	e001      	b.n	8007118 <prvAllocateTCBAndStack+0x4c>
			}
		}
		else
		{
			pxNewTCB = NULL;
 8007114:	2300      	movs	r3, #0
 8007116:	60fb      	str	r3, [r7, #12]
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d008      	beq.n	8007130 <prvAllocateTCBAndStack+0x64>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007122:	88fb      	ldrh	r3, [r7, #6]
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	4610      	mov	r0, r2
 8007128:	21a5      	movs	r1, #165	; 0xa5
 800712a:	461a      	mov	r2, r3
 800712c:	f001 fcec 	bl	8008b08 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
 8007130:	68fb      	ldr	r3, [r7, #12]
}
 8007132:	4618      	mov	r0, r3
 8007134:	3710      	adds	r7, #16
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
 800713a:	bf00      	nop

0800713c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007148:	4618      	mov	r0, r3
 800714a:	f001 fb61 	bl	8008810 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f001 fb5e 	bl	8008810 <vPortFree>
	}
 8007154:	3708      	adds	r7, #8
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
 800715a:	bf00      	nop

0800715c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800715c:	b480      	push	{r7}
 800715e:	b083      	sub	sp, #12
 8007160:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007162:	4b0e      	ldr	r3, [pc, #56]	; (800719c <prvResetNextTaskUnblockTime+0x40>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d101      	bne.n	8007170 <prvResetNextTaskUnblockTime+0x14>
 800716c:	2301      	movs	r3, #1
 800716e:	e000      	b.n	8007172 <prvResetNextTaskUnblockTime+0x16>
 8007170:	2300      	movs	r3, #0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d004      	beq.n	8007180 <prvResetNextTaskUnblockTime+0x24>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007176:	4b0a      	ldr	r3, [pc, #40]	; (80071a0 <prvResetNextTaskUnblockTime+0x44>)
 8007178:	f04f 32ff 	mov.w	r2, #4294967295
 800717c:	601a      	str	r2, [r3, #0]
 800717e:	e008      	b.n	8007192 <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007180:	4b06      	ldr	r3, [pc, #24]	; (800719c <prvResetNextTaskUnblockTime+0x40>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	685a      	ldr	r2, [r3, #4]
 800718e:	4b04      	ldr	r3, [pc, #16]	; (80071a0 <prvResetNextTaskUnblockTime+0x44>)
 8007190:	601a      	str	r2, [r3, #0]
	}
}
 8007192:	370c      	adds	r7, #12
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr
 800719c:	20000144 	.word	0x20000144
 80071a0:	2000003c 	.word	0x2000003c

080071a4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80071a4:	b480      	push	{r7}
 80071a6:	b083      	sub	sp, #12
 80071a8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80071aa:	4b05      	ldr	r3, [pc, #20]	; (80071c0 <xTaskGetCurrentTaskHandle+0x1c>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	607b      	str	r3, [r7, #4]

		return xReturn;
 80071b0:	687b      	ldr	r3, [r7, #4]
	}
 80071b2:	4618      	mov	r0, r3
 80071b4:	370c      	adds	r7, #12
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop
 80071c0:	200000b4 	.word	0x200000b4

080071c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80071c4:	b480      	push	{r7}
 80071c6:	b083      	sub	sp, #12
 80071c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80071ca:	4b0b      	ldr	r3, [pc, #44]	; (80071f8 <xTaskGetSchedulerState+0x34>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d102      	bne.n	80071d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80071d2:	2301      	movs	r3, #1
 80071d4:	607b      	str	r3, [r7, #4]
 80071d6:	e008      	b.n	80071ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071d8:	4b08      	ldr	r3, [pc, #32]	; (80071fc <xTaskGetSchedulerState+0x38>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d102      	bne.n	80071e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80071e0:	2302      	movs	r3, #2
 80071e2:	607b      	str	r3, [r7, #4]
 80071e4:	e001      	b.n	80071ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80071e6:	2300      	movs	r3, #0
 80071e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80071ea:	687b      	ldr	r3, [r7, #4]
	}
 80071ec:	4618      	mov	r0, r3
 80071ee:	370c      	adds	r7, #12
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr
 80071f8:	20000198 	.word	0x20000198
 80071fc:	200001ac 	.word	0x200001ac

08007200 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007200:	b580      	push	{r7, lr}
 8007202:	b084      	sub	sp, #16
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d062      	beq.n	80072d8 <vTaskPriorityInherit+0xd8>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007216:	4b32      	ldr	r3, [pc, #200]	; (80072e0 <vTaskPriorityInherit+0xe0>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800721c:	429a      	cmp	r2, r3
 800721e:	d25b      	bcs.n	80072d8 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	699b      	ldr	r3, [r3, #24]
 8007224:	2b00      	cmp	r3, #0
 8007226:	db06      	blt.n	8007236 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007228:	4b2d      	ldr	r3, [pc, #180]	; (80072e0 <vTaskPriorityInherit+0xe0>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800722e:	f1c3 0205 	rsb	r2, r3, #5
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	6959      	ldr	r1, [r3, #20]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800723e:	4613      	mov	r3, r2
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	4413      	add	r3, r2
 8007244:	009b      	lsls	r3, r3, #2
 8007246:	4a27      	ldr	r2, [pc, #156]	; (80072e4 <vTaskPriorityInherit+0xe4>)
 8007248:	4413      	add	r3, r2
 800724a:	4299      	cmp	r1, r3
 800724c:	d101      	bne.n	8007252 <vTaskPriorityInherit+0x52>
 800724e:	2301      	movs	r3, #1
 8007250:	e000      	b.n	8007254 <vTaskPriorityInherit+0x54>
 8007252:	2300      	movs	r3, #0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d03a      	beq.n	80072ce <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	3304      	adds	r3, #4
 800725c:	4618      	mov	r0, r3
 800725e:	f001 f8e9 	bl	8008434 <uxListRemove>
 8007262:	4603      	mov	r3, r0
 8007264:	2b00      	cmp	r3, #0
 8007266:	d115      	bne.n	8007294 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800726c:	491d      	ldr	r1, [pc, #116]	; (80072e4 <vTaskPriorityInherit+0xe4>)
 800726e:	4613      	mov	r3, r2
 8007270:	009b      	lsls	r3, r3, #2
 8007272:	4413      	add	r3, r2
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	440b      	add	r3, r1
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10a      	bne.n	8007294 <vTaskPriorityInherit+0x94>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007282:	2201      	movs	r2, #1
 8007284:	fa02 f303 	lsl.w	r3, r2, r3
 8007288:	43da      	mvns	r2, r3
 800728a:	4b17      	ldr	r3, [pc, #92]	; (80072e8 <vTaskPriorityInherit+0xe8>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	401a      	ands	r2, r3
 8007290:	4b15      	ldr	r3, [pc, #84]	; (80072e8 <vTaskPriorityInherit+0xe8>)
 8007292:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007294:	4b12      	ldr	r3, [pc, #72]	; (80072e0 <vTaskPriorityInherit+0xe0>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072a2:	2201      	movs	r2, #1
 80072a4:	409a      	lsls	r2, r3
 80072a6:	4b10      	ldr	r3, [pc, #64]	; (80072e8 <vTaskPriorityInherit+0xe8>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	431a      	orrs	r2, r3
 80072ac:	4b0e      	ldr	r3, [pc, #56]	; (80072e8 <vTaskPriorityInherit+0xe8>)
 80072ae:	601a      	str	r2, [r3, #0]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072b4:	4613      	mov	r3, r2
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	4413      	add	r3, r2
 80072ba:	009b      	lsls	r3, r3, #2
 80072bc:	4a09      	ldr	r2, [pc, #36]	; (80072e4 <vTaskPriorityInherit+0xe4>)
 80072be:	441a      	add	r2, r3
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	3304      	adds	r3, #4
 80072c4:	4610      	mov	r0, r2
 80072c6:	4619      	mov	r1, r3
 80072c8:	f001 f858 	bl	800837c <vListInsertEnd>
 80072cc:	e004      	b.n	80072d8 <vTaskPriorityInherit+0xd8>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80072ce:	4b04      	ldr	r3, [pc, #16]	; (80072e0 <vTaskPriorityInherit+0xe0>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80072d8:	3710      	adds	r7, #16
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	200000b4 	.word	0x200000b4
 80072e4:	200000b8 	.word	0x200000b8
 80072e8:	20000194 	.word	0x20000194

080072ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b084      	sub	sp, #16
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80072f8:	2300      	movs	r3, #0
 80072fa:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d04f      	beq.n	80073a2 <xTaskPriorityDisinherit+0xb6>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007306:	1e5a      	subs	r2, r3, #1
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	645a      	str	r2, [r3, #68]	; 0x44

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007314:	429a      	cmp	r2, r3
 8007316:	d044      	beq.n	80073a2 <xTaskPriorityDisinherit+0xb6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800731c:	2b00      	cmp	r3, #0
 800731e:	d140      	bne.n	80073a2 <xTaskPriorityDisinherit+0xb6>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	3304      	adds	r3, #4
 8007324:	4618      	mov	r0, r3
 8007326:	f001 f885 	bl	8008434 <uxListRemove>
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d115      	bne.n	800735c <xTaskPriorityDisinherit+0x70>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007334:	491d      	ldr	r1, [pc, #116]	; (80073ac <xTaskPriorityDisinherit+0xc0>)
 8007336:	4613      	mov	r3, r2
 8007338:	009b      	lsls	r3, r3, #2
 800733a:	4413      	add	r3, r2
 800733c:	009b      	lsls	r3, r3, #2
 800733e:	440b      	add	r3, r1
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d10a      	bne.n	800735c <xTaskPriorityDisinherit+0x70>
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800734a:	2201      	movs	r2, #1
 800734c:	fa02 f303 	lsl.w	r3, r2, r3
 8007350:	43da      	mvns	r2, r3
 8007352:	4b17      	ldr	r3, [pc, #92]	; (80073b0 <xTaskPriorityDisinherit+0xc4>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	401a      	ands	r2, r3
 8007358:	4b15      	ldr	r3, [pc, #84]	; (80073b0 <xTaskPriorityDisinherit+0xc4>)
 800735a:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007368:	f1c3 0205 	rsb	r2, r3, #5
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007374:	2201      	movs	r2, #1
 8007376:	409a      	lsls	r2, r3
 8007378:	4b0d      	ldr	r3, [pc, #52]	; (80073b0 <xTaskPriorityDisinherit+0xc4>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	431a      	orrs	r2, r3
 800737e:	4b0c      	ldr	r3, [pc, #48]	; (80073b0 <xTaskPriorityDisinherit+0xc4>)
 8007380:	601a      	str	r2, [r3, #0]
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007386:	4613      	mov	r3, r2
 8007388:	009b      	lsls	r3, r3, #2
 800738a:	4413      	add	r3, r2
 800738c:	009b      	lsls	r3, r3, #2
 800738e:	4a07      	ldr	r2, [pc, #28]	; (80073ac <xTaskPriorityDisinherit+0xc0>)
 8007390:	441a      	add	r2, r3
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	3304      	adds	r3, #4
 8007396:	4610      	mov	r0, r2
 8007398:	4619      	mov	r1, r3
 800739a:	f000 ffef 	bl	800837c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800739e:	2301      	movs	r3, #1
 80073a0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80073a2:	68fb      	ldr	r3, [r7, #12]
	}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3710      	adds	r7, #16
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}
 80073ac:	200000b8 	.word	0x200000b8
 80073b0:	20000194 	.word	0x20000194

080073b4 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80073b4:	b480      	push	{r7}
 80073b6:	b083      	sub	sp, #12
 80073b8:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80073ba:	4b09      	ldr	r3, [pc, #36]	; (80073e0 <uxTaskResetEventItemValue+0x2c>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	699b      	ldr	r3, [r3, #24]
 80073c0:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073c2:	4b07      	ldr	r3, [pc, #28]	; (80073e0 <uxTaskResetEventItemValue+0x2c>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a06      	ldr	r2, [pc, #24]	; (80073e0 <uxTaskResetEventItemValue+0x2c>)
 80073c8:	6812      	ldr	r2, [r2, #0]
 80073ca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80073cc:	f1c2 0205 	rsb	r2, r2, #5
 80073d0:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80073d2:	687b      	ldr	r3, [r7, #4]
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr
 80073e0:	200000b4 	.word	0x200000b4

080073e4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80073e4:	b480      	push	{r7}
 80073e6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80073e8:	4b07      	ldr	r3, [pc, #28]	; (8007408 <pvTaskIncrementMutexHeldCount+0x24>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d004      	beq.n	80073fa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80073f0:	4b05      	ldr	r3, [pc, #20]	; (8007408 <pvTaskIncrementMutexHeldCount+0x24>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073f6:	3201      	adds	r2, #1
 80073f8:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
 80073fa:	4b03      	ldr	r3, [pc, #12]	; (8007408 <pvTaskIncrementMutexHeldCount+0x24>)
 80073fc:	681b      	ldr	r3, [r3, #0]
	}
 80073fe:	4618      	mov	r0, r3
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr
 8007408:	200000b4 	.word	0x200000b4

0800740c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8007416:	f001 f8c3 	bl	80085a0 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800741a:	4b31      	ldr	r3, [pc, #196]	; (80074e0 <ulTaskNotifyTake+0xd4>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007420:	2b00      	cmp	r3, #0
 8007422:	d138      	bne.n	8007496 <ulTaskNotifyTake+0x8a>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
 8007424:	4b2e      	ldr	r3, [pc, #184]	; (80074e0 <ulTaskNotifyTake+0xd4>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2201      	movs	r2, #1
 800742a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

				if( xTicksToWait > ( TickType_t ) 0 )
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d030      	beq.n	8007496 <ulTaskNotifyTake+0x8a>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8007434:	4b2a      	ldr	r3, [pc, #168]	; (80074e0 <ulTaskNotifyTake+0xd4>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	3304      	adds	r3, #4
 800743a:	4618      	mov	r0, r3
 800743c:	f000 fffa 	bl	8008434 <uxListRemove>
 8007440:	4603      	mov	r3, r0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d10b      	bne.n	800745e <ulTaskNotifyTake+0x52>
					{
						/* The current task must be in a ready list, so there is
						no need to check, and the port reset macro can be called
						directly. */
						portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007446:	4b26      	ldr	r3, [pc, #152]	; (80074e0 <ulTaskNotifyTake+0xd4>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800744c:	2201      	movs	r2, #1
 800744e:	fa02 f303 	lsl.w	r3, r2, r3
 8007452:	43da      	mvns	r2, r3
 8007454:	4b23      	ldr	r3, [pc, #140]	; (80074e4 <ulTaskNotifyTake+0xd8>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	401a      	ands	r2, r3
 800745a:	4b22      	ldr	r3, [pc, #136]	; (80074e4 <ulTaskNotifyTake+0xd8>)
 800745c:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					#if ( INCLUDE_vTaskSuspend == 1 )
					{
						if( xTicksToWait == portMAX_DELAY )
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007464:	d107      	bne.n	8007476 <ulTaskNotifyTake+0x6a>
						{
							/* Add the task to the suspended task list instead
							of a delayed task list to ensure the task is not
							woken by a timing event.  It will block
							indefinitely. */
							vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8007466:	4b1e      	ldr	r3, [pc, #120]	; (80074e0 <ulTaskNotifyTake+0xd4>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	3304      	adds	r3, #4
 800746c:	481e      	ldr	r0, [pc, #120]	; (80074e8 <ulTaskNotifyTake+0xdc>)
 800746e:	4619      	mov	r1, r3
 8007470:	f000 ff84 	bl	800837c <vListInsertEnd>
 8007474:	e007      	b.n	8007486 <ulTaskNotifyTake+0x7a>
						{
							/* Calculate the time at which the task should be
							woken if no notification events occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
 8007476:	4b1d      	ldr	r3, [pc, #116]	; (80074ec <ulTaskNotifyTake+0xe0>)
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	4413      	add	r3, r2
 800747e:	60fb      	str	r3, [r7, #12]
							prvAddCurrentTaskToDelayedList( xTimeToWake );
 8007480:	68f8      	ldr	r0, [r7, #12]
 8007482:	f7ff fded 	bl	8007060 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007486:	4b1a      	ldr	r3, [pc, #104]	; (80074f0 <ulTaskNotifyTake+0xe4>)
 8007488:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800748c:	601a      	str	r2, [r3, #0]
 800748e:	f3bf 8f4f 	dsb	sy
 8007492:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007496:	f001 f89b 	bl	80085d0 <vPortExitCritical>

		taskENTER_CRITICAL();
 800749a:	f001 f881 	bl	80085a0 <vPortEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800749e:	4b10      	ldr	r3, [pc, #64]	; (80074e0 <ulTaskNotifyTake+0xd4>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074a4:	60bb      	str	r3, [r7, #8]

			if( ulReturn != 0UL )
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00c      	beq.n	80074c6 <ulTaskNotifyTake+0xba>
			{
				if( xClearCountOnExit != pdFALSE )
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d004      	beq.n	80074bc <ulTaskNotifyTake+0xb0>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80074b2:	4b0b      	ldr	r3, [pc, #44]	; (80074e0 <ulTaskNotifyTake+0xd4>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	2200      	movs	r2, #0
 80074b8:	649a      	str	r2, [r3, #72]	; 0x48
 80074ba:	e004      	b.n	80074c6 <ulTaskNotifyTake+0xba>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
 80074bc:	4b08      	ldr	r3, [pc, #32]	; (80074e0 <ulTaskNotifyTake+0xd4>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80074c2:	3a01      	subs	r2, #1
 80074c4:	649a      	str	r2, [r3, #72]	; 0x48
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
 80074c6:	4b06      	ldr	r3, [pc, #24]	; (80074e0 <ulTaskNotifyTake+0xd4>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	2200      	movs	r2, #0
 80074cc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		}
		taskEXIT_CRITICAL();
 80074d0:	f001 f87e 	bl	80085d0 <vPortExitCritical>

		return ulReturn;
 80074d4:	68bb      	ldr	r3, [r7, #8]
	}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3710      	adds	r7, #16
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	200000b4 	.word	0x200000b4
 80074e4:	20000194 	.word	0x20000194
 80074e8:	20000178 	.word	0x20000178
 80074ec:	20000190 	.word	0x20000190
 80074f0:	e000ed04 	.word	0xe000ed04

080074f4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b086      	sub	sp, #24
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	60f8      	str	r0, [r7, #12]
 80074fc:	60b9      	str	r1, [r7, #8]
 80074fe:	607a      	str	r2, [r7, #4]
 8007500:	603b      	str	r3, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007502:	f001 f84d 	bl	80085a0 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
 8007506:	4b39      	ldr	r3, [pc, #228]	; (80075ec <xTaskNotifyWait+0xf8>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800750e:	b2db      	uxtb	r3, r3
 8007510:	2b02      	cmp	r3, #2
 8007512:	d03f      	beq.n	8007594 <xTaskNotifyWait+0xa0>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007514:	4b35      	ldr	r3, [pc, #212]	; (80075ec <xTaskNotifyWait+0xf8>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800751a:	68fa      	ldr	r2, [r7, #12]
 800751c:	43d2      	mvns	r2, r2
 800751e:	400a      	ands	r2, r1
 8007520:	649a      	str	r2, [r3, #72]	; 0x48

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
 8007522:	4b32      	ldr	r3, [pc, #200]	; (80075ec <xTaskNotifyWait+0xf8>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

				if( xTicksToWait > ( TickType_t ) 0 )
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d030      	beq.n	8007594 <xTaskNotifyWait+0xa0>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8007532:	4b2e      	ldr	r3, [pc, #184]	; (80075ec <xTaskNotifyWait+0xf8>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	3304      	adds	r3, #4
 8007538:	4618      	mov	r0, r3
 800753a:	f000 ff7b 	bl	8008434 <uxListRemove>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d10b      	bne.n	800755c <xTaskNotifyWait+0x68>
					{
						/* The current task must be in a ready list, so there is
						no need to check, and the port reset macro can be called
						directly. */
						portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007544:	4b29      	ldr	r3, [pc, #164]	; (80075ec <xTaskNotifyWait+0xf8>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800754a:	2201      	movs	r2, #1
 800754c:	fa02 f303 	lsl.w	r3, r2, r3
 8007550:	43da      	mvns	r2, r3
 8007552:	4b27      	ldr	r3, [pc, #156]	; (80075f0 <xTaskNotifyWait+0xfc>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	401a      	ands	r2, r3
 8007558:	4b25      	ldr	r3, [pc, #148]	; (80075f0 <xTaskNotifyWait+0xfc>)
 800755a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					#if ( INCLUDE_vTaskSuspend == 1 )
					{
						if( xTicksToWait == portMAX_DELAY )
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007562:	d107      	bne.n	8007574 <xTaskNotifyWait+0x80>
						{
							/* Add the task to the suspended task list instead
							of a delayed task list to ensure the task is not
							woken by a timing event.  It will block
							indefinitely. */
							vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8007564:	4b21      	ldr	r3, [pc, #132]	; (80075ec <xTaskNotifyWait+0xf8>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	3304      	adds	r3, #4
 800756a:	4822      	ldr	r0, [pc, #136]	; (80075f4 <xTaskNotifyWait+0x100>)
 800756c:	4619      	mov	r1, r3
 800756e:	f000 ff05 	bl	800837c <vListInsertEnd>
 8007572:	e007      	b.n	8007584 <xTaskNotifyWait+0x90>
						{
							/* Calculate the time at which the task should be
							woken if no notification events occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
 8007574:	4b20      	ldr	r3, [pc, #128]	; (80075f8 <xTaskNotifyWait+0x104>)
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	4413      	add	r3, r2
 800757c:	613b      	str	r3, [r7, #16]
							prvAddCurrentTaskToDelayedList( xTimeToWake );
 800757e:	6938      	ldr	r0, [r7, #16]
 8007580:	f7ff fd6e 	bl	8007060 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007584:	4b1d      	ldr	r3, [pc, #116]	; (80075fc <xTaskNotifyWait+0x108>)
 8007586:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800758a:	601a      	str	r2, [r3, #0]
 800758c:	f3bf 8f4f 	dsb	sy
 8007590:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007594:	f001 f81c 	bl	80085d0 <vPortExitCritical>

		taskENTER_CRITICAL();
 8007598:	f001 f802 	bl	80085a0 <vPortEnterCritical>
		{
			if( pulNotificationValue != NULL )
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d004      	beq.n	80075ac <xTaskNotifyWait+0xb8>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80075a2:	4b12      	ldr	r3, [pc, #72]	; (80075ec <xTaskNotifyWait+0xf8>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	601a      	str	r2, [r3, #0]

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
 80075ac:	4b0f      	ldr	r3, [pc, #60]	; (80075ec <xTaskNotifyWait+0xf8>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d102      	bne.n	80075c0 <xTaskNotifyWait+0xcc>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80075ba:	2300      	movs	r3, #0
 80075bc:	617b      	str	r3, [r7, #20]
 80075be:	e008      	b.n	80075d2 <xTaskNotifyWait+0xde>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80075c0:	4b0a      	ldr	r3, [pc, #40]	; (80075ec <xTaskNotifyWait+0xf8>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80075c6:	68ba      	ldr	r2, [r7, #8]
 80075c8:	43d2      	mvns	r2, r2
 80075ca:	400a      	ands	r2, r1
 80075cc:	649a      	str	r2, [r3, #72]	; 0x48
				xReturn = pdTRUE;
 80075ce:	2301      	movs	r3, #1
 80075d0:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
 80075d2:	4b06      	ldr	r3, [pc, #24]	; (80075ec <xTaskNotifyWait+0xf8>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2200      	movs	r2, #0
 80075d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		}
		taskEXIT_CRITICAL();
 80075dc:	f000 fff8 	bl	80085d0 <vPortExitCritical>

		return xReturn;
 80075e0:	697b      	ldr	r3, [r7, #20]
	}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3718      	adds	r7, #24
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	bf00      	nop
 80075ec:	200000b4 	.word	0x200000b4
 80075f0:	20000194 	.word	0x20000194
 80075f4:	20000178 	.word	0x20000178
 80075f8:	20000190 	.word	0x20000190
 80075fc:	e000ed04 	.word	0xe000ed04

08007600 <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
 8007600:	b580      	push	{r7, lr}
 8007602:	b088      	sub	sp, #32
 8007604:	af00      	add	r7, sp, #0
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	4613      	mov	r3, r2
 800760c:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800760e:	2301      	movs	r3, #1
 8007610:	61fb      	str	r3, [r7, #28]

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	61bb      	str	r3, [r7, #24]

		taskENTER_CRITICAL();
 8007616:	f000 ffc3 	bl	80085a0 <vPortEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007620:	75fb      	strb	r3, [r7, #23]

			pxTCB->eNotifyState = eNotified;
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	2202      	movs	r2, #2
 8007626:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			switch( eAction )
 800762a:	79fb      	ldrb	r3, [r7, #7]
 800762c:	2b04      	cmp	r3, #4
 800762e:	d828      	bhi.n	8007682 <xTaskNotify+0x82>
 8007630:	a201      	add	r2, pc, #4	; (adr r2, 8007638 <xTaskNotify+0x38>)
 8007632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007636:	bf00      	nop
 8007638:	08007683 	.word	0x08007683
 800763c:	0800764d 	.word	0x0800764d
 8007640:	0800765b 	.word	0x0800765b
 8007644:	08007667 	.word	0x08007667
 8007648:	0800766f 	.word	0x0800766f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	431a      	orrs	r2, r3
 8007654:	69bb      	ldr	r3, [r7, #24]
 8007656:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8007658:	e013      	b.n	8007682 <xTaskNotify+0x82>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800765e:	1c5a      	adds	r2, r3, #1
 8007660:	69bb      	ldr	r3, [r7, #24]
 8007662:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8007664:	e00d      	b.n	8007682 <xTaskNotify+0x82>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007666:	69bb      	ldr	r3, [r7, #24]
 8007668:	68ba      	ldr	r2, [r7, #8]
 800766a:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 800766c:	e009      	b.n	8007682 <xTaskNotify+0x82>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
 800766e:	7dfb      	ldrb	r3, [r7, #23]
 8007670:	2b02      	cmp	r3, #2
 8007672:	d003      	beq.n	800767c <xTaskNotify+0x7c>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	68ba      	ldr	r2, [r7, #8]
 8007678:	649a      	str	r2, [r3, #72]	; 0x48
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800767a:	e001      	b.n	8007680 <xTaskNotify+0x80>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
 800767c:	2300      	movs	r3, #0
 800767e:	61fb      	str	r3, [r7, #28]
					}
					break;
 8007680:	bf00      	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 8007682:	7dfb      	ldrb	r3, [r7, #23]
 8007684:	2b01      	cmp	r3, #1
 8007686:	d12a      	bne.n	80076de <xTaskNotify+0xde>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8007688:	69bb      	ldr	r3, [r7, #24]
 800768a:	3304      	adds	r3, #4
 800768c:	4618      	mov	r0, r3
 800768e:	f000 fed1 	bl	8008434 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007696:	2201      	movs	r2, #1
 8007698:	409a      	lsls	r2, r3
 800769a:	4b14      	ldr	r3, [pc, #80]	; (80076ec <xTaskNotify+0xec>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	431a      	orrs	r2, r3
 80076a0:	4b12      	ldr	r3, [pc, #72]	; (80076ec <xTaskNotify+0xec>)
 80076a2:	601a      	str	r2, [r3, #0]
 80076a4:	69bb      	ldr	r3, [r7, #24]
 80076a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076a8:	4613      	mov	r3, r2
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	4413      	add	r3, r2
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	4a0f      	ldr	r2, [pc, #60]	; (80076f0 <xTaskNotify+0xf0>)
 80076b2:	441a      	add	r2, r3
 80076b4:	69bb      	ldr	r3, [r7, #24]
 80076b6:	3304      	adds	r3, #4
 80076b8:	4610      	mov	r0, r2
 80076ba:	4619      	mov	r1, r3
 80076bc:	f000 fe5e 	bl	800837c <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076c4:	4b0b      	ldr	r3, [pc, #44]	; (80076f4 <xTaskNotify+0xf4>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d907      	bls.n	80076de <xTaskNotify+0xde>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
 80076ce:	4b0a      	ldr	r3, [pc, #40]	; (80076f8 <xTaskNotify+0xf8>)
 80076d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076d4:	601a      	str	r2, [r3, #0]
 80076d6:	f3bf 8f4f 	dsb	sy
 80076da:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80076de:	f000 ff77 	bl	80085d0 <vPortExitCritical>

		return xReturn;
 80076e2:	69fb      	ldr	r3, [r7, #28]
	}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3720      	adds	r7, #32
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}
 80076ec:	20000194 	.word	0x20000194
 80076f0:	200000b8 	.word	0x200000b8
 80076f4:	200000b4 	.word	0x200000b4
 80076f8:	e000ed04 	.word	0xe000ed04

080076fc <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b08c      	sub	sp, #48	; 0x30
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	603b      	str	r3, [r7, #0]
 8007708:	4613      	mov	r3, r2
 800770a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800770c:	2301      	movs	r3, #1
 800770e:	62fb      	str	r3, [r7, #44]	; 0x2c
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	62bb      	str	r3, [r7, #40]	; 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007714:	f3ef 8211 	mrs	r2, BASEPRI
 8007718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800771c:	f383 8811 	msr	BASEPRI, r3
 8007720:	f3bf 8f6f 	isb	sy
 8007724:	f3bf 8f4f 	dsb	sy
 8007728:	61fa      	str	r2, [r7, #28]
 800772a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800772c:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800772e:	627b      	str	r3, [r7, #36]	; 0x24
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
 8007730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007732:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007736:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			pxTCB->eNotifyState = eNotified;
 800773a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800773c:	2202      	movs	r2, #2
 800773e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			switch( eAction )
 8007742:	79fb      	ldrb	r3, [r7, #7]
 8007744:	2b04      	cmp	r3, #4
 8007746:	d829      	bhi.n	800779c <xTaskNotifyFromISR+0xa0>
 8007748:	a201      	add	r2, pc, #4	; (adr r2, 8007750 <xTaskNotifyFromISR+0x54>)
 800774a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800774e:	bf00      	nop
 8007750:	0800779d 	.word	0x0800779d
 8007754:	08007765 	.word	0x08007765
 8007758:	08007773 	.word	0x08007773
 800775c:	0800777f 	.word	0x0800777f
 8007760:	08007787 	.word	0x08007787
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007766:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	431a      	orrs	r2, r3
 800776c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800776e:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8007770:	e014      	b.n	800779c <xTaskNotifyFromISR+0xa0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007774:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007776:	1c5a      	adds	r2, r3, #1
 8007778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800777a:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 800777c:	e00e      	b.n	800779c <xTaskNotifyFromISR+0xa0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800777e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007780:	68ba      	ldr	r2, [r7, #8]
 8007782:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8007784:	e00a      	b.n	800779c <xTaskNotifyFromISR+0xa0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
 8007786:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800778a:	2b02      	cmp	r3, #2
 800778c:	d003      	beq.n	8007796 <xTaskNotifyFromISR+0x9a>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800778e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007790:	68ba      	ldr	r2, [r7, #8]
 8007792:	649a      	str	r2, [r3, #72]	; 0x48
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007794:	e001      	b.n	800779a <xTaskNotifyFromISR+0x9e>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
 8007796:	2300      	movs	r3, #0
 8007798:	62fb      	str	r3, [r7, #44]	; 0x2c
					}
					break;
 800779a:	bf00      	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 800779c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80077a0:	2b01      	cmp	r3, #1
 80077a2:	d133      	bne.n	800780c <xTaskNotifyFromISR+0x110>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077a4:	4b1e      	ldr	r3, [pc, #120]	; (8007820 <xTaskNotifyFromISR+0x124>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d11c      	bne.n	80077e6 <xTaskNotifyFromISR+0xea>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80077ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ae:	3304      	adds	r3, #4
 80077b0:	4618      	mov	r0, r3
 80077b2:	f000 fe3f 	bl	8008434 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80077b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ba:	2201      	movs	r2, #1
 80077bc:	409a      	lsls	r2, r3
 80077be:	4b19      	ldr	r3, [pc, #100]	; (8007824 <xTaskNotifyFromISR+0x128>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	431a      	orrs	r2, r3
 80077c4:	4b17      	ldr	r3, [pc, #92]	; (8007824 <xTaskNotifyFromISR+0x128>)
 80077c6:	601a      	str	r2, [r3, #0]
 80077c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077cc:	4613      	mov	r3, r2
 80077ce:	009b      	lsls	r3, r3, #2
 80077d0:	4413      	add	r3, r2
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	4a14      	ldr	r2, [pc, #80]	; (8007828 <xTaskNotifyFromISR+0x12c>)
 80077d6:	441a      	add	r2, r3
 80077d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077da:	3304      	adds	r3, #4
 80077dc:	4610      	mov	r0, r2
 80077de:	4619      	mov	r1, r3
 80077e0:	f000 fdcc 	bl	800837c <vListInsertEnd>
 80077e4:	e005      	b.n	80077f2 <xTaskNotifyFromISR+0xf6>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80077e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e8:	3318      	adds	r3, #24
 80077ea:	4810      	ldr	r0, [pc, #64]	; (800782c <xTaskNotifyFromISR+0x130>)
 80077ec:	4619      	mov	r1, r3
 80077ee:	f000 fdc5 	bl	800837c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80077f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077f6:	4b0e      	ldr	r3, [pc, #56]	; (8007830 <xTaskNotifyFromISR+0x134>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077fc:	429a      	cmp	r2, r3
 80077fe:	d905      	bls.n	800780c <xTaskNotifyFromISR+0x110>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d002      	beq.n	800780c <xTaskNotifyFromISR+0x110>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	2201      	movs	r2, #1
 800780a:	601a      	str	r2, [r3, #0]
 800780c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8007816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007818:	4618      	mov	r0, r3
 800781a:	3730      	adds	r7, #48	; 0x30
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}
 8007820:	200001ac 	.word	0x200001ac
 8007824:	20000194 	.word	0x20000194
 8007828:	200000b8 	.word	0x200000b8
 800782c:	2000014c 	.word	0x2000014c
 8007830:	200000b4 	.word	0x200000b4

08007834 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007834:	b580      	push	{r7, lr}
 8007836:	b088      	sub	sp, #32
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	6039      	str	r1, [r7, #0]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007842:	f3ef 8211 	mrs	r2, BASEPRI
 8007846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800784a:	f383 8811 	msr	BASEPRI, r3
 800784e:	f3bf 8f6f 	isb	sy
 8007852:	f3bf 8f4f 	dsb	sy
 8007856:	613a      	str	r2, [r7, #16]
 8007858:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800785a:	693b      	ldr	r3, [r7, #16]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800785c:	61bb      	str	r3, [r7, #24]
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
 800785e:	69fb      	ldr	r3, [r7, #28]
 8007860:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007864:	75fb      	strb	r3, [r7, #23]
			pxTCB->eNotifyState = eNotified;
 8007866:	69fb      	ldr	r3, [r7, #28]
 8007868:	2202      	movs	r2, #2
 800786a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800786e:	69fb      	ldr	r3, [r7, #28]
 8007870:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007872:	1c5a      	adds	r2, r3, #1
 8007874:	69fb      	ldr	r3, [r7, #28]
 8007876:	649a      	str	r2, [r3, #72]	; 0x48

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 8007878:	7dfb      	ldrb	r3, [r7, #23]
 800787a:	2b01      	cmp	r3, #1
 800787c:	d133      	bne.n	80078e6 <vTaskNotifyGiveFromISR+0xb2>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800787e:	4b1e      	ldr	r3, [pc, #120]	; (80078f8 <vTaskNotifyGiveFromISR+0xc4>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d11c      	bne.n	80078c0 <vTaskNotifyGiveFromISR+0x8c>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	3304      	adds	r3, #4
 800788a:	4618      	mov	r0, r3
 800788c:	f000 fdd2 	bl	8008434 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007894:	2201      	movs	r2, #1
 8007896:	409a      	lsls	r2, r3
 8007898:	4b18      	ldr	r3, [pc, #96]	; (80078fc <vTaskNotifyGiveFromISR+0xc8>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	431a      	orrs	r2, r3
 800789e:	4b17      	ldr	r3, [pc, #92]	; (80078fc <vTaskNotifyGiveFromISR+0xc8>)
 80078a0:	601a      	str	r2, [r3, #0]
 80078a2:	69fb      	ldr	r3, [r7, #28]
 80078a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078a6:	4613      	mov	r3, r2
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	4413      	add	r3, r2
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	4a14      	ldr	r2, [pc, #80]	; (8007900 <vTaskNotifyGiveFromISR+0xcc>)
 80078b0:	441a      	add	r2, r3
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	3304      	adds	r3, #4
 80078b6:	4610      	mov	r0, r2
 80078b8:	4619      	mov	r1, r3
 80078ba:	f000 fd5f 	bl	800837c <vListInsertEnd>
 80078be:	e005      	b.n	80078cc <vTaskNotifyGiveFromISR+0x98>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80078c0:	69fb      	ldr	r3, [r7, #28]
 80078c2:	3318      	adds	r3, #24
 80078c4:	480f      	ldr	r0, [pc, #60]	; (8007904 <vTaskNotifyGiveFromISR+0xd0>)
 80078c6:	4619      	mov	r1, r3
 80078c8:	f000 fd58 	bl	800837c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078d0:	4b0d      	ldr	r3, [pc, #52]	; (8007908 <vTaskNotifyGiveFromISR+0xd4>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d905      	bls.n	80078e6 <vTaskNotifyGiveFromISR+0xb2>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d002      	beq.n	80078e6 <vTaskNotifyGiveFromISR+0xb2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	2201      	movs	r2, #1
 80078e4:	601a      	str	r2, [r3, #0]
 80078e6:	69bb      	ldr	r3, [r7, #24]
 80078e8:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80078f0:	3720      	adds	r7, #32
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	200001ac 	.word	0x200001ac
 80078fc:	20000194 	.word	0x20000194
 8007900:	200000b8 	.word	0x200000b8
 8007904:	2000014c 	.word	0x2000014c
 8007908:	200000b4 	.word	0x200000b4

0800790c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 800791a:	f000 fe41 	bl	80085a0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007926:	68f9      	ldr	r1, [r7, #12]
 8007928:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800792a:	fb01 f303 	mul.w	r3, r1, r3
 800792e:	441a      	add	r2, r3
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2200      	movs	r2, #0
 8007938:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681a      	ldr	r2, [r3, #0]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800794a:	3b01      	subs	r3, #1
 800794c:	68f9      	ldr	r1, [r7, #12]
 800794e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007950:	fb01 f303 	mul.w	r3, r1, r3
 8007954:	441a      	add	r2, r3
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f04f 32ff 	mov.w	r2, #4294967295
 8007960:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f04f 32ff 	mov.w	r2, #4294967295
 8007968:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d114      	bne.n	800799a <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	691b      	ldr	r3, [r3, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d01a      	beq.n	80079ae <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	3310      	adds	r3, #16
 800797c:	4618      	mov	r0, r3
 800797e:	f7ff f989 	bl	8006c94 <xTaskRemoveFromEventList>
 8007982:	4603      	mov	r3, r0
 8007984:	2b01      	cmp	r3, #1
 8007986:	d112      	bne.n	80079ae <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007988:	4b0c      	ldr	r3, [pc, #48]	; (80079bc <xQueueGenericReset+0xb0>)
 800798a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800798e:	601a      	str	r2, [r3, #0]
 8007990:	f3bf 8f4f 	dsb	sy
 8007994:	f3bf 8f6f 	isb	sy
 8007998:	e009      	b.n	80079ae <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	3310      	adds	r3, #16
 800799e:	4618      	mov	r0, r3
 80079a0:	f000 fcc0 	bl	8008324 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	3324      	adds	r3, #36	; 0x24
 80079a8:	4618      	mov	r0, r3
 80079aa:	f000 fcbb 	bl	8008324 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80079ae:	f000 fe0f 	bl	80085d0 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80079b2:	2301      	movs	r3, #1
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3710      	adds	r7, #16
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	e000ed04 	.word	0xe000ed04

080079c0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b088      	sub	sp, #32
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	4613      	mov	r3, r2
 80079cc:	71fb      	strb	r3, [r7, #7]
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
 80079ce:	2300      	movs	r3, #0
 80079d0:	61bb      	str	r3, [r7, #24]
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d102      	bne.n	80079de <xQueueGenericCreate+0x1e>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
 80079d8:	2300      	movs	r3, #0
 80079da:	61fb      	str	r3, [r7, #28]
 80079dc:	e005      	b.n	80079ea <xQueueGenericCreate+0x2a>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	68ba      	ldr	r2, [r7, #8]
 80079e2:	fb02 f303 	mul.w	r3, r2, r3
 80079e6:	3301      	adds	r3, #1
 80079e8:	61fb      	str	r3, [r7, #28]
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	334c      	adds	r3, #76	; 0x4c
 80079ee:	4618      	mov	r0, r3
 80079f0:	f000 fe76 	bl	80086e0 <pvPortMalloc>
 80079f4:	6178      	str	r0, [r7, #20]

	if( pcAllocatedBuffer != NULL )
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d019      	beq.n	8007a30 <xQueueGenericCreate+0x70>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	613b      	str	r3, [r7, #16]

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d103      	bne.n	8007a0e <xQueueGenericCreate+0x4e>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	693a      	ldr	r2, [r7, #16]
 8007a0a:	601a      	str	r2, [r3, #0]
 8007a0c:	e004      	b.n	8007a18 <xQueueGenericCreate+0x58>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	601a      	str	r2, [r3, #0]
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	68fa      	ldr	r2, [r7, #12]
 8007a1c:	63da      	str	r2, [r3, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	68ba      	ldr	r2, [r7, #8]
 8007a22:	641a      	str	r2, [r3, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a24:	6938      	ldr	r0, [r7, #16]
 8007a26:	2101      	movs	r1, #1
 8007a28:	f7ff ff70 	bl	800790c <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	61bb      	str	r3, [r7, #24]
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
 8007a30:	69bb      	ldr	r3, [r7, #24]
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	3720      	adds	r7, #32
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}
 8007a3a:	bf00      	nop

08007a3c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	4603      	mov	r3, r0
 8007a44:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
 8007a46:	204c      	movs	r0, #76	; 0x4c
 8007a48:	f000 fe4a 	bl	80086e0 <pvPortMalloc>
 8007a4c:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d02c      	beq.n	8007aae <xQueueCreateMutex+0x72>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2200      	movs	r2, #0
 8007a58:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2200      	movs	r2, #0
 8007a64:	609a      	str	r2, [r3, #8]
			pxNewQueue->u.pcReadFrom = NULL;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2201      	movs	r2, #1
 8007a76:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f04f 32ff 	mov.w	r2, #4294967295
 8007a84:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f04f 32ff 	mov.w	r2, #4294967295
 8007a8c:	649a      	str	r2, [r3, #72]	; 0x48
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	3310      	adds	r3, #16
 8007a92:	4618      	mov	r0, r3
 8007a94:	f000 fc46 	bl	8008324 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	3324      	adds	r3, #36	; 0x24
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f000 fc41 	bl	8008324 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007aa2:	68f8      	ldr	r0, [r7, #12]
 8007aa4:	2100      	movs	r1, #0
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	f000 f805 	bl	8007ab8 <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
 8007aae:	68fb      	ldr	r3, [r7, #12]
	}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3710      	adds	r7, #16
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b08a      	sub	sp, #40	; 0x28
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	60f8      	str	r0, [r7, #12]
 8007ac0:	60b9      	str	r1, [r7, #8]
 8007ac2:	607a      	str	r2, [r7, #4]
 8007ac4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	623b      	str	r3, [r7, #32]
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007ace:	f000 fd67 	bl	80085a0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007ad2:	6a3b      	ldr	r3, [r7, #32]
 8007ad4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ad6:	6a3b      	ldr	r3, [r7, #32]
 8007ad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d302      	bcc.n	8007ae4 <xQueueGenericSend+0x2c>
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	2b02      	cmp	r3, #2
 8007ae2:	d129      	bne.n	8007b38 <xQueueGenericSend+0x80>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ae4:	6a38      	ldr	r0, [r7, #32]
 8007ae6:	68b9      	ldr	r1, [r7, #8]
 8007ae8:	683a      	ldr	r2, [r7, #0]
 8007aea:	f000 fab7 	bl	800805c <prvCopyDataToQueue>
 8007aee:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007af0:	6a3b      	ldr	r3, [r7, #32]
 8007af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d010      	beq.n	8007b1a <xQueueGenericSend+0x62>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
 8007af8:	6a3b      	ldr	r3, [r7, #32]
 8007afa:	3324      	adds	r3, #36	; 0x24
 8007afc:	4618      	mov	r0, r3
 8007afe:	f7ff f8c9 	bl	8006c94 <xTaskRemoveFromEventList>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d113      	bne.n	8007b30 <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007b08:	4b3d      	ldr	r3, [pc, #244]	; (8007c00 <xQueueGenericSend+0x148>)
 8007b0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b0e:	601a      	str	r2, [r3, #0]
 8007b10:	f3bf 8f4f 	dsb	sy
 8007b14:	f3bf 8f6f 	isb	sy
 8007b18:	e00a      	b.n	8007b30 <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d007      	beq.n	8007b30 <xQueueGenericSend+0x78>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007b20:	4b37      	ldr	r3, [pc, #220]	; (8007c00 <xQueueGenericSend+0x148>)
 8007b22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b26:	601a      	str	r2, [r3, #0]
 8007b28:	f3bf 8f4f 	dsb	sy
 8007b2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007b30:	f000 fd4e 	bl	80085d0 <vPortExitCritical>
				return pdPASS;
 8007b34:	2301      	movs	r3, #1
 8007b36:	e05f      	b.n	8007bf8 <xQueueGenericSend+0x140>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d103      	bne.n	8007b46 <xQueueGenericSend+0x8e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b3e:	f000 fd47 	bl	80085d0 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007b42:	2300      	movs	r3, #0
 8007b44:	e058      	b.n	8007bf8 <xQueueGenericSend+0x140>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d106      	bne.n	8007b5a <xQueueGenericSend+0xa2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8007b4c:	f107 0314 	add.w	r3, r7, #20
 8007b50:	4618      	mov	r0, r3
 8007b52:	f7ff f93b 	bl	8006dcc <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b56:	2301      	movs	r3, #1
 8007b58:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b5a:	f000 fd39 	bl	80085d0 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b5e:	f7fe fe05 	bl	800676c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b62:	f000 fd1d 	bl	80085a0 <vPortEnterCritical>
 8007b66:	6a3b      	ldr	r3, [r7, #32]
 8007b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b6e:	d102      	bne.n	8007b76 <xQueueGenericSend+0xbe>
 8007b70:	6a3b      	ldr	r3, [r7, #32]
 8007b72:	2200      	movs	r2, #0
 8007b74:	645a      	str	r2, [r3, #68]	; 0x44
 8007b76:	6a3b      	ldr	r3, [r7, #32]
 8007b78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b7e:	d102      	bne.n	8007b86 <xQueueGenericSend+0xce>
 8007b80:	6a3b      	ldr	r3, [r7, #32]
 8007b82:	2200      	movs	r2, #0
 8007b84:	649a      	str	r2, [r3, #72]	; 0x48
 8007b86:	f000 fd23 	bl	80085d0 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b8a:	f107 0214 	add.w	r2, r7, #20
 8007b8e:	1d3b      	adds	r3, r7, #4
 8007b90:	4610      	mov	r0, r2
 8007b92:	4619      	mov	r1, r3
 8007b94:	f7ff f930 	bl	8006df8 <xTaskCheckForTimeOut>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d124      	bne.n	8007be8 <xQueueGenericSend+0x130>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007b9e:	6a38      	ldr	r0, [r7, #32]
 8007ba0:	f000 fb66 	bl	8008270 <prvIsQueueFull>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d018      	beq.n	8007bdc <xQueueGenericSend+0x124>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007baa:	6a3b      	ldr	r3, [r7, #32]
 8007bac:	f103 0210 	add.w	r2, r3, #16
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	4610      	mov	r0, r2
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	f7fe ffb3 	bl	8006b20 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007bba:	6a38      	ldr	r0, [r7, #32]
 8007bbc:	f000 fae2 	bl	8008184 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007bc0:	f7fe fde2 	bl	8006788 <xTaskResumeAll>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d115      	bne.n	8007bf6 <xQueueGenericSend+0x13e>
				{
					portYIELD_WITHIN_API();
 8007bca:	4b0d      	ldr	r3, [pc, #52]	; (8007c00 <xQueueGenericSend+0x148>)
 8007bcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bd0:	601a      	str	r2, [r3, #0]
 8007bd2:	f3bf 8f4f 	dsb	sy
 8007bd6:	f3bf 8f6f 	isb	sy
 8007bda:	e00c      	b.n	8007bf6 <xQueueGenericSend+0x13e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007bdc:	6a38      	ldr	r0, [r7, #32]
 8007bde:	f000 fad1 	bl	8008184 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007be2:	f7fe fdd1 	bl	8006788 <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 8007be6:	e772      	b.n	8007ace <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007be8:	6a38      	ldr	r0, [r7, #32]
 8007bea:	f000 facb 	bl	8008184 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007bee:	f7fe fdcb 	bl	8006788 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	e000      	b.n	8007bf8 <xQueueGenericSend+0x140>
		}
	}
 8007bf6:	e76a      	b.n	8007ace <xQueueGenericSend+0x16>
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3728      	adds	r7, #40	; 0x28
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}
 8007c00:	e000ed04 	.word	0xe000ed04

08007c04 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b08a      	sub	sp, #40	; 0x28
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	60f8      	str	r0, [r7, #12]
 8007c0c:	60b9      	str	r1, [r7, #8]
 8007c0e:	607a      	str	r2, [r7, #4]
 8007c10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	623b      	str	r3, [r7, #32]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007c16:	f3ef 8211 	mrs	r2, BASEPRI
 8007c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c1e:	f383 8811 	msr	BASEPRI, r3
 8007c22:	f3bf 8f6f 	isb	sy
 8007c26:	f3bf 8f4f 	dsb	sy
 8007c2a:	61ba      	str	r2, [r7, #24]
 8007c2c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007c2e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c30:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c32:	6a3b      	ldr	r3, [r7, #32]
 8007c34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c36:	6a3b      	ldr	r3, [r7, #32]
 8007c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d302      	bcc.n	8007c44 <xQueueGenericSendFromISR+0x40>
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	2b02      	cmp	r3, #2
 8007c42:	d124      	bne.n	8007c8e <xQueueGenericSendFromISR+0x8a>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c44:	6a38      	ldr	r0, [r7, #32]
 8007c46:	68b9      	ldr	r1, [r7, #8]
 8007c48:	683a      	ldr	r2, [r7, #0]
 8007c4a:	f000 fa07 	bl	800805c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 8007c4e:	6a3b      	ldr	r3, [r7, #32]
 8007c50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c56:	d112      	bne.n	8007c7e <xQueueGenericSendFromISR+0x7a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c58:	6a3b      	ldr	r3, [r7, #32]
 8007c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d013      	beq.n	8007c88 <xQueueGenericSendFromISR+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c60:	6a3b      	ldr	r3, [r7, #32]
 8007c62:	3324      	adds	r3, #36	; 0x24
 8007c64:	4618      	mov	r0, r3
 8007c66:	f7ff f815 	bl	8006c94 <xTaskRemoveFromEventList>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d00b      	beq.n	8007c88 <xQueueGenericSendFromISR+0x84>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d008      	beq.n	8007c88 <xQueueGenericSendFromISR+0x84>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2201      	movs	r2, #1
 8007c7a:	601a      	str	r2, [r3, #0]
 8007c7c:	e004      	b.n	8007c88 <xQueueGenericSendFromISR+0x84>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 8007c7e:	6a3b      	ldr	r3, [r7, #32]
 8007c80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c82:	1c5a      	adds	r2, r3, #1
 8007c84:	6a3b      	ldr	r3, [r7, #32]
 8007c86:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	627b      	str	r3, [r7, #36]	; 0x24
 8007c8c:	e001      	b.n	8007c92 <xQueueGenericSendFromISR+0x8e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	627b      	str	r3, [r7, #36]	; 0x24
 8007c92:	69fb      	ldr	r3, [r7, #28]
 8007c94:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3728      	adds	r7, #40	; 0x28
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop

08007ca8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b088      	sub	sp, #32
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	61bb      	str	r3, [r7, #24]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007cb6:	f3ef 8211 	mrs	r2, BASEPRI
 8007cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cbe:	f383 8811 	msr	BASEPRI, r3
 8007cc2:	f3bf 8f6f 	isb	sy
 8007cc6:	f3bf 8f4f 	dsb	sy
 8007cca:	613a      	str	r2, [r7, #16]
 8007ccc:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007cce:	693b      	ldr	r3, [r7, #16]
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007cd0:	617b      	str	r3, [r7, #20]
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007cd6:	69bb      	ldr	r3, [r7, #24]
 8007cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d224      	bcs.n	8007d28 <xQueueGiveFromISR+0x80>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
 8007cde:	69bb      	ldr	r3, [r7, #24]
 8007ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce2:	1c5a      	adds	r2, r3, #1
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf0:	d112      	bne.n	8007d18 <xQueueGiveFromISR+0x70>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cf2:	69bb      	ldr	r3, [r7, #24]
 8007cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d013      	beq.n	8007d22 <xQueueGiveFromISR+0x7a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007cfa:	69bb      	ldr	r3, [r7, #24]
 8007cfc:	3324      	adds	r3, #36	; 0x24
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f7fe ffc8 	bl	8006c94 <xTaskRemoveFromEventList>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00b      	beq.n	8007d22 <xQueueGiveFromISR+0x7a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d008      	beq.n	8007d22 <xQueueGiveFromISR+0x7a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	2201      	movs	r2, #1
 8007d14:	601a      	str	r2, [r3, #0]
 8007d16:	e004      	b.n	8007d22 <xQueueGiveFromISR+0x7a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 8007d18:	69bb      	ldr	r3, [r7, #24]
 8007d1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d1c:	1c5a      	adds	r2, r3, #1
 8007d1e:	69bb      	ldr	r3, [r7, #24]
 8007d20:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 8007d22:	2301      	movs	r3, #1
 8007d24:	61fb      	str	r3, [r7, #28]
 8007d26:	e001      	b.n	8007d2c <xQueueGiveFromISR+0x84>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	61fb      	str	r3, [r7, #28]
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d36:	69fb      	ldr	r3, [r7, #28]
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3720      	adds	r7, #32
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b08a      	sub	sp, #40	; 0x28
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	607a      	str	r2, [r7, #4]
 8007d4c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d56:	f000 fc23 	bl	80085a0 <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d5a:	6a3b      	ldr	r3, [r7, #32]
 8007d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d047      	beq.n	8007df2 <xQueueGenericReceive+0xb2>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8007d62:	6a3b      	ldr	r3, [r7, #32]
 8007d64:	68db      	ldr	r3, [r3, #12]
 8007d66:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007d68:	6a38      	ldr	r0, [r7, #32]
 8007d6a:	68b9      	ldr	r1, [r7, #8]
 8007d6c:	f000 f9e4 	bl	8008138 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d122      	bne.n	8007dbc <xQueueGenericReceive+0x7c>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
 8007d76:	6a3b      	ldr	r3, [r7, #32]
 8007d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d7a:	1e5a      	subs	r2, r3, #1
 8007d7c:	6a3b      	ldr	r3, [r7, #32]
 8007d7e:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007d80:	6a3b      	ldr	r3, [r7, #32]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d104      	bne.n	8007d92 <xQueueGenericReceive+0x52>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8007d88:	f7ff fb2c 	bl	80073e4 <pvTaskIncrementMutexHeldCount>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	6a3b      	ldr	r3, [r7, #32]
 8007d90:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d92:	6a3b      	ldr	r3, [r7, #32]
 8007d94:	691b      	ldr	r3, [r3, #16]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d027      	beq.n	8007dea <xQueueGenericReceive+0xaa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8007d9a:	6a3b      	ldr	r3, [r7, #32]
 8007d9c:	3310      	adds	r3, #16
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f7fe ff78 	bl	8006c94 <xTaskRemoveFromEventList>
 8007da4:	4603      	mov	r3, r0
 8007da6:	2b01      	cmp	r3, #1
 8007da8:	d11f      	bne.n	8007dea <xQueueGenericReceive+0xaa>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8007daa:	4b4a      	ldr	r3, [pc, #296]	; (8007ed4 <xQueueGenericReceive+0x194>)
 8007dac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007db0:	601a      	str	r2, [r3, #0]
 8007db2:	f3bf 8f4f 	dsb	sy
 8007db6:	f3bf 8f6f 	isb	sy
 8007dba:	e016      	b.n	8007dea <xQueueGenericReceive+0xaa>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8007dbc:	6a3b      	ldr	r3, [r7, #32]
 8007dbe:	69fa      	ldr	r2, [r7, #28]
 8007dc0:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007dc2:	6a3b      	ldr	r3, [r7, #32]
 8007dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d00f      	beq.n	8007dea <xQueueGenericReceive+0xaa>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007dca:	6a3b      	ldr	r3, [r7, #32]
 8007dcc:	3324      	adds	r3, #36	; 0x24
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f7fe ff60 	bl	8006c94 <xTaskRemoveFromEventList>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d007      	beq.n	8007dea <xQueueGenericReceive+0xaa>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 8007dda:	4b3e      	ldr	r3, [pc, #248]	; (8007ed4 <xQueueGenericReceive+0x194>)
 8007ddc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007de0:	601a      	str	r2, [r3, #0]
 8007de2:	f3bf 8f4f 	dsb	sy
 8007de6:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8007dea:	f000 fbf1 	bl	80085d0 <vPortExitCritical>
				return pdPASS;
 8007dee:	2301      	movs	r3, #1
 8007df0:	e06c      	b.n	8007ecc <xQueueGenericReceive+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d103      	bne.n	8007e00 <xQueueGenericReceive+0xc0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007df8:	f000 fbea 	bl	80085d0 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	e065      	b.n	8007ecc <xQueueGenericReceive+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d106      	bne.n	8007e14 <xQueueGenericReceive+0xd4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8007e06:	f107 0314 	add.w	r3, r7, #20
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f7fe ffde 	bl	8006dcc <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e10:	2301      	movs	r3, #1
 8007e12:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e14:	f000 fbdc 	bl	80085d0 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e18:	f7fe fca8 	bl	800676c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e1c:	f000 fbc0 	bl	80085a0 <vPortEnterCritical>
 8007e20:	6a3b      	ldr	r3, [r7, #32]
 8007e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e28:	d102      	bne.n	8007e30 <xQueueGenericReceive+0xf0>
 8007e2a:	6a3b      	ldr	r3, [r7, #32]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	645a      	str	r2, [r3, #68]	; 0x44
 8007e30:	6a3b      	ldr	r3, [r7, #32]
 8007e32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e38:	d102      	bne.n	8007e40 <xQueueGenericReceive+0x100>
 8007e3a:	6a3b      	ldr	r3, [r7, #32]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	649a      	str	r2, [r3, #72]	; 0x48
 8007e40:	f000 fbc6 	bl	80085d0 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e44:	f107 0214 	add.w	r2, r7, #20
 8007e48:	1d3b      	adds	r3, r7, #4
 8007e4a:	4610      	mov	r0, r2
 8007e4c:	4619      	mov	r1, r3
 8007e4e:	f7fe ffd3 	bl	8006df8 <xTaskCheckForTimeOut>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d131      	bne.n	8007ebc <xQueueGenericReceive+0x17c>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e58:	6a38      	ldr	r0, [r7, #32]
 8007e5a:	f000 f9df 	bl	800821c <prvIsQueueEmpty>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d025      	beq.n	8007eb0 <xQueueGenericReceive+0x170>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007e64:	6a3b      	ldr	r3, [r7, #32]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d108      	bne.n	8007e7e <xQueueGenericReceive+0x13e>
					{
						taskENTER_CRITICAL();
 8007e6c:	f000 fb98 	bl	80085a0 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8007e70:	6a3b      	ldr	r3, [r7, #32]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	4618      	mov	r0, r3
 8007e76:	f7ff f9c3 	bl	8007200 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8007e7a:	f000 fba9 	bl	80085d0 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007e7e:	6a3b      	ldr	r3, [r7, #32]
 8007e80:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	4610      	mov	r0, r2
 8007e88:	4619      	mov	r1, r3
 8007e8a:	f7fe fe49 	bl	8006b20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007e8e:	6a38      	ldr	r0, [r7, #32]
 8007e90:	f000 f978 	bl	8008184 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007e94:	f7fe fc78 	bl	8006788 <xTaskResumeAll>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d115      	bne.n	8007eca <xQueueGenericReceive+0x18a>
				{
					portYIELD_WITHIN_API();
 8007e9e:	4b0d      	ldr	r3, [pc, #52]	; (8007ed4 <xQueueGenericReceive+0x194>)
 8007ea0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ea4:	601a      	str	r2, [r3, #0]
 8007ea6:	f3bf 8f4f 	dsb	sy
 8007eaa:	f3bf 8f6f 	isb	sy
 8007eae:	e00c      	b.n	8007eca <xQueueGenericReceive+0x18a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007eb0:	6a38      	ldr	r0, [r7, #32]
 8007eb2:	f000 f967 	bl	8008184 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007eb6:	f7fe fc67 	bl	8006788 <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8007eba:	e74c      	b.n	8007d56 <xQueueGenericReceive+0x16>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8007ebc:	6a38      	ldr	r0, [r7, #32]
 8007ebe:	f000 f961 	bl	8008184 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ec2:	f7fe fc61 	bl	8006788 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	e000      	b.n	8007ecc <xQueueGenericReceive+0x18c>
		}
	}
 8007eca:	e744      	b.n	8007d56 <xQueueGenericReceive+0x16>
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3728      	adds	r7, #40	; 0x28
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd80      	pop	{r7, pc}
 8007ed4:	e000ed04 	.word	0xe000ed04

08007ed8 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b08a      	sub	sp, #40	; 0x28
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	60f8      	str	r0, [r7, #12]
 8007ee0:	60b9      	str	r1, [r7, #8]
 8007ee2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	623b      	str	r3, [r7, #32]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007ee8:	f3ef 8211 	mrs	r2, BASEPRI
 8007eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef0:	f383 8811 	msr	BASEPRI, r3
 8007ef4:	f3bf 8f6f 	isb	sy
 8007ef8:	f3bf 8f4f 	dsb	sy
 8007efc:	61ba      	str	r2, [r7, #24]
 8007efe:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007f00:	69bb      	ldr	r3, [r7, #24]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f02:	61fb      	str	r3, [r7, #28]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007f04:	6a3b      	ldr	r3, [r7, #32]
 8007f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d028      	beq.n	8007f5e <xQueueReceiveFromISR+0x86>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007f0c:	6a38      	ldr	r0, [r7, #32]
 8007f0e:	68b9      	ldr	r1, [r7, #8]
 8007f10:	f000 f912 	bl	8008138 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
 8007f14:	6a3b      	ldr	r3, [r7, #32]
 8007f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f18:	1e5a      	subs	r2, r3, #1
 8007f1a:	6a3b      	ldr	r3, [r7, #32]
 8007f1c:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
 8007f1e:	6a3b      	ldr	r3, [r7, #32]
 8007f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f26:	d112      	bne.n	8007f4e <xQueueReceiveFromISR+0x76>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f28:	6a3b      	ldr	r3, [r7, #32]
 8007f2a:	691b      	ldr	r3, [r3, #16]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d013      	beq.n	8007f58 <xQueueReceiveFromISR+0x80>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f30:	6a3b      	ldr	r3, [r7, #32]
 8007f32:	3310      	adds	r3, #16
 8007f34:	4618      	mov	r0, r3
 8007f36:	f7fe fead 	bl	8006c94 <xTaskRemoveFromEventList>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d00b      	beq.n	8007f58 <xQueueReceiveFromISR+0x80>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d008      	beq.n	8007f58 <xQueueReceiveFromISR+0x80>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	601a      	str	r2, [r3, #0]
 8007f4c:	e004      	b.n	8007f58 <xQueueReceiveFromISR+0x80>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
 8007f4e:	6a3b      	ldr	r3, [r7, #32]
 8007f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f52:	1c5a      	adds	r2, r3, #1
 8007f54:	6a3b      	ldr	r3, [r7, #32]
 8007f56:	645a      	str	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	627b      	str	r3, [r7, #36]	; 0x24
 8007f5c:	e001      	b.n	8007f62 <xQueueReceiveFromISR+0x8a>
		}
		else
		{
			xReturn = pdFAIL;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	627b      	str	r3, [r7, #36]	; 0x24
 8007f62:	69fb      	ldr	r3, [r7, #28]
 8007f64:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3728      	adds	r7, #40	; 0x28
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop

08007f78 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b08a      	sub	sp, #40	; 0x28
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
 8007f80:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	623b      	str	r3, [r7, #32]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007f86:	f3ef 8211 	mrs	r2, BASEPRI
 8007f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f8e:	f383 8811 	msr	BASEPRI, r3
 8007f92:	f3bf 8f6f 	isb	sy
 8007f96:	f3bf 8f4f 	dsb	sy
 8007f9a:	617a      	str	r2, [r7, #20]
 8007f9c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007f9e:	697b      	ldr	r3, [r7, #20]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007fa0:	61fb      	str	r3, [r7, #28]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007fa2:	6a3b      	ldr	r3, [r7, #32]
 8007fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00c      	beq.n	8007fc4 <xQueuePeekFromISR+0x4c>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8007faa:	6a3b      	ldr	r3, [r7, #32]
 8007fac:	68db      	ldr	r3, [r3, #12]
 8007fae:	61bb      	str	r3, [r7, #24]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007fb0:	6a38      	ldr	r0, [r7, #32]
 8007fb2:	6839      	ldr	r1, [r7, #0]
 8007fb4:	f000 f8c0 	bl	8008138 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8007fb8:	6a3b      	ldr	r3, [r7, #32]
 8007fba:	69ba      	ldr	r2, [r7, #24]
 8007fbc:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	627b      	str	r3, [r7, #36]	; 0x24
 8007fc2:	e001      	b.n	8007fc8 <xQueuePeekFromISR+0x50>
		}
		else
		{
			xReturn = pdFAIL;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	627b      	str	r3, [r7, #36]	; 0x24
 8007fc8:	69fb      	ldr	r3, [r7, #28]
 8007fca:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3728      	adds	r7, #40	; 0x28
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
 8007fe4:	f000 fadc 	bl	80085a0 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fec:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8007fee:	f000 faef 	bl	80085d0 <vPortExitCritical>

	return uxReturn;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3710      	adds	r7, #16
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}

08007ffc <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b084      	sub	sp, #16
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	60fb      	str	r3, [r7, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 8008008:	f000 faca 	bl	80085a0 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008014:	1ad3      	subs	r3, r2, r3
 8008016:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
 8008018:	f000 fada 	bl	80085d0 <vPortExitCritical>

	return uxReturn;
 800801c:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800801e:	4618      	mov	r0, r3
 8008020:	3710      	adds	r7, #16
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}
 8008026:	bf00      	nop

08008028 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8008028:	b480      	push	{r7}
 800802a:	b085      	sub	sp, #20
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008034:	60fb      	str	r3, [r7, #12]

	return uxReturn;
 8008036:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008038:	4618      	mov	r0, r3
 800803a:	3714      	adds	r7, #20
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr

08008044 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b084      	sub	sp, #16
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	60fb      	str	r3, [r7, #12]
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
 8008050:	68f8      	ldr	r0, [r7, #12]
 8008052:	f000 fbdd 	bl	8008810 <vPortFree>
}
 8008056:	3710      	adds	r7, #16
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}

0800805c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b086      	sub	sp, #24
 8008060:	af00      	add	r7, sp, #0
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	60b9      	str	r1, [r7, #8]
 8008066:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008068:	2300      	movs	r3, #0
 800806a:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008070:	2b00      	cmp	r3, #0
 8008072:	d10d      	bne.n	8008090 <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d152      	bne.n	8008122 <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	4618      	mov	r0, r3
 8008082:	f7ff f933 	bl	80072ec <xTaskPriorityDisinherit>
 8008086:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	2200      	movs	r2, #0
 800808c:	605a      	str	r2, [r3, #4]
 800808e:	e048      	b.n	8008122 <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d11a      	bne.n	80080cc <prvCopyDataToQueue+0x70>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	689a      	ldr	r2, [r3, #8]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800809e:	4610      	mov	r0, r2
 80080a0:	68b9      	ldr	r1, [r7, #8]
 80080a2:	461a      	mov	r2, r3
 80080a4:	f000 fd27 	bl	8008af6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	689a      	ldr	r2, [r3, #8]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080b0:	441a      	add	r2, r3
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	689a      	ldr	r2, [r3, #8]
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	429a      	cmp	r2, r3
 80080c0:	d32f      	bcc.n	8008122 <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	609a      	str	r2, [r3, #8]
 80080ca:	e02a      	b.n	8008122 <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	68da      	ldr	r2, [r3, #12]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080d4:	4610      	mov	r0, r2
 80080d6:	68b9      	ldr	r1, [r7, #8]
 80080d8:	461a      	mov	r2, r3
 80080da:	f000 fd0c 	bl	8008af6 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	68da      	ldr	r2, [r3, #12]
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080e6:	425b      	negs	r3, r3
 80080e8:	441a      	add	r2, r3
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	68da      	ldr	r2, [r3, #12]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d207      	bcs.n	800810a <prvCopyDataToQueue+0xae>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	685a      	ldr	r2, [r3, #4]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008102:	425b      	negs	r3, r3
 8008104:	441a      	add	r2, r3
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2b02      	cmp	r3, #2
 800810e:	d108      	bne.n	8008122 <prvCopyDataToQueue+0xc6>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008114:	2b00      	cmp	r3, #0
 8008116:	d004      	beq.n	8008122 <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800811c:	1e5a      	subs	r2, r3, #1
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008126:	1c5a      	adds	r2, r3, #1
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800812c:	697b      	ldr	r3, [r7, #20]
}
 800812e:	4618      	mov	r0, r3
 8008130:	3718      	adds	r7, #24
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}
 8008136:	bf00      	nop

08008138 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b082      	sub	sp, #8
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
 8008140:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008146:	2b00      	cmp	r3, #0
 8008148:	d019      	beq.n	800817e <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	68da      	ldr	r2, [r3, #12]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008152:	441a      	add	r2, r3
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	68da      	ldr	r2, [r3, #12]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	685b      	ldr	r3, [r3, #4]
 8008160:	429a      	cmp	r2, r3
 8008162:	d303      	bcc.n	800816c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	68da      	ldr	r2, [r3, #12]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008174:	6838      	ldr	r0, [r7, #0]
 8008176:	4611      	mov	r1, r2
 8008178:	461a      	mov	r2, r3
 800817a:	f000 fcbc 	bl	8008af6 <memcpy>
	}
}
 800817e:	3708      	adds	r7, #8
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800818c:	f000 fa08 	bl	80085a0 <vPortEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8008190:	e014      	b.n	80081bc <prvUnlockQueue+0x38>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008196:	2b00      	cmp	r3, #0
 8008198:	d00a      	beq.n	80081b0 <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	3324      	adds	r3, #36	; 0x24
 800819e:	4618      	mov	r0, r3
 80081a0:	f7fe fd78 	bl	8006c94 <xTaskRemoveFromEventList>
 80081a4:	4603      	mov	r3, r0
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d003      	beq.n	80081b2 <prvUnlockQueue+0x2e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
 80081aa:	f7fe fe69 	bl	8006e80 <vTaskMissedYield>
 80081ae:	e000      	b.n	80081b2 <prvUnlockQueue+0x2e>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
 80081b0:	e008      	b.n	80081c4 <prvUnlockQueue+0x40>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081b6:	1e5a      	subs	r2, r3, #1
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	dce6      	bgt.n	8008192 <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f04f 32ff 	mov.w	r2, #4294967295
 80081ca:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 80081cc:	f000 fa00 	bl	80085d0 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80081d0:	f000 f9e6 	bl	80085a0 <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80081d4:	e014      	b.n	8008200 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d00f      	beq.n	80081fe <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	3310      	adds	r3, #16
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7fe fd56 	bl	8006c94 <xTaskRemoveFromEventList>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d001      	beq.n	80081f2 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
 80081ee:	f7fe fe47 	bl	8006e80 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081f6:	1e5a      	subs	r2, r3, #1
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	645a      	str	r2, [r3, #68]	; 0x44
 80081fc:	e000      	b.n	8008200 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
 80081fe:	e003      	b.n	8008208 <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008204:	2b00      	cmp	r3, #0
 8008206:	dce6      	bgt.n	80081d6 <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f04f 32ff 	mov.w	r2, #4294967295
 800820e:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008210:	f000 f9de 	bl	80085d0 <vPortExitCritical>
}
 8008214:	3708      	adds	r7, #8
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}
 800821a:	bf00      	nop

0800821c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b084      	sub	sp, #16
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008224:	f000 f9bc 	bl	80085a0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800822c:	2b00      	cmp	r3, #0
 800822e:	d102      	bne.n	8008236 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008230:	2301      	movs	r3, #1
 8008232:	60fb      	str	r3, [r7, #12]
 8008234:	e001      	b.n	800823a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008236:	2300      	movs	r3, #0
 8008238:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800823a:	f000 f9c9 	bl	80085d0 <vPortExitCritical>

	return xReturn;
 800823e:	68fb      	ldr	r3, [r7, #12]
}
 8008240:	4618      	mov	r0, r3
 8008242:	3710      	adds	r7, #16
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008254:	2b00      	cmp	r3, #0
 8008256:	d102      	bne.n	800825e <xQueueIsQueueEmptyFromISR+0x16>
	{
		xReturn = pdTRUE;
 8008258:	2301      	movs	r3, #1
 800825a:	60fb      	str	r3, [r7, #12]
 800825c:	e001      	b.n	8008262 <xQueueIsQueueEmptyFromISR+0x1a>
	}
	else
	{
		xReturn = pdFALSE;
 800825e:	2300      	movs	r3, #0
 8008260:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8008262:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008264:	4618      	mov	r0, r3
 8008266:	3714      	adds	r7, #20
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr

08008270 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b084      	sub	sp, #16
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008278:	f000 f992 	bl	80085a0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008284:	429a      	cmp	r2, r3
 8008286:	d102      	bne.n	800828e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008288:	2301      	movs	r3, #1
 800828a:	60fb      	str	r3, [r7, #12]
 800828c:	e001      	b.n	8008292 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800828e:	2300      	movs	r3, #0
 8008290:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008292:	f000 f99d 	bl	80085d0 <vPortExitCritical>

	return xReturn;
 8008296:	68fb      	ldr	r3, [r7, #12]
}
 8008298:	4618      	mov	r0, r3
 800829a:	3710      	adds	r7, #16
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 80082a0:	b480      	push	{r7}
 80082a2:	b085      	sub	sp, #20
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082b0:	429a      	cmp	r2, r3
 80082b2:	d102      	bne.n	80082ba <xQueueIsQueueFullFromISR+0x1a>
	{
		xReturn = pdTRUE;
 80082b4:	2301      	movs	r3, #1
 80082b6:	60fb      	str	r3, [r7, #12]
 80082b8:	e001      	b.n	80082be <xQueueIsQueueFullFromISR+0x1e>
	}
	else
	{
		xReturn = pdFALSE;
 80082ba:	2300      	movs	r3, #0
 80082bc:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80082be:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80082c0:	4618      	mov	r0, r3
 80082c2:	3714      	adds	r7, #20
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	6039      	str	r1, [r7, #0]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80082da:	f000 f961 	bl	80085a0 <vPortEnterCritical>
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082e6:	d102      	bne.n	80082ee <vQueueWaitForMessageRestricted+0x22>
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2200      	movs	r2, #0
 80082ec:	645a      	str	r2, [r3, #68]	; 0x44
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80082f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082f6:	d102      	bne.n	80082fe <vQueueWaitForMessageRestricted+0x32>
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2200      	movs	r2, #0
 80082fc:	649a      	str	r2, [r3, #72]	; 0x48
 80082fe:	f000 f967 	bl	80085d0 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008306:	2b00      	cmp	r3, #0
 8008308:	d105      	bne.n	8008316 <vQueueWaitForMessageRestricted+0x4a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	3324      	adds	r3, #36	; 0x24
 800830e:	4618      	mov	r0, r3
 8008310:	6839      	ldr	r1, [r7, #0]
 8008312:	f7fe fc8d 	bl	8006c30 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008316:	68f8      	ldr	r0, [r7, #12]
 8008318:	f7ff ff34 	bl	8008184 <prvUnlockQueue>
	}
 800831c:	3710      	adds	r7, #16
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}
 8008322:	bf00      	nop

08008324 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f103 0208 	add.w	r2, r3, #8
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f04f 32ff 	mov.w	r2, #4294967295
 800833c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	f103 0208 	add.w	r2, r3, #8
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f103 0208 	add.w	r2, r3, #8
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008358:	370c      	adds	r7, #12
 800835a:	46bd      	mov	sp, r7
 800835c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008360:	4770      	bx	lr
 8008362:	bf00      	nop

08008364 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2200      	movs	r2, #0
 8008370:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008372:	370c      	adds	r7, #12
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800837c:	b480      	push	{r7}
 800837e:	b085      	sub	sp, #20
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	68fa      	ldr	r2, [r7, #12]
 8008390:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	689a      	ldr	r2, [r3, #8]
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	683a      	ldr	r2, [r7, #0]
 80083a0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	683a      	ldr	r2, [r7, #0]
 80083a6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	1c5a      	adds	r2, r3, #1
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	601a      	str	r2, [r3, #0]
}
 80083b8:	3714      	adds	r7, #20
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop

080083c4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80083c4:	b480      	push	{r7}
 80083c6:	b085      	sub	sp, #20
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083da:	d103      	bne.n	80083e4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	691b      	ldr	r3, [r3, #16]
 80083e0:	60fb      	str	r3, [r7, #12]
 80083e2:	e00c      	b.n	80083fe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	3308      	adds	r3, #8
 80083e8:	60fb      	str	r3, [r7, #12]
 80083ea:	e002      	b.n	80083f2 <vListInsert+0x2e>
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	685b      	ldr	r3, [r3, #4]
 80083f0:	60fb      	str	r3, [r7, #12]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d9f6      	bls.n	80083ec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	685a      	ldr	r2, [r3, #4]
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	683a      	ldr	r2, [r7, #0]
 800840c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	68fa      	ldr	r2, [r7, #12]
 8008412:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	683a      	ldr	r2, [r7, #0]
 8008418:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	1c5a      	adds	r2, r3, #1
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	601a      	str	r2, [r3, #0]
}
 800842a:	3714      	adds	r7, #20
 800842c:	46bd      	mov	sp, r7
 800842e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008432:	4770      	bx	lr

08008434 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	691b      	ldr	r3, [r3, #16]
 8008440:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	6892      	ldr	r2, [r2, #8]
 800844a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	6852      	ldr	r2, [r2, #4]
 8008454:	605a      	str	r2, [r3, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	685a      	ldr	r2, [r3, #4]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	429a      	cmp	r2, r3
 800845e:	d103      	bne.n	8008468 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	689a      	ldr	r2, [r3, #8]
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	1e5a      	subs	r2, r3, #1
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
}
 800847c:	4618      	mov	r0, r3
 800847e:	3714      	adds	r7, #20
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008488:	b480      	push	{r7}
 800848a:	b085      	sub	sp, #20
 800848c:	af00      	add	r7, sp, #0
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	60b9      	str	r1, [r7, #8]
 8008492:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	3b04      	subs	r3, #4
 8008498:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80084a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	3b04      	subs	r3, #4
 80084a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80084a8:	68ba      	ldr	r2, [r7, #8]
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	3b04      	subs	r3, #4
 80084b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80084b4:	4a0c      	ldr	r2, [pc, #48]	; (80084e8 <pxPortInitialiseStack+0x60>)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	3b14      	subs	r3, #20
 80084be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80084c0:	687a      	ldr	r2, [r7, #4]
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	3b04      	subs	r3, #4
 80084ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f06f 0202 	mvn.w	r2, #2
 80084d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	3b20      	subs	r3, #32
 80084d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80084da:	68fb      	ldr	r3, [r7, #12]
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3714      	adds	r7, #20
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr
 80084e8:	080084ed 	.word	0x080084ed

080084ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80084f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084f6:	f383 8811 	msr	BASEPRI, r3
 80084fa:	f3bf 8f6f 	isb	sy
 80084fe:	f3bf 8f4f 	dsb	sy
 8008502:	607b      	str	r3, [r7, #4]

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	for( ;; );
 8008504:	e7fe      	b.n	8008504 <prvTaskExitError+0x18>
 8008506:	bf00      	nop

08008508 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008508:	4b06      	ldr	r3, [pc, #24]	; (8008524 <pxCurrentTCBConst2>)
 800850a:	6819      	ldr	r1, [r3, #0]
 800850c:	6808      	ldr	r0, [r1, #0]
 800850e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008512:	f380 8809 	msr	PSP, r0
 8008516:	f3bf 8f6f 	isb	sy
 800851a:	f04f 0000 	mov.w	r0, #0
 800851e:	f380 8811 	msr	BASEPRI, r0
 8008522:	4770      	bx	lr

08008524 <pxCurrentTCBConst2>:
 8008524:	200000b4 	.word	0x200000b4

08008528 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008528:	486b      	ldr	r0, [pc, #428]	; (80086d8 <vPortEnableVFP+0x10>)
 800852a:	6800      	ldr	r0, [r0, #0]
 800852c:	6800      	ldr	r0, [r0, #0]
 800852e:	f380 8808 	msr	MSP, r0
 8008532:	b662      	cpsie	i
 8008534:	b661      	cpsie	f
 8008536:	f3bf 8f4f 	dsb	sy
 800853a:	f3bf 8f6f 	isb	sy
 800853e:	df00      	svc	0
 8008540:	bf00      	nop
 8008542:	bf00      	nop

08008544 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008544:	b580      	push	{r7, lr}
 8008546:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008548:	4b0f      	ldr	r3, [pc, #60]	; (8008588 <xPortStartScheduler+0x44>)
 800854a:	4a0f      	ldr	r2, [pc, #60]	; (8008588 <xPortStartScheduler+0x44>)
 800854c:	6812      	ldr	r2, [r2, #0]
 800854e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8008552:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008554:	4b0c      	ldr	r3, [pc, #48]	; (8008588 <xPortStartScheduler+0x44>)
 8008556:	4a0c      	ldr	r2, [pc, #48]	; (8008588 <xPortStartScheduler+0x44>)
 8008558:	6812      	ldr	r2, [r2, #0]
 800855a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800855e:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008560:	f000 f8a0 	bl	80086a4 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008564:	4b09      	ldr	r3, [pc, #36]	; (800858c <xPortStartScheduler+0x48>)
 8008566:	2200      	movs	r2, #0
 8008568:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800856a:	f000 f8ad 	bl	80086c8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800856e:	4b08      	ldr	r3, [pc, #32]	; (8008590 <xPortStartScheduler+0x4c>)
 8008570:	4a07      	ldr	r2, [pc, #28]	; (8008590 <xPortStartScheduler+0x4c>)
 8008572:	6812      	ldr	r2, [r2, #0]
 8008574:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 8008578:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800857a:	f7ff ffd5 	bl	8008528 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800857e:	f7ff ffb5 	bl	80084ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008582:	2300      	movs	r3, #0
}
 8008584:	4618      	mov	r0, r3
 8008586:	bd80      	pop	{r7, pc}
 8008588:	e000ed20 	.word	0xe000ed20
 800858c:	20000040 	.word	0x20000040
 8008590:	e000ef34 	.word	0xe000ef34

08008594 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
 8008594:	b480      	push	{r7}
 8008596:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
}
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr

080085a0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80085a0:	b480      	push	{r7}
 80085a2:	b083      	sub	sp, #12
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085aa:	f383 8811 	msr	BASEPRI, r3
 80085ae:	f3bf 8f6f 	isb	sy
 80085b2:	f3bf 8f4f 	dsb	sy
 80085b6:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80085b8:	4b04      	ldr	r3, [pc, #16]	; (80085cc <vPortEnterCritical+0x2c>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	1c5a      	adds	r2, r3, #1
 80085be:	4b03      	ldr	r3, [pc, #12]	; (80085cc <vPortEnterCritical+0x2c>)
 80085c0:	601a      	str	r2, [r3, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr
 80085cc:	20000040 	.word	0x20000040

080085d0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80085d0:	b480      	push	{r7}
 80085d2:	b083      	sub	sp, #12
 80085d4:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
 80085d6:	4b09      	ldr	r3, [pc, #36]	; (80085fc <vPortExitCritical+0x2c>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	1e5a      	subs	r2, r3, #1
 80085dc:	4b07      	ldr	r3, [pc, #28]	; (80085fc <vPortExitCritical+0x2c>)
 80085de:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 80085e0:	4b06      	ldr	r3, [pc, #24]	; (80085fc <vPortExitCritical+0x2c>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d104      	bne.n	80085f2 <vPortExitCritical+0x22>
 80085e8:	2300      	movs	r3, #0
 80085ea:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80085f2:	370c      	adds	r7, #12
 80085f4:	46bd      	mov	sp, r7
 80085f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fa:	4770      	bx	lr
 80085fc:	20000040 	.word	0x20000040

08008600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008600:	f3ef 8009 	mrs	r0, PSP
 8008604:	f3bf 8f6f 	isb	sy
 8008608:	4b14      	ldr	r3, [pc, #80]	; (800865c <pxCurrentTCBConst>)
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	f01e 0f10 	tst.w	lr, #16
 8008610:	bf08      	it	eq
 8008612:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008616:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800861a:	6010      	str	r0, [r2, #0]
 800861c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8008620:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008624:	f380 8811 	msr	BASEPRI, r0
 8008628:	f3bf 8f4f 	dsb	sy
 800862c:	f3bf 8f6f 	isb	sy
 8008630:	f7fe fa0c 	bl	8006a4c <vTaskSwitchContext>
 8008634:	f04f 0000 	mov.w	r0, #0
 8008638:	f380 8811 	msr	BASEPRI, r0
 800863c:	bc08      	pop	{r3}
 800863e:	6819      	ldr	r1, [r3, #0]
 8008640:	6808      	ldr	r0, [r1, #0]
 8008642:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008646:	f01e 0f10 	tst.w	lr, #16
 800864a:	bf08      	it	eq
 800864c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008650:	f380 8809 	msr	PSP, r0
 8008654:	f3bf 8f6f 	isb	sy
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop

0800865c <pxCurrentTCBConst>:
 800865c:	200000b4 	.word	0x200000b4

08008660 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008666:	f3ef 8211 	mrs	r2, BASEPRI
 800866a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800866e:	f383 8811 	msr	BASEPRI, r3
 8008672:	f3bf 8f6f 	isb	sy
 8008676:	f3bf 8f4f 	dsb	sy
 800867a:	60fa      	str	r2, [r7, #12]
 800867c:	60bb      	str	r3, [r7, #8]
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800867e:	f7fe f937 	bl	80068f0 <xTaskIncrementTick>
 8008682:	4603      	mov	r3, r0
 8008684:	2b00      	cmp	r3, #0
 8008686:	d003      	beq.n	8008690 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008688:	4b05      	ldr	r3, [pc, #20]	; (80086a0 <SysTick_Handler+0x40>)
 800868a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800868e:	601a      	str	r2, [r3, #0]
 8008690:	2300      	movs	r3, #0
 8008692:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
}
 800869a:	3710      	adds	r7, #16
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}
 80086a0:	e000ed04 	.word	0xe000ed04

080086a4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80086a4:	b480      	push	{r7}
 80086a6:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80086a8:	4b04      	ldr	r3, [pc, #16]	; (80086bc <vPortSetupTimerInterrupt+0x18>)
 80086aa:	4a05      	ldr	r2, [pc, #20]	; (80086c0 <vPortSetupTimerInterrupt+0x1c>)
 80086ac:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80086ae:	4b05      	ldr	r3, [pc, #20]	; (80086c4 <vPortSetupTimerInterrupt+0x20>)
 80086b0:	2207      	movs	r2, #7
 80086b2:	601a      	str	r2, [r3, #0]
}
 80086b4:	46bd      	mov	sp, r7
 80086b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ba:	4770      	bx	lr
 80086bc:	e000e014 	.word	0xe000e014
 80086c0:	0002903f 	.word	0x0002903f
 80086c4:	e000e010 	.word	0xe000e010

080086c8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80086c8:	f8df 0010 	ldr.w	r0, [pc, #16]	; 80086dc <vPortEnableVFP+0x14>
 80086cc:	6801      	ldr	r1, [r0, #0]
 80086ce:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086d2:	6001      	str	r1, [r0, #0]
 80086d4:	4770      	bx	lr
 80086d6:	0000      	.short	0x0000
 80086d8:	e000ed08 	.word	0xe000ed08
 80086dc:	e000ed88 	.word	0xe000ed88

080086e0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b086      	sub	sp, #24
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80086e8:	2300      	movs	r3, #0
 80086ea:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80086ec:	f7fe f83e 	bl	800676c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80086f0:	4b42      	ldr	r3, [pc, #264]	; (80087fc <pvPortMalloc+0x11c>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d101      	bne.n	80086fc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80086f8:	f000 f8e0 	bl	80088bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80086fc:	4b40      	ldr	r3, [pc, #256]	; (8008800 <pvPortMalloc+0x120>)
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	4013      	ands	r3, r2
 8008704:	2b00      	cmp	r3, #0
 8008706:	d16d      	bne.n	80087e4 <pvPortMalloc+0x104>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00d      	beq.n	800872a <pvPortMalloc+0x4a>
			{
				xWantedSize += xHeapStructSize;
 800870e:	2308      	movs	r3, #8
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	4413      	add	r3, r2
 8008714:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f003 0307 	and.w	r3, r3, #7
 800871c:	2b00      	cmp	r3, #0
 800871e:	d004      	beq.n	800872a <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f023 0307 	bic.w	r3, r3, #7
 8008726:	3308      	adds	r3, #8
 8008728:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d059      	beq.n	80087e4 <pvPortMalloc+0x104>
 8008730:	4b34      	ldr	r3, [pc, #208]	; (8008804 <pvPortMalloc+0x124>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	687a      	ldr	r2, [r7, #4]
 8008736:	429a      	cmp	r2, r3
 8008738:	d854      	bhi.n	80087e4 <pvPortMalloc+0x104>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800873a:	4b33      	ldr	r3, [pc, #204]	; (8008808 <pvPortMalloc+0x128>)
 800873c:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800873e:	4b32      	ldr	r3, [pc, #200]	; (8008808 <pvPortMalloc+0x128>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008744:	e004      	b.n	8008750 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	685a      	ldr	r2, [r3, #4]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	429a      	cmp	r2, r3
 8008758:	d203      	bcs.n	8008762 <pvPortMalloc+0x82>
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d1f1      	bne.n	8008746 <pvPortMalloc+0x66>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008762:	4b26      	ldr	r3, [pc, #152]	; (80087fc <pvPortMalloc+0x11c>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	697a      	ldr	r2, [r7, #20]
 8008768:	429a      	cmp	r2, r3
 800876a:	d03b      	beq.n	80087e4 <pvPortMalloc+0x104>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	681a      	ldr	r2, [r3, #0]
 8008770:	2308      	movs	r3, #8
 8008772:	4413      	add	r3, r2
 8008774:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	681a      	ldr	r2, [r3, #0]
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	685a      	ldr	r2, [r3, #4]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	1ad2      	subs	r2, r2, r3
 8008786:	2308      	movs	r3, #8
 8008788:	005b      	lsls	r3, r3, #1
 800878a:	429a      	cmp	r2, r3
 800878c:	d90f      	bls.n	80087ae <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800878e:	697a      	ldr	r2, [r7, #20]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	4413      	add	r3, r2
 8008794:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( uint32_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	685a      	ldr	r2, [r3, #4]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	1ad2      	subs	r2, r2, r3
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	687a      	ldr	r2, [r7, #4]
 80087a6:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 80087a8:	68b8      	ldr	r0, [r7, #8]
 80087aa:	f000 f8e9 	bl	8008980 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80087ae:	4b15      	ldr	r3, [pc, #84]	; (8008804 <pvPortMalloc+0x124>)
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	1ad2      	subs	r2, r2, r3
 80087b8:	4b12      	ldr	r3, [pc, #72]	; (8008804 <pvPortMalloc+0x124>)
 80087ba:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80087bc:	4b11      	ldr	r3, [pc, #68]	; (8008804 <pvPortMalloc+0x124>)
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	4b12      	ldr	r3, [pc, #72]	; (800880c <pvPortMalloc+0x12c>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d203      	bcs.n	80087d0 <pvPortMalloc+0xf0>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80087c8:	4b0e      	ldr	r3, [pc, #56]	; (8008804 <pvPortMalloc+0x124>)
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	4b0f      	ldr	r3, [pc, #60]	; (800880c <pvPortMalloc+0x12c>)
 80087ce:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	685a      	ldr	r2, [r3, #4]
 80087d4:	4b0a      	ldr	r3, [pc, #40]	; (8008800 <pvPortMalloc+0x120>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	431a      	orrs	r2, r3
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	2200      	movs	r2, #0
 80087e2:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80087e4:	f7fd ffd0 	bl	8006788 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d101      	bne.n	80087f2 <pvPortMalloc+0x112>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80087ee:	f7f8 fd25 	bl	800123c <vApplicationMallocFailedHook>
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
 80087f2:	68fb      	ldr	r3, [r7, #12]
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3718      	adds	r7, #24
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}
 80087fc:	2001c1b8 	.word	0x2001c1b8
 8008800:	2001c1c4 	.word	0x2001c1c4
 8008804:	2001c1bc 	.word	0x2001c1bc
 8008808:	2001c1b0 	.word	0x2001c1b0
 800880c:	2001c1c0 	.word	0x2001c1c0

08008810 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d027      	beq.n	8008872 <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008822:	2308      	movs	r3, #8
 8008824:	425b      	negs	r3, r3
 8008826:	68fa      	ldr	r2, [r7, #12]
 8008828:	4413      	add	r3, r2
 800882a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
		configASSERT( pxLink->pxNextFreeBlock == NULL );

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	685a      	ldr	r2, [r3, #4]
 8008834:	4b10      	ldr	r3, [pc, #64]	; (8008878 <vPortFree+0x68>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4013      	ands	r3, r2
 800883a:	2b00      	cmp	r3, #0
 800883c:	d019      	beq.n	8008872 <vPortFree+0x62>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d115      	bne.n	8008872 <vPortFree+0x62>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	685a      	ldr	r2, [r3, #4]
 800884a:	4b0b      	ldr	r3, [pc, #44]	; (8008878 <vPortFree+0x68>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	43db      	mvns	r3, r3
 8008850:	401a      	ands	r2, r3
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008856:	f7fd ff89 	bl	800676c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	685a      	ldr	r2, [r3, #4]
 800885e:	4b07      	ldr	r3, [pc, #28]	; (800887c <vPortFree+0x6c>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	441a      	add	r2, r3
 8008864:	4b05      	ldr	r3, [pc, #20]	; (800887c <vPortFree+0x6c>)
 8008866:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008868:	68b8      	ldr	r0, [r7, #8]
 800886a:	f000 f889 	bl	8008980 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800886e:	f7fd ff8b 	bl	8006788 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008872:	3710      	adds	r7, #16
 8008874:	46bd      	mov	sp, r7
 8008876:	bd80      	pop	{r7, pc}
 8008878:	2001c1c4 	.word	0x2001c1c4
 800887c:	2001c1bc 	.word	0x2001c1bc

08008880 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8008880:	b480      	push	{r7}
 8008882:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8008884:	4b03      	ldr	r3, [pc, #12]	; (8008894 <xPortGetFreeHeapSize+0x14>)
 8008886:	681b      	ldr	r3, [r3, #0]
}
 8008888:	4618      	mov	r0, r3
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr
 8008892:	bf00      	nop
 8008894:	2001c1bc 	.word	0x2001c1bc

08008898 <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 8008898:	b480      	push	{r7}
 800889a:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 800889c:	4b03      	ldr	r3, [pc, #12]	; (80088ac <xPortGetMinimumEverFreeHeapSize+0x14>)
 800889e:	681b      	ldr	r3, [r3, #0]
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	2001c1c0 	.word	0x2001c1c0

080088b0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
 80088b0:	b480      	push	{r7}
 80088b2:	af00      	add	r7, sp, #0
	/* This just exists to keep the linker quiet. */
}
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr

080088bc <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80088bc:	b480      	push	{r7}
 80088be:	b085      	sub	sp, #20
 80088c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
uint32_t ulAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80088c2:	f44f 33e0 	mov.w	r3, #114688	; 0x1c000
 80088c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	ulAddress = ( uint32_t ) ucHeap;
 80088c8:	4b27      	ldr	r3, [pc, #156]	; (8008968 <prvHeapInit+0xac>)
 80088ca:	60fb      	str	r3, [r7, #12]

	if( ( ulAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f003 0307 	and.w	r3, r3, #7
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d00c      	beq.n	80088f0 <prvHeapInit+0x34>
	{
		ulAddress += ( portBYTE_ALIGNMENT - 1 );
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	3307      	adds	r3, #7
 80088da:	60fb      	str	r3, [r7, #12]
		ulAddress &= ~portBYTE_ALIGNMENT_MASK;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f023 0307 	bic.w	r3, r3, #7
 80088e2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= ulAddress - ( uint32_t ) ucHeap;
 80088e4:	68ba      	ldr	r2, [r7, #8]
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	1ad2      	subs	r2, r2, r3
 80088ea:	4b1f      	ldr	r3, [pc, #124]	; (8008968 <prvHeapInit+0xac>)
 80088ec:	4413      	add	r3, r2
 80088ee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) ulAddress;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80088f4:	4b1d      	ldr	r3, [pc, #116]	; (800896c <prvHeapInit+0xb0>)
 80088f6:	687a      	ldr	r2, [r7, #4]
 80088f8:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80088fa:	4b1c      	ldr	r3, [pc, #112]	; (800896c <prvHeapInit+0xb0>)
 80088fc:	2200      	movs	r2, #0
 80088fe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	ulAddress = ( ( uint32_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	4413      	add	r3, r2
 8008906:	60fb      	str	r3, [r7, #12]
	ulAddress -= xHeapStructSize;
 8008908:	2308      	movs	r3, #8
 800890a:	68fa      	ldr	r2, [r7, #12]
 800890c:	1ad3      	subs	r3, r2, r3
 800890e:	60fb      	str	r3, [r7, #12]
	ulAddress &= ~portBYTE_ALIGNMENT_MASK;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f023 0307 	bic.w	r3, r3, #7
 8008916:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) ulAddress;
 8008918:	68fa      	ldr	r2, [r7, #12]
 800891a:	4b15      	ldr	r3, [pc, #84]	; (8008970 <prvHeapInit+0xb4>)
 800891c:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800891e:	4b14      	ldr	r3, [pc, #80]	; (8008970 <prvHeapInit+0xb4>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2200      	movs	r2, #0
 8008924:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008926:	4b12      	ldr	r3, [pc, #72]	; (8008970 <prvHeapInit+0xb4>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	2200      	movs	r2, #0
 800892c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = ulAddress - ( uint32_t ) pxFirstFreeBlock;
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	68fa      	ldr	r2, [r7, #12]
 8008936:	1ad2      	subs	r2, r2, r3
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800893c:	4b0c      	ldr	r3, [pc, #48]	; (8008970 <prvHeapInit+0xb4>)
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	685a      	ldr	r2, [r3, #4]
 8008948:	4b0a      	ldr	r3, [pc, #40]	; (8008974 <prvHeapInit+0xb8>)
 800894a:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	685a      	ldr	r2, [r3, #4]
 8008950:	4b09      	ldr	r3, [pc, #36]	; (8008978 <prvHeapInit+0xbc>)
 8008952:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008954:	4b09      	ldr	r3, [pc, #36]	; (800897c <prvHeapInit+0xc0>)
 8008956:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800895a:	601a      	str	r2, [r3, #0]
}
 800895c:	3714      	adds	r7, #20
 800895e:	46bd      	mov	sp, r7
 8008960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008964:	4770      	bx	lr
 8008966:	bf00      	nop
 8008968:	200001b0 	.word	0x200001b0
 800896c:	2001c1b0 	.word	0x2001c1b0
 8008970:	2001c1b8 	.word	0x2001c1b8
 8008974:	2001c1c0 	.word	0x2001c1c0
 8008978:	2001c1bc 	.word	0x2001c1bc
 800897c:	2001c1c4 	.word	0x2001c1c4

08008980 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008980:	b480      	push	{r7}
 8008982:	b085      	sub	sp, #20
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008988:	4b27      	ldr	r3, [pc, #156]	; (8008a28 <prvInsertBlockIntoFreeList+0xa8>)
 800898a:	60fb      	str	r3, [r7, #12]
 800898c:	e002      	b.n	8008994 <prvInsertBlockIntoFreeList+0x14>
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	60fb      	str	r3, [r7, #12]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	429a      	cmp	r2, r3
 800899c:	d3f7      	bcc.n	800898e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	68ba      	ldr	r2, [r7, #8]
 80089a8:	441a      	add	r2, r3
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d108      	bne.n	80089c2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	685a      	ldr	r2, [r3, #4]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	685b      	ldr	r3, [r3, #4]
 80089b8:	441a      	add	r2, r3
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	68ba      	ldr	r2, [r7, #8]
 80089cc:	441a      	add	r2, r3
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d118      	bne.n	8008a08 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681a      	ldr	r2, [r3, #0]
 80089da:	4b14      	ldr	r3, [pc, #80]	; (8008a2c <prvInsertBlockIntoFreeList+0xac>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d00d      	beq.n	80089fe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	685a      	ldr	r2, [r3, #4]
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	441a      	add	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	601a      	str	r2, [r3, #0]
 80089fc:	e008      	b.n	8008a10 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80089fe:	4b0b      	ldr	r3, [pc, #44]	; (8008a2c <prvInsertBlockIntoFreeList+0xac>)
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	601a      	str	r2, [r3, #0]
 8008a06:	e003      	b.n	8008a10 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681a      	ldr	r2, [r3, #0]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008a10:	68fa      	ldr	r2, [r7, #12]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d002      	beq.n	8008a1e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	687a      	ldr	r2, [r7, #4]
 8008a1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a1e:	3714      	adds	r7, #20
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr
 8008a28:	2001c1b0 	.word	0x2001c1b0
 8008a2c:	2001c1b8 	.word	0x2001c1b8

08008a30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008a30:	f8df d03c 	ldr.w	sp, [pc, #60]	; 8008a70 <LoopFillZerobss+0x16>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008a34:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008a36:	f000 b804 	b.w	8008a42 <LoopCopyDataInit>

08008a3a <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008a3a:	4b0e      	ldr	r3, [pc, #56]	; (8008a74 <LoopFillZerobss+0x1a>)
  ldr  r3, [r3, r1]
 8008a3c:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008a3e:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008a40:	3104      	adds	r1, #4

08008a42 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008a42:	480d      	ldr	r0, [pc, #52]	; (8008a78 <LoopFillZerobss+0x1e>)
  ldr  r3, =_edata
 8008a44:	4b0d      	ldr	r3, [pc, #52]	; (8008a7c <LoopFillZerobss+0x22>)
  adds  r2, r0, r1
 8008a46:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008a48:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008a4a:	f4ff aff6 	bcc.w	8008a3a <CopyDataInit>
  ldr  r2, =_sbss
 8008a4e:	4a0c      	ldr	r2, [pc, #48]	; (8008a80 <LoopFillZerobss+0x26>)
  b  LoopFillZerobss
 8008a50:	f000 b803 	b.w	8008a5a <LoopFillZerobss>

08008a54 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008a54:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008a56:	f842 3b04 	str.w	r3, [r2], #4

08008a5a <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008a5a:	4b0a      	ldr	r3, [pc, #40]	; (8008a84 <LoopFillZerobss+0x2a>)
  cmp  r2, r3
 8008a5c:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008a5e:	f4ff aff9 	bcc.w	8008a54 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008a62:	f7f7 fbe5 	bl	8000230 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008a66:	f000 f811 	bl	8008a8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008a6a:	f7f8 fa31 	bl	8000ed0 <main>
  bx  lr    
 8008a6e:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008a70:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8008a74:	08008bc4 	.word	0x08008bc4
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008a78:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008a7c:	20000044 	.word	0x20000044
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8008a80:	20000044 	.word	0x20000044
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008a84:	2001c1fc 	.word	0x2001c1fc

08008a88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008a88:	f7ff bffe 	b.w	8008a88 <ADC_IRQHandler>

08008a8c <__libc_init_array>:
 8008a8c:	b570      	push	{r4, r5, r6, lr}
 8008a8e:	4b0e      	ldr	r3, [pc, #56]	; (8008ac8 <__libc_init_array+0x3c>)
 8008a90:	4d0e      	ldr	r5, [pc, #56]	; (8008acc <__libc_init_array+0x40>)
 8008a92:	1aed      	subs	r5, r5, r3
 8008a94:	10ad      	asrs	r5, r5, #2
 8008a96:	2400      	movs	r4, #0
 8008a98:	461e      	mov	r6, r3
 8008a9a:	42ac      	cmp	r4, r5
 8008a9c:	d004      	beq.n	8008aa8 <__libc_init_array+0x1c>
 8008a9e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008aa2:	4790      	blx	r2
 8008aa4:	3401      	adds	r4, #1
 8008aa6:	e7f8      	b.n	8008a9a <__libc_init_array+0xe>
 8008aa8:	f000 f836 	bl	8008b18 <_init>
 8008aac:	4d08      	ldr	r5, [pc, #32]	; (8008ad0 <__libc_init_array+0x44>)
 8008aae:	4b09      	ldr	r3, [pc, #36]	; (8008ad4 <__libc_init_array+0x48>)
 8008ab0:	1aed      	subs	r5, r5, r3
 8008ab2:	10ad      	asrs	r5, r5, #2
 8008ab4:	2400      	movs	r4, #0
 8008ab6:	461e      	mov	r6, r3
 8008ab8:	42ac      	cmp	r4, r5
 8008aba:	d004      	beq.n	8008ac6 <__libc_init_array+0x3a>
 8008abc:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008ac0:	4790      	blx	r2
 8008ac2:	3401      	adds	r4, #1
 8008ac4:	e7f8      	b.n	8008ab8 <__libc_init_array+0x2c>
 8008ac6:	bd70      	pop	{r4, r5, r6, pc}
 8008ac8:	08008bbc 	.word	0x08008bbc
 8008acc:	08008bbc 	.word	0x08008bbc
 8008ad0:	08008bc0 	.word	0x08008bc0
 8008ad4:	08008bbc 	.word	0x08008bbc

08008ad8 <memcmp>:
 8008ad8:	b530      	push	{r4, r5, lr}
 8008ada:	2300      	movs	r3, #0
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d008      	beq.n	8008af2 <memcmp+0x1a>
 8008ae0:	5cc5      	ldrb	r5, [r0, r3]
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	18cc      	adds	r4, r1, r3
 8008ae6:	f814 4c01 	ldrb.w	r4, [r4, #-1]
 8008aea:	42a5      	cmp	r5, r4
 8008aec:	d0f6      	beq.n	8008adc <memcmp+0x4>
 8008aee:	1b28      	subs	r0, r5, r4
 8008af0:	bd30      	pop	{r4, r5, pc}
 8008af2:	2000      	movs	r0, #0
 8008af4:	bd30      	pop	{r4, r5, pc}

08008af6 <memcpy>:
 8008af6:	b510      	push	{r4, lr}
 8008af8:	2300      	movs	r3, #0
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d003      	beq.n	8008b06 <memcpy+0x10>
 8008afe:	5ccc      	ldrb	r4, [r1, r3]
 8008b00:	54c4      	strb	r4, [r0, r3]
 8008b02:	3301      	adds	r3, #1
 8008b04:	e7f9      	b.n	8008afa <memcpy+0x4>
 8008b06:	bd10      	pop	{r4, pc}

08008b08 <memset>:
 8008b08:	4402      	add	r2, r0
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d002      	beq.n	8008b16 <memset+0xe>
 8008b10:	f803 1b01 	strb.w	r1, [r3], #1
 8008b14:	e7fa      	b.n	8008b0c <memset+0x4>
 8008b16:	4770      	bx	lr

08008b18 <_init>:
 8008b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1a:	bf00      	nop
 8008b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b1e:	bc08      	pop	{r3}
 8008b20:	469e      	mov	lr, r3
 8008b22:	4770      	bx	lr

08008b24 <_fini>:
 8008b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b26:	bf00      	nop
 8008b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b2a:	bc08      	pop	{r3}
 8008b2c:	469e      	mov	lr, r3
 8008b2e:	4770      	bx	lr
