JDF B
// Created by Version 1.7 
PROJECT LAB7
DESIGN lab7 Normal
DEVKIT GAL22V10C-10LP
ENTRY Pure Verilog HDL
MODULE alpha.v
MODSTYLE ALPHA Normal
MODULE arm.v
MODSTYLE ARM Normal
MODULE lab7.v
MODSTYLE LAB7 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE ARM
