Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr  6 03:10:12 2021
| Host         : DESKTOP-5DA4G9P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ZyboIPCreation_wrapper_control_sets_placed.rpt
| Design       : ZyboIPCreation_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     2 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             109 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           16 |
| Yes          | No                    | No                     |             372 |           96 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             142 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                                                             Enable Signal                                                                            |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                             |                1 |              2 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | ZyboIPCreation_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | ZyboIPCreation_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                2 |              6 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                             |                3 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                             |                2 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[23]_i_1_n_0                                                                                         | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[11]_i_1_n_0                                                                                |                3 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/int_sensi[15]_i_1_n_0                                                                                        |                                                                                                                                                             |                4 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/int_pin[7]_i_1_n_0                                                                                           |                                                                                                                                                             |                3 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/int_sensi[23]_i_1_n_0                                                                                        |                                                                                                                                                             |                1 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                             |                4 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/int_pin[31]_i_1_n_0                                                                                          |                                                                                                                                                             |                2 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/int_sensi[31]_i_1_n_0                                                                                        |                                                                                                                                                             |                2 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pddr_reg[15]_i_1_n_0                                                                                         | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[11]_i_1_n_0                                                                                |                4 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                             |                2 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/int_pin[15]_i_1_n_0                                                                                          |                                                                                                                                                             |                4 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/int_pin[23]_i_1_n_0                                                                                          |                                                                                                                                                             |                1 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/int_sensi[7]_i_1_n_0                                                                                         |                                                                                                                                                             |                2 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pddr_reg[31]_i_1_n_0                                                                                         | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[11]_i_1_n_0                                                                                |                2 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[31]_i_1_n_0                                                                                         | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[11]_i_1_n_0                                                                                |                3 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[11]_i_2_n_0                                                                                         | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[11]_i_1_n_0                                                                                |                4 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[7]_i_1_n_0                                                                                          | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[11]_i_1_n_0                                                                                |                2 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pddr_reg[23]_i_1_n_0                                                                                         | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[11]_i_1_n_0                                                                                |                1 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pddr_reg[7]_i_1_n_0                                                                                          | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[11]_i_1_n_0                                                                                |                3 |              8 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[11]_i_1_n_0                                                                                |                5 |             12 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/sync_buffer                                                                                                  |                                                                                                                                                             |                4 |             12 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/slv_reg_wren                                                                                                 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[11]_i_1_n_0                                                                                |                2 |             12 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                             |                4 |             13 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                             |                3 |             14 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                             |                3 |             14 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                             |                3 |             16 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                             |                6 |             17 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                             |                7 |             17 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                             |                7 |             28 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                             |                7 |             28 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                             |                7 |             28 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                             |                6 |             28 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                 | ZyboIPCreation_i/myGpio2_0/U0/myGpio2_v1_0_S00_AXI_inst/pdor_reg[11]_i_1_n_0                                                                                |               13 |             32 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                             |               10 |             32 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                             |                8 |             45 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 | ZyboIPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                             |                8 |             45 |
|  ZyboIPCreation_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      |                                                                                                                                                             |               38 |            110 |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


