###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          348   # Number of WRITE/WRITEP commands
num_reads_done                 =       349031   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       309808   # Number of read row buffer hits
num_read_cmds                  =       349033   # Number of READ/READP commands
num_writes_done                =          356   # Number of read requests issued
num_write_row_hits             =          272   # Number of write row buffer hits
num_act_cmds                   =        39408   # Number of ACT commands
num_pre_cmds                   =        39400   # Number of PRE commands
num_ondemand_pres              =        29574   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8899038   # Cyles of rank active rank.0
rank_active_cycles.1           =      8459339   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1100962   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1540661   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       316490   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2339   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          765   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          883   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1563   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2661   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5494   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          921   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          118   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          162   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18007   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =            4   # Write cmd latency (cycles)
write_latency[100-119]         =            8   # Write cmd latency (cycles)
write_latency[120-139]         =            9   # Write cmd latency (cycles)
write_latency[140-159]         =           11   # Write cmd latency (cycles)
write_latency[160-179]         =           15   # Write cmd latency (cycles)
write_latency[180-199]         =            2   # Write cmd latency (cycles)
write_latency[200-]            =          296   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       185393   # Read request latency (cycles)
read_latency[40-59]            =        59092   # Read request latency (cycles)
read_latency[60-79]            =        32093   # Read request latency (cycles)
read_latency[80-99]            =        11442   # Read request latency (cycles)
read_latency[100-119]          =         9557   # Read request latency (cycles)
read_latency[120-139]          =         8491   # Read request latency (cycles)
read_latency[140-159]          =         5179   # Read request latency (cycles)
read_latency[160-179]          =         3927   # Read request latency (cycles)
read_latency[180-199]          =         3378   # Read request latency (cycles)
read_latency[200-]             =        30479   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.73722e+06   # Write energy
read_energy                    =   1.4073e+09   # Read energy
act_energy                     =   1.0782e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.28462e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.39517e+08   # Precharge standby energy rank.1
act_stb_energy.0               =    5.553e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.27863e+09   # Active standby energy rank.1
average_read_latency           =      80.7924   # Average read request latency (cycles)
average_interarrival           =      28.6202   # Average request interarrival latency (cycles)
total_energy                   =  1.43211e+10   # Total energy (pJ)
average_power                  =      1432.11   # Average power (mW)
average_bandwidth              =      2.98144   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          422   # Number of WRITE/WRITEP commands
num_reads_done                 =       369356   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       330033   # Number of read row buffer hits
num_read_cmds                  =       369360   # Number of READ/READP commands
num_writes_done                =          422   # Number of read requests issued
num_write_row_hits             =          344   # Number of write row buffer hits
num_act_cmds                   =        39490   # Number of ACT commands
num_pre_cmds                   =        39479   # Number of PRE commands
num_ondemand_pres              =        28868   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8637430   # Cyles of rank active rank.0
rank_active_cycles.1           =      8589430   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1362570   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1410570   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       336547   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2568   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          811   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          897   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1649   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2781   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5346   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          884   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          126   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          151   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18031   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            3   # Write cmd latency (cycles)
write_latency[120-139]         =            4   # Write cmd latency (cycles)
write_latency[140-159]         =            1   # Write cmd latency (cycles)
write_latency[160-179]         =            6   # Write cmd latency (cycles)
write_latency[180-199]         =            8   # Write cmd latency (cycles)
write_latency[200-]            =          397   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       192908   # Read request latency (cycles)
read_latency[40-59]            =        65384   # Read request latency (cycles)
read_latency[60-79]            =        37050   # Read request latency (cycles)
read_latency[80-99]            =        13130   # Read request latency (cycles)
read_latency[100-119]          =        11495   # Read request latency (cycles)
read_latency[120-139]          =        10041   # Read request latency (cycles)
read_latency[140-159]          =         5171   # Read request latency (cycles)
read_latency[160-179]          =         3770   # Read request latency (cycles)
read_latency[180-199]          =         2971   # Read request latency (cycles)
read_latency[200-]             =        27436   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.10662e+06   # Write energy
read_energy                    =  1.48926e+09   # Read energy
act_energy                     =  1.08045e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.54034e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.77074e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.38976e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.3598e+09   # Active standby energy rank.1
average_read_latency           =      77.7088   # Average read request latency (cycles)
average_interarrival           =      27.0423   # Average request interarrival latency (cycles)
total_energy                   =  1.43847e+10   # Total energy (pJ)
average_power                  =      1438.47   # Average power (mW)
average_bandwidth              =      3.15544   # Average bandwidth
