$date
	Sun Apr  8 20:12:45 2018
$end

$version
	Synopsys VCS version I-2014.03-2
$end

$timescale
	1s
$end

$comment Csum: 1 959a82e37dfca34e $end


$scope module MUX2_1_tb $end
$var reg 16 ! d0 [15:0] $end
$var reg 16 " d1 [15:0] $end
$var reg 1 # sel $end
$var wire 1 $ m [15] $end
$var wire 1 % m [14] $end
$var wire 1 & m [13] $end
$var wire 1 ' m [12] $end
$var wire 1 ( m [11] $end
$var wire 1 ) m [10] $end
$var wire 1 * m [9] $end
$var wire 1 + m [8] $end
$var wire 1 , m [7] $end
$var wire 1 - m [6] $end
$var wire 1 . m [5] $end
$var wire 1 / m [4] $end
$var wire 1 0 m [3] $end
$var wire 1 1 m [2] $end
$var wire 1 2 m [1] $end
$var wire 1 3 m [0] $end

$scope module DUT $end
$var wire 16 ! d0 [15:0] $end
$var wire 16 " d1 [15:0] $end
$var wire 1 # sel $end
$var reg 16 4 m [15:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
03
0)
0(
0'
0&
0%
0$
02
01
00
1/
0.
0-
1,
1+
0*
0#
b0000000110010000 !
b0000001111001110 "
b0000000110010000 4
$end
#10
1#
b0000001111001110 4
1*
1-
0/
10
11
12
#20
0#
b0000000110010000 4
0*
0-
1/
00
01
02
