FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2018 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
/* bench 21351.2.0 4edc4aee6a22 */
/* bench 21351.2.1 57a5f8956373 */
/* bench 21351.2.2 764ebcc43745 */
/* bench 21351.2.3 3debfeb0acd4 */
/* bench 21351.2.4 eb49fa5a093e */
/* bench 21351.2.5 a1d6b6420650 */
/* bench 21351.2.6 c5264b0db68a */
/* bench 21351.2.7 c78da51d2b58 */
/* bench 21351.2.8 bd0e98f7155c */
/* bench 21351.2.9 3d881bad17a7 */
/* bench 21351.2.10 9d059a976130 */
/* bench 21351.2.11 21c90a2cdc66 */
/* bench 21351.2.12 d7c72ba28c9d */
/* bench 21351.2.13 9b1fac71c315 */
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_MMU_REGS_H_
/* bench 6646.3.0 30b51e99e5ac */
/* bench 6646.3.1 f70be7633fa1 */
/* bench 6646.3.2 91628661ac1f */
/* bench 6646.3.3 4e2e0a21fbea */
/* bench 6646.3.4 31009fa54f51 */
/* bench 6646.3.5 3d557b055c3f */
/* bench 6646.3.6 23c9c028fdfb */
/* bench 6646.3.7 a33dc002c10e */
/* bench 6646.3.8 3f96bdbd2b08 */
/* bench 6646.3.9 a4e21e9f8571 */
/*
 *****************************************
 *   MMU (Prototype: MMU)
 *****************************************
 */

#define mmMMU_INPUT_FIFO_THRESHOLD                                   0x480000

#define mmMMU_MMU_ENABLE                                             0x48000C

#define mmMMU_FORCE_ORDERING                                         0x480010

#define mmMMU_FEATURE_ENABLE                                         0x480014

#define mmMMU_VA_ORDERING_MASK_31_7                                  0x480018

#define mmMMU_VA_ORDERING_MASK_49_32                                 0x48001C

#define mmMMU_LOG2_DDR_SIZE                                          0x480020

#define mmMMU_SCRAMBLER                                              0x480024

#define mmMMU_MEM_INIT_BUSY                                          0x480028

#define mmMMU_SPI_MASK                                               0x48002C

#define mmMMU_SPI_CAUSE                                              0x480030

#define mmMMU_PAGE_ERROR_CAPTURE                                     0x480034

#define mmMMU_PAGE_ERROR_CAPTURE_VA                                  0x480038

#define mmMMU_ACCESS_ERROR_CAPTURE                                   0x48003C

#define mmMMU_ACCESS_ERROR_CAPTURE_VA                                0x480040

#endif /* ASIC_REG_MMU_REGS_H_ */
