{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "HEX0[0]",
					"strict" : false
				},
				{
					"name" : "HEX0[1]",
					"strict" : false
				},
				{
					"name" : "HEX0[2]",
					"strict" : false
				},
				{
					"name" : "HEX0[3]",
					"strict" : false
				},
				{
					"name" : "HEX0[4]",
					"strict" : false
				},
				{
					"name" : "HEX0[5]",
					"strict" : false
				},
				{
					"name" : "HEX0[6]",
					"strict" : false
				},
				{
					"name" : "LEDR[0]",
					"strict" : false
				},
				{
					"name" : "LEDR[1]",
					"strict" : false
				},
				{
					"name" : "LEDR[2]",
					"strict" : false
				},
				{
					"name" : "LEDR[3]",
					"strict" : false
				},
				{
					"name" : "LEDR[4]",
					"strict" : false
				},
				{
					"name" : "LEDR[5]",
					"strict" : false
				},
				{
					"name" : "LEDR[6]",
					"strict" : false
				},
				{
					"name" : "LEDR[7]",
					"strict" : false
				},
				{
					"name" : "LEDR[8]",
					"strict" : false
				},
				{
					"name" : "LEDR[9]",
					"strict" : false
				},
				{
					"name" : "PC_out[0]",
					"strict" : false
				},
				{
					"name" : "PC_out[1]",
					"strict" : false
				},
				{
					"name" : "PC_out[2]",
					"strict" : false
				},
				{
					"name" : "PC_out[3]",
					"strict" : false
				},
				{
					"name" : "PC_out[4]",
					"strict" : false
				},
				{
					"name" : "PC_out[5]",
					"strict" : false
				},
				{
					"name" : "PC_out[6]",
					"strict" : false
				},
				{
					"name" : "PC_out[7]",
					"strict" : false
				},
				{
					"name" : "PC_out[8]",
					"strict" : false
				},
				{
					"name" : "KEY[0]",
					"strict" : false
				},
				{
					"name" : "FPGA_RESET_N",
					"strict" : false
				}
			]
		}
	]
}