$date
	Mon Jan 12 16:05:54 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_lane_bitslip $end
$var wire 2 ! out_rise [1:0] $end
$var wire 2 " out_fall [1:0] $end
$var parameter 32 # LANES $end
$var reg 2 $ bitslip_pulse [1:0] $end
$var reg 1 % dco_clk $end
$var reg 2 & in_fall [1:0] $end
$var reg 2 ' in_rise [1:0] $end
$var reg 2 ( prev_fall_exp [1:0] $end
$var reg 1 ) rst_n $end
$var reg 2 * slip_offset_exp [1:0] $end
$scope module dut $end
$var wire 2 + bitslip_pulse [1:0] $end
$var wire 1 % dco_clk $end
$var wire 2 , in_fall [1:0] $end
$var wire 2 - in_rise [1:0] $end
$var wire 1 ) rst_n $end
$var parameter 32 . LANES $end
$var reg 2 / out_fall [1:0] $end
$var reg 2 0 out_rise [1:0] $end
$var reg 2 1 prev_fall [1:0] $end
$var reg 2 2 rise_hold [1:0] $end
$var reg 2 3 slip_offset [1:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 4 k [31:0] $end
$upscope $end
$scope task drive_cycle $end
$upscope $end
$scope task expect_eq $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 .
b10 #
$end
#0
$dumpvars
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 -
b0 ,
b0 +
b0 *
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 "
b0 !
$end
#5000
1%
#10000
0%
#15000
b11 &
b11 ,
1)
1%
#20000
b11 1
b11 "
b11 /
0%
#25000
1%
#30000
0%
#30001
b10 &
b10 ,
b1 '
b1 -
b1 4
b11 (
#35000
b1 !
b1 0
b1 2
1%
#40000
b10 1
b10 "
b10 /
0%
#40001
b1 &
b1 ,
b10 '
b10 -
b10 4
b10 (
#45000
b10 !
b10 0
b10 2
1%
#50000
b1 1
b1 "
b1 /
0%
#50001
b11 $
b11 +
b0 &
b0 ,
b11 '
b11 -
b11 4
b1 (
#55000
b11 !
b11 0
b11 2
b11 3
1%
#55001
b0 $
b0 +
#60000
b0 1
b11 "
b11 /
0%
#60001
b11 &
b11 ,
b0 '
b0 -
b0 (
#65000
b0 !
b0 0
b0 2
1%
#70000
b11 1
b0 "
b0 /
0%
#75000
b11 !
b11 0
1%
#80000
0%
#85000
1%
#90000
0%
#90001
