Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/n02293588/Desktop/SYNTH_PROJ/ --output-directory=C:/Users/n02293588/Desktop/SYNTH_PROJ/SYNTH_CORE_mc/ --report-file=bsf:C:/Users/n02293588/Desktop/SYNTH_PROJ/SYNTH_CORE_mc.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/n02293588/Desktop/SYNTH_PROJ/SYNTH_CORE_mc.qsys
Progress: Loading SYNTH_PROJ/SYNTH_CORE_mc.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 12.0]
Progress: Parameterizing module clk
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding Interval_Timer [altera_avalon_timer 12.0]
Progress: Parameterizing module Interval_Timer
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 12.0]
Progress: Parameterizing module SDRAM
Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 12.0]
Progress: Parameterizing module Red_LEDs
Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 12.0]
Progress: Parameterizing module Green_LEDs
Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 12.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 12.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 12.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio [altera_up_avalon_audio 12.0]
Progress: Parameterizing module Audio
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding PS2_Port [altera_up_avalon_ps2 12.0]
Progress: Parameterizing module PS2_Port
Progress: Adding SRAM [altera_up_avalon_sram 12.0]
Progress: Parameterizing module SRAM
Progress: Adding CPU_fpoint [altera_nios_custom_instr_floating_point 12.0]
Progress: Parameterizing module CPU_fpoint
Progress: Adding clk_27 [clock_source 12.0]
Progress: Parameterizing module clk_27
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 12.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding CPU [altera_nios2_qsys 12.0]
Progress: Parameterizing module CPU
Progress: Adding sysid [altera_avalon_sysid_qsys 12.0]
Progress: Parameterizing module sysid
Progress: Adding merged_resets [altera_reset_bridge 12.0]
Progress: Parameterizing module merged_resets
Progress: Adding sys_clk [altera_clock_bridge 12.0]
Progress: Parameterizing module sys_clk
Progress: Adding vga_clk [altera_clock_bridge 12.0]
Progress: Parameterizing module vga_clk
Progress: Adding External_Clocks [altera_up_clocks 12.0]
Progress: Parameterizing module External_Clocks
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SYNTH_CORE_mc.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: SYNTH_CORE_mc.sysid: System ID will no longer be automatically assigned.
Info: SYNTH_CORE_mc.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/n02293588/Desktop/SYNTH_PROJ/ --output-directory=C:/Users/n02293588/Desktop/SYNTH_PROJ/SYNTH_CORE_mc/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/n02293588/Desktop/SYNTH_PROJ/SYNTH_CORE_mc.sopcinfo --report-file=html:C:/Users/n02293588/Desktop/SYNTH_PROJ/SYNTH_CORE_mc.html --report-file=qip:C:/Users/n02293588/Desktop/SYNTH_PROJ/SYNTH_CORE_mc/synthesis/SYNTH_CORE_mc.qip --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/n02293588/Desktop/SYNTH_PROJ/SYNTH_CORE_mc.qsys
Progress: Loading SYNTH_PROJ/SYNTH_CORE_mc.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 12.0]
Progress: Parameterizing module clk
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding Interval_Timer [altera_avalon_timer 12.0]
Progress: Parameterizing module Interval_Timer
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 12.0]
Progress: Parameterizing module SDRAM
Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 12.0]
Progress: Parameterizing module Red_LEDs
Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 12.0]
Progress: Parameterizing module Green_LEDs
Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 12.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 12.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 12.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio [altera_up_avalon_audio 12.0]
Progress: Parameterizing module Audio
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding PS2_Port [altera_up_avalon_ps2 12.0]
Progress: Parameterizing module PS2_Port
Progress: Adding SRAM [altera_up_avalon_sram 12.0]
Progress: Parameterizing module SRAM
Progress: Adding CPU_fpoint [altera_nios_custom_instr_floating_point 12.0]
Progress: Parameterizing module CPU_fpoint
Progress: Adding clk_27 [clock_source 12.0]
Progress: Parameterizing module clk_27
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 12.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding CPU [altera_nios2_qsys 12.0]
Progress: Parameterizing module CPU
Progress: Adding sysid [altera_avalon_sysid_qsys 12.0]
Progress: Parameterizing module sysid
Progress: Adding merged_resets [altera_reset_bridge 12.0]
Progress: Parameterizing module merged_resets
Progress: Adding sys_clk [altera_clock_bridge 12.0]
Progress: Parameterizing module sys_clk
Progress: Adding vga_clk [altera_clock_bridge 12.0]
Progress: Parameterizing module vga_clk
Progress: Adding External_Clocks [altera_up_clocks 12.0]
Progress: Parameterizing module External_Clocks
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SYNTH_CORE_mc.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: SYNTH_CORE_mc.sysid: System ID will no longer be automatically assigned.
Info: SYNTH_CORE_mc.sysid: Time stamp will be automatically updated when this component is generated.
Info: SYNTH_CORE_mc: Generating SYNTH_CORE_mc "SYNTH_CORE_mc" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 22 modules, 94 connections
Info: merlin_custom_instruction_transform: After transform: 25 modules, 97 connections
Info: merlin_translator_transform: After transform: 42 modules, 182 connections
Info: merlin_domain_transform: After transform: 75 modules, 457 connections
Info: merlin_router_transform: After transform: 92 modules, 542 connections
Info: merlin_traffic_limiter_transform: After transform: 93 modules, 548 connections
Info: merlin_burst_transform: After transform: 95 modules, 558 connections
Info: reset_adaptation_transform: After transform: 97 modules, 362 connections
Info: merlin_network_to_switch_transform: After transform: 130 modules, 430 connections
Info: merlin_width_transform: After transform: 134 modules, 442 connections
Info: limiter_update_transform: After transform: 134 modules, 443 connections
Info: merlin_interrupt_mapper_transform: After transform: 135 modules, 446 connections
Warning: system: "No matching role found for CPU_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: system: "No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: system: "No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: Starting classic module elaboration.
"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0001_sopclgen  --no_splash --refresh C:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0001_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0001_sopclgen  --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2013.12.08 18:14:31 (*) Success: sopc_builder finished.
Info: JTAG_UART: "SYNTH_CORE_mc" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: Starting classic module elaboration.
"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0002_sopclgen  --no_splash --refresh C:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0002_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0002_sopclgen  --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2013.12.08 18:14:38 (*) Success: sopc_builder finished.
Info: Interval_Timer: "SYNTH_CORE_mc" instantiated altera_avalon_timer "Interval_Timer"
Info: Starting classic module elaboration.
"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0003_sopclgen  --no_splash --refresh C:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.0sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0003_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.0sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0003_sopclgen  --generate C:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp1/quartus" --sopc_perl="c:/altera/12.0sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
.
# 2013.12.08 18:14:46 (*) Running Test Generator Program for SYNTH_CORE_mc_SDRAM
# 2013.12.08 18:14:47 (*) Success: sopc_builder finished.
Info: SDRAM: "SYNTH_CORE_mc" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Red_LEDs: Starting Generation of Parallel Port
Info: Red_LEDs: "SYNTH_CORE_mc" instantiated altera_up_avalon_parallel_port "Red_LEDs"
Info: Green_LEDs: Starting Generation of Parallel Port
Info: Green_LEDs: "SYNTH_CORE_mc" instantiated altera_up_avalon_parallel_port "Green_LEDs"
Info: Slider_Switches: Starting Generation of Parallel Port
Info: Slider_Switches: "SYNTH_CORE_mc" instantiated altera_up_avalon_parallel_port "Slider_Switches"
Info: Pushbuttons: Starting Generation of Parallel Port
Info: Pushbuttons: "SYNTH_CORE_mc" instantiated altera_up_avalon_parallel_port "Pushbuttons"
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "SYNTH_CORE_mc" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Audio: Starting Generation of Audio Controller
Info: Audio: "SYNTH_CORE_mc" instantiated altera_up_avalon_audio "Audio"
Info: Char_LCD_16x2: Starting Generation of Character LCD
Info: Char_LCD_16x2: "SYNTH_CORE_mc" instantiated altera_up_avalon_character_lcd "Char_LCD_16x2"
Info: PS2_Port: Starting Generation of PS2 Controller
Info: PS2_Port: "SYNTH_CORE_mc" instantiated altera_up_avalon_ps2 "PS2_Port"
Info: SRAM: Starting Generation of SRAM or SSRAM Controller
Info: SRAM: "SYNTH_CORE_mc" instantiated altera_up_avalon_sram "SRAM"
Info: CPU_fpoint: "SYNTH_CORE_mc" instantiated altera_nios_custom_instr_floating_point "CPU_fpoint"
Info: CPU: Starting RTL generation for module 'SYNTH_CORE_mc_CPU'
Info: CPU:   Generation command is [exec C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.0sp1/quartus/sopc_builder/bin -I C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SYNTH_CORE_mc_CPU --dir=C:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0013_CPU_gen/ --quartus_dir=C:/altera/12.0sp1/quartus --verilog --config=C:/Users/N02293~1/AppData/Local/Temp/alt6047_6714254569486757744.dir/0013_CPU_gen//SYNTH_CORE_mc_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2013.12.08 18:14:50 (*) Starting Nios II generation
Info: CPU: # 2013.12.08 18:14:50 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2013.12.08 18:14:50 (*)   Couldn't query license setup in Quartus directory C:/altera/12.0sp1/quartus
Info: CPU: # 2013.12.08 18:14:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2013.12.08 18:14:50 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2013.12.08 18:14:50 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: CPU: # 2013.12.08 18:14:50 (*)   Elaborating CPU configuration settings
Info: CPU: # 2013.12.08 18:14:50 (*)   Creating all objects for CPU
Info: CPU: # 2013.12.08 18:14:51 (*)     Pipeline frontend
Info: CPU: # 2013.12.08 18:14:54 (*)   Generating RTL from CPU objects
Info: CPU: # 2013.12.08 18:14:56 (*)   Creating encrypted RTL
Info: CPU: # 2013.12.08 18:14:57 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'SYNTH_CORE_mc_CPU'
Info: CPU: "SYNTH_CORE_mc" instantiated altera_nios2_qsys "CPU"
Info: sysid: "SYNTH_CORE_mc" instantiated altera_avalon_sysid_qsys "sysid"
Info: External_Clocks: Starting Generation of Required Clocks for DE-Series Boards
Info: External_Clocks: "SYNTH_CORE_mc" instantiated altera_up_clocks "External_Clocks"
Info: CPU_custom_instruction_master_translator: "SYNTH_CORE_mc" instantiated altera_customins_master_translator "CPU_custom_instruction_master_translator"
Info: CPU_custom_instruction_master_multi_xconnect: "SYNTH_CORE_mc" instantiated altera_customins_xconnect "CPU_custom_instruction_master_multi_xconnect"
Info: CPU_custom_instruction_master_multi_slave_translator0: "SYNTH_CORE_mc" instantiated altera_customins_slave_translator "CPU_custom_instruction_master_multi_slave_translator0"
Info: CPU_instruction_master_translator: "SYNTH_CORE_mc" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "SYNTH_CORE_mc" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "SYNTH_CORE_mc" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "SYNTH_CORE_mc" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "SYNTH_CORE_mc" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "SYNTH_CORE_mc" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "SYNTH_CORE_mc" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "SYNTH_CORE_mc" instantiated altera_merlin_router "id_router"
Info: id_router_002: "SYNTH_CORE_mc" instantiated altera_merlin_router "id_router_002"
Info: id_router_009: "SYNTH_CORE_mc" instantiated altera_merlin_router "id_router_009"
Info: id_router_011: "SYNTH_CORE_mc" instantiated altera_merlin_router "id_router_011"
Info: limiter: "SYNTH_CORE_mc" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "SYNTH_CORE_mc" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "SYNTH_CORE_mc" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "SYNTH_CORE_mc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "SYNTH_CORE_mc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "SYNTH_CORE_mc" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "SYNTH_CORE_mc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "SYNTH_CORE_mc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "SYNTH_CORE_mc" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/n02293588/Desktop/SYNTH_PROJ/SYNTH_CORE_mc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "SYNTH_CORE_mc" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/n02293588/Desktop/SYNTH_PROJ/SYNTH_CORE_mc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "SYNTH_CORE_mc" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/n02293588/Desktop/SYNTH_PROJ/SYNTH_CORE_mc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "SYNTH_CORE_mc" instantiated altera_irq_mapper "irq_mapper"
Info: SYNTH_CORE_mc: Done SYNTH_CORE_mc" with 43 modules, 186 files, 3863193 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
