                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYSTEM_TOP
SYSTEM_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
set_svf SYSTEM_TOP.svf
1
################## Design Compiler Library Files #setup ######################
lappend search_path /home/IC/Projects/SYSTEM_PROJECT/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/SYSTEM_PROJECT/std_cells
lappend search_path /home/IC/Projects/SYSTEM_PROJECT/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/SYSTEM_PROJECT/std_cells /home/IC/Projects/SYSTEM_PROJECT/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#echo "###############################################"
#echo "############# Reading RTL Files  ##############"
#echo "###############################################"
analyze -format verilog [glob /home/IC/Projects/SYSTEM_PROJECT/rtl/*.v]
Running PRESTO HDLC
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/Data_Sampling.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_BUFFER.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/FSM.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/Bit_counter.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_WR.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/SEYSTEM_CONTROL.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/PRESCALE_BLOCK.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/PULSE_GENRATOR_BLOCK.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/UART_TX_TOP.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/SYSTEM_TOP.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/MUX.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/FSM_TX.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/ALU_RTL.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_TOP.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/CLOCK_GATING.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/UART_RX_TOP.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/Start_Check.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/DATA_SYNC.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/RESET_SYNC.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/serializer.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/DF_SYNC.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_RD.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/Reg_file.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/Deserializer.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/Parity_Check.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/Stop_Check.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/SYS_UART_TOP.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/parity_bit.v
Compiling source file /home/IC/Projects/SYSTEM_PROJECT/rtl/CLK_DIV.v
Presto compilation completed successfully.
Loading db file '/home/IC/Projects/SYSTEM_PROJECT/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/SYSTEM_PROJECT/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/SYSTEM_PROJECT/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
elaborate -lib work SYSTEM_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYSTEM_TOP'.
Information: Building the design 'RESET_SYNC' instantiated from design 'SYSTEM_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RESET_SYNC_NUM_STAGES2 line 12 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/RESET_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SYNC_BUS_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    RST_SYNC_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'PRESCALE_BLOCK'. (HDL-193)

Statistics for case statements in always block at line 7 in file
	'/home/IC/Projects/SYSTEM_PROJECT/rtl/PRESCALE_BLOCK.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'CLK_DIV'. (HDL-193)

Inferred memory devices in process
	in routine CLK_DIV line 21 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/CLK_DIV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flag_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     out_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLOCK_GATING'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GENRATOR_BLOCK'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GENRATOR_BLOCK line 10 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/PULSE_GENRATOR_BLOCK.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   BEFORE_INV_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      RINC_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYSTEM_TOP' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 17 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SYNC_BUS_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   bus_en_sync_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pulse_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SYS_UART_TOP' instantiated from design 'SYSTEM_TOP' with
	the parameters "DATA_WIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SYSTEM_CONTROL' instantiated from design 'SYSTEM_TOP' with
	the parameters "DATA_WIDTH=8". (HDL-193)

Statistics for case statements in always block at line 63 in file
	'/home/IC/Projects/SYSTEM_PROJECT/rtl/SEYSTEM_CONTROL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |    auto/auto     |
|            97            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYSTEM_CONTROL_DATA_WIDTH8 line 31 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/SEYSTEM_CONTROL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYSTEM_CONTROL_DATA_WIDTH8 line 40 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/SEYSTEM_CONTROL.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     W_DATA_2_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| comb_reg_address_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'Reg_file' instantiated from design 'SYSTEM_TOP' with
	the parameters "DATA_WIDTH=8,ADDRESS_BITS=3". (HDL-193)

Inferred memory devices in process
	in routine Reg_file_DATA_WIDTH8_ADDRESS_BITS3 line 16 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/Reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Reg_file_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    Reg_file_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|  R_DATA_VALID_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   R_REG_DATA_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================================
|           block name/line             | Inputs | Outputs | # sel inputs | MB |
================================================================================
| Reg_file_DATA_WIDTH8_ADDRESS_BITS3/40 |   16   |    8    |      4       | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU_RTL' instantiated from design 'SYSTEM_TOP' with
	the parameters "DATA_WIDTH=8". (HDL-193)

Statistics for case statements in always block at line 14 in file
	'/home/IC/Projects/SYSTEM_PROJECT/rtl/ALU_RTL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            18            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_RTL_DATA_WIDTH8 line 61 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/ALU_RTL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|  ALU_OUT_VALID_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_TOP' instantiated from design 'SYSTEM_TOP' with
	the parameters "FIFO_DEPTH_TOP=8,DATA_WIDTH_TOP=8,ADDRESS_BITS_TOP=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TX_TOP' instantiated from design 'SYS_UART_TOP_DATA_WIDTH8' with
	the parameters "DATA_WIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_BUFFER' instantiated from design 'FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3' with
	the parameters "DATA_WIDTH=8,FIFO_DEPTH=8,ADDRESS_BITS=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_BUFFER_DATA_WIDTH8_FIFO_DEPTH8_ADDRESS_BITS3 line 16 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_BUFFER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     R_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       REG_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================================================
|                   block name/line                    | Inputs | Outputs | # sel inputs | MB |
===============================================================================================
| FIFO_BUFFER_DATA_WIDTH8_FIFO_DEPTH8_ADDRESS_BITS3/34 |   8    |    8    |      3       | N  |
===============================================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3' with
	the parameters "ADDRESS_BITS=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_ADDRESS_BITS3 line 16 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_ptr_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3' with
	the parameters "ADDRESS_BITS=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_ADDRESS_BITS3 line 15 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    add_ptrr_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC' instantiated from design 'FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3' with
	the parameters "ADDRESS_BITS=3". (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC_ADDRESS_BITS3 line 11 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     W_SYNC_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    WQ2_RPTR_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DF_SYNC_ADDRESS_BITS3 line 25 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     R_SYNC_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    RQ2_WPTR_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 26 in file
	'/home/IC/Projects/SYSTEM_PROJECT/rtl/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 16 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine Bit_counter line 8 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/Bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   edge_count_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Data_Sampling'. (HDL-193)

Inferred memory devices in process
	in routine Data_Sampling line 11 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/Data_Sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Sampled_Bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  sampled_bit_3_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  sampled_bit_1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  sampled_bit_2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Start_Check'. (HDL-193)

Inferred memory devices in process
	in routine Start_Check line 6 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/Start_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Start_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Stop_Check'. (HDL-193)

Inferred memory devices in process
	in routine Stop_Check line 6 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/Stop_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Stop_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Deserializer'. (HDL-193)

Inferred memory devices in process
	in routine Deserializer line 10 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/Deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      DATA_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   parity_flag_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Check'. (HDL-193)

Inferred memory devices in process
	in routine Parity_Check line 6 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/Parity_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Parity_error_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serializer' instantiated from design 'UART_TX_TOP_DATA_WIDTH8' with
	the parameters "DATA_WIDTH=8". (HDL-193)
Warning:  /home/IC/Projects/SYSTEM_PROJECT/rtl/serializer.v:18: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine serializer_DATA_WIDTH8 line 10 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serializer_DATA_WIDTH8 line 37 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   P_DATA_COMP_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| serializer_DATA_WIDTH8/55 |   8    |    1    |      3       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM_TX'. (HDL-193)

Statistics for case statements in always block at line 25 in file
	'/home/IC/Projects/SYSTEM_PROJECT/rtl/FSM_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_TX line 13 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/FSM_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc' instantiated from design 'UART_TX_TOP_DATA_WIDTH8' with
	the parameters "DATA_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine parity_calc_DATA_WIDTH8 line 8 in file
		'/home/IC/Projects/SYSTEM_PROJECT/rtl/parity_bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    party_bit_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX'. (HDL-193)

Statistics for case statements in always block at line 7 in file
	'/home/IC/Projects/SYSTEM_PROJECT/rtl/MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYSTEM_TOP'.
{SYSTEM_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYSTEM_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /home/IC/Projects/SYSTEM_PROJECT/syn/SYSTEM_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Projects/SYSTEM_PROJECT/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Projects/SYSTEM_PROJECT/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Projects/SYSTEM_PROJECT/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Aug 15 20:34:11 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Unconnected ports (LINT-28)                                     8
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              20
    Cells do not drive (LINT-1)                                    14
    Leaf pins connected to undriven nets (LINT-58)                  3
    Cells have undriven hier pins (LINT-59)                         3
--------------------------------------------------------------------------------

Warning: In design 'CLK_DIV', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'ALU_RTL_DATA_WIDTH8', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'ALU_RTL_DATA_WIDTH8', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_RTL_DATA_WIDTH8', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_RTL_DATA_WIDTH8', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_RTL_DATA_WIDTH8', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'ALU_RTL_DATA_WIDTH8', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU_RTL_DATA_WIDTH8', cell 'C373' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_ADDRESS_BITS3', cell 'C48' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_ADDRESS_BITS3', cell 'C43' does not drive any nets. (LINT-1)
Warning: In design 'Bit_counter', cell 'C82' does not drive any nets. (LINT-1)
Warning: In design 'Bit_counter', cell 'C83' does not drive any nets. (LINT-1)
Warning: In design 'Data_Sampling', cell 'C84' does not drive any nets. (LINT-1)
Warning: In design 'serializer_DATA_WIDTH8', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_ADDRESS_BITS3', port 'RINC' is not connected to any nets. (LINT-28)
Warning: In design 'FSM', port 'edge_count[5]' is not connected to any nets. (LINT-28)
Warning: In design 'FSM', port 'edge_count[4]' is not connected to any nets. (LINT-28)
Warning: In design 'FSM', port 'edge_count[3]' is not connected to any nets. (LINT-28)
Warning: In design 'FSM', port 'edge_count[2]' is not connected to any nets. (LINT-28)
Warning: In design 'FSM', port 'edge_count[1]' is not connected to any nets. (LINT-28)
Warning: In design 'FSM', port 'edge_count[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Data_Sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'PRESCALE_BLOCK', output port 'DIV_RATIO[7]' is connected directly to output port 'DIV_RATIO[4]'. (LINT-31)
Warning: In design 'PRESCALE_BLOCK', output port 'DIV_RATIO[7]' is connected directly to output port 'DIV_RATIO[5]'. (LINT-31)
Warning: In design 'PRESCALE_BLOCK', output port 'DIV_RATIO[7]' is connected directly to output port 'DIV_RATIO[6]'. (LINT-31)
Warning: In design 'PRESCALE_BLOCK', output port 'DIV_RATIO[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'PRESCALE_BLOCK', output port 'DIV_RATIO[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'PRESCALE_BLOCK', output port 'DIV_RATIO[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'PRESCALE_BLOCK', output port 'DIV_RATIO[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYSTEM_CONTROL_DATA_WIDTH8', output port 'div_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'parity_calc_DATA_WIDTH8', input pin 'clocked_on' of leaf cell 'party_bit_reg' is connected to undriven net 'CLK'.  (LINT-58)
Warning: In design 'parity_calc_DATA_WIDTH8', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'RST'.  (LINT-58)
Warning: In design 'parity_calc_DATA_WIDTH8', input pin 'A' of leaf cell 'I_1' is connected to undriven net 'busy'.  (LINT-58)
Warning: In design 'UART_TX_TOP_DATA_WIDTH8', input pin 'CLK' of hierarchical cell 'parity' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'UART_TX_TOP_DATA_WIDTH8', input pin 'RST' of hierarchical cell 'parity' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'UART_TX_TOP_DATA_WIDTH8', input pin 'busy' of hierarchical cell 'parity' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
# Constraints
# ----------------------------------------------------------------------------
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
######## FOR REF_CLOCK
set CLK_PER 20
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_NAME MASTER_CLK_1
create_clock -name $CLK_NAME -period $CLK_PER -waveform "0 [expr $CLK_PER/2]" [get_ports REF_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME]
######## FOR UART_CLOCK
set CLK_PER 271.3
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_NAME MASTER_CLK_2
create_clock -name $CLK_NAME -period $CLK_PER -waveform "0 [expr $CLK_PER/2]" [get_ports UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME]
# 2. Generated Clock Definitions
create_generated_clock -master_clock MASTER_CLK_2 -source [get_ports UART_CLK]                        -name "UART_TX_CLK" [get_port CLK_DIV_TX/O_DIV_CLK]                        -divide_by 32
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks UART_TX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks UART_TX_CLK]
create_generated_clock -master_clock MASTER_CLK_2 -source [get_ports UART_CLK]                        -name "UART_RX_CLK" [get_port CLK_DIV_RX/O_DIV_CLK]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks UART_RX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks UART_RX_CLK]			   
create_generated_clock -master_clock MASTER_CLK_1 -source [get_ports REF_CLK]                        -name "ALU_CLK" [get_port CLOCK_GATING/ALU_CLK]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks ALU_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks ALU_CLK]			   
####################################################################################
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "MASTER_CLK_1 ALU_CLK"] -group [get_clocks "MASTER_CLK_2 UART_TX_CLK UART_RX_CLK"]
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set CLK_PER 271.3
set in_delay  [expr 0.2*$CLK_PER]
#Constrain Input Paths
set_input_delay $in_delay -clock UART_RX_CLK [get_ports [list RX_IN]]
#Constrain Output Paths
set CLK_PER 271.3
set out_delay [expr 0.2*$CLK_PER]
set_output_delay $out_delay -clock UART_TX_CLK [get_ports [list Tx_OUT Parity_error Stop_error]]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports [list REF_CLK UART_CLK RST RX_IN]]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.1 [get_ports [list Tx_OUT Parity_error Stop_error]]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
### set_wire_load_model -name tsmc13_wl30 -library  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
#########################################################
#### Section 8 : multicycle path ####
#########################################################
####################################################################################
set_multicycle_path -setup 32 -from MASTER_CLK_2 -to UART_TX_CLK
set_multicycle_path -hold 31 -from MASTER_CLK_2 -to UART_TX_CLK
############ set_dont_touch_network [get_clocks {MASTER_CLK}]
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 36 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYSTEM_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'DF_SYNC_ADDRESS_BITS3'
  Processing 'FIFO_RD_ADDRESS_BITS3'
  Processing 'FIFO_WR_ADDRESS_BITS3'
  Processing 'FIFO_BUFFER_DATA_WIDTH8_FIFO_DEPTH8_ADDRESS_BITS3'
  Processing 'FIFO_TOP_DATA_WIDTH_TOP8_FIFO_DEPTH_TOP8_ADDRESS_BITS_TOP3'
  Processing 'ALU_RTL_DATA_WIDTH8'
  Processing 'Reg_file_DATA_WIDTH8_ADDRESS_BITS3'
  Processing 'SYSTEM_CONTROL_DATA_WIDTH8'
Information: The register 'current_state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'MUX'
  Processing 'parity_calc_DATA_WIDTH8'
  Processing 'FSM_TX'
  Processing 'serializer_DATA_WIDTH8'
Information: The register 'counter_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'UART_TX_TOP_DATA_WIDTH8'
  Processing 'Parity_Check'
  Processing 'Deserializer'
  Processing 'Stop_Check'
  Processing 'Start_Check'
  Processing 'Data_Sampling'
  Processing 'Bit_counter'
  Processing 'FSM'
  Processing 'UART_RX_TOP'
  Processing 'SYS_UART_TOP_DATA_WIDTH8'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'PULSE_GENRATOR_BLOCK'
  Processing 'CLOCK_GATING'
  Processing 'CLK_DIV_0'
  Processing 'PRESCALE_BLOCK'
  Processing 'RESET_SYNC_NUM_STAGES2_0'
  Processing 'SYSTEM_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_RTL_DATA_WIDTH8_DW_div_uns_0'
  Processing 'ALU_RTL_DATA_WIDTH8_DW01_sub_0'
  Processing 'ALU_RTL_DATA_WIDTH8_DW01_add_0'
  Processing 'ALU_RTL_DATA_WIDTH8_DW01_cmp6_0'
  Processing 'Data_Sampling_DW01_cmp6_0'
  Processing 'Data_Sampling_DW01_inc_0'
  Processing 'Data_Sampling_DW01_cmp6_1'
  Processing 'Data_Sampling_DW01_cmp6_2'
  Processing 'Data_Sampling_DW01_dec_0'
  Processing 'Bit_counter_DW01_inc_0'
  Processing 'Bit_counter_DW01_cmp6_0'
  Processing 'Bit_counter_DW01_dec_0'
  Processing 'CLK_DIV_1_DW01_inc_0'
  Processing 'CLK_DIV_1_DW01_cmp6_0'
  Processing 'CLK_DIV_1_DW01_inc_1'
  Processing 'CLK_DIV_1_DW01_cmp6_1'
  Processing 'CLK_DIV_0_DW01_inc_0'
  Processing 'CLK_DIV_0_DW01_cmp6_0'
  Processing 'CLK_DIV_0_DW01_inc_1'
  Processing 'CLK_DIV_0_DW01_cmp6_1'
  Processing 'ALU_RTL_DATA_WIDTH8_DW02_mult_0'
  Processing 'ALU_RTL_DATA_WIDTH8_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   44532.2      0.00       0.0       0.0                          
    0:00:05   44532.2      0.00       0.0       0.0                          
    0:00:05   44532.2      0.00       0.0       0.0                          
    0:00:05   44532.2      0.00       0.0       0.0                          
    0:00:05   44532.2      0.00       0.0       0.0                          
    0:00:06   22314.9      0.00       0.0       0.0                          
    0:00:06   22270.2      0.00       0.0       0.0                          
    0:00:06   22270.2      0.00       0.0       0.0                          
    0:00:06   22270.2      0.00       0.0       0.0                          
    0:00:06   22232.6      0.00       0.0       0.0                          
    0:00:06   22232.6      0.00       0.0       0.0                          
    0:00:06   22232.6      0.00       0.0       0.0                          
    0:00:06   22232.6      0.00       0.0       0.0                          
    0:00:06   22232.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   22232.6      0.00       0.0       0.0                          
    0:00:06   22232.6      0.00       0.0       0.0                          
    0:00:07   22230.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   22230.2      0.00       0.0       0.0                          
    0:00:07   22230.2      0.00       0.0       0.0                          
    0:00:07   22166.7      0.00       0.0       0.0                          
    0:00:07   22149.0      0.00       0.0       0.0                          
    0:00:07   22125.5      0.00       0.0       0.0                          
    0:00:07   22110.2      0.00       0.0       0.0                          
    0:00:07   22096.1      0.00       0.0       0.0                          
    0:00:07   22096.1      0.00       0.0       0.0                          
    0:00:07   22096.1      0.00       0.0       0.0                          
    0:00:07   22096.1      0.00       0.0       0.0                          
    0:00:07   22096.1      0.00       0.0       0.0                          
    0:00:07   22096.1      0.00       0.0       0.0                          
    0:00:07   22096.1      0.00       0.0       0.0                          
    0:00:07   22096.1      0.00       0.0       0.0                          
    0:00:07   22096.1      0.00       0.0       0.0                          
Loading db file '/home/IC/Projects/SYSTEM_PROJECT/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/SYSTEM_PROJECT/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/SYSTEM_PROJECT/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out Design after initial compile
#############################################################################
set_svf -off
1
write_file -format verilog -hierarchy -output SYSTEM_TOP.v
Writing verilog file '/home/IC/Projects/SYSTEM_PROJECT/syn/SYSTEM_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYSTEM_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format ddc -hierarchy -output SYSTEM_TOP.ddc
Writing ddc file 'SYSTEM_TOP.ddc'.
1
write_sdc  -nosplit SYSTEM_TOP.sdc
1
write_sdf           SYSTEM_TOP.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/SYSTEM_PROJECT/syn/SYSTEM_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
################# reporting #######################
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
################# starting graphical user interface #######################
#gui_start
dc_shell> 