// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1853\sampleModel1853_4_sub\Mysubsystem_31.v
// Created: 2024-08-14 20:43:01
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_31
// Source Path: sampleModel1853_4_sub/Subsystem/Mysubsystem_31
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_31
          (In1,
           Out1);


  input   [7:0] In1;  // uint8
  output  [15:0] Out1;  // ufix16_En7


  wire [7:0] cfblk158_out1;  // uint8
  wire [15:0] cfblk47_out1;  // ufix16_En7


  cfblk158 u_cfblk158 (.In1(In1),  // uint8
                       .Out1(cfblk158_out1)  // uint8
                       );

  assign cfblk47_out1 = {1'b0, {cfblk158_out1, 7'b0000000}};



  assign Out1 = cfblk47_out1;

endmodule  // Mysubsystem_31

