Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct  5 03:13:05 2024
| Host         : LENOVO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file {C:/Users/kar01/Desktop/PSD/assignment 2/Single_Cycle_timing_report.txt}
| Design       : SINGLE_CYLE_RISC_V
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints         128         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (1567)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

Anode_Activate[0]
Anode_Activate[1]
Anode_Activate[2]
Anode_Activate[3]
LED_out[0]
LED_out[1]
LED_out[2]
LED_out[3]
LED_out[4]
LED_out[5]
LED_out[6]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1567)
---------------------------------
 There are 1567 register/latch pins with multiple clocks. (HIGH)

data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_20_20/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_24_24/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_24_24/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_24_24/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_24_24/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_30_30/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_10_10/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_10_10/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_10_10/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_10_10/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_16_16/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_16_16/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_16_16/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_16_16/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_17_17/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_17_17/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_17_17/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_17_17/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_20_20/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_20_20/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_20_20/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_20_20/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_21_21/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_11_11/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_11_11/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_11_11/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_11_11/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_13_13/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_13_13/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_13_13/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_13_13/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_14_14/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_15_15/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_16_16/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_16_16/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_16_16/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_16_16/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_20_20/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_21_21/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_22_22/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_22_22/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_22_22/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_22_22/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_23_23/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_24_24/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_24_24/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_24_24/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_24_24/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_25_25/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_25_25/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_25_25/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_25_25/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_27_27/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_27_27/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_27_27/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_27_27/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_28_28/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_29_29/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_29_29/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_29_29/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_29_29/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_30_30/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_30_30/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_30_30/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_30_30/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_5_5/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_5_5/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_5_5/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_5_5/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_6_6/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_7_7/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_7_7/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_7_7/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_7_7/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_8_8/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_8_8/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_8_8/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_8_8/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_10_10/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_10_10/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_10_10/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_10_10/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_11_11/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_11_11/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_11_11/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_11_11/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_13_13/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_13_13/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_13_13/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_13_13/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_14_14/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_19_19/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_1_1/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_1_1/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_1_1/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_1_1/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_20_20/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_20_20/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_20_20/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_20_20/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_23_23/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_23_23/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_23_23/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_23_23/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_24_24/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_25_25/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_25_25/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_25_25/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_25_25/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_26_26/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_26_26/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_26_26/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_26_26/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_27_27/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_27_27/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_27_27/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_27_27/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_28_28/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_28_28/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_28_28/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_28_28/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_3_3/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_3_3/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_3_3/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_3_3/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_6_6/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_7_7/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_7_7/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_7_7/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_7_7/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_8_8/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_8_8/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_8_8/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_8_8/RAMS64E_D/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_9_9/RAMS64E_A/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_9_9/RAMS64E_B/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_9_9/RAMS64E_C/CLK
data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_9_9/RAMS64E_D/CLK
print_val_reg[0]/C
print_val_reg[10]/C
print_val_reg[11]/C
print_val_reg[12]/C
print_val_reg[13]/C
print_val_reg[14]/C
print_val_reg[15]/C
print_val_reg[16]/C
print_val_reg[17]/C
print_val_reg[18]/C
print_val_reg[19]/C
print_val_reg[1]/C
print_val_reg[20]/C
print_val_reg[21]/C
print_val_reg[22]/C
print_val_reg[23]/C
print_val_reg[24]/C
print_val_reg[25]/C
print_val_reg[26]/C
print_val_reg[27]/C
print_val_reg[28]/C
print_val_reg[29]/C
print_val_reg[2]/C
print_val_reg[30]/C
print_val_reg[31]/C
print_val_reg[3]/C
print_val_reg[4]/C
print_val_reg[5]/C
print_val_reg[6]/C
print_val_reg[7]/C
print_val_reg[8]/C
print_val_reg[9]/C
program_counter/instruction_ptr_reg[0]/C
program_counter/instruction_ptr_reg[1]/C
program_counter/instruction_ptr_reg[2]/C
program_counter/instruction_ptr_reg[3]/C
program_counter/instruction_ptr_reg[4]/C
program_counter/instruction_ptr_reg[5]/C
program_counter/instruction_ptr_reg[6]/C
program_counter/instruction_ptr_reg[7]/C
program_counter/instruction_ptr_reg[8]/C
program_counter/instruction_ptr_reg[9]/C
register_file/mem_reg[10][0]/C
register_file/mem_reg[10][10]/C
register_file/mem_reg[10][11]/C
register_file/mem_reg[10][12]/C
register_file/mem_reg[10][13]/C
register_file/mem_reg[10][14]/C
register_file/mem_reg[10][15]/C
register_file/mem_reg[10][16]/C
register_file/mem_reg[10][17]/C
register_file/mem_reg[10][18]/C
register_file/mem_reg[10][19]/C
register_file/mem_reg[10][1]/C
register_file/mem_reg[10][20]/C
register_file/mem_reg[10][21]/C
register_file/mem_reg[10][22]/C
register_file/mem_reg[10][23]/C
register_file/mem_reg[10][24]/C
register_file/mem_reg[10][25]/C
register_file/mem_reg[10][26]/C
register_file/mem_reg[10][27]/C
register_file/mem_reg[10][28]/C
register_file/mem_reg[10][29]/C
register_file/mem_reg[10][2]/C
register_file/mem_reg[10][30]/C
register_file/mem_reg[10][31]/C
register_file/mem_reg[10][3]/C
register_file/mem_reg[10][4]/C
register_file/mem_reg[10][5]/C
register_file/mem_reg[10][6]/C
register_file/mem_reg[10][7]/C
register_file/mem_reg[10][8]/C
register_file/mem_reg[10][9]/C
register_file/mem_reg[11][0]/C
register_file/mem_reg[11][10]/C
register_file/mem_reg[11][11]/C
register_file/mem_reg[11][12]/C
register_file/mem_reg[11][13]/C
register_file/mem_reg[11][14]/C
register_file/mem_reg[11][15]/C
register_file/mem_reg[11][16]/C
register_file/mem_reg[11][17]/C
register_file/mem_reg[11][18]/C
register_file/mem_reg[11][19]/C
register_file/mem_reg[11][1]/C
register_file/mem_reg[11][20]/C
register_file/mem_reg[11][21]/C
register_file/mem_reg[11][22]/C
register_file/mem_reg[11][23]/C
register_file/mem_reg[11][24]/C
register_file/mem_reg[11][25]/C
register_file/mem_reg[11][26]/C
register_file/mem_reg[11][27]/C
register_file/mem_reg[11][28]/C
register_file/mem_reg[11][29]/C
register_file/mem_reg[11][2]/C
register_file/mem_reg[11][30]/C
register_file/mem_reg[11][31]/C
register_file/mem_reg[11][3]/C
register_file/mem_reg[11][4]/C
register_file/mem_reg[11][5]/C
register_file/mem_reg[11][6]/C
register_file/mem_reg[11][7]/C
register_file/mem_reg[11][8]/C
register_file/mem_reg[11][9]/C
register_file/mem_reg[12][0]/C
register_file/mem_reg[12][10]/C
register_file/mem_reg[12][11]/C
register_file/mem_reg[12][12]/C
register_file/mem_reg[12][13]/C
register_file/mem_reg[12][14]/C
register_file/mem_reg[12][15]/C
register_file/mem_reg[12][16]/C
register_file/mem_reg[12][17]/C
register_file/mem_reg[12][18]/C
register_file/mem_reg[12][19]/C
register_file/mem_reg[12][1]/C
register_file/mem_reg[12][20]/C
register_file/mem_reg[12][21]/C
register_file/mem_reg[12][22]/C
register_file/mem_reg[12][23]/C
register_file/mem_reg[12][24]/C
register_file/mem_reg[12][25]/C
register_file/mem_reg[12][26]/C
register_file/mem_reg[12][27]/C
register_file/mem_reg[12][28]/C
register_file/mem_reg[12][29]/C
register_file/mem_reg[12][2]/C
register_file/mem_reg[12][30]/C
register_file/mem_reg[12][31]/C
register_file/mem_reg[12][3]/C
register_file/mem_reg[12][4]/C
register_file/mem_reg[12][5]/C
register_file/mem_reg[12][6]/C
register_file/mem_reg[12][7]/C
register_file/mem_reg[12][8]/C
register_file/mem_reg[12][9]/C
register_file/mem_reg[13][0]/C
register_file/mem_reg[13][10]/C
register_file/mem_reg[13][11]/C
register_file/mem_reg[13][12]/C
register_file/mem_reg[13][13]/C
register_file/mem_reg[13][14]/C
register_file/mem_reg[13][15]/C
register_file/mem_reg[13][16]/C
register_file/mem_reg[13][17]/C
register_file/mem_reg[13][18]/C
register_file/mem_reg[13][19]/C
register_file/mem_reg[13][1]/C
register_file/mem_reg[13][20]/C
register_file/mem_reg[13][21]/C
register_file/mem_reg[13][22]/C
register_file/mem_reg[13][23]/C
register_file/mem_reg[13][24]/C
register_file/mem_reg[13][25]/C
register_file/mem_reg[13][26]/C
register_file/mem_reg[13][27]/C
register_file/mem_reg[13][28]/C
register_file/mem_reg[13][29]/C
register_file/mem_reg[13][2]/C
register_file/mem_reg[13][30]/C
register_file/mem_reg[13][31]/C
register_file/mem_reg[13][3]/C
register_file/mem_reg[13][4]/C
register_file/mem_reg[13][5]/C
register_file/mem_reg[13][6]/C
register_file/mem_reg[13][7]/C
register_file/mem_reg[13][8]/C
register_file/mem_reg[13][9]/C
register_file/mem_reg[14][0]/C
register_file/mem_reg[14][10]/C
register_file/mem_reg[14][11]/C
register_file/mem_reg[14][12]/C
register_file/mem_reg[14][13]/C
register_file/mem_reg[14][14]/C
register_file/mem_reg[14][15]/C
register_file/mem_reg[14][16]/C
register_file/mem_reg[14][17]/C
register_file/mem_reg[14][18]/C
register_file/mem_reg[14][19]/C
register_file/mem_reg[14][1]/C
register_file/mem_reg[14][20]/C
register_file/mem_reg[14][21]/C
register_file/mem_reg[14][22]/C
register_file/mem_reg[14][23]/C
register_file/mem_reg[14][24]/C
register_file/mem_reg[14][25]/C
register_file/mem_reg[14][26]/C
register_file/mem_reg[14][27]/C
register_file/mem_reg[14][28]/C
register_file/mem_reg[14][29]/C
register_file/mem_reg[14][2]/C
register_file/mem_reg[14][30]/C
register_file/mem_reg[14][31]/C
register_file/mem_reg[14][3]/C
register_file/mem_reg[14][4]/C
register_file/mem_reg[14][5]/C
register_file/mem_reg[14][6]/C
register_file/mem_reg[14][7]/C
register_file/mem_reg[14][8]/C
register_file/mem_reg[14][9]/C
register_file/mem_reg[15][0]/C
register_file/mem_reg[15][10]/C
register_file/mem_reg[15][11]/C
register_file/mem_reg[15][12]/C
register_file/mem_reg[15][13]/C
register_file/mem_reg[15][14]/C
register_file/mem_reg[15][15]/C
register_file/mem_reg[15][16]/C
register_file/mem_reg[15][17]/C
register_file/mem_reg[15][18]/C
register_file/mem_reg[15][19]/C
register_file/mem_reg[15][1]/C
register_file/mem_reg[15][20]/C
register_file/mem_reg[15][21]/C
register_file/mem_reg[15][22]/C
register_file/mem_reg[15][23]/C
register_file/mem_reg[15][24]/C
register_file/mem_reg[15][25]/C
register_file/mem_reg[15][26]/C
register_file/mem_reg[15][27]/C
register_file/mem_reg[15][28]/C
register_file/mem_reg[15][29]/C
register_file/mem_reg[15][2]/C
register_file/mem_reg[15][30]/C
register_file/mem_reg[15][31]/C
register_file/mem_reg[15][3]/C
register_file/mem_reg[15][4]/C
register_file/mem_reg[15][5]/C
register_file/mem_reg[15][6]/C
register_file/mem_reg[15][7]/C
register_file/mem_reg[15][8]/C
register_file/mem_reg[15][9]/C
register_file/mem_reg[16][0]/C
register_file/mem_reg[16][10]/C
register_file/mem_reg[16][11]/C
register_file/mem_reg[16][12]/C
register_file/mem_reg[16][13]/C
register_file/mem_reg[16][14]/C
register_file/mem_reg[16][15]/C
register_file/mem_reg[16][16]/C
register_file/mem_reg[16][17]/C
register_file/mem_reg[16][18]/C
register_file/mem_reg[16][19]/C
register_file/mem_reg[16][1]/C
register_file/mem_reg[16][20]/C
register_file/mem_reg[16][21]/C
register_file/mem_reg[16][22]/C
register_file/mem_reg[16][23]/C
register_file/mem_reg[16][24]/C
register_file/mem_reg[16][25]/C
register_file/mem_reg[16][26]/C
register_file/mem_reg[16][27]/C
register_file/mem_reg[16][28]/C
register_file/mem_reg[16][29]/C
register_file/mem_reg[16][2]/C
register_file/mem_reg[16][30]/C
register_file/mem_reg[16][31]/C
register_file/mem_reg[16][3]/C
register_file/mem_reg[16][4]/C
register_file/mem_reg[16][5]/C
register_file/mem_reg[16][6]/C
register_file/mem_reg[16][7]/C
register_file/mem_reg[16][8]/C
register_file/mem_reg[16][9]/C
register_file/mem_reg[17][0]/C
register_file/mem_reg[17][10]/C
register_file/mem_reg[17][11]/C
register_file/mem_reg[17][12]/C
register_file/mem_reg[17][13]/C
register_file/mem_reg[17][14]/C
register_file/mem_reg[17][15]/C
register_file/mem_reg[17][16]/C
register_file/mem_reg[17][17]/C
register_file/mem_reg[17][18]/C
register_file/mem_reg[17][19]/C
register_file/mem_reg[17][1]/C
register_file/mem_reg[17][20]/C
register_file/mem_reg[17][21]/C
register_file/mem_reg[17][22]/C
register_file/mem_reg[17][23]/C
register_file/mem_reg[17][24]/C
register_file/mem_reg[17][25]/C
register_file/mem_reg[17][26]/C
register_file/mem_reg[17][27]/C
register_file/mem_reg[17][28]/C
register_file/mem_reg[17][29]/C
register_file/mem_reg[17][2]/C
register_file/mem_reg[17][30]/C
register_file/mem_reg[17][31]/C
register_file/mem_reg[17][3]/C
register_file/mem_reg[17][4]/C
register_file/mem_reg[17][5]/C
register_file/mem_reg[17][6]/C
register_file/mem_reg[17][7]/C
register_file/mem_reg[17][8]/C
register_file/mem_reg[17][9]/C
register_file/mem_reg[18][0]/C
register_file/mem_reg[18][10]/C
register_file/mem_reg[18][11]/C
register_file/mem_reg[18][12]/C
register_file/mem_reg[18][13]/C
register_file/mem_reg[18][14]/C
register_file/mem_reg[18][15]/C
register_file/mem_reg[18][16]/C
register_file/mem_reg[18][17]/C
register_file/mem_reg[18][18]/C
register_file/mem_reg[18][19]/C
register_file/mem_reg[18][1]/C
register_file/mem_reg[18][20]/C
register_file/mem_reg[18][21]/C
register_file/mem_reg[18][22]/C
register_file/mem_reg[18][23]/C
register_file/mem_reg[18][24]/C
register_file/mem_reg[18][25]/C
register_file/mem_reg[18][26]/C
register_file/mem_reg[18][27]/C
register_file/mem_reg[18][28]/C
register_file/mem_reg[18][29]/C
register_file/mem_reg[18][2]/C
register_file/mem_reg[18][30]/C
register_file/mem_reg[18][31]/C
register_file/mem_reg[18][3]/C
register_file/mem_reg[18][4]/C
register_file/mem_reg[18][5]/C
register_file/mem_reg[18][6]/C
register_file/mem_reg[18][7]/C
register_file/mem_reg[18][8]/C
register_file/mem_reg[18][9]/C
register_file/mem_reg[19][0]/C
register_file/mem_reg[19][10]/C
register_file/mem_reg[19][11]/C
register_file/mem_reg[19][12]/C
register_file/mem_reg[19][13]/C
register_file/mem_reg[19][14]/C
register_file/mem_reg[19][15]/C
register_file/mem_reg[19][16]/C
register_file/mem_reg[19][17]/C
register_file/mem_reg[19][18]/C
register_file/mem_reg[19][19]/C
register_file/mem_reg[19][1]/C
register_file/mem_reg[19][20]/C
register_file/mem_reg[19][21]/C
register_file/mem_reg[19][22]/C
register_file/mem_reg[19][23]/C
register_file/mem_reg[19][24]/C
register_file/mem_reg[19][25]/C
register_file/mem_reg[19][26]/C
register_file/mem_reg[19][27]/C
register_file/mem_reg[19][28]/C
register_file/mem_reg[19][29]/C
register_file/mem_reg[19][2]/C
register_file/mem_reg[19][30]/C
register_file/mem_reg[19][31]/C
register_file/mem_reg[19][3]/C
register_file/mem_reg[19][4]/C
register_file/mem_reg[19][5]/C
register_file/mem_reg[19][6]/C
register_file/mem_reg[19][7]/C
register_file/mem_reg[19][8]/C
register_file/mem_reg[19][9]/C
register_file/mem_reg[1][0]/C
register_file/mem_reg[1][10]/C
register_file/mem_reg[1][11]/C
register_file/mem_reg[1][12]/C
register_file/mem_reg[1][13]/C
register_file/mem_reg[1][14]/C
register_file/mem_reg[1][15]/C
register_file/mem_reg[1][16]/C
register_file/mem_reg[1][17]/C
register_file/mem_reg[1][18]/C
register_file/mem_reg[1][19]/C
register_file/mem_reg[1][1]/C
register_file/mem_reg[1][20]/C
register_file/mem_reg[1][21]/C
register_file/mem_reg[1][22]/C
register_file/mem_reg[1][23]/C
register_file/mem_reg[1][24]/C
register_file/mem_reg[1][25]/C
register_file/mem_reg[1][26]/C
register_file/mem_reg[1][27]/C
register_file/mem_reg[1][28]/C
register_file/mem_reg[1][29]/C
register_file/mem_reg[1][2]/C
register_file/mem_reg[1][30]/C
register_file/mem_reg[1][31]/C
register_file/mem_reg[1][3]/C
register_file/mem_reg[1][4]/C
register_file/mem_reg[1][5]/C
register_file/mem_reg[1][6]/C
register_file/mem_reg[1][7]/C
register_file/mem_reg[1][8]/C
register_file/mem_reg[1][9]/C
register_file/mem_reg[20][0]/C
register_file/mem_reg[20][10]/C
register_file/mem_reg[20][11]/C
register_file/mem_reg[20][12]/C
register_file/mem_reg[20][13]/C
register_file/mem_reg[20][14]/C
register_file/mem_reg[20][15]/C
register_file/mem_reg[20][16]/C
register_file/mem_reg[20][17]/C
register_file/mem_reg[20][18]/C
register_file/mem_reg[20][19]/C
register_file/mem_reg[20][1]/C
register_file/mem_reg[20][20]/C
register_file/mem_reg[20][21]/C
register_file/mem_reg[20][22]/C
register_file/mem_reg[20][23]/C
register_file/mem_reg[20][24]/C
register_file/mem_reg[20][25]/C
register_file/mem_reg[20][26]/C
register_file/mem_reg[20][27]/C
register_file/mem_reg[20][28]/C
register_file/mem_reg[20][29]/C
register_file/mem_reg[20][2]/C
register_file/mem_reg[20][30]/C
register_file/mem_reg[20][31]/C
register_file/mem_reg[20][3]/C
register_file/mem_reg[20][4]/C
register_file/mem_reg[20][5]/C
register_file/mem_reg[20][6]/C
register_file/mem_reg[20][7]/C
register_file/mem_reg[20][8]/C
register_file/mem_reg[20][9]/C
register_file/mem_reg[21][0]/C
register_file/mem_reg[21][10]/C
register_file/mem_reg[21][11]/C
register_file/mem_reg[21][12]/C
register_file/mem_reg[21][13]/C
register_file/mem_reg[21][14]/C
register_file/mem_reg[21][15]/C
register_file/mem_reg[21][16]/C
register_file/mem_reg[21][17]/C
register_file/mem_reg[21][18]/C
register_file/mem_reg[21][19]/C
register_file/mem_reg[21][1]/C
register_file/mem_reg[21][20]/C
register_file/mem_reg[21][21]/C
register_file/mem_reg[21][22]/C
register_file/mem_reg[21][23]/C
register_file/mem_reg[21][24]/C
register_file/mem_reg[21][25]/C
register_file/mem_reg[21][26]/C
register_file/mem_reg[21][27]/C
register_file/mem_reg[21][28]/C
register_file/mem_reg[21][29]/C
register_file/mem_reg[21][2]/C
register_file/mem_reg[21][30]/C
register_file/mem_reg[21][31]/C
register_file/mem_reg[21][3]/C
register_file/mem_reg[21][4]/C
register_file/mem_reg[21][5]/C
register_file/mem_reg[21][6]/C
register_file/mem_reg[21][7]/C
register_file/mem_reg[21][8]/C
register_file/mem_reg[21][9]/C
register_file/mem_reg[22][0]/C
register_file/mem_reg[22][10]/C
register_file/mem_reg[22][11]/C
register_file/mem_reg[22][12]/C
register_file/mem_reg[22][13]/C
register_file/mem_reg[22][14]/C
register_file/mem_reg[22][15]/C
register_file/mem_reg[22][16]/C
register_file/mem_reg[22][17]/C
register_file/mem_reg[22][18]/C
register_file/mem_reg[22][19]/C
register_file/mem_reg[22][1]/C
register_file/mem_reg[22][20]/C
register_file/mem_reg[22][21]/C
register_file/mem_reg[22][22]/C
register_file/mem_reg[22][23]/C
register_file/mem_reg[22][24]/C
register_file/mem_reg[22][25]/C
register_file/mem_reg[22][26]/C
register_file/mem_reg[22][27]/C
register_file/mem_reg[22][28]/C
register_file/mem_reg[22][29]/C
register_file/mem_reg[22][2]/C
register_file/mem_reg[22][30]/C
register_file/mem_reg[22][31]/C
register_file/mem_reg[22][3]/C
register_file/mem_reg[22][4]/C
register_file/mem_reg[22][5]/C
register_file/mem_reg[22][6]/C
register_file/mem_reg[22][7]/C
register_file/mem_reg[22][8]/C
register_file/mem_reg[22][9]/C
register_file/mem_reg[23][0]/C
register_file/mem_reg[23][10]/C
register_file/mem_reg[23][11]/C
register_file/mem_reg[23][12]/C
register_file/mem_reg[23][13]/C
register_file/mem_reg[23][14]/C
register_file/mem_reg[23][15]/C
register_file/mem_reg[23][16]/C
register_file/mem_reg[23][17]/C
register_file/mem_reg[23][18]/C
register_file/mem_reg[23][19]/C
register_file/mem_reg[23][1]/C
register_file/mem_reg[23][20]/C
register_file/mem_reg[23][21]/C
register_file/mem_reg[23][22]/C
register_file/mem_reg[23][23]/C
register_file/mem_reg[23][24]/C
register_file/mem_reg[23][25]/C
register_file/mem_reg[23][26]/C
register_file/mem_reg[23][27]/C
register_file/mem_reg[23][28]/C
register_file/mem_reg[23][29]/C
register_file/mem_reg[23][2]/C
register_file/mem_reg[23][30]/C
register_file/mem_reg[23][31]/C
register_file/mem_reg[23][3]/C
register_file/mem_reg[23][4]/C
register_file/mem_reg[23][5]/C
register_file/mem_reg[23][6]/C
register_file/mem_reg[23][7]/C
register_file/mem_reg[23][8]/C
register_file/mem_reg[23][9]/C
register_file/mem_reg[24][0]/C
register_file/mem_reg[24][10]/C
register_file/mem_reg[24][11]/C
register_file/mem_reg[24][12]/C
register_file/mem_reg[24][13]/C
register_file/mem_reg[24][14]/C
register_file/mem_reg[24][15]/C
register_file/mem_reg[24][16]/C
register_file/mem_reg[24][17]/C
register_file/mem_reg[24][18]/C
register_file/mem_reg[24][19]/C
register_file/mem_reg[24][1]/C
register_file/mem_reg[24][20]/C
register_file/mem_reg[24][21]/C
register_file/mem_reg[24][22]/C
register_file/mem_reg[24][23]/C
register_file/mem_reg[24][24]/C
register_file/mem_reg[24][25]/C
register_file/mem_reg[24][26]/C
register_file/mem_reg[24][27]/C
register_file/mem_reg[24][28]/C
register_file/mem_reg[24][29]/C
register_file/mem_reg[24][2]/C
register_file/mem_reg[24][30]/C
register_file/mem_reg[24][31]/C
register_file/mem_reg[24][3]/C
register_file/mem_reg[24][4]/C
register_file/mem_reg[24][5]/C
register_file/mem_reg[24][6]/C
register_file/mem_reg[24][7]/C
register_file/mem_reg[24][8]/C
register_file/mem_reg[24][9]/C
register_file/mem_reg[25][0]/C
register_file/mem_reg[25][10]/C
register_file/mem_reg[25][11]/C
register_file/mem_reg[25][12]/C
register_file/mem_reg[25][13]/C
register_file/mem_reg[25][14]/C
register_file/mem_reg[25][15]/C
register_file/mem_reg[25][16]/C
register_file/mem_reg[25][17]/C
register_file/mem_reg[25][18]/C
register_file/mem_reg[25][19]/C
register_file/mem_reg[25][1]/C
register_file/mem_reg[25][20]/C
register_file/mem_reg[25][21]/C
register_file/mem_reg[25][22]/C
register_file/mem_reg[25][23]/C
register_file/mem_reg[25][24]/C
register_file/mem_reg[25][25]/C
register_file/mem_reg[25][26]/C
register_file/mem_reg[25][27]/C
register_file/mem_reg[25][28]/C
register_file/mem_reg[25][29]/C
register_file/mem_reg[25][2]/C
register_file/mem_reg[25][30]/C
register_file/mem_reg[25][31]/C
register_file/mem_reg[25][3]/C
register_file/mem_reg[25][4]/C
register_file/mem_reg[25][5]/C
register_file/mem_reg[25][6]/C
register_file/mem_reg[25][7]/C
register_file/mem_reg[25][8]/C
register_file/mem_reg[25][9]/C
register_file/mem_reg[26][0]/C
register_file/mem_reg[26][10]/C
register_file/mem_reg[26][11]/C
register_file/mem_reg[26][12]/C
register_file/mem_reg[26][13]/C
register_file/mem_reg[26][14]/C
register_file/mem_reg[26][15]/C
register_file/mem_reg[26][16]/C
register_file/mem_reg[26][17]/C
register_file/mem_reg[26][18]/C
register_file/mem_reg[26][19]/C
register_file/mem_reg[26][1]/C
register_file/mem_reg[26][20]/C
register_file/mem_reg[26][21]/C
register_file/mem_reg[26][22]/C
register_file/mem_reg[26][23]/C
register_file/mem_reg[26][24]/C
register_file/mem_reg[26][25]/C
register_file/mem_reg[26][26]/C
register_file/mem_reg[26][27]/C
register_file/mem_reg[26][28]/C
register_file/mem_reg[26][29]/C
register_file/mem_reg[26][2]/C
register_file/mem_reg[26][30]/C
register_file/mem_reg[26][31]/C
register_file/mem_reg[26][3]/C
register_file/mem_reg[26][4]/C
register_file/mem_reg[26][5]/C
register_file/mem_reg[26][6]/C
register_file/mem_reg[26][7]/C
register_file/mem_reg[26][8]/C
register_file/mem_reg[26][9]/C
register_file/mem_reg[27][0]/C
register_file/mem_reg[27][10]/C
register_file/mem_reg[27][11]/C
register_file/mem_reg[27][12]/C
register_file/mem_reg[27][13]/C
register_file/mem_reg[27][14]/C
register_file/mem_reg[27][15]/C
register_file/mem_reg[27][16]/C
register_file/mem_reg[27][17]/C
register_file/mem_reg[27][18]/C
register_file/mem_reg[27][19]/C
register_file/mem_reg[27][1]/C
register_file/mem_reg[27][20]/C
register_file/mem_reg[27][21]/C
register_file/mem_reg[27][22]/C
register_file/mem_reg[27][23]/C
register_file/mem_reg[27][24]/C
register_file/mem_reg[27][25]/C
register_file/mem_reg[27][26]/C
register_file/mem_reg[27][27]/C
register_file/mem_reg[27][28]/C
register_file/mem_reg[27][29]/C
register_file/mem_reg[27][2]/C
register_file/mem_reg[27][30]/C
register_file/mem_reg[27][31]/C
register_file/mem_reg[27][3]/C
register_file/mem_reg[27][4]/C
register_file/mem_reg[27][5]/C
register_file/mem_reg[27][6]/C
register_file/mem_reg[27][7]/C
register_file/mem_reg[27][8]/C
register_file/mem_reg[27][9]/C
register_file/mem_reg[28][0]/C
register_file/mem_reg[28][10]/C
register_file/mem_reg[28][11]/C
register_file/mem_reg[28][12]/C
register_file/mem_reg[28][13]/C
register_file/mem_reg[28][14]/C
register_file/mem_reg[28][15]/C
register_file/mem_reg[28][16]/C
register_file/mem_reg[28][17]/C
register_file/mem_reg[28][18]/C
register_file/mem_reg[28][19]/C
register_file/mem_reg[28][1]/C
register_file/mem_reg[28][20]/C
register_file/mem_reg[28][21]/C
register_file/mem_reg[28][22]/C
register_file/mem_reg[28][23]/C
register_file/mem_reg[28][24]/C
register_file/mem_reg[28][25]/C
register_file/mem_reg[28][26]/C
register_file/mem_reg[28][27]/C
register_file/mem_reg[28][28]/C
register_file/mem_reg[28][29]/C
register_file/mem_reg[28][2]/C
register_file/mem_reg[28][30]/C
register_file/mem_reg[28][31]/C
register_file/mem_reg[28][3]/C
register_file/mem_reg[28][4]/C
register_file/mem_reg[28][5]/C
register_file/mem_reg[28][6]/C
register_file/mem_reg[28][7]/C
register_file/mem_reg[28][8]/C
register_file/mem_reg[28][9]/C
register_file/mem_reg[29][0]/C
register_file/mem_reg[29][10]/C
register_file/mem_reg[29][11]/C
register_file/mem_reg[29][12]/C
register_file/mem_reg[29][13]/C
register_file/mem_reg[29][14]/C
register_file/mem_reg[29][15]/C
register_file/mem_reg[29][16]/C
register_file/mem_reg[29][17]/C
register_file/mem_reg[29][18]/C
register_file/mem_reg[29][19]/C
register_file/mem_reg[29][1]/C
register_file/mem_reg[29][20]/C
register_file/mem_reg[29][21]/C
register_file/mem_reg[29][22]/C
register_file/mem_reg[29][23]/C
register_file/mem_reg[29][24]/C
register_file/mem_reg[29][25]/C
register_file/mem_reg[29][26]/C
register_file/mem_reg[29][27]/C
register_file/mem_reg[29][28]/C
register_file/mem_reg[29][29]/C
register_file/mem_reg[29][2]/C
register_file/mem_reg[29][30]/C
register_file/mem_reg[29][31]/C
register_file/mem_reg[29][3]/C
register_file/mem_reg[29][4]/C
register_file/mem_reg[29][5]/C
register_file/mem_reg[29][6]/C
register_file/mem_reg[29][7]/C
register_file/mem_reg[29][8]/C
register_file/mem_reg[29][9]/C
register_file/mem_reg[2][0]/C
register_file/mem_reg[2][10]/C
register_file/mem_reg[2][11]/C
register_file/mem_reg[2][12]/C
register_file/mem_reg[2][13]/C
register_file/mem_reg[2][14]/C
register_file/mem_reg[2][15]/C
register_file/mem_reg[2][16]/C
register_file/mem_reg[2][17]/C
register_file/mem_reg[2][18]/C
register_file/mem_reg[2][19]/C
register_file/mem_reg[2][1]/C
register_file/mem_reg[2][20]/C
register_file/mem_reg[2][21]/C
register_file/mem_reg[2][22]/C
register_file/mem_reg[2][23]/C
register_file/mem_reg[2][24]/C
register_file/mem_reg[2][25]/C
register_file/mem_reg[2][26]/C
register_file/mem_reg[2][27]/C
register_file/mem_reg[2][28]/C
register_file/mem_reg[2][29]/C
register_file/mem_reg[2][2]/C
register_file/mem_reg[2][30]/C
register_file/mem_reg[2][31]/C
register_file/mem_reg[2][3]/C
register_file/mem_reg[2][4]/C
register_file/mem_reg[2][5]/C
register_file/mem_reg[2][6]/C
register_file/mem_reg[2][7]/C
register_file/mem_reg[2][8]/C
register_file/mem_reg[2][9]/C
register_file/mem_reg[30][0]/C
register_file/mem_reg[30][10]/C
register_file/mem_reg[30][11]/C
register_file/mem_reg[30][12]/C
register_file/mem_reg[30][13]/C
register_file/mem_reg[30][14]/C
register_file/mem_reg[30][15]/C
register_file/mem_reg[30][16]/C
register_file/mem_reg[30][17]/C
register_file/mem_reg[30][18]/C
register_file/mem_reg[30][19]/C
register_file/mem_reg[30][1]/C
register_file/mem_reg[30][20]/C
register_file/mem_reg[30][21]/C
register_file/mem_reg[30][22]/C
register_file/mem_reg[30][23]/C
register_file/mem_reg[30][24]/C
register_file/mem_reg[30][25]/C
register_file/mem_reg[30][26]/C
register_file/mem_reg[30][27]/C
register_file/mem_reg[30][28]/C
register_file/mem_reg[30][29]/C
register_file/mem_reg[30][2]/C
register_file/mem_reg[30][30]/C
register_file/mem_reg[30][31]/C
register_file/mem_reg[30][3]/C
register_file/mem_reg[30][4]/C
register_file/mem_reg[30][5]/C
register_file/mem_reg[30][6]/C
register_file/mem_reg[30][7]/C
register_file/mem_reg[30][8]/C
register_file/mem_reg[30][9]/C
register_file/mem_reg[31][0]/C
register_file/mem_reg[31][10]/C
register_file/mem_reg[31][11]/C
register_file/mem_reg[31][12]/C
register_file/mem_reg[31][13]/C
register_file/mem_reg[31][14]/C
register_file/mem_reg[31][15]/C
register_file/mem_reg[31][16]/C
register_file/mem_reg[31][17]/C
register_file/mem_reg[31][18]/C
register_file/mem_reg[31][19]/C
register_file/mem_reg[31][1]/C
register_file/mem_reg[31][20]/C
register_file/mem_reg[31][21]/C
register_file/mem_reg[31][22]/C
register_file/mem_reg[31][23]/C
register_file/mem_reg[31][24]/C
register_file/mem_reg[31][25]/C
register_file/mem_reg[31][26]/C
register_file/mem_reg[31][27]/C
register_file/mem_reg[31][28]/C
register_file/mem_reg[31][29]/C
register_file/mem_reg[31][2]/C
register_file/mem_reg[31][30]/C
register_file/mem_reg[31][31]/C
register_file/mem_reg[31][3]/C
register_file/mem_reg[31][4]/C
register_file/mem_reg[31][5]/C
register_file/mem_reg[31][6]/C
register_file/mem_reg[31][7]/C
register_file/mem_reg[31][8]/C
register_file/mem_reg[31][9]/C
register_file/mem_reg[3][0]/C
register_file/mem_reg[3][10]/C
register_file/mem_reg[3][11]/C
register_file/mem_reg[3][12]/C
register_file/mem_reg[3][13]/C
register_file/mem_reg[3][14]/C
register_file/mem_reg[3][15]/C
register_file/mem_reg[3][16]/C
register_file/mem_reg[3][17]/C
register_file/mem_reg[3][18]/C
register_file/mem_reg[3][19]/C
register_file/mem_reg[3][1]/C
register_file/mem_reg[3][20]/C
register_file/mem_reg[3][21]/C
register_file/mem_reg[3][22]/C
register_file/mem_reg[3][23]/C
register_file/mem_reg[3][24]/C
register_file/mem_reg[3][25]/C
register_file/mem_reg[3][26]/C
register_file/mem_reg[3][27]/C
register_file/mem_reg[3][28]/C
register_file/mem_reg[3][29]/C
register_file/mem_reg[3][2]/C
register_file/mem_reg[3][30]/C
register_file/mem_reg[3][31]/C
register_file/mem_reg[3][3]/C
register_file/mem_reg[3][4]/C
register_file/mem_reg[3][5]/C
register_file/mem_reg[3][6]/C
register_file/mem_reg[3][7]/C
register_file/mem_reg[3][8]/C
register_file/mem_reg[3][9]/C
register_file/mem_reg[4][0]/C
register_file/mem_reg[4][10]/C
register_file/mem_reg[4][11]/C
register_file/mem_reg[4][12]/C
register_file/mem_reg[4][13]/C
register_file/mem_reg[4][14]/C
register_file/mem_reg[4][15]/C
register_file/mem_reg[4][16]/C
register_file/mem_reg[4][17]/C
register_file/mem_reg[4][18]/C
register_file/mem_reg[4][19]/C
register_file/mem_reg[4][1]/C
register_file/mem_reg[4][20]/C
register_file/mem_reg[4][21]/C
register_file/mem_reg[4][22]/C
register_file/mem_reg[4][23]/C
register_file/mem_reg[4][24]/C
register_file/mem_reg[4][25]/C
register_file/mem_reg[4][26]/C
register_file/mem_reg[4][27]/C
register_file/mem_reg[4][28]/C
register_file/mem_reg[4][29]/C
register_file/mem_reg[4][2]/C
register_file/mem_reg[4][30]/C
register_file/mem_reg[4][31]/C
register_file/mem_reg[4][3]/C
register_file/mem_reg[4][4]/C
register_file/mem_reg[4][5]/C
register_file/mem_reg[4][6]/C
register_file/mem_reg[4][7]/C
register_file/mem_reg[4][8]/C
register_file/mem_reg[4][9]/C
register_file/mem_reg[5][0]/C
register_file/mem_reg[5][10]/C
register_file/mem_reg[5][11]/C
register_file/mem_reg[5][12]/C
register_file/mem_reg[5][13]/C
register_file/mem_reg[5][14]/C
register_file/mem_reg[5][15]/C
register_file/mem_reg[5][16]/C
register_file/mem_reg[5][17]/C
register_file/mem_reg[5][18]/C
register_file/mem_reg[5][19]/C
register_file/mem_reg[5][1]/C
register_file/mem_reg[5][20]/C
register_file/mem_reg[5][21]/C
register_file/mem_reg[5][22]/C
register_file/mem_reg[5][23]/C
register_file/mem_reg[5][24]/C
register_file/mem_reg[5][25]/C
register_file/mem_reg[5][26]/C
register_file/mem_reg[5][27]/C
register_file/mem_reg[5][28]/C
register_file/mem_reg[5][29]/C
register_file/mem_reg[5][2]/C
register_file/mem_reg[5][30]/C
register_file/mem_reg[5][31]/C
register_file/mem_reg[5][3]/C
register_file/mem_reg[5][4]/C
register_file/mem_reg[5][5]/C
register_file/mem_reg[5][6]/C
register_file/mem_reg[5][7]/C
register_file/mem_reg[5][8]/C
register_file/mem_reg[5][9]/C
register_file/mem_reg[6][0]/C
register_file/mem_reg[6][10]/C
register_file/mem_reg[6][11]/C
register_file/mem_reg[6][12]/C
register_file/mem_reg[6][13]/C
register_file/mem_reg[6][14]/C
register_file/mem_reg[6][15]/C
register_file/mem_reg[6][16]/C
register_file/mem_reg[6][17]/C
register_file/mem_reg[6][18]/C
register_file/mem_reg[6][19]/C
register_file/mem_reg[6][1]/C
register_file/mem_reg[6][20]/C
register_file/mem_reg[6][21]/C
register_file/mem_reg[6][22]/C
register_file/mem_reg[6][23]/C
register_file/mem_reg[6][24]/C
register_file/mem_reg[6][25]/C
register_file/mem_reg[6][26]/C
register_file/mem_reg[6][27]/C
register_file/mem_reg[6][28]/C
register_file/mem_reg[6][29]/C
register_file/mem_reg[6][2]/C
register_file/mem_reg[6][30]/C
register_file/mem_reg[6][31]/C
register_file/mem_reg[6][3]/C
register_file/mem_reg[6][4]/C
register_file/mem_reg[6][5]/C
register_file/mem_reg[6][6]/C
register_file/mem_reg[6][7]/C
register_file/mem_reg[6][8]/C
register_file/mem_reg[6][9]/C
register_file/mem_reg[7][0]/C
register_file/mem_reg[7][10]/C
register_file/mem_reg[7][11]/C
register_file/mem_reg[7][12]/C
register_file/mem_reg[7][13]/C
register_file/mem_reg[7][14]/C
register_file/mem_reg[7][15]/C
register_file/mem_reg[7][16]/C
register_file/mem_reg[7][17]/C
register_file/mem_reg[7][18]/C
register_file/mem_reg[7][19]/C
register_file/mem_reg[7][1]/C
register_file/mem_reg[7][20]/C
register_file/mem_reg[7][21]/C
register_file/mem_reg[7][22]/C
register_file/mem_reg[7][23]/C
register_file/mem_reg[7][24]/C
register_file/mem_reg[7][25]/C
register_file/mem_reg[7][26]/C
register_file/mem_reg[7][27]/C
register_file/mem_reg[7][28]/C
register_file/mem_reg[7][29]/C
register_file/mem_reg[7][2]/C
register_file/mem_reg[7][30]/C
register_file/mem_reg[7][31]/C
register_file/mem_reg[7][3]/C
register_file/mem_reg[7][4]/C
register_file/mem_reg[7][5]/C
register_file/mem_reg[7][6]/C
register_file/mem_reg[7][7]/C
register_file/mem_reg[7][8]/C
register_file/mem_reg[7][9]/C
register_file/mem_reg[8][0]/C
register_file/mem_reg[8][10]/C
register_file/mem_reg[8][11]/C
register_file/mem_reg[8][12]/C
register_file/mem_reg[8][13]/C
register_file/mem_reg[8][14]/C
register_file/mem_reg[8][15]/C
register_file/mem_reg[8][16]/C
register_file/mem_reg[8][17]/C
register_file/mem_reg[8][18]/C
register_file/mem_reg[8][19]/C
register_file/mem_reg[8][1]/C
register_file/mem_reg[8][20]/C
register_file/mem_reg[8][21]/C
register_file/mem_reg[8][22]/C
register_file/mem_reg[8][23]/C
register_file/mem_reg[8][24]/C
register_file/mem_reg[8][25]/C
register_file/mem_reg[8][26]/C
register_file/mem_reg[8][27]/C
register_file/mem_reg[8][28]/C
register_file/mem_reg[8][29]/C
register_file/mem_reg[8][2]/C
register_file/mem_reg[8][30]/C
register_file/mem_reg[8][31]/C
register_file/mem_reg[8][3]/C
register_file/mem_reg[8][4]/C
register_file/mem_reg[8][5]/C
register_file/mem_reg[8][6]/C
register_file/mem_reg[8][7]/C
register_file/mem_reg[8][8]/C
register_file/mem_reg[8][9]/C
register_file/mem_reg[9][0]/C
register_file/mem_reg[9][10]/C
register_file/mem_reg[9][11]/C
register_file/mem_reg[9][12]/C
register_file/mem_reg[9][13]/C
register_file/mem_reg[9][14]/C
register_file/mem_reg[9][15]/C
register_file/mem_reg[9][16]/C
register_file/mem_reg[9][17]/C
register_file/mem_reg[9][18]/C
register_file/mem_reg[9][19]/C
register_file/mem_reg[9][1]/C
register_file/mem_reg[9][20]/C
register_file/mem_reg[9][21]/C
register_file/mem_reg[9][22]/C
register_file/mem_reg[9][23]/C
register_file/mem_reg[9][24]/C
register_file/mem_reg[9][25]/C
register_file/mem_reg[9][26]/C
register_file/mem_reg[9][27]/C
register_file/mem_reg[9][28]/C
register_file/mem_reg[9][29]/C
register_file/mem_reg[9][2]/C
register_file/mem_reg[9][30]/C
register_file/mem_reg[9][31]/C
register_file/mem_reg[9][3]/C
register_file/mem_reg[9][4]/C
register_file/mem_reg[9][5]/C
register_file/mem_reg[9][6]/C
register_file/mem_reg[9][7]/C
register_file/mem_reg[9][8]/C
register_file/mem_reg[9][9]/C
reset_sync_reg[0]/C
reset_sync_reg[1]/C
seven_seg_disp_dut/refresh_counter_reg[0]/C
seven_seg_disp_dut/refresh_counter_reg[10]/C
seven_seg_disp_dut/refresh_counter_reg[11]/C
seven_seg_disp_dut/refresh_counter_reg[12]/C
seven_seg_disp_dut/refresh_counter_reg[13]/C
seven_seg_disp_dut/refresh_counter_reg[14]/C
seven_seg_disp_dut/refresh_counter_reg[15]/C
seven_seg_disp_dut/refresh_counter_reg[16]/C
seven_seg_disp_dut/refresh_counter_reg[17]/C
seven_seg_disp_dut/refresh_counter_reg[18]/C
seven_seg_disp_dut/refresh_counter_reg[1]/C
seven_seg_disp_dut/refresh_counter_reg[2]/C
seven_seg_disp_dut/refresh_counter_reg[3]/C
seven_seg_disp_dut/refresh_counter_reg[4]/C
seven_seg_disp_dut/refresh_counter_reg[5]/C
seven_seg_disp_dut/refresh_counter_reg[6]/C
seven_seg_disp_dut/refresh_counter_reg[7]/C
seven_seg_disp_dut/refresh_counter_reg[8]/C
seven_seg_disp_dut/refresh_counter_reg[9]/C


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.908        0.000                      0                 8251        0.167        0.000                      0                 8251        3.000        0.000                       0                  1573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clock                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_40M    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_40M    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      20.000          50.000          
  clk_out1_clk_40M_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_40M_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_40M          3.908        0.000                      0                 7198        0.254        0.000                      0                 7198       11.250        0.000                       0                  1569  
  clkfbout_clk_40M                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_40M_1       28.911        0.000                      0                 7198        0.254        0.000                      0                 7198       23.750        0.000                       0                  1569  
  clkfbout_clk_40M_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_40M_1  clk_out1_clk_40M          3.908        0.000                      0                 7198        0.167        0.000                      0                 7198  
clk_out1_clk_40M    clk_out1_clk_40M_1        3.908        0.000                      0                 7198        0.167        0.000                      0                 7198  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_40M    clk_out1_clk_40M         16.641        0.000                      0                 1053        0.765        0.000                      0                 1053  
**async_default**   clk_out1_clk_40M_1  clk_out1_clk_40M         16.641        0.000                      0                 1053        0.678        0.000                      0                 1053  
**async_default**   clk_out1_clk_40M    clk_out1_clk_40M_1       16.641        0.000                      0                 1053        0.678        0.000                      0                 1053  
**async_default**   clk_out1_clk_40M_1  clk_out1_clk_40M_1       41.644        0.000                      0                 1053        0.765        0.000                      0                 1053  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_40M                        
(none)              clk_out1_clk_40M_1                      
(none)              clkfbout_clk_40M                        
(none)              clkfbout_clk_40M_1                      
(none)                                  clk_out1_clk_40M    
(none)                                  clk_out1_clk_40M_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_40M
  To Clock:  clk_out1_clk_40M

Setup :            0  Failing Endpoints,  Worst Slack        3.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[14][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        20.900ns  (logic 3.933ns (18.820%)  route 16.967ns (81.180%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    17.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    17.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    18.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.276    19.938    register_file/D[21]
    SLICE_X36Y96         FDCE                                         r  register_file/mem_reg[14][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.435    23.439    register_file/clk_out1
    SLICE_X36Y96         FDCE                                         r  register_file/mem_reg[14][21]/C
                         clock pessimism              0.562    24.001    
                         clock uncertainty           -0.087    23.914    
    SLICE_X36Y96         FDCE (Setup_fdce_C_D)       -0.067    23.847    register_file/mem_reg[14][21]
  -------------------------------------------------------------------
                         required time                         23.847    
                         arrival time                         -19.938    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[13][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        20.894ns  (logic 3.933ns (18.825%)  route 16.961ns (81.175%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    17.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    17.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    18.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.270    19.933    register_file/D[21]
    SLICE_X37Y96         FDCE                                         r  register_file/mem_reg[13][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.435    23.439    register_file/clk_out1
    SLICE_X37Y96         FDCE                                         r  register_file/mem_reg[13][21]/C
                         clock pessimism              0.562    24.001    
                         clock uncertainty           -0.087    23.914    
    SLICE_X37Y96         FDCE (Setup_fdce_C_D)       -0.067    23.847    register_file/mem_reg[13][21]
  -------------------------------------------------------------------
                         required time                         23.847    
                         arrival time                         -19.933    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[19][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        20.945ns  (logic 3.933ns (18.779%)  route 17.012ns (81.221%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.136    18.005    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][24]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.129 f  instruction_memory/mem[30][24]_i_2/O
                         net (fo=1, routed)           0.747    18.876    instruction_memory/mem[30][24]_i_2_n_0
    SLICE_X58Y89                                                      f  instruction_memory/mem[30][24]_i_1/I1
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.000 r  instruction_memory/mem[30][24]_i_1/O
                         net (fo=31, routed)          0.983    19.983    register_file/D[24]
    SLICE_X58Y99         FDCE                                         r  register_file/mem_reg[19][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.509    23.513    register_file/clk_out1
    SLICE_X58Y99         FDCE                                         r  register_file/mem_reg[19][24]/C
                         clock pessimism              0.562    24.075    
                         clock uncertainty           -0.087    23.988    
    SLICE_X58Y99         FDCE (Setup_fdce_C_D)       -0.067    23.921    register_file/mem_reg[19][24]
  -------------------------------------------------------------------
                         required time                         23.921    
                         arrival time                         -19.983    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[16][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        20.850ns  (logic 3.933ns (18.865%)  route 16.917ns (81.135%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    17.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    17.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    18.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.226    19.888    register_file/D[21]
    SLICE_X41Y98         FDCE                                         r  register_file/mem_reg[16][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.438    23.442    register_file/clk_out1
    SLICE_X41Y98         FDCE                                         r  register_file/mem_reg[16][21]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X41Y98         FDCE (Setup_fdce_C_D)       -0.081    23.836    register_file/mem_reg[16][21]
  -------------------------------------------------------------------
                         required time                         23.836    
                         arrival time                         -19.888    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[23][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        20.933ns  (logic 3.933ns (18.790%)  route 17.000ns (81.210%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.042    17.911    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][19]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.035 f  instruction_memory/mem[30][19]_i_2/O
                         net (fo=1, routed)           0.867    18.902    instruction_memory/mem[30][19]_i_2_n_0
    SLICE_X59Y90                                                      f  instruction_memory/mem[30][19]_i_1/I1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    19.026 r  instruction_memory/mem[30][19]_i_1/O
                         net (fo=31, routed)          0.946    19.971    register_file/D[19]
    SLICE_X62Y94         FDCE                                         r  register_file/mem_reg[23][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.509    23.513    register_file/clk_out1
    SLICE_X62Y94         FDCE                                         r  register_file/mem_reg[23][19]/C
                         clock pessimism              0.562    24.075    
                         clock uncertainty           -0.087    23.988    
    SLICE_X62Y94         FDCE (Setup_fdce_C_D)       -0.067    23.921    register_file/mem_reg[23][19]
  -------------------------------------------------------------------
                         required time                         23.921    
                         arrival time                         -19.971    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[26][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        20.860ns  (logic 3.933ns (18.856%)  route 16.926ns (81.144%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.749    17.618    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X48Y80                                                      r  instruction_memory/mem[30][28]_i_2/I2
    SLICE_X48Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.742 r  instruction_memory/mem[30][28]_i_2/O
                         net (fo=1, routed)           0.960    18.702    instruction_memory/mem[30][28]_i_2_n_0
    SLICE_X48Y90                                                      r  instruction_memory/mem[30][28]_i_1/I0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    18.826 r  instruction_memory/mem[30][28]_i_1/O
                         net (fo=31, routed)          1.072    19.898    register_file/D[28]
    SLICE_X44Y96         FDCE                                         r  register_file/mem_reg[26][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.438    23.442    register_file/clk_out1
    SLICE_X44Y96         FDCE                                         r  register_file/mem_reg[26][28]/C
                         clock pessimism              0.576    24.018    
                         clock uncertainty           -0.087    23.931    
    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.067    23.864    register_file/mem_reg[26][28]
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -19.898    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[29][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        20.916ns  (logic 3.933ns (18.806%)  route 16.983ns (81.194%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.136    18.005    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][24]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.129 f  instruction_memory/mem[30][24]_i_2/O
                         net (fo=1, routed)           0.747    18.876    instruction_memory/mem[30][24]_i_2_n_0
    SLICE_X58Y89                                                      f  instruction_memory/mem[30][24]_i_1/I1
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.000 r  instruction_memory/mem[30][24]_i_1/O
                         net (fo=31, routed)          0.954    19.954    register_file/D[24]
    SLICE_X59Y95         FDCE                                         r  register_file/mem_reg[29][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.508    23.512    register_file/clk_out1
    SLICE_X59Y95         FDCE                                         r  register_file/mem_reg[29][24]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X59Y95         FDCE (Setup_fdce_C_D)       -0.062    23.925    register_file/mem_reg[29][24]
  -------------------------------------------------------------------
                         required time                         23.925    
                         arrival time                         -19.954    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[28][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        20.853ns  (logic 3.933ns (18.862%)  route 16.920ns (81.138%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    17.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    17.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    18.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.229    19.891    register_file/D[21]
    SLICE_X42Y96         FDCE                                         r  register_file/mem_reg[28][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.437    23.441    register_file/clk_out1
    SLICE_X42Y96         FDCE                                         r  register_file/mem_reg[28][21]/C
                         clock pessimism              0.562    24.003    
                         clock uncertainty           -0.087    23.916    
    SLICE_X42Y96         FDCE (Setup_fdce_C_D)       -0.045    23.871    register_file/mem_reg[28][21]
  -------------------------------------------------------------------
                         required time                         23.871    
                         arrival time                         -19.891    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[28][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        20.900ns  (logic 3.933ns (18.820%)  route 16.966ns (81.180%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.042    17.911    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][19]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.035 f  instruction_memory/mem[30][19]_i_2/O
                         net (fo=1, routed)           0.867    18.902    instruction_memory/mem[30][19]_i_2_n_0
    SLICE_X59Y90                                                      f  instruction_memory/mem[30][19]_i_1/I1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    19.026 r  instruction_memory/mem[30][19]_i_1/O
                         net (fo=31, routed)          0.912    19.938    register_file/D[19]
    SLICE_X61Y95         FDCE                                         r  register_file/mem_reg[28][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.508    23.512    register_file/clk_out1
    SLICE_X61Y95         FDCE                                         r  register_file/mem_reg[28][19]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)       -0.067    23.920    register_file/mem_reg[28][19]
  -------------------------------------------------------------------
                         required time                         23.920    
                         arrival time                         -19.938    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[25][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        20.922ns  (logic 3.933ns (18.801%)  route 16.988ns (81.199%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.042    17.911    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][19]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.035 f  instruction_memory/mem[30][19]_i_2/O
                         net (fo=1, routed)           0.867    18.902    instruction_memory/mem[30][19]_i_2_n_0
    SLICE_X59Y90                                                      f  instruction_memory/mem[30][19]_i_1/I1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    19.026 r  instruction_memory/mem[30][19]_i_1/O
                         net (fo=31, routed)          0.934    19.960    register_file/D[19]
    SLICE_X60Y95         FDCE                                         r  register_file/mem_reg[25][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.508    23.512    register_file/clk_out1
    SLICE_X60Y95         FDCE                                         r  register_file/mem_reg[25][19]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X60Y95         FDCE (Setup_fdce_C_D)       -0.031    23.956    register_file/mem_reg[25][19]
  -------------------------------------------------------------------
                         required time                         23.956    
                         arrival time                         -19.960    
  -------------------------------------------------------------------
                         slack                                  3.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[10]
    SLICE_X60Y61                                                      r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/S[2]
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    seven_seg_disp_dut/refresh_counter_reg[8]_i_1_n_5
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X60Y61         FDCE (Hold_fdce_C_D)         0.134    -0.457    seven_seg_disp_dut/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.591    -0.590    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  seven_seg_disp_dut/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.312    seven_seg_disp_dut/refresh_counter_reg_n_0_[2]
    SLICE_X60Y59                                                      r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/S[2]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.202 r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.202    seven_seg_disp_dut/refresh_counter_reg[0]_i_1_n_5
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.829    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X60Y59         FDCE (Hold_fdce_C_D)         0.134    -0.456    seven_seg_disp_dut/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[6]
    SLICE_X60Y60                                                      r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/S[2]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    seven_seg_disp_dut/refresh_counter_reg[4]_i_1_n_5
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X60Y60         FDCE (Hold_fdce_C_D)         0.134    -0.457    seven_seg_disp_dut/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.589    -0.592    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  seven_seg_disp_dut/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.314    seven_seg_disp_dut/refresh_counter_reg_n_0_[14]
    SLICE_X60Y62                                                      r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/S[2]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    seven_seg_disp_dut/refresh_counter_reg[12]_i_1_n_5
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.858    -0.832    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.134    -0.458    seven_seg_disp_dut/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 reset_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            reset_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.280    p_0_in[0]
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.830    -0.859    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X50Y62         FDCE (Hold_fdce_C_D)         0.059    -0.561    reset_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.818%)  route 0.149ns (35.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.149    -0.281    seven_seg_disp_dut/LED_activating_counter[1]
    SLICE_X60Y63                                                      r  seven_seg_disp_dut/refresh_counter_reg[16]_i_1/S[2]
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.171 r  seven_seg_disp_dut/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.171    seven_seg_disp_dut/refresh_counter_reg[16]_i_1_n_5
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.856    -0.833    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X60Y63         FDCE (Hold_fdce_C_D)         0.134    -0.459    seven_seg_disp_dut/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[10]
    SLICE_X60Y61                                                      r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/S[2]
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.167 r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    seven_seg_disp_dut/refresh_counter_reg[8]_i_1_n_4
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[11]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X60Y61         FDCE (Hold_fdce_C_D)         0.134    -0.457    seven_seg_disp_dut/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.591    -0.590    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  seven_seg_disp_dut/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.312    seven_seg_disp_dut/refresh_counter_reg_n_0_[2]
    SLICE_X60Y59                                                      r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/S[2]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.166 r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.166    seven_seg_disp_dut/refresh_counter_reg[0]_i_1_n_4
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.829    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[3]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X60Y59         FDCE (Hold_fdce_C_D)         0.134    -0.456    seven_seg_disp_dut/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[6]
    SLICE_X60Y60                                                      r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/S[2]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.167 r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    seven_seg_disp_dut/refresh_counter_reg[4]_i_1_n_4
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[7]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X60Y60         FDCE (Hold_fdce_C_D)         0.134    -0.457    seven_seg_disp_dut/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.589    -0.592    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  seven_seg_disp_dut/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.314    seven_seg_disp_dut/refresh_counter_reg_n_0_[14]
    SLICE_X60Y62                                                      r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/S[2]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.168 r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    seven_seg_disp_dut/refresh_counter_reg[12]_i_1_n_4
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.858    -0.832    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[15]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.134    -0.458    seven_seg_disp_dut/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    clk_40M_dut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X53Y69     print_val_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X54Y67     print_val_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X51Y68     print_val_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X53Y73     print_val_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X57Y70     print_val_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X51Y68     print_val_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X53Y69     print_val_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X57Y69     print_val_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y72     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y72     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y72     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y72     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_40M
  To Clock:  clkfbout_clk_40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_40M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_40M_dut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         15.000      13.000     MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         15.000      13.000     MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_40M_1
  To Clock:  clk_out1_clk_40M_1

Setup :            0  Failing Endpoints,  Worst Slack       28.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.911ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[14][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.900ns  (logic 3.933ns (18.820%)  route 16.967ns (81.180%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 48.439 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    17.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    17.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    18.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.276    19.938    register_file/D[21]
    SLICE_X36Y96         FDCE                                         r  register_file/mem_reg[14][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.435    48.439    register_file/clk_out1
    SLICE_X36Y96         FDCE                                         r  register_file/mem_reg[14][21]/C
                         clock pessimism              0.562    49.001    
                         clock uncertainty           -0.085    48.917    
    SLICE_X36Y96         FDCE (Setup_fdce_C_D)       -0.067    48.850    register_file/mem_reg[14][21]
  -------------------------------------------------------------------
                         required time                         48.850    
                         arrival time                         -19.938    
  -------------------------------------------------------------------
                         slack                                 28.911    

Slack (MET) :             28.917ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[13][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.894ns  (logic 3.933ns (18.825%)  route 16.961ns (81.175%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 48.439 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    17.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    17.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    18.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.270    19.933    register_file/D[21]
    SLICE_X37Y96         FDCE                                         r  register_file/mem_reg[13][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.435    48.439    register_file/clk_out1
    SLICE_X37Y96         FDCE                                         r  register_file/mem_reg[13][21]/C
                         clock pessimism              0.562    49.001    
                         clock uncertainty           -0.085    48.917    
    SLICE_X37Y96         FDCE (Setup_fdce_C_D)       -0.067    48.850    register_file/mem_reg[13][21]
  -------------------------------------------------------------------
                         required time                         48.850    
                         arrival time                         -19.933    
  -------------------------------------------------------------------
                         slack                                 28.917    

Slack (MET) :             28.940ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[19][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.945ns  (logic 3.933ns (18.779%)  route 17.012ns (81.221%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.136    18.005    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][24]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.129 f  instruction_memory/mem[30][24]_i_2/O
                         net (fo=1, routed)           0.747    18.876    instruction_memory/mem[30][24]_i_2_n_0
    SLICE_X58Y89                                                      f  instruction_memory/mem[30][24]_i_1/I1
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.000 r  instruction_memory/mem[30][24]_i_1/O
                         net (fo=31, routed)          0.983    19.983    register_file/D[24]
    SLICE_X58Y99         FDCE                                         r  register_file/mem_reg[19][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.509    48.513    register_file/clk_out1
    SLICE_X58Y99         FDCE                                         r  register_file/mem_reg[19][24]/C
                         clock pessimism              0.562    49.075    
                         clock uncertainty           -0.085    48.991    
    SLICE_X58Y99         FDCE (Setup_fdce_C_D)       -0.067    48.924    register_file/mem_reg[19][24]
  -------------------------------------------------------------------
                         required time                         48.924    
                         arrival time                         -19.983    
  -------------------------------------------------------------------
                         slack                                 28.940    

Slack (MET) :             28.950ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[16][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.850ns  (logic 3.933ns (18.865%)  route 16.917ns (81.135%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    17.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    17.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    18.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.226    19.888    register_file/D[21]
    SLICE_X41Y98         FDCE                                         r  register_file/mem_reg[16][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.438    48.442    register_file/clk_out1
    SLICE_X41Y98         FDCE                                         r  register_file/mem_reg[16][21]/C
                         clock pessimism              0.562    49.004    
                         clock uncertainty           -0.085    48.920    
    SLICE_X41Y98         FDCE (Setup_fdce_C_D)       -0.081    48.839    register_file/mem_reg[16][21]
  -------------------------------------------------------------------
                         required time                         48.839    
                         arrival time                         -19.888    
  -------------------------------------------------------------------
                         slack                                 28.950    

Slack (MET) :             28.952ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[23][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.933ns  (logic 3.933ns (18.790%)  route 17.000ns (81.210%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.042    17.911    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][19]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.035 f  instruction_memory/mem[30][19]_i_2/O
                         net (fo=1, routed)           0.867    18.902    instruction_memory/mem[30][19]_i_2_n_0
    SLICE_X59Y90                                                      f  instruction_memory/mem[30][19]_i_1/I1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    19.026 r  instruction_memory/mem[30][19]_i_1/O
                         net (fo=31, routed)          0.946    19.971    register_file/D[19]
    SLICE_X62Y94         FDCE                                         r  register_file/mem_reg[23][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.509    48.513    register_file/clk_out1
    SLICE_X62Y94         FDCE                                         r  register_file/mem_reg[23][19]/C
                         clock pessimism              0.562    49.075    
                         clock uncertainty           -0.085    48.991    
    SLICE_X62Y94         FDCE (Setup_fdce_C_D)       -0.067    48.924    register_file/mem_reg[23][19]
  -------------------------------------------------------------------
                         required time                         48.924    
                         arrival time                         -19.971    
  -------------------------------------------------------------------
                         slack                                 28.952    

Slack (MET) :             28.969ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[26][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.860ns  (logic 3.933ns (18.856%)  route 16.926ns (81.144%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.749    17.618    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X48Y80                                                      r  instruction_memory/mem[30][28]_i_2/I2
    SLICE_X48Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.742 r  instruction_memory/mem[30][28]_i_2/O
                         net (fo=1, routed)           0.960    18.702    instruction_memory/mem[30][28]_i_2_n_0
    SLICE_X48Y90                                                      r  instruction_memory/mem[30][28]_i_1/I0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    18.826 r  instruction_memory/mem[30][28]_i_1/O
                         net (fo=31, routed)          1.072    19.898    register_file/D[28]
    SLICE_X44Y96         FDCE                                         r  register_file/mem_reg[26][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.438    48.442    register_file/clk_out1
    SLICE_X44Y96         FDCE                                         r  register_file/mem_reg[26][28]/C
                         clock pessimism              0.576    49.018    
                         clock uncertainty           -0.085    48.934    
    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.067    48.867    register_file/mem_reg[26][28]
  -------------------------------------------------------------------
                         required time                         48.867    
                         arrival time                         -19.898    
  -------------------------------------------------------------------
                         slack                                 28.969    

Slack (MET) :             28.973ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[29][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.916ns  (logic 3.933ns (18.806%)  route 16.983ns (81.194%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.136    18.005    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][24]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.129 f  instruction_memory/mem[30][24]_i_2/O
                         net (fo=1, routed)           0.747    18.876    instruction_memory/mem[30][24]_i_2_n_0
    SLICE_X58Y89                                                      f  instruction_memory/mem[30][24]_i_1/I1
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.000 r  instruction_memory/mem[30][24]_i_1/O
                         net (fo=31, routed)          0.954    19.954    register_file/D[24]
    SLICE_X59Y95         FDCE                                         r  register_file/mem_reg[29][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.508    48.512    register_file/clk_out1
    SLICE_X59Y95         FDCE                                         r  register_file/mem_reg[29][24]/C
                         clock pessimism              0.562    49.074    
                         clock uncertainty           -0.085    48.990    
    SLICE_X59Y95         FDCE (Setup_fdce_C_D)       -0.062    48.928    register_file/mem_reg[29][24]
  -------------------------------------------------------------------
                         required time                         48.928    
                         arrival time                         -19.954    
  -------------------------------------------------------------------
                         slack                                 28.973    

Slack (MET) :             28.982ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[28][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.853ns  (logic 3.933ns (18.862%)  route 16.920ns (81.138%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    17.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    17.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    18.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.229    19.891    register_file/D[21]
    SLICE_X42Y96         FDCE                                         r  register_file/mem_reg[28][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.437    48.441    register_file/clk_out1
    SLICE_X42Y96         FDCE                                         r  register_file/mem_reg[28][21]/C
                         clock pessimism              0.562    49.003    
                         clock uncertainty           -0.085    48.919    
    SLICE_X42Y96         FDCE (Setup_fdce_C_D)       -0.045    48.874    register_file/mem_reg[28][21]
  -------------------------------------------------------------------
                         required time                         48.874    
                         arrival time                         -19.891    
  -------------------------------------------------------------------
                         slack                                 28.982    

Slack (MET) :             28.985ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[28][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.900ns  (logic 3.933ns (18.820%)  route 16.966ns (81.180%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.042    17.911    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][19]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.035 f  instruction_memory/mem[30][19]_i_2/O
                         net (fo=1, routed)           0.867    18.902    instruction_memory/mem[30][19]_i_2_n_0
    SLICE_X59Y90                                                      f  instruction_memory/mem[30][19]_i_1/I1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    19.026 r  instruction_memory/mem[30][19]_i_1/O
                         net (fo=31, routed)          0.912    19.938    register_file/D[19]
    SLICE_X61Y95         FDCE                                         r  register_file/mem_reg[28][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.508    48.512    register_file/clk_out1
    SLICE_X61Y95         FDCE                                         r  register_file/mem_reg[28][19]/C
                         clock pessimism              0.562    49.074    
                         clock uncertainty           -0.085    48.990    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)       -0.067    48.923    register_file/mem_reg[28][19]
  -------------------------------------------------------------------
                         required time                         48.923    
                         arrival time                         -19.938    
  -------------------------------------------------------------------
                         slack                                 28.985    

Slack (MET) :             28.999ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[25][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.922ns  (logic 3.933ns (18.801%)  route 16.988ns (81.199%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.042    17.911    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][19]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.035 f  instruction_memory/mem[30][19]_i_2/O
                         net (fo=1, routed)           0.867    18.902    instruction_memory/mem[30][19]_i_2_n_0
    SLICE_X59Y90                                                      f  instruction_memory/mem[30][19]_i_1/I1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    19.026 r  instruction_memory/mem[30][19]_i_1/O
                         net (fo=31, routed)          0.934    19.960    register_file/D[19]
    SLICE_X60Y95         FDCE                                         r  register_file/mem_reg[25][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.508    48.512    register_file/clk_out1
    SLICE_X60Y95         FDCE                                         r  register_file/mem_reg[25][19]/C
                         clock pessimism              0.562    49.074    
                         clock uncertainty           -0.085    48.990    
    SLICE_X60Y95         FDCE (Setup_fdce_C_D)       -0.031    48.959    register_file/mem_reg[25][19]
  -------------------------------------------------------------------
                         required time                         48.959    
                         arrival time                         -19.960    
  -------------------------------------------------------------------
                         slack                                 28.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[10]
    SLICE_X60Y61                                                      r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/S[2]
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    seven_seg_disp_dut/refresh_counter_reg[8]_i_1_n_5
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X60Y61         FDCE (Hold_fdce_C_D)         0.134    -0.457    seven_seg_disp_dut/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.591    -0.590    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  seven_seg_disp_dut/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.312    seven_seg_disp_dut/refresh_counter_reg_n_0_[2]
    SLICE_X60Y59                                                      r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/S[2]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.202 r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.202    seven_seg_disp_dut/refresh_counter_reg[0]_i_1_n_5
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.829    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X60Y59         FDCE (Hold_fdce_C_D)         0.134    -0.456    seven_seg_disp_dut/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[6]
    SLICE_X60Y60                                                      r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/S[2]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    seven_seg_disp_dut/refresh_counter_reg[4]_i_1_n_5
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X60Y60         FDCE (Hold_fdce_C_D)         0.134    -0.457    seven_seg_disp_dut/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.589    -0.592    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  seven_seg_disp_dut/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.314    seven_seg_disp_dut/refresh_counter_reg_n_0_[14]
    SLICE_X60Y62                                                      r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/S[2]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    seven_seg_disp_dut/refresh_counter_reg[12]_i_1_n_5
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.858    -0.832    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.134    -0.458    seven_seg_disp_dut/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 reset_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            reset_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.280    p_0_in[0]
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.830    -0.859    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X50Y62         FDCE (Hold_fdce_C_D)         0.059    -0.561    reset_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.818%)  route 0.149ns (35.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.149    -0.281    seven_seg_disp_dut/LED_activating_counter[1]
    SLICE_X60Y63                                                      r  seven_seg_disp_dut/refresh_counter_reg[16]_i_1/S[2]
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.171 r  seven_seg_disp_dut/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.171    seven_seg_disp_dut/refresh_counter_reg[16]_i_1_n_5
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.856    -0.833    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X60Y63         FDCE (Hold_fdce_C_D)         0.134    -0.459    seven_seg_disp_dut/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[10]
    SLICE_X60Y61                                                      r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/S[2]
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.167 r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    seven_seg_disp_dut/refresh_counter_reg[8]_i_1_n_4
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[11]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X60Y61         FDCE (Hold_fdce_C_D)         0.134    -0.457    seven_seg_disp_dut/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.591    -0.590    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  seven_seg_disp_dut/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.312    seven_seg_disp_dut/refresh_counter_reg_n_0_[2]
    SLICE_X60Y59                                                      r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/S[2]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.166 r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.166    seven_seg_disp_dut/refresh_counter_reg[0]_i_1_n_4
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.829    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[3]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X60Y59         FDCE (Hold_fdce_C_D)         0.134    -0.456    seven_seg_disp_dut/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[6]
    SLICE_X60Y60                                                      r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/S[2]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.167 r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    seven_seg_disp_dut/refresh_counter_reg[4]_i_1_n_4
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[7]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X60Y60         FDCE (Hold_fdce_C_D)         0.134    -0.457    seven_seg_disp_dut/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.589    -0.592    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  seven_seg_disp_dut/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.314    seven_seg_disp_dut/refresh_counter_reg_n_0_[14]
    SLICE_X60Y62                                                      r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/S[2]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.168 r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    seven_seg_disp_dut/refresh_counter_reg[12]_i_1_n_4
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.858    -0.832    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[15]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.134    -0.458    seven_seg_disp_dut/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_40M_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    clk_40M_dut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X53Y69     print_val_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X54Y67     print_val_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X51Y68     print_val_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X53Y73     print_val_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X57Y70     print_val_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X51Y68     print_val_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X53Y69     print_val_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X57Y69     print_val_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y72     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y72     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y88     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y72     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X52Y72     data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_40M_1
  To Clock:  clkfbout_clk_40M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_40M_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_40M_dut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_40M_1
  To Clock:  clk_out1_clk_40M

Setup :            0  Failing Endpoints,  Worst Slack        3.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[14][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.900ns  (logic 3.933ns (18.820%)  route 16.967ns (81.180%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    17.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    17.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    18.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.276    19.938    register_file/D[21]
    SLICE_X36Y96         FDCE                                         r  register_file/mem_reg[14][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.435    23.439    register_file/clk_out1
    SLICE_X36Y96         FDCE                                         r  register_file/mem_reg[14][21]/C
                         clock pessimism              0.562    24.001    
                         clock uncertainty           -0.087    23.914    
    SLICE_X36Y96         FDCE (Setup_fdce_C_D)       -0.067    23.847    register_file/mem_reg[14][21]
  -------------------------------------------------------------------
                         required time                         23.847    
                         arrival time                         -19.938    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[13][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.894ns  (logic 3.933ns (18.825%)  route 16.961ns (81.175%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    17.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    17.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    18.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.270    19.933    register_file/D[21]
    SLICE_X37Y96         FDCE                                         r  register_file/mem_reg[13][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.435    23.439    register_file/clk_out1
    SLICE_X37Y96         FDCE                                         r  register_file/mem_reg[13][21]/C
                         clock pessimism              0.562    24.001    
                         clock uncertainty           -0.087    23.914    
    SLICE_X37Y96         FDCE (Setup_fdce_C_D)       -0.067    23.847    register_file/mem_reg[13][21]
  -------------------------------------------------------------------
                         required time                         23.847    
                         arrival time                         -19.933    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[19][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.945ns  (logic 3.933ns (18.779%)  route 17.012ns (81.221%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.136    18.005    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][24]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.129 f  instruction_memory/mem[30][24]_i_2/O
                         net (fo=1, routed)           0.747    18.876    instruction_memory/mem[30][24]_i_2_n_0
    SLICE_X58Y89                                                      f  instruction_memory/mem[30][24]_i_1/I1
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.000 r  instruction_memory/mem[30][24]_i_1/O
                         net (fo=31, routed)          0.983    19.983    register_file/D[24]
    SLICE_X58Y99         FDCE                                         r  register_file/mem_reg[19][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.509    23.513    register_file/clk_out1
    SLICE_X58Y99         FDCE                                         r  register_file/mem_reg[19][24]/C
                         clock pessimism              0.562    24.075    
                         clock uncertainty           -0.087    23.988    
    SLICE_X58Y99         FDCE (Setup_fdce_C_D)       -0.067    23.921    register_file/mem_reg[19][24]
  -------------------------------------------------------------------
                         required time                         23.921    
                         arrival time                         -19.983    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[16][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.850ns  (logic 3.933ns (18.865%)  route 16.917ns (81.135%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    17.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    17.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    18.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.226    19.888    register_file/D[21]
    SLICE_X41Y98         FDCE                                         r  register_file/mem_reg[16][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.438    23.442    register_file/clk_out1
    SLICE_X41Y98         FDCE                                         r  register_file/mem_reg[16][21]/C
                         clock pessimism              0.562    24.004    
                         clock uncertainty           -0.087    23.917    
    SLICE_X41Y98         FDCE (Setup_fdce_C_D)       -0.081    23.836    register_file/mem_reg[16][21]
  -------------------------------------------------------------------
                         required time                         23.836    
                         arrival time                         -19.888    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[23][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.933ns  (logic 3.933ns (18.790%)  route 17.000ns (81.210%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.042    17.911    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][19]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.035 f  instruction_memory/mem[30][19]_i_2/O
                         net (fo=1, routed)           0.867    18.902    instruction_memory/mem[30][19]_i_2_n_0
    SLICE_X59Y90                                                      f  instruction_memory/mem[30][19]_i_1/I1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    19.026 r  instruction_memory/mem[30][19]_i_1/O
                         net (fo=31, routed)          0.946    19.971    register_file/D[19]
    SLICE_X62Y94         FDCE                                         r  register_file/mem_reg[23][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.509    23.513    register_file/clk_out1
    SLICE_X62Y94         FDCE                                         r  register_file/mem_reg[23][19]/C
                         clock pessimism              0.562    24.075    
                         clock uncertainty           -0.087    23.988    
    SLICE_X62Y94         FDCE (Setup_fdce_C_D)       -0.067    23.921    register_file/mem_reg[23][19]
  -------------------------------------------------------------------
                         required time                         23.921    
                         arrival time                         -19.971    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[26][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.860ns  (logic 3.933ns (18.856%)  route 16.926ns (81.144%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.749    17.618    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X48Y80                                                      r  instruction_memory/mem[30][28]_i_2/I2
    SLICE_X48Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.742 r  instruction_memory/mem[30][28]_i_2/O
                         net (fo=1, routed)           0.960    18.702    instruction_memory/mem[30][28]_i_2_n_0
    SLICE_X48Y90                                                      r  instruction_memory/mem[30][28]_i_1/I0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    18.826 r  instruction_memory/mem[30][28]_i_1/O
                         net (fo=31, routed)          1.072    19.898    register_file/D[28]
    SLICE_X44Y96         FDCE                                         r  register_file/mem_reg[26][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.438    23.442    register_file/clk_out1
    SLICE_X44Y96         FDCE                                         r  register_file/mem_reg[26][28]/C
                         clock pessimism              0.576    24.018    
                         clock uncertainty           -0.087    23.931    
    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.067    23.864    register_file/mem_reg[26][28]
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -19.898    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[29][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.916ns  (logic 3.933ns (18.806%)  route 16.983ns (81.194%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.136    18.005    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][24]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.129 f  instruction_memory/mem[30][24]_i_2/O
                         net (fo=1, routed)           0.747    18.876    instruction_memory/mem[30][24]_i_2_n_0
    SLICE_X58Y89                                                      f  instruction_memory/mem[30][24]_i_1/I1
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.000 r  instruction_memory/mem[30][24]_i_1/O
                         net (fo=31, routed)          0.954    19.954    register_file/D[24]
    SLICE_X59Y95         FDCE                                         r  register_file/mem_reg[29][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.508    23.512    register_file/clk_out1
    SLICE_X59Y95         FDCE                                         r  register_file/mem_reg[29][24]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X59Y95         FDCE (Setup_fdce_C_D)       -0.062    23.925    register_file/mem_reg[29][24]
  -------------------------------------------------------------------
                         required time                         23.925    
                         arrival time                         -19.954    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[28][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.853ns  (logic 3.933ns (18.862%)  route 16.920ns (81.138%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    17.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    17.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    18.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.229    19.891    register_file/D[21]
    SLICE_X42Y96         FDCE                                         r  register_file/mem_reg[28][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.437    23.441    register_file/clk_out1
    SLICE_X42Y96         FDCE                                         r  register_file/mem_reg[28][21]/C
                         clock pessimism              0.562    24.003    
                         clock uncertainty           -0.087    23.916    
    SLICE_X42Y96         FDCE (Setup_fdce_C_D)       -0.045    23.871    register_file/mem_reg[28][21]
  -------------------------------------------------------------------
                         required time                         23.871    
                         arrival time                         -19.891    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[28][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.900ns  (logic 3.933ns (18.820%)  route 16.966ns (81.180%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.042    17.911    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][19]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.035 f  instruction_memory/mem[30][19]_i_2/O
                         net (fo=1, routed)           0.867    18.902    instruction_memory/mem[30][19]_i_2_n_0
    SLICE_X59Y90                                                      f  instruction_memory/mem[30][19]_i_1/I1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    19.026 r  instruction_memory/mem[30][19]_i_1/O
                         net (fo=31, routed)          0.912    19.938    register_file/D[19]
    SLICE_X61Y95         FDCE                                         r  register_file/mem_reg[28][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.508    23.512    register_file/clk_out1
    SLICE_X61Y95         FDCE                                         r  register_file/mem_reg[28][19]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)       -0.067    23.920    register_file/mem_reg[28][19]
  -------------------------------------------------------------------
                         required time                         23.920    
                         arrival time                         -19.938    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[25][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        20.922ns  (logic 3.933ns (18.801%)  route 16.988ns (81.199%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    -0.962    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925     0.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152     0.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824     1.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354     1.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356     3.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354     3.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015     4.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277     6.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589     7.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154     7.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935     8.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327     9.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562     9.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    10.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    11.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    13.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    13.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    13.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    13.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    14.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    15.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    15.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    16.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.042    17.911    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][19]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    18.035 f  instruction_memory/mem[30][19]_i_2/O
                         net (fo=1, routed)           0.867    18.902    instruction_memory/mem[30][19]_i_2_n_0
    SLICE_X59Y90                                                      f  instruction_memory/mem[30][19]_i_1/I1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    19.026 r  instruction_memory/mem[30][19]_i_1/O
                         net (fo=31, routed)          0.934    19.960    register_file/D[19]
    SLICE_X60Y95         FDCE                                         r  register_file/mem_reg[25][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.508    23.512    register_file/clk_out1
    SLICE_X60Y95         FDCE                                         r  register_file/mem_reg[25][19]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X60Y95         FDCE (Setup_fdce_C_D)       -0.031    23.956    register_file/mem_reg[25][19]
  -------------------------------------------------------------------
                         required time                         23.956    
                         arrival time                         -19.960    
  -------------------------------------------------------------------
                         slack                                  3.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[10]
    SLICE_X60Y61                                                      r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/S[2]
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    seven_seg_disp_dut/refresh_counter_reg[8]_i_1_n_5
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.087    -0.504    
    SLICE_X60Y61         FDCE (Hold_fdce_C_D)         0.134    -0.370    seven_seg_disp_dut/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.591    -0.590    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  seven_seg_disp_dut/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.312    seven_seg_disp_dut/refresh_counter_reg_n_0_[2]
    SLICE_X60Y59                                                      r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/S[2]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.202 r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.202    seven_seg_disp_dut/refresh_counter_reg[0]_i_1_n_5
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.829    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.087    -0.503    
    SLICE_X60Y59         FDCE (Hold_fdce_C_D)         0.134    -0.369    seven_seg_disp_dut/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[6]
    SLICE_X60Y60                                                      r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/S[2]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    seven_seg_disp_dut/refresh_counter_reg[4]_i_1_n_5
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.087    -0.504    
    SLICE_X60Y60         FDCE (Hold_fdce_C_D)         0.134    -0.370    seven_seg_disp_dut/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.589    -0.592    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  seven_seg_disp_dut/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.314    seven_seg_disp_dut/refresh_counter_reg_n_0_[14]
    SLICE_X60Y62                                                      r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/S[2]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    seven_seg_disp_dut/refresh_counter_reg[12]_i_1_n_5
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.858    -0.832    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.087    -0.505    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.134    -0.371    seven_seg_disp_dut/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            reset_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.280    p_0_in[0]
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.830    -0.859    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.087    -0.533    
    SLICE_X50Y62         FDCE (Hold_fdce_C_D)         0.059    -0.474    reset_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.818%)  route 0.149ns (35.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.149    -0.281    seven_seg_disp_dut/LED_activating_counter[1]
    SLICE_X60Y63                                                      r  seven_seg_disp_dut/refresh_counter_reg[16]_i_1/S[2]
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.171 r  seven_seg_disp_dut/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.171    seven_seg_disp_dut/refresh_counter_reg[16]_i_1_n_5
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.856    -0.833    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.087    -0.506    
    SLICE_X60Y63         FDCE (Hold_fdce_C_D)         0.134    -0.372    seven_seg_disp_dut/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[10]
    SLICE_X60Y61                                                      r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/S[2]
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.167 r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    seven_seg_disp_dut/refresh_counter_reg[8]_i_1_n_4
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[11]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.087    -0.504    
    SLICE_X60Y61         FDCE (Hold_fdce_C_D)         0.134    -0.370    seven_seg_disp_dut/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.591    -0.590    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  seven_seg_disp_dut/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.312    seven_seg_disp_dut/refresh_counter_reg_n_0_[2]
    SLICE_X60Y59                                                      r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/S[2]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.166 r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.166    seven_seg_disp_dut/refresh_counter_reg[0]_i_1_n_4
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.829    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[3]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.087    -0.503    
    SLICE_X60Y59         FDCE (Hold_fdce_C_D)         0.134    -0.369    seven_seg_disp_dut/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[6]
    SLICE_X60Y60                                                      r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/S[2]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.167 r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    seven_seg_disp_dut/refresh_counter_reg[4]_i_1_n_4
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[7]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.087    -0.504    
    SLICE_X60Y60         FDCE (Hold_fdce_C_D)         0.134    -0.370    seven_seg_disp_dut/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.589    -0.592    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  seven_seg_disp_dut/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.314    seven_seg_disp_dut/refresh_counter_reg_n_0_[14]
    SLICE_X60Y62                                                      r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/S[2]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.168 r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    seven_seg_disp_dut/refresh_counter_reg[12]_i_1_n_4
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.858    -0.832    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[15]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.087    -0.505    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.134    -0.371    seven_seg_disp_dut/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_40M
  To Clock:  clk_out1_clk_40M_1

Setup :            0  Failing Endpoints,  Worst Slack        3.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[14][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        20.900ns  (logic 3.933ns (18.820%)  route 16.967ns (81.180%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 48.439 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 24.038 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    24.038    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    24.494 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925    25.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152    25.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824    26.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354    26.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356    28.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354    28.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015    29.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326    29.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277    31.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124    31.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589    32.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154    32.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935    33.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327    34.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562    34.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    34.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    35.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    36.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    36.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    38.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    38.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    38.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    38.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    38.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    39.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    40.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    40.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    40.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    41.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    41.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    42.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    42.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    43.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    43.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.276    44.938    register_file/D[21]
    SLICE_X36Y96         FDCE                                         r  register_file/mem_reg[14][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.435    48.439    register_file/clk_out1
    SLICE_X36Y96         FDCE                                         r  register_file/mem_reg[14][21]/C
                         clock pessimism              0.562    49.001    
                         clock uncertainty           -0.087    48.914    
    SLICE_X36Y96         FDCE (Setup_fdce_C_D)       -0.067    48.847    register_file/mem_reg[14][21]
  -------------------------------------------------------------------
                         required time                         48.847    
                         arrival time                         -44.938    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[13][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        20.894ns  (logic 3.933ns (18.825%)  route 16.961ns (81.175%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 48.439 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 24.038 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    24.038    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    24.494 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925    25.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152    25.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824    26.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354    26.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356    28.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354    28.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015    29.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326    29.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277    31.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124    31.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589    32.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154    32.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935    33.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327    34.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562    34.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    34.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    35.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    36.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    36.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    38.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    38.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    38.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    38.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    38.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    39.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    40.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    40.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    40.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    41.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    41.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    42.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    42.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    43.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    43.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.270    44.933    register_file/D[21]
    SLICE_X37Y96         FDCE                                         r  register_file/mem_reg[13][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.435    48.439    register_file/clk_out1
    SLICE_X37Y96         FDCE                                         r  register_file/mem_reg[13][21]/C
                         clock pessimism              0.562    49.001    
                         clock uncertainty           -0.087    48.914    
    SLICE_X37Y96         FDCE (Setup_fdce_C_D)       -0.067    48.847    register_file/mem_reg[13][21]
  -------------------------------------------------------------------
                         required time                         48.847    
                         arrival time                         -44.933    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[19][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        20.945ns  (logic 3.933ns (18.779%)  route 17.012ns (81.221%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 24.038 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    24.038    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    24.494 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925    25.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152    25.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824    26.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354    26.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356    28.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354    28.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015    29.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326    29.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277    31.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124    31.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589    32.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154    32.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935    33.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327    34.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562    34.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    34.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    35.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    36.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    36.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    38.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    38.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    38.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    38.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    38.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    39.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    40.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    40.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    40.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    41.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    41.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.136    43.005    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][24]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    43.129 f  instruction_memory/mem[30][24]_i_2/O
                         net (fo=1, routed)           0.747    43.876    instruction_memory/mem[30][24]_i_2_n_0
    SLICE_X58Y89                                                      f  instruction_memory/mem[30][24]_i_1/I1
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124    44.000 r  instruction_memory/mem[30][24]_i_1/O
                         net (fo=31, routed)          0.983    44.983    register_file/D[24]
    SLICE_X58Y99         FDCE                                         r  register_file/mem_reg[19][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.509    48.513    register_file/clk_out1
    SLICE_X58Y99         FDCE                                         r  register_file/mem_reg[19][24]/C
                         clock pessimism              0.562    49.075    
                         clock uncertainty           -0.087    48.988    
    SLICE_X58Y99         FDCE (Setup_fdce_C_D)       -0.067    48.921    register_file/mem_reg[19][24]
  -------------------------------------------------------------------
                         required time                         48.921    
                         arrival time                         -44.983    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[16][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        20.850ns  (logic 3.933ns (18.865%)  route 16.917ns (81.135%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 24.038 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    24.038    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    24.494 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925    25.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152    25.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824    26.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354    26.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356    28.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354    28.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015    29.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326    29.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277    31.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124    31.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589    32.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154    32.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935    33.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327    34.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562    34.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    34.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    35.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    36.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    36.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    38.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    38.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    38.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    38.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    38.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    39.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    40.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    40.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    40.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    41.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    41.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    42.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    42.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    43.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    43.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.226    44.888    register_file/D[21]
    SLICE_X41Y98         FDCE                                         r  register_file/mem_reg[16][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.438    48.442    register_file/clk_out1
    SLICE_X41Y98         FDCE                                         r  register_file/mem_reg[16][21]/C
                         clock pessimism              0.562    49.004    
                         clock uncertainty           -0.087    48.917    
    SLICE_X41Y98         FDCE (Setup_fdce_C_D)       -0.081    48.836    register_file/mem_reg[16][21]
  -------------------------------------------------------------------
                         required time                         48.836    
                         arrival time                         -44.888    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[23][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        20.933ns  (logic 3.933ns (18.790%)  route 17.000ns (81.210%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 24.038 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    24.038    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    24.494 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925    25.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152    25.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824    26.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354    26.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356    28.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354    28.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015    29.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326    29.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277    31.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124    31.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589    32.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154    32.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935    33.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327    34.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562    34.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    34.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    35.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    36.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    36.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    38.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    38.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    38.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    38.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    38.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    39.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    40.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    40.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    40.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    41.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    41.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.042    42.911    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][19]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    43.035 f  instruction_memory/mem[30][19]_i_2/O
                         net (fo=1, routed)           0.867    43.902    instruction_memory/mem[30][19]_i_2_n_0
    SLICE_X59Y90                                                      f  instruction_memory/mem[30][19]_i_1/I1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    44.026 r  instruction_memory/mem[30][19]_i_1/O
                         net (fo=31, routed)          0.946    44.971    register_file/D[19]
    SLICE_X62Y94         FDCE                                         r  register_file/mem_reg[23][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.509    48.513    register_file/clk_out1
    SLICE_X62Y94         FDCE                                         r  register_file/mem_reg[23][19]/C
                         clock pessimism              0.562    49.075    
                         clock uncertainty           -0.087    48.988    
    SLICE_X62Y94         FDCE (Setup_fdce_C_D)       -0.067    48.921    register_file/mem_reg[23][19]
  -------------------------------------------------------------------
                         required time                         48.921    
                         arrival time                         -44.971    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[26][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        20.860ns  (logic 3.933ns (18.856%)  route 16.926ns (81.144%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 24.038 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    24.038    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    24.494 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925    25.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152    25.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824    26.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354    26.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356    28.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354    28.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015    29.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326    29.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277    31.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124    31.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589    32.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154    32.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935    33.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327    34.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562    34.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    34.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    35.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    36.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    36.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    38.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    38.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    38.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    38.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    38.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    39.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    40.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    40.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    40.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    41.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    41.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.749    42.618    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X48Y80                                                      r  instruction_memory/mem[30][28]_i_2/I2
    SLICE_X48Y80         LUT5 (Prop_lut5_I2_O)        0.124    42.742 r  instruction_memory/mem[30][28]_i_2/O
                         net (fo=1, routed)           0.960    43.702    instruction_memory/mem[30][28]_i_2_n_0
    SLICE_X48Y90                                                      r  instruction_memory/mem[30][28]_i_1/I0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    43.826 r  instruction_memory/mem[30][28]_i_1/O
                         net (fo=31, routed)          1.072    44.898    register_file/D[28]
    SLICE_X44Y96         FDCE                                         r  register_file/mem_reg[26][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.438    48.442    register_file/clk_out1
    SLICE_X44Y96         FDCE                                         r  register_file/mem_reg[26][28]/C
                         clock pessimism              0.576    49.018    
                         clock uncertainty           -0.087    48.931    
    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.067    48.864    register_file/mem_reg[26][28]
  -------------------------------------------------------------------
                         required time                         48.864    
                         arrival time                         -44.898    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[29][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        20.916ns  (logic 3.933ns (18.806%)  route 16.983ns (81.194%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 24.038 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    24.038    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    24.494 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925    25.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152    25.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824    26.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354    26.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356    28.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354    28.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015    29.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326    29.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277    31.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124    31.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589    32.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154    32.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935    33.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327    34.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562    34.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    34.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    35.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    36.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    36.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    38.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    38.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    38.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    38.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    38.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    39.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    40.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    40.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    40.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    41.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    41.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.136    43.005    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][24]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    43.129 f  instruction_memory/mem[30][24]_i_2/O
                         net (fo=1, routed)           0.747    43.876    instruction_memory/mem[30][24]_i_2_n_0
    SLICE_X58Y89                                                      f  instruction_memory/mem[30][24]_i_1/I1
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.124    44.000 r  instruction_memory/mem[30][24]_i_1/O
                         net (fo=31, routed)          0.954    44.954    register_file/D[24]
    SLICE_X59Y95         FDCE                                         r  register_file/mem_reg[29][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.508    48.512    register_file/clk_out1
    SLICE_X59Y95         FDCE                                         r  register_file/mem_reg[29][24]/C
                         clock pessimism              0.562    49.074    
                         clock uncertainty           -0.087    48.987    
    SLICE_X59Y95         FDCE (Setup_fdce_C_D)       -0.062    48.925    register_file/mem_reg[29][24]
  -------------------------------------------------------------------
                         required time                         48.925    
                         arrival time                         -44.954    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[28][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        20.853ns  (logic 3.933ns (18.862%)  route 16.920ns (81.138%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 24.038 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    24.038    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    24.494 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925    25.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152    25.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824    26.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354    26.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356    28.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354    28.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015    29.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326    29.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277    31.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124    31.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589    32.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154    32.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935    33.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327    34.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562    34.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    34.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    35.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    36.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    36.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    38.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    38.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    38.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    38.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    38.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    39.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    40.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    40.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    40.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    41.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    41.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          0.931    42.800    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X50Y82                                                      r  instruction_memory/mem[30][21]_i_2/I2
    SLICE_X50Y82         LUT5 (Prop_lut5_I2_O)        0.124    42.924 r  instruction_memory/mem[30][21]_i_2/O
                         net (fo=1, routed)           0.614    43.538    instruction_memory/mem[30][21]_i_2_n_0
    SLICE_X49Y88                                                      r  instruction_memory/mem[30][21]_i_1/I0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124    43.662 r  instruction_memory/mem[30][21]_i_1/O
                         net (fo=31, routed)          1.229    44.891    register_file/D[21]
    SLICE_X42Y96         FDCE                                         r  register_file/mem_reg[28][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.437    48.441    register_file/clk_out1
    SLICE_X42Y96         FDCE                                         r  register_file/mem_reg[28][21]/C
                         clock pessimism              0.562    49.003    
                         clock uncertainty           -0.087    48.916    
    SLICE_X42Y96         FDCE (Setup_fdce_C_D)       -0.045    48.871    register_file/mem_reg[28][21]
  -------------------------------------------------------------------
                         required time                         48.871    
                         arrival time                         -44.891    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[28][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        20.900ns  (logic 3.933ns (18.820%)  route 16.966ns (81.180%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 24.038 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    24.038    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    24.494 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925    25.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152    25.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824    26.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354    26.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356    28.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354    28.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015    29.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326    29.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277    31.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124    31.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589    32.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154    32.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935    33.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327    34.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562    34.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    34.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    35.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    36.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    36.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    38.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    38.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    38.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    38.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    38.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    39.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    40.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    40.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    40.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    41.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    41.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.042    42.911    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][19]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    43.035 f  instruction_memory/mem[30][19]_i_2/O
                         net (fo=1, routed)           0.867    43.902    instruction_memory/mem[30][19]_i_2_n_0
    SLICE_X59Y90                                                      f  instruction_memory/mem[30][19]_i_1/I1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    44.026 r  instruction_memory/mem[30][19]_i_1/O
                         net (fo=31, routed)          0.912    44.938    register_file/D[19]
    SLICE_X61Y95         FDCE                                         r  register_file/mem_reg[28][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.508    48.512    register_file/clk_out1
    SLICE_X61Y95         FDCE                                         r  register_file/mem_reg[28][19]/C
                         clock pessimism              0.562    49.074    
                         clock uncertainty           -0.087    48.987    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)       -0.067    48.920    register_file/mem_reg[28][19]
  -------------------------------------------------------------------
                         required time                         48.920    
                         arrival time                         -44.938    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 program_counter/instruction_ptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[25][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        20.922ns  (logic 3.933ns (18.801%)  route 16.988ns (81.199%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 24.038 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.550    24.038    program_counter/clk_out1
    SLICE_X45Y86         FDCE                                         r  program_counter/instruction_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456    24.494 r  program_counter/instruction_ptr_reg[8]/Q
                         net (fo=10, routed)          0.925    25.419    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X45Y86                                                      r  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/I3
    SLICE_X45Y86         LUT5 (Prop_lut5_I3_O)        0.152    25.571 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.824    26.395    instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X43Y86                                                      f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I1
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.354    26.749 f  instruction_memory/instruction_mem_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=121, routed)         1.356    28.106    program_counter/spo[16]
    SLICE_X51Y85                                                      f  program_counter/mem[30][31]_i_23/I0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.354    28.460 f  program_counter/mem[30][31]_i_23/O
                         net (fo=2, routed)           1.015    29.474    instruction_memory/mem_reg[30][31]_1
    SLICE_X51Y85                                                      f  instruction_memory/mem[30][30]_i_5/I0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.326    29.800 f  instruction_memory/mem[30][30]_i_5/O
                         net (fo=43, routed)          1.277    31.077    instruction_memory/instruction_ptr_reg[0]_9
    SLICE_X58Y86                                                      f  instruction_memory/print_val[20]_i_8/I4
    SLICE_X58Y86         LUT6 (Prop_lut6_I4_O)        0.124    31.201 f  instruction_memory/print_val[20]_i_8/O
                         net (fo=10, routed)          1.589    32.790    register_file/print_val_reg[0]_i_12_1[11]
    SLICE_X57Y75                                                      f  register_file/U0_i_247/I1
    SLICE_X57Y75         LUT4 (Prop_lut4_I1_O)        0.154    32.944 f  register_file/U0_i_247/O
                         net (fo=1, routed)           0.935    33.878    register_file/U0_i_247_n_0
    SLICE_X59Y78                                                      f  register_file/U0_i_162/I0
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.327    34.205 f  register_file/U0_i_162/O
                         net (fo=13, routed)          0.562    34.767    instruction_memory/print_val_reg[28]_1
    SLICE_X62Y73                                                      f  instruction_memory/print_val[15]_i_7/I0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    34.891 r  instruction_memory/print_val[15]_i_7/O
                         net (fo=6, routed)           0.458    35.350    instruction_memory/print_val[15]_i_7_n_0
    SLICE_X60Y73                                                      r  instruction_memory/U0_i_77/I4
    SLICE_X60Y73         LUT5 (Prop_lut5_I4_O)        0.124    35.474 r  instruction_memory/U0_i_77/O
                         net (fo=2, routed)           0.951    36.425    instruction_memory/U0_i_77_n_0
    SLICE_X57Y71                                                      r  instruction_memory/U0_i_8/I1
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124    36.549 r  instruction_memory/U0_i_8/O
                         net (fo=515, routed)         1.669    38.217    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A2
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/ADR2
    SLICE_X46Y64         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.154    38.372 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.372    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/OC
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/I1
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.247    38.619 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    38.619    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X46Y64                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/I0
    SLICE_X46Y64         MUXF8 (Prop_muxf8_I0_O)      0.098    38.717 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.096    39.813    data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X47Y69                                                      r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.319    40.132 r  data_memory/data_memory_unit/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, routed)           0.678    40.810    instruction_memory/mem_reg[30][31][15]
    SLICE_X47Y74                                                      r  instruction_memory/mem[30][31]_i_30/I0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124    40.934 r  instruction_memory/mem[30][31]_i_30/O
                         net (fo=1, routed)           0.811    41.745    instruction_memory/mem[30][31]_i_30_n_0
    SLICE_X47Y78                                                      r  instruction_memory/mem[30][31]_i_17/I0
    SLICE_X47Y78         LUT6 (Prop_lut6_I0_O)        0.124    41.869 r  instruction_memory/mem[30][31]_i_17/O
                         net (fo=16, routed)          1.042    42.911    instruction_memory/mem[30][31]_i_17_n_0
    SLICE_X55Y83                                                      r  instruction_memory/mem[30][19]_i_2/I3
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124    43.035 f  instruction_memory/mem[30][19]_i_2/O
                         net (fo=1, routed)           0.867    43.902    instruction_memory/mem[30][19]_i_2_n_0
    SLICE_X59Y90                                                      f  instruction_memory/mem[30][19]_i_1/I1
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.124    44.026 r  instruction_memory/mem[30][19]_i_1/O
                         net (fo=31, routed)          0.934    44.960    register_file/D[19]
    SLICE_X60Y95         FDCE                                         r  register_file/mem_reg[25][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.508    48.512    register_file/clk_out1
    SLICE_X60Y95         FDCE                                         r  register_file/mem_reg[25][19]/C
                         clock pessimism              0.562    49.074    
                         clock uncertainty           -0.087    48.987    
    SLICE_X60Y95         FDCE (Setup_fdce_C_D)       -0.031    48.956    register_file/mem_reg[25][19]
  -------------------------------------------------------------------
                         required time                         48.956    
                         arrival time                         -44.960    
  -------------------------------------------------------------------
                         slack                                  3.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[10]
    SLICE_X60Y61                                                      r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/S[2]
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    seven_seg_disp_dut/refresh_counter_reg[8]_i_1_n_5
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.087    -0.504    
    SLICE_X60Y61         FDCE (Hold_fdce_C_D)         0.134    -0.370    seven_seg_disp_dut/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.591    -0.590    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  seven_seg_disp_dut/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.312    seven_seg_disp_dut/refresh_counter_reg_n_0_[2]
    SLICE_X60Y59                                                      r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/S[2]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.202 r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.202    seven_seg_disp_dut/refresh_counter_reg[0]_i_1_n_5
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.829    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.087    -0.503    
    SLICE_X60Y59         FDCE (Hold_fdce_C_D)         0.134    -0.369    seven_seg_disp_dut/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[6]
    SLICE_X60Y60                                                      r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/S[2]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    seven_seg_disp_dut/refresh_counter_reg[4]_i_1_n_5
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.087    -0.504    
    SLICE_X60Y60         FDCE (Hold_fdce_C_D)         0.134    -0.370    seven_seg_disp_dut/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.589    -0.592    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  seven_seg_disp_dut/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.314    seven_seg_disp_dut/refresh_counter_reg_n_0_[14]
    SLICE_X60Y62                                                      r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/S[2]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    seven_seg_disp_dut/refresh_counter_reg[12]_i_1_n_5
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.858    -0.832    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.087    -0.505    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.134    -0.371    seven_seg_disp_dut/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            reset_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.280    p_0_in[0]
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.830    -0.859    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.087    -0.533    
    SLICE_X50Y62         FDCE (Hold_fdce_C_D)         0.059    -0.474    reset_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.818%)  route 0.149ns (35.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.149    -0.281    seven_seg_disp_dut/LED_activating_counter[1]
    SLICE_X60Y63                                                      r  seven_seg_disp_dut/refresh_counter_reg[16]_i_1/S[2]
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.171 r  seven_seg_disp_dut/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.171    seven_seg_disp_dut/refresh_counter_reg[16]_i_1_n_5
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.856    -0.833    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.087    -0.506    
    SLICE_X60Y63         FDCE (Hold_fdce_C_D)         0.134    -0.372    seven_seg_disp_dut/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[10]
    SLICE_X60Y61                                                      r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/S[2]
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.167 r  seven_seg_disp_dut/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    seven_seg_disp_dut/refresh_counter_reg[8]_i_1_n_4
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y61         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[11]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.087    -0.504    
    SLICE_X60Y61         FDCE (Hold_fdce_C_D)         0.134    -0.370    seven_seg_disp_dut/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.591    -0.590    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  seven_seg_disp_dut/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.312    seven_seg_disp_dut/refresh_counter_reg_n_0_[2]
    SLICE_X60Y59                                                      r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/S[2]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.166 r  seven_seg_disp_dut/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.166    seven_seg_disp_dut/refresh_counter_reg[0]_i_1_n_4
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.829    seven_seg_disp_dut/clk_out1
    SLICE_X60Y59         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[3]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.087    -0.503    
    SLICE_X60Y59         FDCE (Hold_fdce_C_D)         0.134    -0.369    seven_seg_disp_dut/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.590    -0.591    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  seven_seg_disp_dut/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.313    seven_seg_disp_dut/refresh_counter_reg_n_0_[6]
    SLICE_X60Y60                                                      r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/S[2]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.167 r  seven_seg_disp_dut/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    seven_seg_disp_dut/refresh_counter_reg[4]_i_1_n_4
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.860    -0.830    seven_seg_disp_dut/clk_out1
    SLICE_X60Y60         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[7]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.087    -0.504    
    SLICE_X60Y60         FDCE (Hold_fdce_C_D)         0.134    -0.370    seven_seg_disp_dut/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 seven_seg_disp_dut/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            seven_seg_disp_dut/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_40M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.589    -0.592    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  seven_seg_disp_dut/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.314    seven_seg_disp_dut/refresh_counter_reg_n_0_[14]
    SLICE_X60Y62                                                      r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/S[2]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.168 r  seven_seg_disp_dut/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    seven_seg_disp_dut/refresh_counter_reg[12]_i_1_n_4
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.858    -0.832    seven_seg_disp_dut/clk_out1
    SLICE_X60Y62         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[15]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.087    -0.505    
    SLICE_X60Y62         FDCE (Hold_fdce_C_D)         0.134    -0.371    seven_seg_disp_dut/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_40M
  To Clock:  clk_out1_clk_40M

Setup :            0  Failing Endpoints,  Worst Slack       16.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.641ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[12][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X61Y91         FDCE                                         f  register_file/mem_reg[12][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X61Y91         FDCE                                         r  register_file/mem_reg[12][13]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X61Y91         FDCE (Recov_fdce_C_CLR)     -0.405    23.581    register_file/mem_reg[12][13]
  -------------------------------------------------------------------
                         required time                         23.581    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.641    

Slack (MET) :             16.641ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[12][19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X61Y91         FDCE                                         f  register_file/mem_reg[12][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X61Y91         FDCE                                         r  register_file/mem_reg[12][19]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X61Y91         FDCE (Recov_fdce_C_CLR)     -0.405    23.581    register_file/mem_reg[12][19]
  -------------------------------------------------------------------
                         required time                         23.581    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.641    

Slack (MET) :             16.641ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[12][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X61Y91         FDCE                                         f  register_file/mem_reg[12][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X61Y91         FDCE                                         r  register_file/mem_reg[12][29]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X61Y91         FDCE (Recov_fdce_C_CLR)     -0.405    23.581    register_file/mem_reg[12][29]
  -------------------------------------------------------------------
                         required time                         23.581    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.641    

Slack (MET) :             16.685ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[10][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][29]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.361    23.625    register_file/mem_reg[10][29]
  -------------------------------------------------------------------
                         required time                         23.625    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.685    

Slack (MET) :             16.707ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            program_counter/instruction_ptr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 0.642ns (8.277%)  route 7.114ns (91.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 23.437 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.308     6.800    program_counter/instruction_ptr_reg[0]_23
    SLICE_X47Y85         FDCE                                         f  program_counter/instruction_ptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.433    23.437    program_counter/clk_out1
    SLICE_X47Y85         FDCE                                         r  program_counter/instruction_ptr_reg[4]/C
                         clock pessimism              0.562    23.999    
                         clock uncertainty           -0.087    23.912    
    SLICE_X47Y85         FDCE (Recov_fdce_C_CLR)     -0.405    23.507    program_counter/instruction_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         23.507    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 16.707    

Slack (MET) :             16.727ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[10][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][10]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.319    23.667    register_file/mem_reg[10][10]
  -------------------------------------------------------------------
                         required time                         23.667    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.727    

Slack (MET) :             16.727ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[10][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][13]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.319    23.667    register_file/mem_reg[10][13]
  -------------------------------------------------------------------
                         required time                         23.667    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.727    

Slack (MET) :             16.727ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[10][19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][19]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.319    23.667    register_file/mem_reg[10][19]
  -------------------------------------------------------------------
                         required time                         23.667    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.727    

Slack (MET) :             16.733ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[8][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 0.642ns (8.227%)  route 7.162ns (91.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.355     6.847    register_file/reset_sync_reg[0]
    SLICE_X61Y90         FDCE                                         f  register_file/mem_reg[8][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.506    23.510    register_file/clk_out1
    SLICE_X61Y90         FDCE                                         r  register_file/mem_reg[8][10]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X61Y90         FDCE (Recov_fdce_C_CLR)     -0.405    23.580    register_file/mem_reg[8][10]
  -------------------------------------------------------------------
                         required time                         23.580    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                 16.733    

Slack (MET) :             16.733ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[8][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 0.642ns (8.227%)  route 7.162ns (91.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.355     6.847    register_file/reset_sync_reg[0]
    SLICE_X61Y90         FDCE                                         f  register_file/mem_reg[8][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.506    23.510    register_file/clk_out1
    SLICE_X61Y90         FDCE                                         r  register_file/mem_reg[8][13]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X61Y90         FDCE (Recov_fdce_C_CLR)     -0.405    23.580    register_file/mem_reg[8][13]
  -------------------------------------------------------------------
                         required time                         23.580    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                 16.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X50Y66         FDCE                                         f  print_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X50Y66         FDCE                                         r  print_val_reg[7]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    print_val_reg[7]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    print_val_reg[2]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[4]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    print_val_reg[4]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[5]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    print_val_reg[5]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[6]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    print_val_reg[6]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.200%)  route 0.559ns (72.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.278     0.148    register_file_n_116
    SLICE_X51Y67         FDCE                                         f  print_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.826    -0.863    clk
    SLICE_X51Y67         FDCE                                         r  print_val_reg[9]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X51Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.701    print_val_reg[9]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.209ns (26.001%)  route 0.595ns (73.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.313     0.184    register_file_n_116
    SLICE_X55Y66         FDCE                                         f  print_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X55Y66         FDCE                                         r  print_val_reg[3]/C
                         clock pessimism              0.275    -0.587    
    SLICE_X55Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    print_val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.209ns (23.299%)  route 0.688ns (76.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.406     0.277    register_file_n_116
    SLICE_X54Y67         FDCE                                         f  print_val_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.826    -0.863    clk
    SLICE_X54Y67         FDCE                                         r  print_val_reg[10]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X54Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.655    print_val_reg[10]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.209ns (23.299%)  route 0.688ns (76.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.406     0.277    register_file_n_116
    SLICE_X54Y67         FDCE                                         f  print_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.826    -0.863    clk
    SLICE_X54Y67         FDCE                                         r  print_val_reg[8]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X54Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.655    print_val_reg[8]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.673%)  route 0.674ns (76.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.392     0.263    register_file_n_116
    SLICE_X51Y68         FDCE                                         f  print_val_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.825    -0.864    clk
    SLICE_X51Y68         FDCE                                         r  print_val_reg[11]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X51Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.702    print_val_reg[11]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.965    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_40M_1
  To Clock:  clk_out1_clk_40M

Setup :            0  Failing Endpoints,  Worst Slack       16.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.641ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[12][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X61Y91         FDCE                                         f  register_file/mem_reg[12][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X61Y91         FDCE                                         r  register_file/mem_reg[12][13]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X61Y91         FDCE (Recov_fdce_C_CLR)     -0.405    23.581    register_file/mem_reg[12][13]
  -------------------------------------------------------------------
                         required time                         23.581    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.641    

Slack (MET) :             16.641ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[12][19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X61Y91         FDCE                                         f  register_file/mem_reg[12][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X61Y91         FDCE                                         r  register_file/mem_reg[12][19]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X61Y91         FDCE (Recov_fdce_C_CLR)     -0.405    23.581    register_file/mem_reg[12][19]
  -------------------------------------------------------------------
                         required time                         23.581    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.641    

Slack (MET) :             16.641ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[12][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X61Y91         FDCE                                         f  register_file/mem_reg[12][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X61Y91         FDCE                                         r  register_file/mem_reg[12][29]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X61Y91         FDCE (Recov_fdce_C_CLR)     -0.405    23.581    register_file/mem_reg[12][29]
  -------------------------------------------------------------------
                         required time                         23.581    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.641    

Slack (MET) :             16.685ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[10][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][29]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.361    23.625    register_file/mem_reg[10][29]
  -------------------------------------------------------------------
                         required time                         23.625    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.685    

Slack (MET) :             16.707ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            program_counter/instruction_ptr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 0.642ns (8.277%)  route 7.114ns (91.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 23.437 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.308     6.800    program_counter/instruction_ptr_reg[0]_23
    SLICE_X47Y85         FDCE                                         f  program_counter/instruction_ptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.433    23.437    program_counter/clk_out1
    SLICE_X47Y85         FDCE                                         r  program_counter/instruction_ptr_reg[4]/C
                         clock pessimism              0.562    23.999    
                         clock uncertainty           -0.087    23.912    
    SLICE_X47Y85         FDCE (Recov_fdce_C_CLR)     -0.405    23.507    program_counter/instruction_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         23.507    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 16.707    

Slack (MET) :             16.727ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[10][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][10]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.319    23.667    register_file/mem_reg[10][10]
  -------------------------------------------------------------------
                         required time                         23.667    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.727    

Slack (MET) :             16.727ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[10][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][13]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.319    23.667    register_file/mem_reg[10][13]
  -------------------------------------------------------------------
                         required time                         23.667    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.727    

Slack (MET) :             16.727ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[10][19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    23.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][19]/C
                         clock pessimism              0.562    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.319    23.667    register_file/mem_reg[10][19]
  -------------------------------------------------------------------
                         required time                         23.667    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 16.727    

Slack (MET) :             16.733ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[8][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 0.642ns (8.227%)  route 7.162ns (91.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.355     6.847    register_file/reset_sync_reg[0]
    SLICE_X61Y90         FDCE                                         f  register_file/mem_reg[8][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.506    23.510    register_file/clk_out1
    SLICE_X61Y90         FDCE                                         r  register_file/mem_reg[8][10]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X61Y90         FDCE (Recov_fdce_C_CLR)     -0.405    23.580    register_file/mem_reg[8][10]
  -------------------------------------------------------------------
                         required time                         23.580    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                 16.733    

Slack (MET) :             16.733ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[8][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M rise@25.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 0.642ns (8.227%)  route 7.162ns (91.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.355     6.847    register_file/reset_sync_reg[0]
    SLICE_X61Y90         FDCE                                         f  register_file/mem_reg[8][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.506    23.510    register_file/clk_out1
    SLICE_X61Y90         FDCE                                         r  register_file/mem_reg[8][13]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X61Y90         FDCE (Recov_fdce_C_CLR)     -0.405    23.580    register_file/mem_reg[8][13]
  -------------------------------------------------------------------
                         required time                         23.580    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                 16.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X50Y66         FDCE                                         f  print_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X50Y66         FDCE                                         r  print_val_reg[7]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -0.588    print_val_reg[7]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    print_val_reg[2]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[4]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    print_val_reg[4]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[5]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    print_val_reg[5]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[6]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    print_val_reg[6]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.200%)  route 0.559ns (72.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.278     0.148    register_file_n_116
    SLICE_X51Y67         FDCE                                         f  print_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.826    -0.863    clk
    SLICE_X51Y67         FDCE                                         r  print_val_reg[9]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.087    -0.522    
    SLICE_X51Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    print_val_reg[9]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.209ns (26.001%)  route 0.595ns (73.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.313     0.184    register_file_n_116
    SLICE_X55Y66         FDCE                                         f  print_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X55Y66         FDCE                                         r  print_val_reg[3]/C
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.087    -0.500    
    SLICE_X55Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    print_val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.209ns (23.299%)  route 0.688ns (76.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.406     0.277    register_file_n_116
    SLICE_X54Y67         FDCE                                         f  print_val_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.826    -0.863    clk
    SLICE_X54Y67         FDCE                                         r  print_val_reg[10]/C
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.087    -0.501    
    SLICE_X54Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    print_val_reg[10]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.209ns (23.299%)  route 0.688ns (76.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.406     0.277    register_file_n_116
    SLICE_X54Y67         FDCE                                         f  print_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.826    -0.863    clk
    SLICE_X54Y67         FDCE                                         r  print_val_reg[8]/C
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.087    -0.501    
    SLICE_X54Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    print_val_reg[8]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.673%)  route 0.674ns (76.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.392     0.263    register_file_n_116
    SLICE_X51Y68         FDCE                                         f  print_val_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.825    -0.864    clk
    SLICE_X51Y68         FDCE                                         r  print_val_reg[11]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.087    -0.523    
    SLICE_X51Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.615    print_val_reg[11]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.878    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_40M
  To Clock:  clk_out1_clk_40M_1

Setup :            0  Failing Endpoints,  Worst Slack       16.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.641ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[12][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 24.043 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    24.043    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    24.561 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807    25.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448    31.939    register_file/reset_sync_reg[0]
    SLICE_X61Y91         FDCE                                         f  register_file/mem_reg[12][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X61Y91         FDCE                                         r  register_file/mem_reg[12][13]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.087    48.986    
    SLICE_X61Y91         FDCE (Recov_fdce_C_CLR)     -0.405    48.581    register_file/mem_reg[12][13]
  -------------------------------------------------------------------
                         required time                         48.581    
                         arrival time                         -31.939    
  -------------------------------------------------------------------
                         slack                                 16.641    

Slack (MET) :             16.641ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[12][19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 24.043 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    24.043    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    24.561 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807    25.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448    31.939    register_file/reset_sync_reg[0]
    SLICE_X61Y91         FDCE                                         f  register_file/mem_reg[12][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X61Y91         FDCE                                         r  register_file/mem_reg[12][19]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.087    48.986    
    SLICE_X61Y91         FDCE (Recov_fdce_C_CLR)     -0.405    48.581    register_file/mem_reg[12][19]
  -------------------------------------------------------------------
                         required time                         48.581    
                         arrival time                         -31.939    
  -------------------------------------------------------------------
                         slack                                 16.641    

Slack (MET) :             16.641ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[12][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 24.043 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    24.043    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    24.561 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807    25.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448    31.939    register_file/reset_sync_reg[0]
    SLICE_X61Y91         FDCE                                         f  register_file/mem_reg[12][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X61Y91         FDCE                                         r  register_file/mem_reg[12][29]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.087    48.986    
    SLICE_X61Y91         FDCE (Recov_fdce_C_CLR)     -0.405    48.581    register_file/mem_reg[12][29]
  -------------------------------------------------------------------
                         required time                         48.581    
                         arrival time                         -31.939    
  -------------------------------------------------------------------
                         slack                                 16.641    

Slack (MET) :             16.685ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[10][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 24.043 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    24.043    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    24.561 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807    25.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448    31.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][29]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.087    48.986    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.361    48.625    register_file/mem_reg[10][29]
  -------------------------------------------------------------------
                         required time                         48.625    
                         arrival time                         -31.939    
  -------------------------------------------------------------------
                         slack                                 16.685    

Slack (MET) :             16.707ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            program_counter/instruction_ptr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        7.756ns  (logic 0.642ns (8.277%)  route 7.114ns (91.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 24.043 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    24.043    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    24.561 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807    25.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.308    31.800    program_counter/instruction_ptr_reg[0]_23
    SLICE_X47Y85         FDCE                                         f  program_counter/instruction_ptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.433    48.437    program_counter/clk_out1
    SLICE_X47Y85         FDCE                                         r  program_counter/instruction_ptr_reg[4]/C
                         clock pessimism              0.562    48.999    
                         clock uncertainty           -0.087    48.912    
    SLICE_X47Y85         FDCE (Recov_fdce_C_CLR)     -0.405    48.507    program_counter/instruction_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                         -31.800    
  -------------------------------------------------------------------
                         slack                                 16.707    

Slack (MET) :             16.727ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[10][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 24.043 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    24.043    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    24.561 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807    25.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448    31.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][10]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.087    48.986    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.319    48.667    register_file/mem_reg[10][10]
  -------------------------------------------------------------------
                         required time                         48.667    
                         arrival time                         -31.939    
  -------------------------------------------------------------------
                         slack                                 16.727    

Slack (MET) :             16.727ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[10][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 24.043 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    24.043    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    24.561 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807    25.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448    31.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][13]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.087    48.986    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.319    48.667    register_file/mem_reg[10][13]
  -------------------------------------------------------------------
                         required time                         48.667    
                         arrival time                         -31.939    
  -------------------------------------------------------------------
                         slack                                 16.727    

Slack (MET) :             16.727ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[10][19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 24.043 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    24.043    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    24.561 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807    25.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448    31.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][19]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.087    48.986    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.319    48.667    register_file/mem_reg[10][19]
  -------------------------------------------------------------------
                         required time                         48.667    
                         arrival time                         -31.939    
  -------------------------------------------------------------------
                         slack                                 16.727    

Slack (MET) :             16.733ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[8][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        7.804ns  (logic 0.642ns (8.227%)  route 7.162ns (91.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 48.510 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 24.043 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    24.043    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    24.561 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807    25.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.355    31.847    register_file/reset_sync_reg[0]
    SLICE_X61Y90         FDCE                                         f  register_file/mem_reg[8][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.506    48.510    register_file/clk_out1
    SLICE_X61Y90         FDCE                                         r  register_file/mem_reg[8][10]/C
                         clock pessimism              0.562    49.072    
                         clock uncertainty           -0.087    48.985    
    SLICE_X61Y90         FDCE (Recov_fdce_C_CLR)     -0.405    48.580    register_file/mem_reg[8][10]
  -------------------------------------------------------------------
                         required time                         48.580    
                         arrival time                         -31.847    
  -------------------------------------------------------------------
                         slack                                 16.733    

Slack (MET) :             16.733ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            register_file/mem_reg[8][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M rise@25.000ns)
  Data Path Delay:        7.804ns  (logic 0.642ns (8.227%)  route 7.162ns (91.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 48.510 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 24.043 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.488 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    24.043    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    24.561 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807    25.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.355    31.847    register_file/reset_sync_reg[0]
    SLICE_X61Y90         FDCE                                         f  register_file/mem_reg[8][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.506    48.510    register_file/clk_out1
    SLICE_X61Y90         FDCE                                         r  register_file/mem_reg[8][13]/C
                         clock pessimism              0.562    49.072    
                         clock uncertainty           -0.087    48.985    
    SLICE_X61Y90         FDCE (Recov_fdce_C_CLR)     -0.405    48.580    register_file/mem_reg[8][13]
  -------------------------------------------------------------------
                         required time                         48.580    
                         arrival time                         -31.847    
  -------------------------------------------------------------------
                         slack                                 16.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X50Y66         FDCE                                         f  print_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X50Y66         FDCE                                         r  print_val_reg[7]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -0.588    print_val_reg[7]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    print_val_reg[2]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[4]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    print_val_reg[4]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[5]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    print_val_reg[5]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[6]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.087    -0.521    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    print_val_reg[6]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.200%)  route 0.559ns (72.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.278     0.148    register_file_n_116
    SLICE_X51Y67         FDCE                                         f  print_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.826    -0.863    clk
    SLICE_X51Y67         FDCE                                         r  print_val_reg[9]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.087    -0.522    
    SLICE_X51Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    print_val_reg[9]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.209ns (26.001%)  route 0.595ns (73.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.313     0.184    register_file_n_116
    SLICE_X55Y66         FDCE                                         f  print_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X55Y66         FDCE                                         r  print_val_reg[3]/C
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.087    -0.500    
    SLICE_X55Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    print_val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.209ns (23.299%)  route 0.688ns (76.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.406     0.277    register_file_n_116
    SLICE_X54Y67         FDCE                                         f  print_val_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.826    -0.863    clk
    SLICE_X54Y67         FDCE                                         r  print_val_reg[10]/C
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.087    -0.501    
    SLICE_X54Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    print_val_reg[10]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.209ns (23.299%)  route 0.688ns (76.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.406     0.277    register_file_n_116
    SLICE_X54Y67         FDCE                                         f  print_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.826    -0.863    clk
    SLICE_X54Y67         FDCE                                         r  print_val_reg[8]/C
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.087    -0.501    
    SLICE_X54Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    print_val_reg[8]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            print_val_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.673%)  route 0.674ns (76.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.392     0.263    register_file_n_116
    SLICE_X51Y68         FDCE                                         f  print_val_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.825    -0.864    clk
    SLICE_X51Y68         FDCE                                         r  print_val_reg[11]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.087    -0.523    
    SLICE_X51Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.615    print_val_reg[11]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.878    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_40M_1
  To Clock:  clk_out1_clk_40M_1

Setup :            0  Failing Endpoints,  Worst Slack       41.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.644ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[12][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X61Y91         FDCE                                         f  register_file/mem_reg[12][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X61Y91         FDCE                                         r  register_file/mem_reg[12][13]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.085    48.989    
    SLICE_X61Y91         FDCE (Recov_fdce_C_CLR)     -0.405    48.584    register_file/mem_reg[12][13]
  -------------------------------------------------------------------
                         required time                         48.584    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 41.644    

Slack (MET) :             41.644ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[12][19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X61Y91         FDCE                                         f  register_file/mem_reg[12][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X61Y91         FDCE                                         r  register_file/mem_reg[12][19]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.085    48.989    
    SLICE_X61Y91         FDCE (Recov_fdce_C_CLR)     -0.405    48.584    register_file/mem_reg[12][19]
  -------------------------------------------------------------------
                         required time                         48.584    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 41.644    

Slack (MET) :             41.644ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[12][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X61Y91         FDCE                                         f  register_file/mem_reg[12][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X61Y91         FDCE                                         r  register_file/mem_reg[12][29]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.085    48.989    
    SLICE_X61Y91         FDCE (Recov_fdce_C_CLR)     -0.405    48.584    register_file/mem_reg[12][29]
  -------------------------------------------------------------------
                         required time                         48.584    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 41.644    

Slack (MET) :             41.688ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[10][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][29]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.085    48.989    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.361    48.628    register_file/mem_reg[10][29]
  -------------------------------------------------------------------
                         required time                         48.628    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 41.688    

Slack (MET) :             41.710ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            program_counter/instruction_ptr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 0.642ns (8.277%)  route 7.114ns (91.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 48.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.308     6.800    program_counter/instruction_ptr_reg[0]_23
    SLICE_X47Y85         FDCE                                         f  program_counter/instruction_ptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.433    48.437    program_counter/clk_out1
    SLICE_X47Y85         FDCE                                         r  program_counter/instruction_ptr_reg[4]/C
                         clock pessimism              0.562    48.999    
                         clock uncertainty           -0.085    48.915    
    SLICE_X47Y85         FDCE (Recov_fdce_C_CLR)     -0.405    48.510    program_counter/instruction_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         48.510    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 41.710    

Slack (MET) :             41.730ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[10][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][10]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.085    48.989    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.319    48.670    register_file/mem_reg[10][10]
  -------------------------------------------------------------------
                         required time                         48.670    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 41.730    

Slack (MET) :             41.730ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[10][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][13]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.085    48.989    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.319    48.670    register_file/mem_reg[10][13]
  -------------------------------------------------------------------
                         required time                         48.670    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 41.730    

Slack (MET) :             41.730ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[10][19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.642ns (8.130%)  route 7.254ns (91.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 48.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.448     6.939    register_file/reset_sync_reg[0]
    SLICE_X60Y91         FDCE                                         f  register_file/mem_reg[10][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.507    48.511    register_file/clk_out1
    SLICE_X60Y91         FDCE                                         r  register_file/mem_reg[10][19]/C
                         clock pessimism              0.562    49.073    
                         clock uncertainty           -0.085    48.989    
    SLICE_X60Y91         FDCE (Recov_fdce_C_CLR)     -0.319    48.670    register_file/mem_reg[10][19]
  -------------------------------------------------------------------
                         required time                         48.670    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 41.730    

Slack (MET) :             41.736ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[8][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 0.642ns (8.227%)  route 7.162ns (91.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 48.510 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.355     6.847    register_file/reset_sync_reg[0]
    SLICE_X61Y90         FDCE                                         f  register_file/mem_reg[8][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.506    48.510    register_file/clk_out1
    SLICE_X61Y90         FDCE                                         r  register_file/mem_reg[8][10]/C
                         clock pessimism              0.562    49.072    
                         clock uncertainty           -0.085    48.988    
    SLICE_X61Y90         FDCE (Recov_fdce_C_CLR)     -0.405    48.583    register_file/mem_reg[8][10]
  -------------------------------------------------------------------
                         required time                         48.583    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                 41.736    

Slack (MET) :             41.736ns  (required time - arrival time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            register_file/mem_reg[8][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_40M_1 rise@50.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 0.642ns (8.227%)  route 7.162ns (91.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 48.510 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.555    -0.957    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.439 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.807     0.368    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.492 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        6.355     6.847    register_file/reset_sync_reg[0]
    SLICE_X61Y90         FDCE                                         f  register_file/mem_reg[8][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clock (IN)
                         net (fo=0)                   0.000    50.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    45.332 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    46.914    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.506    48.510    register_file/clk_out1
    SLICE_X61Y90         FDCE                                         r  register_file/mem_reg[8][13]/C
                         clock pessimism              0.562    49.072    
                         clock uncertainty           -0.085    48.988    
    SLICE_X61Y90         FDCE (Recov_fdce_C_CLR)     -0.405    48.583    register_file/mem_reg[8][13]
  -------------------------------------------------------------------
                         required time                         48.583    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                 41.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X50Y66         FDCE                                         f  print_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X50Y66         FDCE                                         r  print_val_reg[7]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    print_val_reg[7]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    print_val_reg[2]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[4]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    print_val_reg[4]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[5]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    print_val_reg[5]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.438%)  route 0.501ns (70.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.219     0.090    register_file_n_116
    SLICE_X51Y66         FDCE                                         f  print_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[6]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X51Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    print_val_reg[6]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.200%)  route 0.559ns (72.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.278     0.148    register_file_n_116
    SLICE_X51Y67         FDCE                                         f  print_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.826    -0.863    clk
    SLICE_X51Y67         FDCE                                         r  print_val_reg[9]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X51Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.701    print_val_reg[9]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.209ns (26.001%)  route 0.595ns (73.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.313     0.184    register_file_n_116
    SLICE_X55Y66         FDCE                                         f  print_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.827    -0.862    clk
    SLICE_X55Y66         FDCE                                         r  print_val_reg[3]/C
                         clock pessimism              0.275    -0.587    
    SLICE_X55Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    print_val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.209ns (23.299%)  route 0.688ns (76.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.406     0.277    register_file_n_116
    SLICE_X54Y67         FDCE                                         f  print_val_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.826    -0.863    clk
    SLICE_X54Y67         FDCE                                         r  print_val_reg[10]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X54Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.655    print_val_reg[10]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.209ns (23.299%)  route 0.688ns (76.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.406     0.277    register_file_n_116
    SLICE_X54Y67         FDCE                                         f  print_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.826    -0.863    clk
    SLICE_X54Y67         FDCE                                         r  print_val_reg[8]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X54Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.655    print_val_reg[8]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 reset_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            print_val_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_40M_1 rise@0.000ns - clk_out1_clk_40M_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.673%)  route 0.674ns (76.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.561    -0.620    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  reset_sync_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.175    register_file/Q[0]
    SLICE_X49Y62                                                      r  register_file/mem[30][31]_i_3/I0
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 f  register_file/mem[30][31]_i_3/O
                         net (fo=1053, routed)        0.392     0.263    register_file_n_116
    SLICE_X51Y68         FDCE                                         f  print_val_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.825    -0.864    clk
    SLICE_X51Y68         FDCE                                         r  print_val_reg[11]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X51Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.702    print_val_reg[11]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.965    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_40M
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.710ns  (logic 12.004ns (35.611%)  route 21.705ns (64.389%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.780    22.885    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/I0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.009 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.778    23.788    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/I1
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.787    24.698    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I1
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124    24.822 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.793    25.615    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[0]_inst_i_1/I3
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.124    25.739 r  seven_seg_disp_dut/LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.478    29.217    LED_out_OBUF[0]
    U7                                                                r  LED_out_OBUF[0]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         3.531    32.749 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.749    LED_out[0]
    U7                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.642ns  (logic 12.236ns (36.371%)  route 21.406ns (63.629%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.780    22.885    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/I0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.009 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.778    23.788    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/I1
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.787    24.698    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I1
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124    24.822 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.793    25.615    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[4]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.150    25.765 r  seven_seg_disp_dut/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.179    28.944    LED_out_OBUF[4]
    U8                                                                r  LED_out_OBUF[4]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         3.737    32.681 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    32.681    LED_out[4]
    U8                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.590ns  (logic 12.243ns (36.447%)  route 21.348ns (63.553%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.780    22.885    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/I0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.009 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.778    23.788    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/I1
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.787    24.698    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I1
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124    24.822 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.791    25.613    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[3]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.150    25.763 r  seven_seg_disp_dut/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.123    28.886    LED_out_OBUF[3]
    V8                                                                r  LED_out_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         3.744    32.629 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.629    LED_out[3]
    V8                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.565ns  (logic 11.993ns (35.730%)  route 21.573ns (64.270%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.777    22.882    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39/I5
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    23.006 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.818    23.824    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14/I0
    SLICE_X62Y63         LUT6 (Prop_lut6_I0_O)        0.124    23.948 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.789    24.738    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y63                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3/I5
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.862 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833    25.695    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[2]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.124    25.819 r  seven_seg_disp_dut/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.265    29.085    LED_out_OBUF[2]
    U5                                                                r  LED_out_OBUF[2]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         3.520    32.605 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.605    LED_out[2]
    U5                                                                r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.419ns  (logic 12.235ns (36.611%)  route 21.184ns (63.389%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.777    22.882    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39/I5
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    23.006 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.818    23.824    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14/I0
    SLICE_X62Y63         LUT6 (Prop_lut6_I0_O)        0.124    23.948 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.789    24.738    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3/I5
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.862 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833    25.695    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y62                                                      f  seven_seg_disp_dut/LED_out_OBUF[5]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.154    25.849 r  seven_seg_disp_dut/LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.877    28.726    LED_out_OBUF[5]
    W6                                                                r  LED_out_OBUF[5]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         3.732    32.458 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    32.458    LED_out[5]
    W6                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.390ns  (logic 11.984ns (35.890%)  route 21.406ns (64.110%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.777    22.882    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39/I5
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    23.006 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.818    23.824    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14/I0
    SLICE_X62Y63         LUT6 (Prop_lut6_I0_O)        0.124    23.948 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.789    24.738    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y63                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3/I5
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.862 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.838    25.700    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_1/I1
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.124    25.824 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.094    28.918    LED_out_OBUF[6]
    W7                                                                r  LED_out_OBUF[6]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.511    32.429 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    32.429    LED_out[6]
    W7                                                                r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.385ns  (logic 11.977ns (35.877%)  route 21.407ns (64.123%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.780    22.885    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/I0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.009 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.778    23.788    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/I1
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.787    24.698    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I1
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124    24.822 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.791    25.613    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[1]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.124    25.737 r  seven_seg_disp_dut/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.182    28.920    LED_out_OBUF[1]
    V5                                                                r  LED_out_OBUF[1]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.504    32.424 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.424    LED_out[1]
    V5                                                                r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Anode_Activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.812ns  (logic 4.404ns (49.983%)  route 4.407ns (50.017%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.620    -0.892    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.374 r  seven_seg_disp_dut/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.330     0.956    seven_seg_disp_dut/LED_activating_counter[1]
    SLICE_X64Y62                                                      r  seven_seg_disp_dut/Anode_Activate_OBUF[3]_inst_i_1/I1
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.152     1.108 r  seven_seg_disp_dut/Anode_Activate_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.077     4.185    Anode_Activate_OBUF[3]
    W4                                                                r  Anode_Activate_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         3.734     7.920 r  Anode_Activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.920    Anode_Activate[3]
    W4                                                                r  Anode_Activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 4.371ns (49.907%)  route 4.387ns (50.093%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.620    -0.892    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.374 f  seven_seg_disp_dut/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.340     0.966    seven_seg_disp_dut/LED_activating_counter[1]
    SLICE_X64Y62                                                      f  seven_seg_disp_dut/Anode_Activate_OBUF[1]_inst_i_1/I1
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.150     1.116 r  seven_seg_disp_dut/Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.047     4.163    Anode_Activate_OBUF[1]
    U4                                                                r  Anode_Activate_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         3.703     7.866 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.866    Anode_Activate[1]
    U4                                                                r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Anode_Activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 4.165ns (50.575%)  route 4.070ns (49.425%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.620    -0.892    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.374 r  seven_seg_disp_dut/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.330     0.956    seven_seg_disp_dut/LED_activating_counter[1]
    SLICE_X64Y62                                                      r  seven_seg_disp_dut/Anode_Activate_OBUF[2]_inst_i_1/I0
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.124     1.080 r  seven_seg_disp_dut/Anode_Activate_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.740     3.820    Anode_Activate_OBUF[2]
    V4                                                                r  Anode_Activate_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.343 r  Anode_Activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.343    Anode_Activate[2]
    V4                                                                r  Anode_Activate[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Anode_Activate[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.413ns (57.798%)  route 1.032ns (42.202%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.305    -0.124    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y62                                                      f  seven_seg_disp_dut/Anode_Activate_OBUF[0]_inst_i_1/I1
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.045    -0.079 r  seven_seg_disp_dut/Anode_Activate_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.727     0.647    Anode_Activate_OBUF[0]
    U2                                                                r  Anode_Activate_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.852 r  Anode_Activate_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.852    Anode_Activate[0]
    U2                                                                r  Anode_Activate[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Anode_Activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.433ns (54.961%)  route 1.174ns (45.039%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.386    -0.043    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y62                                                      f  seven_seg_disp_dut/Anode_Activate_OBUF[2]_inst_i_1/I1
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.002 r  seven_seg_disp_dut/Anode_Activate_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.788     0.790    Anode_Activate_OBUF[2]
    V4                                                                r  Anode_Activate_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.014 r  Anode_Activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.014    Anode_Activate[2]
    V4                                                                r  Anode_Activate[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.476ns (54.930%)  route 1.211ns (45.070%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.305    -0.124    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y62                                                      r  seven_seg_disp_dut/Anode_Activate_OBUF[1]_inst_i_1/I0
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.046    -0.078 r  seven_seg_disp_dut/Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.906     0.828    Anode_Activate_OBUF[1]
    U4                                                                r  Anode_Activate_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         1.266     2.094 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.094    Anode_Activate[1]
    U4                                                                r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.549ns (56.507%)  route 1.192ns (43.493%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.157    -0.273    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I5
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.208    -0.020    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[5]_inst_i_1/I1
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.045     0.025 r  seven_seg_disp_dut/LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.828     0.853    LED_out_OBUF[5]
    W6                                                                r  LED_out_OBUF[5]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         1.295     2.148 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.148    LED_out[5]
    W6                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Anode_Activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.492ns (53.478%)  route 1.298ns (46.522%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.386    -0.043    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y62                                                      r  seven_seg_disp_dut/Anode_Activate_OBUF[3]_inst_i_1/I0
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.044     0.001 r  seven_seg_disp_dut/Anode_Activate_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.912     0.913    Anode_Activate_OBUF[3]
    W4                                                                r  Anode_Activate_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         1.284     2.197 r  Anode_Activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.197    Anode_Activate[3]
    W4                                                                r  Anode_Activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.475ns (51.427%)  route 1.393ns (48.573%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.157    -0.273    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I5
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.208    -0.020    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      f  seven_seg_disp_dut/LED_out_OBUF[2]_inst_i_1/I1
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.045     0.025 r  seven_seg_disp_dut/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.028     1.054    LED_out_OBUF[2]
    U5                                                                r  LED_out_OBUF[2]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.275 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.275    LED_out[2]
    U5                                                                r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.460ns (50.778%)  route 1.415ns (49.222%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.157    -0.273    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I5
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.279     0.051    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[1]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.096 r  seven_seg_disp_dut/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.979     1.076    LED_out_OBUF[1]
    V5                                                                r  LED_out_OBUF[1]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.281 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.281    LED_out[1]
    V5                                                                r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.891ns  (logic 1.466ns (50.709%)  route 1.425ns (49.291%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.322    -0.107    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X62Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_4/I3
    SLICE_X62Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.062 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.124     0.062    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.107 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.978     1.086    LED_out_OBUF[6]
    W7                                                                r  LED_out_OBUF[6]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.297 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.297    LED_out[6]
    W7                                                                r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.557ns (52.554%)  route 1.406ns (47.446%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.157    -0.273    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I5
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.279     0.051    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[3]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.096 r  seven_seg_disp_dut/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.971     1.067    LED_out_OBUF[3]
    V8                                                                r  LED_out_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         1.303     2.370 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.370    LED_out[3]
    V8                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.966ns  (logic 1.553ns (52.354%)  route 1.413ns (47.646%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.157    -0.273    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I5
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.279     0.051    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[4]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.046     0.097 r  seven_seg_disp_dut/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.978     1.075    LED_out_OBUF[4]
    U8                                                                r  LED_out_OBUF[4]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         1.298     2.373 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.373    LED_out[4]
    U8                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_40M_1
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.710ns  (logic 12.004ns (35.611%)  route 21.705ns (64.389%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.780    22.885    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/I0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.009 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.778    23.788    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/I1
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.787    24.698    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I1
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124    24.822 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.793    25.615    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[0]_inst_i_1/I3
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.124    25.739 r  seven_seg_disp_dut/LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.478    29.217    LED_out_OBUF[0]
    U7                                                                r  LED_out_OBUF[0]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         3.531    32.749 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.749    LED_out[0]
    U7                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.642ns  (logic 12.236ns (36.371%)  route 21.406ns (63.629%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.780    22.885    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/I0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.009 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.778    23.788    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/I1
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.787    24.698    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I1
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124    24.822 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.793    25.615    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[4]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.150    25.765 r  seven_seg_disp_dut/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.179    28.944    LED_out_OBUF[4]
    U8                                                                r  LED_out_OBUF[4]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         3.737    32.681 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    32.681    LED_out[4]
    U8                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.590ns  (logic 12.243ns (36.447%)  route 21.348ns (63.553%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.780    22.885    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/I0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.009 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.778    23.788    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/I1
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.787    24.698    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I1
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124    24.822 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.791    25.613    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[3]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.150    25.763 r  seven_seg_disp_dut/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.123    28.886    LED_out_OBUF[3]
    V8                                                                r  LED_out_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         3.744    32.629 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.629    LED_out[3]
    V8                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.565ns  (logic 11.993ns (35.730%)  route 21.573ns (64.270%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.777    22.882    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39/I5
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    23.006 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.818    23.824    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14/I0
    SLICE_X62Y63         LUT6 (Prop_lut6_I0_O)        0.124    23.948 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.789    24.738    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y63                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3/I5
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.862 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833    25.695    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[2]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.124    25.819 r  seven_seg_disp_dut/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.265    29.085    LED_out_OBUF[2]
    U5                                                                r  LED_out_OBUF[2]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         3.520    32.605 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.605    LED_out[2]
    U5                                                                r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.419ns  (logic 12.235ns (36.611%)  route 21.184ns (63.389%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.777    22.882    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39/I5
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    23.006 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.818    23.824    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14/I0
    SLICE_X62Y63         LUT6 (Prop_lut6_I0_O)        0.124    23.948 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.789    24.738    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3/I5
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.862 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833    25.695    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y62                                                      f  seven_seg_disp_dut/LED_out_OBUF[5]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.154    25.849 r  seven_seg_disp_dut/LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.877    28.726    LED_out_OBUF[5]
    W6                                                                r  LED_out_OBUF[5]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         3.732    32.458 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    32.458    LED_out[5]
    W6                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.390ns  (logic 11.984ns (35.890%)  route 21.406ns (64.110%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.777    22.882    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39/I5
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    23.006 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.818    23.824    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_39_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14/I0
    SLICE_X62Y63         LUT6 (Prop_lut6_I0_O)        0.124    23.948 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.789    24.738    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y63                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3/I5
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.862 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.838    25.700    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_1/I1
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.124    25.824 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.094    28.918    LED_out_OBUF[6]
    W7                                                                r  LED_out_OBUF[6]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.511    32.429 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    32.429    LED_out[6]
    W7                                                                r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 print_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.385ns  (logic 11.977ns (35.877%)  route 21.407ns (64.123%))
  Logic Levels:           32  (CARRY4=13 LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.551    -0.961    clk
    SLICE_X51Y66         FDCE                                         r  print_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  print_val_reg[2]/Q
                         net (fo=31, routed)          2.133     1.628    seven_seg_disp_dut/Q[2]
    SLICE_X55Y56                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/I2
    SLICE_X55Y56         LUT3 (Prop_lut3_I2_O)        0.124     1.752 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484/O
                         net (fo=4, routed)           1.217     2.969    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_484_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/I0
    SLICE_X56Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.093 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688/O
                         net (fo=1, routed)           0.000     3.093    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_688_n_0
    SLICE_X56Y61                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/S[1]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.626 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576/CO[3]
                         net (fo=1, routed)           0.000     3.626    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_576_n_0
    SLICE_X56Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/CI
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.949 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442/O[1]
                         net (fo=3, routed)           1.562     5.511    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_442_n_6
    SLICE_X58Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/I2
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.306     5.817 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445/O
                         net (fo=2, routed)           0.825     6.642    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_445_n_0
    SLICE_X58Y57                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/I0
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.152     6.794 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336/O
                         net (fo=2, routed)           1.056     7.851    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_336_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/I0
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340/O
                         net (fo=1, routed)           0.000     8.177    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_340_n_0
    SLICE_X57Y58                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/S[0]
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223/CO[3]
                         net (fo=1, routed)           0.000     8.709    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_223_n_0
    SLICE_X57Y59                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CI
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.823    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_137_n_0
    SLICE_X57Y60                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/CI
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.045 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217/O[0]
                         net (fo=8, routed)           1.189    10.234    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_217_n_7
    SLICE_X55Y68                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/I1
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.299    10.533 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315/O
                         net (fo=2, routed)           0.843    11.375    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_315_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/I3
    SLICE_X56Y67         LUT4 (Prop_lut4_I3_O)        0.124    11.499 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318/O
                         net (fo=1, routed)           0.000    11.499    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_318_n_0
    SLICE_X56Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/S[2]
    SLICE_X56Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.749 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216/O[2]
                         net (fo=3, routed)           0.596    12.345    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_216_n_5
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/I1
    SLICE_X55Y67         LUT2 (Prop_lut2_I1_O)        0.301    12.646 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313/O
                         net (fo=1, routed)           0.000    12.646    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_313_n_0
    SLICE_X55Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/S[0]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.893 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215/O[0]
                         net (fo=1, routed)           0.820    13.714    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_215_n_7
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/I1
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.299    14.013 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.000    14.013    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_129_n_0
    SLICE_X58Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/S[3]
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.414 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77/CO[3]
                         net (fo=1, routed)           0.000    14.414    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/CI
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.636 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63/O[0]
                         net (fo=7, routed)           0.826    15.462    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_63_n_7
    SLICE_X60Y66                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/I0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.299    15.761 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78/O
                         net (fo=10, routed)          1.091    16.852    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_78_n_0
    SLICE_X60Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/I2
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124    16.976 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32/O
                         net (fo=10, routed)          1.125    18.101    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_32_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/I1
    SLICE_X63Y65         LUT2 (Prop_lut2_I1_O)        0.124    18.225 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.225    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y65                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/S[1]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.775 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.775    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_24_n_0
    SLICE_X63Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/CI
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.109 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8/O[1]
                         net (fo=13, routed)          0.995    20.104    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_8_n_6
    SLICE_X60Y66                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/I4
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.331    20.435 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116/O
                         net (fo=2, routed)           0.810    21.245    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_116_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/I2
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348    21.593 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.000    21.593    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_119_n_0
    SLICE_X61Y67                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/S[2]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.991 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.991    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y68                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CI
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.105 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22/CO[3]
                         net (fo=3, routed)           0.780    22.885    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y64                                                      f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/I0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    23.009 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.778    23.788    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_16_n_0
    SLICE_X62Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/I1
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.787    24.698    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I1
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124    24.822 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.791    25.613    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[1]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.124    25.737 r  seven_seg_disp_dut/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.182    28.920    LED_out_OBUF[1]
    V5                                                                r  LED_out_OBUF[1]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.504    32.424 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.424    LED_out[1]
    V5                                                                r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Anode_Activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.812ns  (logic 4.404ns (49.983%)  route 4.407ns (50.017%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.620    -0.892    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.374 r  seven_seg_disp_dut/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.330     0.956    seven_seg_disp_dut/LED_activating_counter[1]
    SLICE_X64Y62                                                      r  seven_seg_disp_dut/Anode_Activate_OBUF[3]_inst_i_1/I1
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.152     1.108 r  seven_seg_disp_dut/Anode_Activate_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.077     4.185    Anode_Activate_OBUF[3]
    W4                                                                r  Anode_Activate_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         3.734     7.920 r  Anode_Activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.920    Anode_Activate[3]
    W4                                                                r  Anode_Activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 4.371ns (49.907%)  route 4.387ns (50.093%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.620    -0.892    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.374 f  seven_seg_disp_dut/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.340     0.966    seven_seg_disp_dut/LED_activating_counter[1]
    SLICE_X64Y62                                                      f  seven_seg_disp_dut/Anode_Activate_OBUF[1]_inst_i_1/I1
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.150     1.116 r  seven_seg_disp_dut/Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.047     4.163    Anode_Activate_OBUF[1]
    U4                                                                r  Anode_Activate_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         3.703     7.866 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.866    Anode_Activate[1]
    U4                                                                r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Anode_Activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 4.165ns (50.575%)  route 4.070ns (49.425%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.620    -0.892    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.374 r  seven_seg_disp_dut/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.330     0.956    seven_seg_disp_dut/LED_activating_counter[1]
    SLICE_X64Y62                                                      r  seven_seg_disp_dut/Anode_Activate_OBUF[2]_inst_i_1/I0
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.124     1.080 r  seven_seg_disp_dut/Anode_Activate_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.740     3.820    Anode_Activate_OBUF[2]
    V4                                                                r  Anode_Activate_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.343 r  Anode_Activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.343    Anode_Activate[2]
    V4                                                                r  Anode_Activate[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Anode_Activate[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.413ns (57.798%)  route 1.032ns (42.202%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.305    -0.124    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y62                                                      f  seven_seg_disp_dut/Anode_Activate_OBUF[0]_inst_i_1/I1
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.045    -0.079 r  seven_seg_disp_dut/Anode_Activate_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.727     0.647    Anode_Activate_OBUF[0]
    U2                                                                r  Anode_Activate_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.852 r  Anode_Activate_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.852    Anode_Activate[0]
    U2                                                                r  Anode_Activate[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Anode_Activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.433ns (54.961%)  route 1.174ns (45.039%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 f  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.386    -0.043    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y62                                                      f  seven_seg_disp_dut/Anode_Activate_OBUF[2]_inst_i_1/I1
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.002 r  seven_seg_disp_dut/Anode_Activate_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.788     0.790    Anode_Activate_OBUF[2]
    V4                                                                r  Anode_Activate_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.014 r  Anode_Activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.014    Anode_Activate[2]
    V4                                                                r  Anode_Activate[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.476ns (54.930%)  route 1.211ns (45.070%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.305    -0.124    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y62                                                      r  seven_seg_disp_dut/Anode_Activate_OBUF[1]_inst_i_1/I0
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.046    -0.078 r  seven_seg_disp_dut/Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.906     0.828    Anode_Activate_OBUF[1]
    U4                                                                r  Anode_Activate_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         1.266     2.094 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.094    Anode_Activate[1]
    U4                                                                r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.549ns (56.507%)  route 1.192ns (43.493%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.157    -0.273    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I5
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.208    -0.020    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[5]_inst_i_1/I1
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.045     0.025 r  seven_seg_disp_dut/LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.828     0.853    LED_out_OBUF[5]
    W6                                                                r  LED_out_OBUF[5]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         1.295     2.148 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.148    LED_out[5]
    W6                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Anode_Activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.492ns (53.478%)  route 1.298ns (46.522%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.386    -0.043    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y62                                                      r  seven_seg_disp_dut/Anode_Activate_OBUF[3]_inst_i_1/I0
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.044     0.001 r  seven_seg_disp_dut/Anode_Activate_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.912     0.913    Anode_Activate_OBUF[3]
    W4                                                                r  Anode_Activate_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         1.284     2.197 r  Anode_Activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.197    Anode_Activate[3]
    W4                                                                r  Anode_Activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.475ns (51.427%)  route 1.393ns (48.573%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.157    -0.273    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I5
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 f  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.208    -0.020    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      f  seven_seg_disp_dut/LED_out_OBUF[2]_inst_i_1/I1
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.045     0.025 r  seven_seg_disp_dut/LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.028     1.054    LED_out_OBUF[2]
    U5                                                                r  LED_out_OBUF[2]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.275 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.275    LED_out[2]
    U5                                                                r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.460ns (50.778%)  route 1.415ns (49.222%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.157    -0.273    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I5
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.279     0.051    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[1]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.096 r  seven_seg_disp_dut/LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.979     1.076    LED_out_OBUF[1]
    V5                                                                r  LED_out_OBUF[1]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.281 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.281    LED_out[1]
    V5                                                                r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.891ns  (logic 1.466ns (50.709%)  route 1.425ns (49.291%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.322    -0.107    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X62Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_4/I3
    SLICE_X62Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.062 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.124     0.062    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.107 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.978     1.086    LED_out_OBUF[6]
    W7                                                                r  LED_out_OBUF[6]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.297 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.297    LED_out[6]
    W7                                                                r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.557ns (52.554%)  route 1.406ns (47.446%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.157    -0.273    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I5
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.279     0.051    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[3]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.096 r  seven_seg_disp_dut/LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.971     1.067    LED_out_OBUF[3]
    V8                                                                r  LED_out_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         1.303     2.370 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.370    LED_out[3]
    V8                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_disp_dut/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.966ns  (logic 1.553ns (52.354%)  route 1.413ns (47.646%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.588    -0.593    seven_seg_disp_dut/clk_out1
    SLICE_X60Y63         FDCE                                         r  seven_seg_disp_dut/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  seven_seg_disp_dut/refresh_counter_reg[17]/Q
                         net (fo=12, routed)          0.157    -0.273    seven_seg_disp_dut/LED_activating_counter[0]
    SLICE_X64Y63                                                      r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/I5
    SLICE_X64Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.279     0.051    seven_seg_disp_dut/LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y62                                                      r  seven_seg_disp_dut/LED_out_OBUF[4]_inst_i_1/I2
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.046     0.097 r  seven_seg_disp_dut/LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.978     1.075    LED_out_OBUF[4]
    U8                                                                r  LED_out_OBUF[4]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         1.298     2.373 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.373    LED_out[4]
    U8                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_40M
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_40M'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_40M_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_40M fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clk_40M_dut/inst/clk_in1
    W5                                                                f  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   f  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_40M_dut/inst/clkfbout_clk_40M
    BUFGCTRL_X0Y1                                                     f  clk_40M_dut/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_40M_dut/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_40M_dut/inst/clkfbout_buf_clk_40M
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_40M_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_40M'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_40M_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_40M_dut/inst/clkfbout_clk_40M
    BUFGCTRL_X0Y1                                                     r  clk_40M_dut/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_40M_dut/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_40M_dut/inst/clkfbout_buf_clk_40M
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_40M_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_40M_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_40M_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_40M_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clk_40M_dut/inst/clk_in1
    W5                                                                f  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   f  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.752 f  clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.282    clk_40M_dut/inst/clkfbout_clk_40M
    BUFGCTRL_X0Y1                                                     f  clk_40M_dut/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_40M_dut/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.127    clk_40M_dut/inst/clkfbout_buf_clk_40M
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_40M_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_40M_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_40M_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_40M_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_40M_dut/inst/clkfbout_clk_40M
    BUFGCTRL_X0Y1                                                     r  clk_40M_dut/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_40M_dut/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_40M_dut/inst/clkfbout_buf_clk_40M
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_40M

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_sync_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 1.577ns (25.481%)  route 4.611ns (74.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                                                               r  reset_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.606     5.059    reset_IBUF
    SLICE_X46Y56                                                      r  reset_sync[1]_i_1/I0
    SLICE_X46Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.183 f  reset_sync[1]_i_1/O
                         net (fo=2, routed)           1.005     6.188    reset_sync[1]_i_1_n_0
    SLICE_X50Y62         FDCE                                         f  reset_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.438    -1.558    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_sync_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 1.577ns (25.481%)  route 4.611ns (74.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                                                               r  reset_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.606     5.059    reset_IBUF
    SLICE_X46Y56                                                      r  reset_sync[1]_i_1/I0
    SLICE_X46Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.183 f  reset_sync[1]_i_1/O
                         net (fo=2, routed)           1.005     6.188    reset_sync[1]_i_1_n_0
    SLICE_X50Y62         FDCE                                         f  reset_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.438    -1.558    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_sync_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.269ns  (logic 0.266ns (11.720%)  route 2.003ns (88.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                                                               r  reset_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.575     1.796    reset_IBUF
    SLICE_X46Y56                                                      r  reset_sync[1]_i_1/I0
    SLICE_X46Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.841 f  reset_sync[1]_i_1/O
                         net (fo=2, routed)           0.428     2.269    reset_sync[1]_i_1_n_0
    SLICE_X50Y62         FDCE                                         f  reset_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.830    -0.859    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_sync_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.269ns  (logic 0.266ns (11.720%)  route 2.003ns (88.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                                                               r  reset_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.575     1.796    reset_IBUF
    SLICE_X46Y56                                                      r  reset_sync[1]_i_1/I0
    SLICE_X46Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.841 f  reset_sync[1]_i_1/O
                         net (fo=2, routed)           0.428     2.269    reset_sync[1]_i_1_n_0
    SLICE_X50Y62         FDCE                                         f  reset_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.830    -0.859    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_40M_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_sync_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 1.577ns (25.481%)  route 4.611ns (74.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                                                               r  reset_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.606     5.059    reset_IBUF
    SLICE_X46Y56                                                      r  reset_sync[1]_i_1/I0
    SLICE_X46Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.183 f  reset_sync[1]_i_1/O
                         net (fo=2, routed)           1.005     6.188    reset_sync[1]_i_1_n_0
    SLICE_X50Y62         FDCE                                         f  reset_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.438    -1.558    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_sync_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 1.577ns (25.481%)  route 4.611ns (74.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                                                               r  reset_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.606     5.059    reset_IBUF
    SLICE_X46Y56                                                      r  reset_sync[1]_i_1/I0
    SLICE_X46Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.183 f  reset_sync[1]_i_1/O
                         net (fo=2, routed)           1.005     6.188    reset_sync[1]_i_1_n_0
    SLICE_X50Y62         FDCE                                         f  reset_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        1.438    -1.558    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_sync_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.269ns  (logic 0.266ns (11.720%)  route 2.003ns (88.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                                                               r  reset_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.575     1.796    reset_IBUF
    SLICE_X46Y56                                                      r  reset_sync[1]_i_1/I0
    SLICE_X46Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.841 f  reset_sync[1]_i_1/O
                         net (fo=2, routed)           0.428     2.269    reset_sync[1]_i_1_n_0
    SLICE_X50Y62         FDCE                                         f  reset_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.830    -0.859    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_sync_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_40M_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.269ns  (logic 0.266ns (11.720%)  route 2.003ns (88.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                                                               r  reset_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.575     1.796    reset_IBUF
    SLICE_X46Y56                                                      r  reset_sync[1]_i_1/I0
    SLICE_X46Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.841 f  reset_sync[1]_i_1/O
                         net (fo=2, routed)           0.428     2.269    reset_sync[1]_i_1_n_0
    SLICE_X50Y62         FDCE                                         f  reset_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_40M_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_40M_dut/inst/clk_in1
    W5                                                                r  clk_40M_dut/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_40M_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_40M_dut/inst/clk_in1_clk_40M
    MMCME2_ADV_X1Y0                                                   r  clk_40M_dut/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_40M_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_40M_dut/inst/clk_out1_clk_40M
    BUFGCTRL_X0Y0                                                     r  clk_40M_dut/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_40M_dut/inst/clkout1_buf/O
                         net (fo=1567, routed)        0.830    -0.859    clk
    SLICE_X50Y62         FDCE                                         r  reset_sync_reg[1]/C





