
f767-GitHub-v5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008900  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000904  08008b00  08008b00  00018b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009404  08009404  00023f8c  2**0
                  CONTENTS
  4 .ARM          00000008  08009404  08009404  00019404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800940c  0800940c  00023f8c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800940c  0800940c  0001940c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009410  08009410  00019410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00003f8c  20000000  08009414  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  20003f8c  0800d3a0  00023f8c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004364  0800d3a0  00024364  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00023f8c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016ada  00000000  00000000  00023fba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000301c  00000000  00000000  0003aa94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001280  00000000  00000000  0003dab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001170  00000000  00000000  0003ed30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a386  00000000  00000000  0003fea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001806e  00000000  00000000  0006a226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010241d  00000000  00000000  00082294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001846b1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005550  00000000  00000000  00184704  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20003f8c 	.word	0x20003f8c
 800021c:	00000000 	.word	0x00000000
 8000220:	08008ae8 	.word	0x08008ae8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20003f90 	.word	0x20003f90
 800023c:	08008ae8 	.word	0x08008ae8

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80005ea:	4b0c      	ldr	r3, [pc, #48]	; (800061c <MX_DMA_Init+0x38>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	4a0b      	ldr	r2, [pc, #44]	; (800061c <MX_DMA_Init+0x38>)
 80005f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005f4:	6313      	str	r3, [r2, #48]	; 0x30
 80005f6:	4b09      	ldr	r3, [pc, #36]	; (800061c <MX_DMA_Init+0x38>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8000602:	2200      	movs	r2, #0
 8000604:	2100      	movs	r1, #0
 8000606:	2044      	movs	r0, #68	; 0x44
 8000608:	f003 f9cd 	bl	80039a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800060c:	2044      	movs	r0, #68	; 0x44
 800060e:	f003 f9e6 	bl	80039de <HAL_NVIC_EnableIRQ>

}
 8000612:	bf00      	nop
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	40023800 	.word	0x40023800

08000620 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b08a      	sub	sp, #40	; 0x28
 8000624:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000626:	f107 0314 	add.w	r3, r7, #20
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]
 800062e:	605a      	str	r2, [r3, #4]
 8000630:	609a      	str	r2, [r3, #8]
 8000632:	60da      	str	r2, [r3, #12]
 8000634:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000636:	4b3e      	ldr	r3, [pc, #248]	; (8000730 <MX_GPIO_Init+0x110>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063a:	4a3d      	ldr	r2, [pc, #244]	; (8000730 <MX_GPIO_Init+0x110>)
 800063c:	f043 0310 	orr.w	r3, r3, #16
 8000640:	6313      	str	r3, [r2, #48]	; 0x30
 8000642:	4b3b      	ldr	r3, [pc, #236]	; (8000730 <MX_GPIO_Init+0x110>)
 8000644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000646:	f003 0310 	and.w	r3, r3, #16
 800064a:	613b      	str	r3, [r7, #16]
 800064c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800064e:	4b38      	ldr	r3, [pc, #224]	; (8000730 <MX_GPIO_Init+0x110>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000652:	4a37      	ldr	r2, [pc, #220]	; (8000730 <MX_GPIO_Init+0x110>)
 8000654:	f043 0320 	orr.w	r3, r3, #32
 8000658:	6313      	str	r3, [r2, #48]	; 0x30
 800065a:	4b35      	ldr	r3, [pc, #212]	; (8000730 <MX_GPIO_Init+0x110>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065e:	f003 0320 	and.w	r3, r3, #32
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000666:	4b32      	ldr	r3, [pc, #200]	; (8000730 <MX_GPIO_Init+0x110>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066a:	4a31      	ldr	r2, [pc, #196]	; (8000730 <MX_GPIO_Init+0x110>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6313      	str	r3, [r2, #48]	; 0x30
 8000672:	4b2f      	ldr	r3, [pc, #188]	; (8000730 <MX_GPIO_Init+0x110>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800067e:	4b2c      	ldr	r3, [pc, #176]	; (8000730 <MX_GPIO_Init+0x110>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	4a2b      	ldr	r2, [pc, #172]	; (8000730 <MX_GPIO_Init+0x110>)
 8000684:	f043 0302 	orr.w	r3, r3, #2
 8000688:	6313      	str	r3, [r2, #48]	; 0x30
 800068a:	4b29      	ldr	r3, [pc, #164]	; (8000730 <MX_GPIO_Init+0x110>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	f003 0302 	and.w	r3, r3, #2
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000696:	4b26      	ldr	r3, [pc, #152]	; (8000730 <MX_GPIO_Init+0x110>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069a:	4a25      	ldr	r2, [pc, #148]	; (8000730 <MX_GPIO_Init+0x110>)
 800069c:	f043 0304 	orr.w	r3, r3, #4
 80006a0:	6313      	str	r3, [r2, #48]	; 0x30
 80006a2:	4b23      	ldr	r3, [pc, #140]	; (8000730 <MX_GPIO_Init+0x110>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a6:	f003 0304 	and.w	r3, r3, #4
 80006aa:	603b      	str	r3, [r7, #0]
 80006ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80006ae:	2200      	movs	r2, #0
 80006b0:	f647 0110 	movw	r1, #30736	; 0x7810
 80006b4:	481f      	ldr	r0, [pc, #124]	; (8000734 <MX_GPIO_Init+0x114>)
 80006b6:	f003 fed5 	bl	8004464 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2110      	movs	r1, #16
 80006be:	481e      	ldr	r0, [pc, #120]	; (8000738 <MX_GPIO_Init+0x118>)
 80006c0:	f003 fed0 	bl	8004464 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 80006c4:	2200      	movs	r2, #0
 80006c6:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 80006ca:	481c      	ldr	r0, [pc, #112]	; (800073c <MX_GPIO_Init+0x11c>)
 80006cc:	f003 feca 	bl	8004464 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE4 PE11 PE12 PE13
                           PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80006d0:	f647 0310 	movw	r3, #30736	; 0x7810
 80006d4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d6:	2301      	movs	r3, #1
 80006d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006da:	2300      	movs	r3, #0
 80006dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006de:	2300      	movs	r3, #0
 80006e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006e2:	f107 0314 	add.w	r3, r7, #20
 80006e6:	4619      	mov	r1, r3
 80006e8:	4812      	ldr	r0, [pc, #72]	; (8000734 <MX_GPIO_Init+0x114>)
 80006ea:	f003 fd0f 	bl	800410c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80006ee:	2310      	movs	r3, #16
 80006f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f2:	2301      	movs	r3, #1
 80006f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fa:	2300      	movs	r3, #0
 80006fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	4619      	mov	r1, r3
 8000704:	480c      	ldr	r0, [pc, #48]	; (8000738 <MX_GPIO_Init+0x118>)
 8000706:	f003 fd01 	bl	800410c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800070a:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 800070e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000710:	2301      	movs	r3, #1
 8000712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000714:	2300      	movs	r3, #0
 8000716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000718:	2300      	movs	r3, #0
 800071a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071c:	f107 0314 	add.w	r3, r7, #20
 8000720:	4619      	mov	r1, r3
 8000722:	4806      	ldr	r0, [pc, #24]	; (800073c <MX_GPIO_Init+0x11c>)
 8000724:	f003 fcf2 	bl	800410c <HAL_GPIO_Init>

}
 8000728:	bf00      	nop
 800072a:	3728      	adds	r7, #40	; 0x28
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40023800 	.word	0x40023800
 8000734:	40021000 	.word	0x40021000
 8000738:	40020000 	.word	0x40020000
 800073c:	40020400 	.word	0x40020400

08000740 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&serialPortDebug,(uint8_t *)&ch,1,0xFFFF);//Blocking mode printing
 8000748:	1d39      	adds	r1, r7, #4
 800074a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800074e:	2201      	movs	r2, #1
 8000750:	4803      	ldr	r0, [pc, #12]	; (8000760 <__io_putchar+0x20>)
 8000752:	f006 f8c5 	bl	80068e0 <HAL_UART_Transmit>
  return ch;
 8000756:	687b      	ldr	r3, [r7, #4]
}
 8000758:	4618      	mov	r0, r3
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	200041b8 	.word	0x200041b8

08000764 <in_func>:
    uint8_t *fbuf;     																								/* Pointer to the frame buffer for output function */
    uint16_t wfbuf;    																								/* Width of the frame buffer [pix] */
} IODEV;

uint16_t in_func (JDEC* jd, uint8_t* buff, uint16_t nbyte)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b086      	sub	sp, #24
 8000768:	af00      	add	r7, sp, #0
 800076a:	60f8      	str	r0, [r7, #12]
 800076c:	60b9      	str	r1, [r7, #8]
 800076e:	4613      	mov	r3, r2
 8000770:	80fb      	strh	r3, [r7, #6]
    IODEV *dev = (IODEV*)jd->device;   																				/* Device identifier for the session (5th argument of jd_prepare function) */
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000776:	617b      	str	r3, [r7, #20]
    int i;

    if (buff) {
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d027      	beq.n	80007ce <in_func+0x6a>
//    	read_bulk_4ByteAdd_SharedFM(dev->fp, buff, nbyte);
//    	read_bulk_4ByteAdd_LocalFM(dev->fp, buff, nbyte);
    	W25qxx_ReadBytes( buff, dev->fp, nbyte );
 800077e:	697b      	ldr	r3, [r7, #20]
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	88fa      	ldrh	r2, [r7, #6]
 8000784:	4619      	mov	r1, r3
 8000786:	68b8      	ldr	r0, [r7, #8]
 8000788:	f001 fac2 	bl	8001d10 <W25qxx_ReadBytes>

    	StringLength=sprintf(txString,"Value from FM %02X and Address %04u \r\n",*(buff+nbyte-1),dev->fp-1);
 800078c:	88fb      	ldrh	r3, [r7, #6]
 800078e:	3b01      	subs	r3, #1
 8000790:	68ba      	ldr	r2, [r7, #8]
 8000792:	4413      	add	r3, r2
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	461a      	mov	r2, r3
 8000798:	697b      	ldr	r3, [r7, #20]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	3b01      	subs	r3, #1
 800079e:	4911      	ldr	r1, [pc, #68]	; (80007e4 <in_func+0x80>)
 80007a0:	4811      	ldr	r0, [pc, #68]	; (80007e8 <in_func+0x84>)
 80007a2:	f007 faa7 	bl	8007cf4 <siprintf>
 80007a6:	4603      	mov	r3, r0
 80007a8:	b2da      	uxtb	r2, r3
 80007aa:	4b10      	ldr	r3, [pc, #64]	; (80007ec <in_func+0x88>)
 80007ac:	701a      	strb	r2, [r3, #0]
    	HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 80007ae:	4b0f      	ldr	r3, [pc, #60]	; (80007ec <in_func+0x88>)
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	2364      	movs	r3, #100	; 0x64
 80007b6:	490c      	ldr	r1, [pc, #48]	; (80007e8 <in_func+0x84>)
 80007b8:	480d      	ldr	r0, [pc, #52]	; (80007f0 <in_func+0x8c>)
 80007ba:	f006 f891 	bl	80068e0 <HAL_UART_Transmit>

    	dev->fp += nbyte;
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	88fb      	ldrh	r3, [r7, #6]
 80007c4:	441a      	add	r2, r3
 80007c6:	697b      	ldr	r3, [r7, #20]
 80007c8:	601a      	str	r2, [r3, #0]

        return nbyte;
 80007ca:	88fb      	ldrh	r3, [r7, #6]
 80007cc:	e006      	b.n	80007dc <in_func+0x78>
    } else {
    	/* Remove bytes from input stream */
    	dev->fp += nbyte;
 80007ce:	697b      	ldr	r3, [r7, #20]
 80007d0:	681a      	ldr	r2, [r3, #0]
 80007d2:	88fb      	ldrh	r3, [r7, #6]
 80007d4:	441a      	add	r2, r3
 80007d6:	697b      	ldr	r3, [r7, #20]
 80007d8:	601a      	str	r2, [r3, #0]
        return nbyte;
 80007da:	88fb      	ldrh	r3, [r7, #6]
    }
}
 80007dc:	4618      	mov	r0, r3
 80007de:	3718      	adds	r7, #24
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	08008b00 	.word	0x08008b00
 80007e8:	20003fb0 	.word	0x20003fb0
 80007ec:	20003fac 	.word	0x20003fac
 80007f0:	200041b8 	.word	0x200041b8

080007f4 <out_func>:

uint16_t out_func (JDEC* jd, void* bitmap, JRECT* rect)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08a      	sub	sp, #40	; 0x28
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	60f8      	str	r0, [r7, #12]
 80007fc:	60b9      	str	r1, [r7, #8]
 80007fe:	607a      	str	r2, [r7, #4]
    IODEV *dev = (IODEV*)jd->device;
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000804:	61bb      	str	r3, [r7, #24]
    uint8_t *src, *dst;
    uint16_t y, bws, bwd;


    /* Copy the decompressed RGB rectangular to the frame buffer (assuming RGB888 cfg) */
    src = (uint8_t*)bitmap;
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	627b      	str	r3, [r7, #36]	; 0x24
    dst = dev->fbuf + N_BPP * (rect->top * dev->wfbuf + rect->left);  													/* Left-top of destination rectangular */
 800080a:	69bb      	ldr	r3, [r7, #24]
 800080c:	685b      	ldr	r3, [r3, #4]
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	8892      	ldrh	r2, [r2, #4]
 8000812:	4611      	mov	r1, r2
 8000814:	69ba      	ldr	r2, [r7, #24]
 8000816:	8912      	ldrh	r2, [r2, #8]
 8000818:	fb01 f202 	mul.w	r2, r1, r2
 800081c:	6879      	ldr	r1, [r7, #4]
 800081e:	8809      	ldrh	r1, [r1, #0]
 8000820:	440a      	add	r2, r1
 8000822:	4413      	add	r3, r2
 8000824:	623b      	str	r3, [r7, #32]
    bws = N_BPP * (rect->right - rect->left + 1);     																	/* Width of source rectangular [byte] */
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	885a      	ldrh	r2, [r3, #2]
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	1ad3      	subs	r3, r2, r3
 8000830:	b29b      	uxth	r3, r3
 8000832:	3301      	adds	r3, #1
 8000834:	82fb      	strh	r3, [r7, #22]
    bwd = N_BPP * dev->wfbuf;                         																	/* Width of frame buffer [byte] */
 8000836:	69bb      	ldr	r3, [r7, #24]
 8000838:	891b      	ldrh	r3, [r3, #8]
 800083a:	82bb      	strh	r3, [r7, #20]
    for (y = rect->top; y <= rect->bottom; y++) {
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	889b      	ldrh	r3, [r3, #4]
 8000840:	83fb      	strh	r3, [r7, #30]
 8000842:	e010      	b.n	8000866 <out_func+0x72>
        memcpy(dst, src, bws);   																					/* Copy a line */
 8000844:	8afb      	ldrh	r3, [r7, #22]
 8000846:	461a      	mov	r2, r3
 8000848:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800084a:	6a38      	ldr	r0, [r7, #32]
 800084c:	f007 f8d6 	bl	80079fc <memcpy>
        src += bws; dst += bwd;  																					/* Next line */
 8000850:	8afb      	ldrh	r3, [r7, #22]
 8000852:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000854:	4413      	add	r3, r2
 8000856:	627b      	str	r3, [r7, #36]	; 0x24
 8000858:	8abb      	ldrh	r3, [r7, #20]
 800085a:	6a3a      	ldr	r2, [r7, #32]
 800085c:	4413      	add	r3, r2
 800085e:	623b      	str	r3, [r7, #32]
    for (y = rect->top; y <= rect->bottom; y++) {
 8000860:	8bfb      	ldrh	r3, [r7, #30]
 8000862:	3301      	adds	r3, #1
 8000864:	83fb      	strh	r3, [r7, #30]
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	88db      	ldrh	r3, [r3, #6]
 800086a:	8bfa      	ldrh	r2, [r7, #30]
 800086c:	429a      	cmp	r2, r3
 800086e:	d9e9      	bls.n	8000844 <out_func+0x50>
    }

    return 1;    																									/* Continue to decompress */
 8000870:	2301      	movs	r3, #1
}
 8000872:	4618      	mov	r0, r3
 8000874:	3728      	adds	r7, #40	; 0x28
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
	...

0800087c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	f5ad 5da3 	sub.w	sp, sp, #5216	; 0x1460
 8000882:	b082      	sub	sp, #8
 8000884:	af02      	add	r7, sp, #8
	  void *work;       																								/* Pointer to the decompressor work area */
	  JDEC jdec;        																								/* Decompression object */
	  JRESULT res;      																								/* Result code of TJpgDec API */
	  IODEV devid;      																								/* User defined device identifier */
	  int i;
	  int image_size = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	f241 425c 	movw	r2, #5212	; 0x145c
 800088c:	443a      	add	r2, r7
 800088e:	6013      	str	r3, [r2, #0]

	  double predict;
	  uint8_t SR = 0x22;
 8000890:	2322      	movs	r3, #34	; 0x22
 8000892:	f241 425b 	movw	r2, #5211	; 0x145b
 8000896:	443a      	add	r2, r7
 8000898:	7013      	strb	r3, [r2, #0]

	  size_t sz_work = 5100;
 800089a:	f241 33ec 	movw	r3, #5100	; 0x13ec
 800089e:	f241 4254 	movw	r2, #5204	; 0x1454
 80008a2:	443a      	add	r2, r7
 80008a4:	6013      	str	r3, [r2, #0]

	  char buf[50];
	  int buf_len = 0;
 80008a6:	2300      	movs	r3, #0
 80008a8:	f241 4250 	movw	r2, #5200	; 0x1450
 80008ac:	443a      	add	r2, r7
 80008ae:	6013      	str	r3, [r2, #0]
//	  ai_error ai_err_ICU;
//	  ai_i32 nbatch_ICU;
	  uint32_t timestamp_ICU;
	  uint8_t prediction = 0xFF;
 80008b0:	23ff      	movs	r3, #255	; 0xff
 80008b2:	f241 424f 	movw	r2, #5199	; 0x144f
 80008b6:	443a      	add	r2, r7
 80008b8:	7013      	strb	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008ba:	f002 ff18 	bl	80036ee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008be:	f000 f9dd 	bl	8000c7c <SystemClock_Config>
  //localPortFM hspi4

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c2:	f7ff fead 	bl	8000620 <MX_GPIO_Init>
  MX_DMA_Init();
 80008c6:	f7ff fe8d 	bl	80005e4 <MX_DMA_Init>
  MX_SPI4_Init();
 80008ca:	f000 fb5f 	bl	8000f8c <MX_SPI4_Init>
  MX_USART1_UART_Init();
 80008ce:	f000 fdc5 	bl	800145c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80008d2:	f000 fae5 	bl	8000ea0 <MX_SPI1_Init>
  MX_SPI3_Init();
 80008d6:	f000 fb21 	bl	8000f1c <MX_SPI3_Init>
  MX_QUADSPI_Init();
 80008da:	f000 fa33 	bl	8000d44 <MX_QUADSPI_Init>
  MX_USART2_UART_Init();
 80008de:	f000 fded 	bl	80014bc <MX_USART2_UART_Init>
  MX_TIM14_Init();
 80008e2:	f000 fd77 	bl	80013d4 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  W25qxx_Init();
 80008e6:	f000 fffd 	bl	80018e4 <W25qxx_Init>

  HAL_Delay(5000);
 80008ea:	f241 3088 	movw	r0, #5000	; 0x1388
 80008ee:	f002 ff5b 	bl	80037a8 <HAL_Delay>

  //#define testPortFM shrdPortFM //shrdPortFM or localPortFM

  printf("GRSS Satellite .. ICU code \r\n--------------------------\r\n");
 80008f2:	48af      	ldr	r0, [pc, #700]	; (8000bb0 <main+0x334>)
 80008f4:	f007 f9e6 	bl	8007cc4 <puts>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // Control the sharedFM, SET=STM32 RESET=ATMEGA
 80008f8:	2200      	movs	r2, #0
 80008fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008fe:	48ad      	ldr	r0, [pc, #692]	; (8000bb4 <main+0x338>)
 8000900:	f003 fdb0 	bl	8004464 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000904:	2064      	movs	r0, #100	; 0x64
 8000906:	f002 ff4f 	bl	80037a8 <HAL_Delay>

  char readBytes[5000]="ABC";
 800090a:	f507 638c 	add.w	r3, r7, #1120	; 0x460
 800090e:	f2a3 435c 	subw	r3, r3, #1116	; 0x45c
 8000912:	4aa9      	ldr	r2, [pc, #676]	; (8000bb8 <main+0x33c>)
 8000914:	601a      	str	r2, [r3, #0]
 8000916:	3304      	adds	r3, #4
 8000918:	f241 3284 	movw	r2, #4996	; 0x1384
 800091c:	2100      	movs	r1, #0
 800091e:	4618      	mov	r0, r3
 8000920:	f007 f87a 	bl	8007a18 <memset>
////  for ( i=0; i<200; i++) {if(i%16==0) {printf("\r\n");} printf("%X ",readBytes[i]);}

//	uint8_t* Target;
#define Target  Earth

	HAL_Delay(1000);
 8000924:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000928:	f002 ff3e 	bl	80037a8 <HAL_Delay>
	W25qxx_EraseBlock(0);
 800092c:	2000      	movs	r0, #0
 800092e:	f001 f8a1 	bl	8001a74 <W25qxx_EraseBlock>

	HAL_Delay(1000);
 8000932:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000936:	f002 ff37 	bl	80037a8 <HAL_Delay>
	W25qxx_ReadBytes( readBytes, 0, sizeof(Target)%sizeof(readBytes) );
 800093a:	4ba0      	ldr	r3, [pc, #640]	; (8000bbc <main+0x340>)
 800093c:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 8000940:	443b      	add	r3, r7
 8000942:	f240 4283 	movw	r2, #1155	; 0x483
 8000946:	2100      	movs	r1, #0
 8000948:	4618      	mov	r0, r3
 800094a:	f001 f9e1 	bl	8001d10 <W25qxx_ReadBytes>

	HAL_Delay(1000);
 800094e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000952:	f002 ff29 	bl	80037a8 <HAL_Delay>
//	saveImage_LocalFM(0x00000000, Space); //Space or Earth
	W25qxx_WriteBlock(Target, 0, 0, sizeof(Target));
 8000956:	f643 731b 	movw	r3, #16155	; 0x3f1b
 800095a:	2200      	movs	r2, #0
 800095c:	2100      	movs	r1, #0
 800095e:	4898      	ldr	r0, [pc, #608]	; (8000bc0 <main+0x344>)
 8000960:	f001 f974 	bl	8001c4c <W25qxx_WriteBlock>

	StringLength=sprintf(txString,"\r\nTarget size=%d,Space size=%d, Earth size=%d\r\n",sizeof(Target),sizeof(Space),sizeof(Earth));
 8000964:	f643 731b 	movw	r3, #16155	; 0x3f1b
 8000968:	9300      	str	r3, [sp, #0]
 800096a:	f240 43bd 	movw	r3, #1213	; 0x4bd
 800096e:	f643 721b 	movw	r2, #16155	; 0x3f1b
 8000972:	4994      	ldr	r1, [pc, #592]	; (8000bc4 <main+0x348>)
 8000974:	4894      	ldr	r0, [pc, #592]	; (8000bc8 <main+0x34c>)
 8000976:	f007 f9bd 	bl	8007cf4 <siprintf>
 800097a:	4603      	mov	r3, r0
 800097c:	b2da      	uxtb	r2, r3
 800097e:	4b93      	ldr	r3, [pc, #588]	; (8000bcc <main+0x350>)
 8000980:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8000982:	4b92      	ldr	r3, [pc, #584]	; (8000bcc <main+0x350>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	b29a      	uxth	r2, r3
 8000988:	2364      	movs	r3, #100	; 0x64
 800098a:	498f      	ldr	r1, [pc, #572]	; (8000bc8 <main+0x34c>)
 800098c:	4890      	ldr	r0, [pc, #576]	; (8000bd0 <main+0x354>)
 800098e:	f005 ffa7 	bl	80068e0 <HAL_UART_Transmit>


	compression_ratio = 1;
 8000992:	4b90      	ldr	r3, [pc, #576]	; (8000bd4 <main+0x358>)
 8000994:	2201      	movs	r2, #1
 8000996:	601a      	str	r2, [r3, #0]


	uint8_t emptyLoop=0;
 8000998:	2300      	movs	r3, #0
 800099a:	f241 424e 	movw	r2, #5198	; 0x144e
 800099e:	443a      	add	r2, r7
 80009a0:	7013      	strb	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		work = (void*)malloc(sz_work);
 80009a2:	f241 4354 	movw	r3, #5204	; 0x1454
 80009a6:	443b      	add	r3, r7
 80009a8:	6818      	ldr	r0, [r3, #0]
 80009aa:	f007 f817 	bl	80079dc <malloc>
 80009ae:	4603      	mov	r3, r0
 80009b0:	f241 4248 	movw	r2, #5192	; 0x1448
 80009b4:	443a      	add	r2, r7
 80009b6:	6013      	str	r3, [r2, #0]
	  	count++;
 80009b8:	4b87      	ldr	r3, [pc, #540]	; (8000bd8 <main+0x35c>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	3301      	adds	r3, #1
 80009be:	4a86      	ldr	r2, [pc, #536]	; (8000bd8 <main+0x35c>)
 80009c0:	6013      	str	r3, [r2, #0]

	  	if (count == 1) {
 80009c2:	4b85      	ldr	r3, [pc, #532]	; (8000bd8 <main+0x35c>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d109      	bne.n	80009de <main+0x162>
	  		W25qxx_ReadBytes( readBytes, 0, sizeof(Target)%sizeof(readBytes) );
 80009ca:	4b7c      	ldr	r3, [pc, #496]	; (8000bbc <main+0x340>)
 80009cc:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 80009d0:	443b      	add	r3, r7
 80009d2:	f240 4283 	movw	r2, #1155	; 0x483
 80009d6:	2100      	movs	r1, #0
 80009d8:	4618      	mov	r0, r3
 80009da:	f001 f999 	bl	8001d10 <W25qxx_ReadBytes>
	  	}



	  	handshakeCAM = 0;
 80009de:	4b7f      	ldr	r3, [pc, #508]	; (8000bdc <main+0x360>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	701a      	strb	r2, [r3, #0]
	  	 // 	if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_RXNE) == SET) {
	  	  //		HAL_UART_Receive(&huart3, (uint8_t *) &handshakeCAM, 1, 1000);												/* Wait for CAM to command ICU, expects 0x29*/
	  	  //		__HAL_UART_CLEAR_FLAG(&huart3, UART_FLAG_RXNE);

	  	  		//if (handshakeCAM == 0x29) {
	  	  			StringLength=sprintf(txString,"\r\n\nImage Processing Starts Now\r\n");
 80009e4:	497e      	ldr	r1, [pc, #504]	; (8000be0 <main+0x364>)
 80009e6:	4878      	ldr	r0, [pc, #480]	; (8000bc8 <main+0x34c>)
 80009e8:	f007 f984 	bl	8007cf4 <siprintf>
 80009ec:	4603      	mov	r3, r0
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	4b76      	ldr	r3, [pc, #472]	; (8000bcc <main+0x350>)
 80009f2:	701a      	strb	r2, [r3, #0]
	  	  			HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 80009f4:	4b75      	ldr	r3, [pc, #468]	; (8000bcc <main+0x350>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	b29a      	uxth	r2, r3
 80009fa:	2364      	movs	r3, #100	; 0x64
 80009fc:	4972      	ldr	r1, [pc, #456]	; (8000bc8 <main+0x34c>)
 80009fe:	4874      	ldr	r0, [pc, #464]	; (8000bd0 <main+0x354>)
 8000a00:	f005 ff6e 	bl	80068e0 <HAL_UART_Transmit>

	  	  			HAL_Delay(1000);
 8000a04:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a08:	f002 fece 	bl	80037a8 <HAL_Delay>
	  	  			devid.fp=0;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	f507 529e 	add.w	r2, r7, #5056	; 0x13c0
 8000a12:	6013      	str	r3, [r2, #0]
//	  	  			devid.fp= Space;

	  				StringLength=sprintf(txString,"\r\n");
 8000a14:	4973      	ldr	r1, [pc, #460]	; (8000be4 <main+0x368>)
 8000a16:	486c      	ldr	r0, [pc, #432]	; (8000bc8 <main+0x34c>)
 8000a18:	f007 f96c 	bl	8007cf4 <siprintf>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	b2da      	uxtb	r2, r3
 8000a20:	4b6a      	ldr	r3, [pc, #424]	; (8000bcc <main+0x350>)
 8000a22:	701a      	strb	r2, [r3, #0]
	  				HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8000a24:	4b69      	ldr	r3, [pc, #420]	; (8000bcc <main+0x350>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	b29a      	uxth	r2, r3
 8000a2a:	2364      	movs	r3, #100	; 0x64
 8000a2c:	4966      	ldr	r1, [pc, #408]	; (8000bc8 <main+0x34c>)
 8000a2e:	4868      	ldr	r0, [pc, #416]	; (8000bd0 <main+0x354>)
 8000a30:	f005 ff56 	bl	80068e0 <HAL_UART_Transmit>

	  	//			display_bulk_4ByteAdd_SharedFM(0x00000000, 3500);

	  	  			res = jd_prepare(&jdec, in_func, work, 3100, &devid);													/* Prepare to decompress */
 8000a34:	f241 30cc 	movw	r0, #5068	; 0x13cc
 8000a38:	4438      	add	r0, r7
 8000a3a:	f507 539e 	add.w	r3, r7, #5056	; 0x13c0
 8000a3e:	9300      	str	r3, [sp, #0]
 8000a40:	f640 431c 	movw	r3, #3100	; 0xc1c
 8000a44:	f241 4248 	movw	r2, #5192	; 0x1448
 8000a48:	443a      	add	r2, r7
 8000a4a:	6812      	ldr	r2, [r2, #0]
 8000a4c:	4966      	ldr	r1, [pc, #408]	; (8000be8 <main+0x36c>)
 8000a4e:	f002 fb1d 	bl	800308c <jd_prepare>
 8000a52:	4603      	mov	r3, r0
 8000a54:	f241 4247 	movw	r2, #5191	; 0x1447
 8000a58:	443a      	add	r2, r7
 8000a5a:	7013      	strb	r3, [r2, #0]
	  	  			if (res == JDR_OK)
 8000a5c:	f241 4347 	movw	r3, #5191	; 0x1447
 8000a60:	443b      	add	r3, r7
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	f040 80cf 	bne.w	8000c08 <main+0x38c>
	  	  			{																					/* Ready to decompress. Image info is available here. */
	  	  				StringLength=sprintf(txString,"\r\n\nOriginal image size is %u x %u X 3.\r\n%u Bytes of work area is used.\r\n\n", jdec.width, jdec.height, sz_work - jdec.sz_pool);
 8000a6a:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8000a6e:	443b      	add	r3, r7
 8000a70:	881b      	ldrh	r3, [r3, #0]
 8000a72:	4619      	mov	r1, r3
 8000a74:	f241 33ea 	movw	r3, #5098	; 0x13ea
 8000a78:	443b      	add	r3, r7
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f241 4338 	movw	r3, #5176	; 0x1438
 8000a82:	443b      	add	r3, r7
 8000a84:	881b      	ldrh	r3, [r3, #0]
 8000a86:	461a      	mov	r2, r3
 8000a88:	f241 4354 	movw	r3, #5204	; 0x1454
 8000a8c:	443b      	add	r3, r7
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	1a9b      	subs	r3, r3, r2
 8000a92:	9300      	str	r3, [sp, #0]
 8000a94:	4603      	mov	r3, r0
 8000a96:	460a      	mov	r2, r1
 8000a98:	4954      	ldr	r1, [pc, #336]	; (8000bec <main+0x370>)
 8000a9a:	484b      	ldr	r0, [pc, #300]	; (8000bc8 <main+0x34c>)
 8000a9c:	f007 f92a 	bl	8007cf4 <siprintf>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	b2da      	uxtb	r2, r3
 8000aa4:	4b49      	ldr	r3, [pc, #292]	; (8000bcc <main+0x350>)
 8000aa6:	701a      	strb	r2, [r3, #0]
	  	  				HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8000aa8:	4b48      	ldr	r3, [pc, #288]	; (8000bcc <main+0x350>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	b29a      	uxth	r2, r3
 8000aae:	2364      	movs	r3, #100	; 0x64
 8000ab0:	4945      	ldr	r1, [pc, #276]	; (8000bc8 <main+0x34c>)
 8000ab2:	4847      	ldr	r0, [pc, #284]	; (8000bd0 <main+0x354>)
 8000ab4:	f005 ff14 	bl	80068e0 <HAL_UART_Transmit>

	  	  				image_size = N_BPP  * jdec.width * jdec.height;
 8000ab8:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8000abc:	443b      	add	r3, r7
 8000abe:	881b      	ldrh	r3, [r3, #0]
 8000ac0:	f241 32ea 	movw	r2, #5098	; 0x13ea
 8000ac4:	443a      	add	r2, r7
 8000ac6:	8812      	ldrh	r2, [r2, #0]
 8000ac8:	fb02 f303 	mul.w	r3, r2, r3
 8000acc:	f241 425c 	movw	r2, #5212	; 0x145c
 8000ad0:	443a      	add	r2, r7
 8000ad2:	6013      	str	r3, [r2, #0]
	  	  				devid.fbuf = (uint8_t*)malloc(image_size); /* Create frame buffer for output image */
 8000ad4:	f241 435c 	movw	r3, #5212	; 0x145c
 8000ad8:	443b      	add	r3, r7
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4618      	mov	r0, r3
 8000ade:	f006 ff7d 	bl	80079dc <malloc>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	f241 32c4 	movw	r2, #5060	; 0x13c4
 8000ae8:	443a      	add	r2, r7
 8000aea:	6013      	str	r3, [r2, #0]
	  	  		        devid.wfbuf = jdec.width;
 8000aec:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8000af0:	443b      	add	r3, r7
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	f241 32c8 	movw	r2, #5064	; 0x13c8
 8000af8:	443a      	add	r2, r7
 8000afa:	8013      	strh	r3, [r2, #0]

	  					Width = jdec.width;
 8000afc:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8000b00:	443b      	add	r3, r7
 8000b02:	881b      	ldrh	r3, [r3, #0]
 8000b04:	461a      	mov	r2, r3
 8000b06:	4b3a      	ldr	r3, [pc, #232]	; (8000bf0 <main+0x374>)
 8000b08:	601a      	str	r2, [r3, #0]
	  					Height = jdec.height;
 8000b0a:	f241 33ea 	movw	r3, #5098	; 0x13ea
 8000b0e:	443b      	add	r3, r7
 8000b10:	881b      	ldrh	r3, [r3, #0]
 8000b12:	461a      	mov	r2, r3
 8000b14:	4b37      	ldr	r3, [pc, #220]	; (8000bf4 <main+0x378>)
 8000b16:	601a      	str	r2, [r3, #0]

	  	  				StringLength=sprintf(txString,"\r\n\nPreparation for Decompression - Success\r\n");
 8000b18:	4937      	ldr	r1, [pc, #220]	; (8000bf8 <main+0x37c>)
 8000b1a:	482b      	ldr	r0, [pc, #172]	; (8000bc8 <main+0x34c>)
 8000b1c:	f007 f8ea 	bl	8007cf4 <siprintf>
 8000b20:	4603      	mov	r3, r0
 8000b22:	b2da      	uxtb	r2, r3
 8000b24:	4b29      	ldr	r3, [pc, #164]	; (8000bcc <main+0x350>)
 8000b26:	701a      	strb	r2, [r3, #0]
	  	  				HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8000b28:	4b28      	ldr	r3, [pc, #160]	; (8000bcc <main+0x350>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	b29a      	uxth	r2, r3
 8000b2e:	2364      	movs	r3, #100	; 0x64
 8000b30:	4925      	ldr	r1, [pc, #148]	; (8000bc8 <main+0x34c>)
 8000b32:	4827      	ldr	r0, [pc, #156]	; (8000bd0 <main+0x354>)
 8000b34:	f005 fed4 	bl	80068e0 <HAL_UART_Transmit>

	  	  				res = jd_decomp(&jdec, out_func, compression_ratio);   																/* Start to decompress with 1-1 scaling*/
 8000b38:	4b26      	ldr	r3, [pc, #152]	; (8000bd4 <main+0x358>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	b2da      	uxtb	r2, r3
 8000b3e:	f241 33cc 	movw	r3, #5068	; 0x13cc
 8000b42:	443b      	add	r3, r7
 8000b44:	492d      	ldr	r1, [pc, #180]	; (8000bfc <main+0x380>)
 8000b46:	4618      	mov	r0, r3
 8000b48:	f002 fd56 	bl	80035f8 <jd_decomp>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	f241 4247 	movw	r2, #5191	; 0x1447
 8000b52:	443a      	add	r2, r7
 8000b54:	7013      	strb	r3, [r2, #0]
	  	  				if (res == JDR_OK) {
 8000b56:	f241 4347 	movw	r3, #5191	; 0x1447
 8000b5a:	443b      	add	r3, r7
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d110      	bne.n	8000b84 <main+0x308>
	  	  					StringLength=sprintf(txString,"Decompression - Success\r\n");
 8000b62:	4927      	ldr	r1, [pc, #156]	; (8000c00 <main+0x384>)
 8000b64:	4818      	ldr	r0, [pc, #96]	; (8000bc8 <main+0x34c>)
 8000b66:	f007 f8c5 	bl	8007cf4 <siprintf>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	b2da      	uxtb	r2, r3
 8000b6e:	4b17      	ldr	r3, [pc, #92]	; (8000bcc <main+0x350>)
 8000b70:	701a      	strb	r2, [r3, #0]
	  	  					HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8000b72:	4b16      	ldr	r3, [pc, #88]	; (8000bcc <main+0x350>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	b29a      	uxth	r2, r3
 8000b78:	2364      	movs	r3, #100	; 0x64
 8000b7a:	4913      	ldr	r1, [pc, #76]	; (8000bc8 <main+0x34c>)
 8000b7c:	4814      	ldr	r0, [pc, #80]	; (8000bd0 <main+0x354>)
 8000b7e:	f005 feaf 	bl	80068e0 <HAL_UART_Transmit>
 8000b82:	e056      	b.n	8000c32 <main+0x3b6>
	  	  				}
	  	  				else{
	  	  					StringLength=sprintf(txString,"%d - Decompression - Failed\r\n",res);
 8000b84:	f241 4347 	movw	r3, #5191	; 0x1447
 8000b88:	443b      	add	r3, r7
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	491d      	ldr	r1, [pc, #116]	; (8000c04 <main+0x388>)
 8000b90:	480d      	ldr	r0, [pc, #52]	; (8000bc8 <main+0x34c>)
 8000b92:	f007 f8af 	bl	8007cf4 <siprintf>
 8000b96:	4603      	mov	r3, r0
 8000b98:	b2da      	uxtb	r2, r3
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	; (8000bcc <main+0x350>)
 8000b9c:	701a      	strb	r2, [r3, #0]
	  	  					HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8000b9e:	4b0b      	ldr	r3, [pc, #44]	; (8000bcc <main+0x350>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	b29a      	uxth	r2, r3
 8000ba4:	2364      	movs	r3, #100	; 0x64
 8000ba6:	4908      	ldr	r1, [pc, #32]	; (8000bc8 <main+0x34c>)
 8000ba8:	4809      	ldr	r0, [pc, #36]	; (8000bd0 <main+0x354>)
 8000baa:	f005 fe99 	bl	80068e0 <HAL_UART_Transmit>
 8000bae:	e040      	b.n	8000c32 <main+0x3b6>
 8000bb0:	08008b28 	.word	0x08008b28
 8000bb4:	40020400 	.word	0x40020400
 8000bb8:	00434241 	.word	0x00434241
 8000bbc:	ffffeba4 	.word	0xffffeba4
 8000bc0:	20000000 	.word	0x20000000
 8000bc4:	08008b64 	.word	0x08008b64
 8000bc8:	20003fb0 	.word	0x20003fb0
 8000bcc:	20003fac 	.word	0x20003fac
 8000bd0:	200041b8 	.word	0x200041b8
 8000bd4:	20003fa8 	.word	0x20003fa8
 8000bd8:	20003fec 	.word	0x20003fec
 8000bdc:	20003fe2 	.word	0x20003fe2
 8000be0:	08008b94 	.word	0x08008b94
 8000be4:	08008bb8 	.word	0x08008bb8
 8000be8:	08000765 	.word	0x08000765
 8000bec:	08008bbc 	.word	0x08008bbc
 8000bf0:	20003fe4 	.word	0x20003fe4
 8000bf4:	20003fe8 	.word	0x20003fe8
 8000bf8:	08008c08 	.word	0x08008c08
 8000bfc:	080007f5 	.word	0x080007f5
 8000c00:	08008c38 	.word	0x08008c38
 8000c04:	08008c54 	.word	0x08008c54
	  	  				}
	  	  			}
	  	  			else{
	  	  			  StringLength=sprintf(txString,"\r\n\n %d - Preparation for Decompression - Failed\r\n",res);
 8000c08:	f241 4347 	movw	r3, #5191	; 0x1447
 8000c0c:	443b      	add	r3, r7
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	461a      	mov	r2, r3
 8000c12:	4915      	ldr	r1, [pc, #84]	; (8000c68 <main+0x3ec>)
 8000c14:	4815      	ldr	r0, [pc, #84]	; (8000c6c <main+0x3f0>)
 8000c16:	f007 f86d 	bl	8007cf4 <siprintf>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	b2da      	uxtb	r2, r3
 8000c1e:	4b14      	ldr	r3, [pc, #80]	; (8000c70 <main+0x3f4>)
 8000c20:	701a      	strb	r2, [r3, #0]
	  	  			  HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8000c22:	4b13      	ldr	r3, [pc, #76]	; (8000c70 <main+0x3f4>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	b29a      	uxth	r2, r3
 8000c28:	2364      	movs	r3, #100	; 0x64
 8000c2a:	4910      	ldr	r1, [pc, #64]	; (8000c6c <main+0x3f0>)
 8000c2c:	4811      	ldr	r0, [pc, #68]	; (8000c74 <main+0x3f8>)
 8000c2e:	f005 fe57 	bl	80068e0 <HAL_UART_Transmit>
	  	  			}

	  	  			HAL_Delay(1000);
 8000c32:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c36:	f002 fdb7 	bl	80037a8 <HAL_Delay>
	  	  	  	if (count == 10000) {
 8000c3a:	4b0f      	ldr	r3, [pc, #60]	; (8000c78 <main+0x3fc>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f242 7210 	movw	r2, #10000	; 0x2710
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d102      	bne.n	8000c4c <main+0x3d0>
	  	  	  		count = 0;																									/* Reset to zero to prevent overflowing bugs */
 8000c46:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <main+0x3fc>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
	  	  	  	}
	  	      /* USER CODE END WHILE */

	  	      /* USER CODE BEGIN 3 */

	  	  		free(work);   /* Discard work area */
 8000c4c:	f241 4348 	movw	r3, #5192	; 0x1448
 8000c50:	443b      	add	r3, r7
 8000c52:	6818      	ldr	r0, [r3, #0]
 8000c54:	f006 feca 	bl	80079ec <free>
	  	  		free(devid.fbuf);
 8000c58:	f241 33c4 	movw	r3, #5060	; 0x13c4
 8000c5c:	443b      	add	r3, r7
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4618      	mov	r0, r3
 8000c62:	f006 fec3 	bl	80079ec <free>
  {
 8000c66:	e69c      	b.n	80009a2 <main+0x126>
 8000c68:	08008c74 	.word	0x08008c74
 8000c6c:	20003fb0 	.word	0x20003fb0
 8000c70:	20003fac 	.word	0x20003fac
 8000c74:	200041b8 	.word	0x200041b8
 8000c78:	20003fec 	.word	0x20003fec

08000c7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b094      	sub	sp, #80	; 0x50
 8000c80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c82:	f107 031c 	add.w	r3, r7, #28
 8000c86:	2234      	movs	r2, #52	; 0x34
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f006 fec4 	bl	8007a18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c90:	f107 0308 	add.w	r3, r7, #8
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
 8000c9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca0:	4b22      	ldr	r3, [pc, #136]	; (8000d2c <SystemClock_Config+0xb0>)
 8000ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca4:	4a21      	ldr	r2, [pc, #132]	; (8000d2c <SystemClock_Config+0xb0>)
 8000ca6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000caa:	6413      	str	r3, [r2, #64]	; 0x40
 8000cac:	4b1f      	ldr	r3, [pc, #124]	; (8000d2c <SystemClock_Config+0xb0>)
 8000cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cb4:	607b      	str	r3, [r7, #4]
 8000cb6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000cb8:	4b1d      	ldr	r3, [pc, #116]	; (8000d30 <SystemClock_Config+0xb4>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000cc0:	4a1b      	ldr	r2, [pc, #108]	; (8000d30 <SystemClock_Config+0xb4>)
 8000cc2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cc6:	6013      	str	r3, [r2, #0]
 8000cc8:	4b19      	ldr	r3, [pc, #100]	; (8000d30 <SystemClock_Config+0xb4>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000cd0:	603b      	str	r3, [r7, #0]
 8000cd2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cdc:	2310      	movs	r3, #16
 8000cde:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ce4:	f107 031c 	add.w	r3, r7, #28
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f003 fc97 	bl	800461c <HAL_RCC_OscConfig>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000cf4:	f000 f81e 	bl	8000d34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cf8:	230f      	movs	r3, #15
 8000cfa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d00:	2300      	movs	r3, #0
 8000d02:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d04:	2300      	movs	r3, #0
 8000d06:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d0c:	f107 0308 	add.w	r3, r7, #8
 8000d10:	2100      	movs	r1, #0
 8000d12:	4618      	mov	r0, r3
 8000d14:	f003 ff30 	bl	8004b78 <HAL_RCC_ClockConfig>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000d1e:	f000 f809 	bl	8000d34 <Error_Handler>
  }
}
 8000d22:	bf00      	nop
 8000d24:	3750      	adds	r7, #80	; 0x50
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40023800 	.word	0x40023800
 8000d30:	40007000 	.word	0x40007000

08000d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
	...

08000d44 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8000d48:	4b12      	ldr	r3, [pc, #72]	; (8000d94 <MX_QUADSPI_Init+0x50>)
 8000d4a:	4a13      	ldr	r2, [pc, #76]	; (8000d98 <MX_QUADSPI_Init+0x54>)
 8000d4c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000d4e:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <MX_QUADSPI_Init+0x50>)
 8000d50:	22ff      	movs	r2, #255	; 0xff
 8000d52:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000d54:	4b0f      	ldr	r3, [pc, #60]	; (8000d94 <MX_QUADSPI_Init+0x50>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000d5a:	4b0e      	ldr	r3, [pc, #56]	; (8000d94 <MX_QUADSPI_Init+0x50>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000d60:	4b0c      	ldr	r3, [pc, #48]	; (8000d94 <MX_QUADSPI_Init+0x50>)
 8000d62:	2201      	movs	r2, #1
 8000d64:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000d66:	4b0b      	ldr	r3, [pc, #44]	; (8000d94 <MX_QUADSPI_Init+0x50>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000d6c:	4b09      	ldr	r3, [pc, #36]	; (8000d94 <MX_QUADSPI_Init+0x50>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000d72:	4b08      	ldr	r3, [pc, #32]	; (8000d94 <MX_QUADSPI_Init+0x50>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000d78:	4b06      	ldr	r3, [pc, #24]	; (8000d94 <MX_QUADSPI_Init+0x50>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000d7e:	4805      	ldr	r0, [pc, #20]	; (8000d94 <MX_QUADSPI_Init+0x50>)
 8000d80:	f003 fb8a 	bl	8004498 <HAL_QSPI_Init>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000d8a:	f7ff ffd3 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	20003ff0 	.word	0x20003ff0
 8000d98:	a0001000 	.word	0xa0001000

08000d9c <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08a      	sub	sp, #40	; 0x28
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a35      	ldr	r2, [pc, #212]	; (8000e90 <HAL_QSPI_MspInit+0xf4>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d164      	bne.n	8000e88 <HAL_QSPI_MspInit+0xec>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000dbe:	4b35      	ldr	r3, [pc, #212]	; (8000e94 <HAL_QSPI_MspInit+0xf8>)
 8000dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dc2:	4a34      	ldr	r2, [pc, #208]	; (8000e94 <HAL_QSPI_MspInit+0xf8>)
 8000dc4:	f043 0302 	orr.w	r3, r3, #2
 8000dc8:	6393      	str	r3, [r2, #56]	; 0x38
 8000dca:	4b32      	ldr	r3, [pc, #200]	; (8000e94 <HAL_QSPI_MspInit+0xf8>)
 8000dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	613b      	str	r3, [r7, #16]
 8000dd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dd6:	4b2f      	ldr	r3, [pc, #188]	; (8000e94 <HAL_QSPI_MspInit+0xf8>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dda:	4a2e      	ldr	r2, [pc, #184]	; (8000e94 <HAL_QSPI_MspInit+0xf8>)
 8000ddc:	f043 0320 	orr.w	r3, r3, #32
 8000de0:	6313      	str	r3, [r2, #48]	; 0x30
 8000de2:	4b2c      	ldr	r3, [pc, #176]	; (8000e94 <HAL_QSPI_MspInit+0xf8>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de6:	f003 0320 	and.w	r3, r3, #32
 8000dea:	60fb      	str	r3, [r7, #12]
 8000dec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dee:	4b29      	ldr	r3, [pc, #164]	; (8000e94 <HAL_QSPI_MspInit+0xf8>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df2:	4a28      	ldr	r2, [pc, #160]	; (8000e94 <HAL_QSPI_MspInit+0xf8>)
 8000df4:	f043 0302 	orr.w	r3, r3, #2
 8000df8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dfa:	4b26      	ldr	r3, [pc, #152]	; (8000e94 <HAL_QSPI_MspInit+0xf8>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	f003 0302 	and.w	r3, r3, #2
 8000e02:	60bb      	str	r3, [r7, #8]
 8000e04:	68bb      	ldr	r3, [r7, #8]
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PB2     ------> QUADSPI_CLK
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e06:	23c0      	movs	r3, #192	; 0xc0
 8000e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e12:	2303      	movs	r3, #3
 8000e14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e16:	2309      	movs	r3, #9
 8000e18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e1a:	f107 0314 	add.w	r3, r7, #20
 8000e1e:	4619      	mov	r1, r3
 8000e20:	481d      	ldr	r0, [pc, #116]	; (8000e98 <HAL_QSPI_MspInit+0xfc>)
 8000e22:	f003 f973 	bl	800410c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e26:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e34:	2303      	movs	r3, #3
 8000e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000e38:	230a      	movs	r3, #10
 8000e3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e3c:	f107 0314 	add.w	r3, r7, #20
 8000e40:	4619      	mov	r1, r3
 8000e42:	4815      	ldr	r0, [pc, #84]	; (8000e98 <HAL_QSPI_MspInit+0xfc>)
 8000e44:	f003 f962 	bl	800410c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e48:	2304      	movs	r3, #4
 8000e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e54:	2303      	movs	r3, #3
 8000e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e58:	2309      	movs	r3, #9
 8000e5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e5c:	f107 0314 	add.w	r3, r7, #20
 8000e60:	4619      	mov	r1, r3
 8000e62:	480e      	ldr	r0, [pc, #56]	; (8000e9c <HAL_QSPI_MspInit+0x100>)
 8000e64:	f003 f952 	bl	800410c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e68:	2340      	movs	r3, #64	; 0x40
 8000e6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e74:	2303      	movs	r3, #3
 8000e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000e78:	230a      	movs	r3, #10
 8000e7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	4619      	mov	r1, r3
 8000e82:	4806      	ldr	r0, [pc, #24]	; (8000e9c <HAL_QSPI_MspInit+0x100>)
 8000e84:	f003 f942 	bl	800410c <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000e88:	bf00      	nop
 8000e8a:	3728      	adds	r7, #40	; 0x28
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	a0001000 	.word	0xa0001000
 8000e94:	40023800 	.word	0x40023800
 8000e98:	40021400 	.word	0x40021400
 8000e9c:	40020400 	.word	0x40020400

08000ea0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi3;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000ea4:	4b1b      	ldr	r3, [pc, #108]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000ea6:	4a1c      	ldr	r2, [pc, #112]	; (8000f18 <MX_SPI1_Init+0x78>)
 8000ea8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000eaa:	4b1a      	ldr	r3, [pc, #104]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000eac:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000eb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000eb2:	4b18      	ldr	r3, [pc, #96]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000eb8:	4b16      	ldr	r3, [pc, #88]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000eba:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000ebe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ec0:	4b14      	ldr	r3, [pc, #80]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ec6:	4b13      	ldr	r3, [pc, #76]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ecc:	4b11      	ldr	r3, [pc, #68]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000ece:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ed2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000ed4:	4b0f      	ldr	r3, [pc, #60]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000ed6:	2210      	movs	r2, #16
 8000ed8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000eda:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ee6:	4b0b      	ldr	r3, [pc, #44]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000eec:	4b09      	ldr	r3, [pc, #36]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000eee:	2207      	movs	r2, #7
 8000ef0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ef2:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000efa:	2208      	movs	r2, #8
 8000efc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000efe:	4805      	ldr	r0, [pc, #20]	; (8000f14 <MX_SPI1_Init+0x74>)
 8000f00:	f004 fc48 	bl	8005794 <HAL_SPI_Init>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000f0a:	f7ff ff13 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	2000403c 	.word	0x2000403c
 8000f18:	40013000 	.word	0x40013000

08000f1c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000f20:	4b18      	ldr	r3, [pc, #96]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f22:	4a19      	ldr	r2, [pc, #100]	; (8000f88 <MX_SPI3_Init+0x6c>)
 8000f24:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 8000f26:	4b17      	ldr	r3, [pc, #92]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000f2c:	4b15      	ldr	r3, [pc, #84]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000f32:	4b14      	ldr	r3, [pc, #80]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f34:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000f38:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f3a:	4b12      	ldr	r3, [pc, #72]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f40:	4b10      	ldr	r3, [pc, #64]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_INPUT;
 8000f46:	4b0f      	ldr	r3, [pc, #60]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f4c:	4b0d      	ldr	r3, [pc, #52]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f52:	4b0c      	ldr	r3, [pc, #48]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f58:	4b0a      	ldr	r3, [pc, #40]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000f5e:	4b09      	ldr	r3, [pc, #36]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f60:	2207      	movs	r2, #7
 8000f62:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f64:	4b07      	ldr	r3, [pc, #28]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000f6a:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000f70:	4804      	ldr	r0, [pc, #16]	; (8000f84 <MX_SPI3_Init+0x68>)
 8000f72:	f004 fc0f 	bl	8005794 <HAL_SPI_Init>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_SPI3_Init+0x64>
  {
    Error_Handler();
 8000f7c:	f7ff feda 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000f80:	bf00      	nop
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	200040a0 	.word	0x200040a0
 8000f88:	40003c00 	.word	0x40003c00

08000f8c <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8000f90:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <MX_SPI4_Init+0x74>)
 8000f92:	4a1c      	ldr	r2, [pc, #112]	; (8001004 <MX_SPI4_Init+0x78>)
 8000f94:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000f96:	4b1a      	ldr	r3, [pc, #104]	; (8001000 <MX_SPI4_Init+0x74>)
 8000f98:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f9c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000f9e:	4b18      	ldr	r3, [pc, #96]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fa4:	4b16      	ldr	r3, [pc, #88]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fa6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000faa:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fac:	4b14      	ldr	r3, [pc, #80]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fb2:	4b13      	ldr	r3, [pc, #76]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000fb8:	4b11      	ldr	r3, [pc, #68]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fbe:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000fc0:	4b0f      	ldr	r3, [pc, #60]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fc2:	2228      	movs	r2, #40	; 0x28
 8000fc4:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fc6:	4b0e      	ldr	r3, [pc, #56]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fcc:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fd2:	4b0b      	ldr	r3, [pc, #44]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8000fd8:	4b09      	ldr	r3, [pc, #36]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fda:	2207      	movs	r2, #7
 8000fdc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000fde:	4b08      	ldr	r3, [pc, #32]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fe4:	4b06      	ldr	r3, [pc, #24]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fe6:	2208      	movs	r2, #8
 8000fe8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000fea:	4805      	ldr	r0, [pc, #20]	; (8001000 <MX_SPI4_Init+0x74>)
 8000fec:	f004 fbd2 	bl	8005794 <HAL_SPI_Init>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8000ff6:	f7ff fe9d 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	20004104 	.word	0x20004104
 8001004:	40013400 	.word	0x40013400

08001008 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b08e      	sub	sp, #56	; 0x38
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001010:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a54      	ldr	r2, [pc, #336]	; (8001178 <HAL_SPI_MspInit+0x170>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d128      	bne.n	800107c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800102a:	4b54      	ldr	r3, [pc, #336]	; (800117c <HAL_SPI_MspInit+0x174>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102e:	4a53      	ldr	r2, [pc, #332]	; (800117c <HAL_SPI_MspInit+0x174>)
 8001030:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001034:	6453      	str	r3, [r2, #68]	; 0x44
 8001036:	4b51      	ldr	r3, [pc, #324]	; (800117c <HAL_SPI_MspInit+0x174>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800103e:	623b      	str	r3, [r7, #32]
 8001040:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001042:	4b4e      	ldr	r3, [pc, #312]	; (800117c <HAL_SPI_MspInit+0x174>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	4a4d      	ldr	r2, [pc, #308]	; (800117c <HAL_SPI_MspInit+0x174>)
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	6313      	str	r3, [r2, #48]	; 0x30
 800104e:	4b4b      	ldr	r3, [pc, #300]	; (800117c <HAL_SPI_MspInit+0x174>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	61fb      	str	r3, [r7, #28]
 8001058:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800105a:	23e0      	movs	r3, #224	; 0xe0
 800105c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105e:	2302      	movs	r3, #2
 8001060:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001066:	2303      	movs	r3, #3
 8001068:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800106a:	2305      	movs	r3, #5
 800106c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001072:	4619      	mov	r1, r3
 8001074:	4842      	ldr	r0, [pc, #264]	; (8001180 <HAL_SPI_MspInit+0x178>)
 8001076:	f003 f849 	bl	800410c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800107a:	e078      	b.n	800116e <HAL_SPI_MspInit+0x166>
  else if(spiHandle->Instance==SPI3)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a40      	ldr	r2, [pc, #256]	; (8001184 <HAL_SPI_MspInit+0x17c>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d146      	bne.n	8001114 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001086:	4b3d      	ldr	r3, [pc, #244]	; (800117c <HAL_SPI_MspInit+0x174>)
 8001088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108a:	4a3c      	ldr	r2, [pc, #240]	; (800117c <HAL_SPI_MspInit+0x174>)
 800108c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001090:	6413      	str	r3, [r2, #64]	; 0x40
 8001092:	4b3a      	ldr	r3, [pc, #232]	; (800117c <HAL_SPI_MspInit+0x174>)
 8001094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001096:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800109a:	61bb      	str	r3, [r7, #24]
 800109c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109e:	4b37      	ldr	r3, [pc, #220]	; (800117c <HAL_SPI_MspInit+0x174>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	4a36      	ldr	r2, [pc, #216]	; (800117c <HAL_SPI_MspInit+0x174>)
 80010a4:	f043 0301 	orr.w	r3, r3, #1
 80010a8:	6313      	str	r3, [r2, #48]	; 0x30
 80010aa:	4b34      	ldr	r3, [pc, #208]	; (800117c <HAL_SPI_MspInit+0x174>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	617b      	str	r3, [r7, #20]
 80010b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b6:	4b31      	ldr	r3, [pc, #196]	; (800117c <HAL_SPI_MspInit+0x174>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	4a30      	ldr	r2, [pc, #192]	; (800117c <HAL_SPI_MspInit+0x174>)
 80010bc:	f043 0304 	orr.w	r3, r3, #4
 80010c0:	6313      	str	r3, [r2, #48]	; 0x30
 80010c2:	4b2e      	ldr	r3, [pc, #184]	; (800117c <HAL_SPI_MspInit+0x174>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	f003 0304 	and.w	r3, r3, #4
 80010ca:	613b      	str	r3, [r7, #16]
 80010cc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80010ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80010d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d4:	2302      	movs	r3, #2
 80010d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010dc:	2303      	movs	r3, #3
 80010de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010e0:	2306      	movs	r3, #6
 80010e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010e8:	4619      	mov	r1, r3
 80010ea:	4825      	ldr	r0, [pc, #148]	; (8001180 <HAL_SPI_MspInit+0x178>)
 80010ec:	f003 f80e 	bl	800410c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80010f0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80010f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f6:	2302      	movs	r3, #2
 80010f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010fe:	2303      	movs	r3, #3
 8001100:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001102:	2306      	movs	r3, #6
 8001104:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001106:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800110a:	4619      	mov	r1, r3
 800110c:	481e      	ldr	r0, [pc, #120]	; (8001188 <HAL_SPI_MspInit+0x180>)
 800110e:	f002 fffd 	bl	800410c <HAL_GPIO_Init>
}
 8001112:	e02c      	b.n	800116e <HAL_SPI_MspInit+0x166>
  else if(spiHandle->Instance==SPI4)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a1c      	ldr	r2, [pc, #112]	; (800118c <HAL_SPI_MspInit+0x184>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d127      	bne.n	800116e <HAL_SPI_MspInit+0x166>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800111e:	4b17      	ldr	r3, [pc, #92]	; (800117c <HAL_SPI_MspInit+0x174>)
 8001120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001122:	4a16      	ldr	r2, [pc, #88]	; (800117c <HAL_SPI_MspInit+0x174>)
 8001124:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001128:	6453      	str	r3, [r2, #68]	; 0x44
 800112a:	4b14      	ldr	r3, [pc, #80]	; (800117c <HAL_SPI_MspInit+0x174>)
 800112c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800112e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001136:	4b11      	ldr	r3, [pc, #68]	; (800117c <HAL_SPI_MspInit+0x174>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	4a10      	ldr	r2, [pc, #64]	; (800117c <HAL_SPI_MspInit+0x174>)
 800113c:	f043 0310 	orr.w	r3, r3, #16
 8001140:	6313      	str	r3, [r2, #48]	; 0x30
 8001142:	4b0e      	ldr	r3, [pc, #56]	; (800117c <HAL_SPI_MspInit+0x174>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	f003 0310 	and.w	r3, r3, #16
 800114a:	60bb      	str	r3, [r7, #8]
 800114c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 800114e:	2364      	movs	r3, #100	; 0x64
 8001150:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001152:	2302      	movs	r3, #2
 8001154:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800115a:	2303      	movs	r3, #3
 800115c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800115e:	2305      	movs	r3, #5
 8001160:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001162:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001166:	4619      	mov	r1, r3
 8001168:	4809      	ldr	r0, [pc, #36]	; (8001190 <HAL_SPI_MspInit+0x188>)
 800116a:	f002 ffcf 	bl	800410c <HAL_GPIO_Init>
}
 800116e:	bf00      	nop
 8001170:	3738      	adds	r7, #56	; 0x38
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40013000 	.word	0x40013000
 800117c:	40023800 	.word	0x40023800
 8001180:	40020000 	.word	0x40020000
 8001184:	40003c00 	.word	0x40003c00
 8001188:	40020800 	.word	0x40020800
 800118c:	40013400 	.word	0x40013400
 8001190:	40021000 	.word	0x40021000

08001194 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800119a:	4b0f      	ldr	r3, [pc, #60]	; (80011d8 <HAL_MspInit+0x44>)
 800119c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119e:	4a0e      	ldr	r2, [pc, #56]	; (80011d8 <HAL_MspInit+0x44>)
 80011a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011a4:	6413      	str	r3, [r2, #64]	; 0x40
 80011a6:	4b0c      	ldr	r3, [pc, #48]	; (80011d8 <HAL_MspInit+0x44>)
 80011a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b2:	4b09      	ldr	r3, [pc, #36]	; (80011d8 <HAL_MspInit+0x44>)
 80011b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b6:	4a08      	ldr	r2, [pc, #32]	; (80011d8 <HAL_MspInit+0x44>)
 80011b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011bc:	6453      	str	r3, [r2, #68]	; 0x44
 80011be:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <HAL_MspInit+0x44>)
 80011c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011c6:	603b      	str	r3, [r7, #0]
 80011c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	40023800 	.word	0x40023800

080011dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr

080011ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ea:	b480      	push	{r7}
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ee:	e7fe      	b.n	80011ee <HardFault_Handler+0x4>

080011f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f4:	e7fe      	b.n	80011f4 <MemManage_Handler+0x4>

080011f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011f6:	b480      	push	{r7}
 80011f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011fa:	e7fe      	b.n	80011fa <BusFault_Handler+0x4>

080011fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001200:	e7fe      	b.n	8001200 <UsageFault_Handler+0x4>

08001202 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001202:	b480      	push	{r7}
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001206:	bf00      	nop
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr

0800121e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800121e:	b480      	push	{r7}
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001230:	f002 fa9a 	bl	8003768 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}

08001238 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800123c:	4802      	ldr	r0, [pc, #8]	; (8001248 <USART1_IRQHandler+0x10>)
 800123e:	f005 fbd3 	bl	80069e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	200041b8 	.word	0x200041b8

0800124c <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001250:	4802      	ldr	r0, [pc, #8]	; (800125c <DMA2_Stream5_IRQHandler+0x10>)
 8001252:	f002 fd1f 	bl	8003c94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200042c8 	.word	0x200042c8

08001260 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800126c:	2300      	movs	r3, #0
 800126e:	617b      	str	r3, [r7, #20]
 8001270:	e00a      	b.n	8001288 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001272:	f3af 8000 	nop.w
 8001276:	4601      	mov	r1, r0
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	1c5a      	adds	r2, r3, #1
 800127c:	60ba      	str	r2, [r7, #8]
 800127e:	b2ca      	uxtb	r2, r1
 8001280:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	3301      	adds	r3, #1
 8001286:	617b      	str	r3, [r7, #20]
 8001288:	697a      	ldr	r2, [r7, #20]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	429a      	cmp	r2, r3
 800128e:	dbf0      	blt.n	8001272 <_read+0x12>
	}

return len;
 8001290:	687b      	ldr	r3, [r7, #4]
}
 8001292:	4618      	mov	r0, r3
 8001294:	3718      	adds	r7, #24
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b086      	sub	sp, #24
 800129e:	af00      	add	r7, sp, #0
 80012a0:	60f8      	str	r0, [r7, #12]
 80012a2:	60b9      	str	r1, [r7, #8]
 80012a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a6:	2300      	movs	r3, #0
 80012a8:	617b      	str	r3, [r7, #20]
 80012aa:	e009      	b.n	80012c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	1c5a      	adds	r2, r3, #1
 80012b0:	60ba      	str	r2, [r7, #8]
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fa43 	bl	8000740 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	3301      	adds	r3, #1
 80012be:	617b      	str	r3, [r7, #20]
 80012c0:	697a      	ldr	r2, [r7, #20]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	dbf1      	blt.n	80012ac <_write+0x12>
	}
	return len;
 80012c8:	687b      	ldr	r3, [r7, #4]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3718      	adds	r7, #24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <_close>:

int _close(int file)
{
 80012d2:	b480      	push	{r7}
 80012d4:	b083      	sub	sp, #12
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
	return -1;
 80012da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012de:	4618      	mov	r0, r3
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b083      	sub	sp, #12
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
 80012f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012fa:	605a      	str	r2, [r3, #4]
	return 0;
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <_isatty>:

int _isatty(int file)
{
 800130a:	b480      	push	{r7}
 800130c:	b083      	sub	sp, #12
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
	return 1;
 8001312:	2301      	movs	r3, #1
}
 8001314:	4618      	mov	r0, r3
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001320:	b480      	push	{r7}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
	return 0;
 800132c:	2300      	movs	r3, #0
}
 800132e:	4618      	mov	r0, r3
 8001330:	3714      	adds	r7, #20
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
	...

0800133c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001344:	4a14      	ldr	r2, [pc, #80]	; (8001398 <_sbrk+0x5c>)
 8001346:	4b15      	ldr	r3, [pc, #84]	; (800139c <_sbrk+0x60>)
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001350:	4b13      	ldr	r3, [pc, #76]	; (80013a0 <_sbrk+0x64>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d102      	bne.n	800135e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <_sbrk+0x64>)
 800135a:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <_sbrk+0x68>)
 800135c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <_sbrk+0x64>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4413      	add	r3, r2
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	429a      	cmp	r2, r3
 800136a:	d207      	bcs.n	800137c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800136c:	f006 fb0c 	bl	8007988 <__errno>
 8001370:	4603      	mov	r3, r0
 8001372:	220c      	movs	r2, #12
 8001374:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001376:	f04f 33ff 	mov.w	r3, #4294967295
 800137a:	e009      	b.n	8001390 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800137c:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <_sbrk+0x64>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001382:	4b07      	ldr	r3, [pc, #28]	; (80013a0 <_sbrk+0x64>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4413      	add	r3, r2
 800138a:	4a05      	ldr	r2, [pc, #20]	; (80013a0 <_sbrk+0x64>)
 800138c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800138e:	68fb      	ldr	r3, [r7, #12]
}
 8001390:	4618      	mov	r0, r3
 8001392:	3718      	adds	r7, #24
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	20080000 	.word	0x20080000
 800139c:	00000400 	.word	0x00000400
 80013a0:	20004168 	.word	0x20004168
 80013a4:	20004368 	.word	0x20004368

080013a8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013ac:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <SystemInit+0x28>)
 80013ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013b2:	4a07      	ldr	r2, [pc, #28]	; (80013d0 <SystemInit+0x28>)
 80013b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80013bc:	4b04      	ldr	r3, [pc, #16]	; (80013d0 <SystemInit+0x28>)
 80013be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013c2:	609a      	str	r2, [r3, #8]
#endif
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	e000ed00 	.word	0xe000ed00

080013d4 <MX_TIM14_Init>:

TIM_HandleTypeDef htim14;

/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80013d8:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <MX_TIM14_Init+0x40>)
 80013da:	4a0f      	ldr	r2, [pc, #60]	; (8001418 <MX_TIM14_Init+0x44>)
 80013dc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 80;
 80013de:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <MX_TIM14_Init+0x40>)
 80013e0:	2250      	movs	r2, #80	; 0x50
 80013e2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e4:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <MX_TIM14_Init+0x40>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80013ea:	4b0a      	ldr	r3, [pc, #40]	; (8001414 <MX_TIM14_Init+0x40>)
 80013ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013f0:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f2:	4b08      	ldr	r3, [pc, #32]	; (8001414 <MX_TIM14_Init+0x40>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f8:	4b06      	ldr	r3, [pc, #24]	; (8001414 <MX_TIM14_Init+0x40>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80013fe:	4805      	ldr	r0, [pc, #20]	; (8001414 <MX_TIM14_Init+0x40>)
 8001400:	f005 f928 	bl	8006654 <HAL_TIM_Base_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 800140a:	f7ff fc93 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	2000416c 	.word	0x2000416c
 8001418:	40002000 	.word	0x40002000

0800141c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM14)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a0a      	ldr	r2, [pc, #40]	; (8001454 <HAL_TIM_Base_MspInit+0x38>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d10b      	bne.n	8001446 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* TIM14 clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800142e:	4b0a      	ldr	r3, [pc, #40]	; (8001458 <HAL_TIM_Base_MspInit+0x3c>)
 8001430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001432:	4a09      	ldr	r2, [pc, #36]	; (8001458 <HAL_TIM_Base_MspInit+0x3c>)
 8001434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001438:	6413      	str	r3, [r2, #64]	; 0x40
 800143a:	4b07      	ldr	r3, [pc, #28]	; (8001458 <HAL_TIM_Base_MspInit+0x3c>)
 800143c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8001446:	bf00      	nop
 8001448:	3714      	adds	r7, #20
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40002000 	.word	0x40002000
 8001458:	40023800 	.word	0x40023800

0800145c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001460:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <MX_USART1_UART_Init+0x58>)
 8001462:	4a15      	ldr	r2, [pc, #84]	; (80014b8 <MX_USART1_UART_Init+0x5c>)
 8001464:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001466:	4b13      	ldr	r3, [pc, #76]	; (80014b4 <MX_USART1_UART_Init+0x58>)
 8001468:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800146c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800146e:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <MX_USART1_UART_Init+0x58>)
 8001470:	2200      	movs	r2, #0
 8001472:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001474:	4b0f      	ldr	r3, [pc, #60]	; (80014b4 <MX_USART1_UART_Init+0x58>)
 8001476:	2200      	movs	r2, #0
 8001478:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800147a:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <MX_USART1_UART_Init+0x58>)
 800147c:	2200      	movs	r2, #0
 800147e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001480:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <MX_USART1_UART_Init+0x58>)
 8001482:	220c      	movs	r2, #12
 8001484:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001486:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <MX_USART1_UART_Init+0x58>)
 8001488:	2200      	movs	r2, #0
 800148a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800148c:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <MX_USART1_UART_Init+0x58>)
 800148e:	2200      	movs	r2, #0
 8001490:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001492:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <MX_USART1_UART_Init+0x58>)
 8001494:	2200      	movs	r2, #0
 8001496:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001498:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <MX_USART1_UART_Init+0x58>)
 800149a:	2200      	movs	r2, #0
 800149c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800149e:	4805      	ldr	r0, [pc, #20]	; (80014b4 <MX_USART1_UART_Init+0x58>)
 80014a0:	f005 f9d0 	bl	8006844 <HAL_UART_Init>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80014aa:	f7ff fc43 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	200041b8 	.word	0x200041b8
 80014b8:	40011000 	.word	0x40011000

080014bc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014c0:	4b14      	ldr	r3, [pc, #80]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014c2:	4a15      	ldr	r2, [pc, #84]	; (8001518 <MX_USART2_UART_Init+0x5c>)
 80014c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014c6:	4b13      	ldr	r3, [pc, #76]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ce:	4b11      	ldr	r3, [pc, #68]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014d4:	4b0f      	ldr	r3, [pc, #60]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014da:	4b0e      	ldr	r3, [pc, #56]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014e0:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014e2:	220c      	movs	r2, #12
 80014e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014e6:	4b0b      	ldr	r3, [pc, #44]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014ec:	4b09      	ldr	r3, [pc, #36]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014f2:	4b08      	ldr	r3, [pc, #32]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014f8:	4b06      	ldr	r3, [pc, #24]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014fe:	4805      	ldr	r0, [pc, #20]	; (8001514 <MX_USART2_UART_Init+0x58>)
 8001500:	f005 f9a0 	bl	8006844 <HAL_UART_Init>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800150a:	f7ff fc13 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20004240 	.word	0x20004240
 8001518:	40004400 	.word	0x40004400

0800151c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b0b0      	sub	sp, #192	; 0xc0
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001524:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
 8001530:	60da      	str	r2, [r3, #12]
 8001532:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001534:	f107 031c 	add.w	r3, r7, #28
 8001538:	2290      	movs	r2, #144	; 0x90
 800153a:	2100      	movs	r1, #0
 800153c:	4618      	mov	r0, r3
 800153e:	f006 fa6b 	bl	8007a18 <memset>
  if(uartHandle->Instance==USART1)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a5d      	ldr	r2, [pc, #372]	; (80016bc <HAL_UART_MspInit+0x1a0>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d173      	bne.n	8001634 <HAL_UART_MspInit+0x118>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800154c:	2340      	movs	r3, #64	; 0x40
 800154e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001550:	2300      	movs	r3, #0
 8001552:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001554:	f107 031c 	add.w	r3, r7, #28
 8001558:	4618      	mov	r0, r3
 800155a:	f003 fcf3 	bl	8004f44 <HAL_RCCEx_PeriphCLKConfig>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001564:	f7ff fbe6 	bl	8000d34 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001568:	4b55      	ldr	r3, [pc, #340]	; (80016c0 <HAL_UART_MspInit+0x1a4>)
 800156a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156c:	4a54      	ldr	r2, [pc, #336]	; (80016c0 <HAL_UART_MspInit+0x1a4>)
 800156e:	f043 0310 	orr.w	r3, r3, #16
 8001572:	6453      	str	r3, [r2, #68]	; 0x44
 8001574:	4b52      	ldr	r3, [pc, #328]	; (80016c0 <HAL_UART_MspInit+0x1a4>)
 8001576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001578:	f003 0310 	and.w	r3, r3, #16
 800157c:	61bb      	str	r3, [r7, #24]
 800157e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001580:	4b4f      	ldr	r3, [pc, #316]	; (80016c0 <HAL_UART_MspInit+0x1a4>)
 8001582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001584:	4a4e      	ldr	r2, [pc, #312]	; (80016c0 <HAL_UART_MspInit+0x1a4>)
 8001586:	f043 0301 	orr.w	r3, r3, #1
 800158a:	6313      	str	r3, [r2, #48]	; 0x30
 800158c:	4b4c      	ldr	r3, [pc, #304]	; (80016c0 <HAL_UART_MspInit+0x1a4>)
 800158e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001590:	f003 0301 	and.w	r3, r3, #1
 8001594:	617b      	str	r3, [r7, #20]
 8001596:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001598:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800159c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a0:	2302      	movs	r3, #2
 80015a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	2300      	movs	r3, #0
 80015a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ac:	2303      	movs	r3, #3
 80015ae:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015b2:	2307      	movs	r3, #7
 80015b4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80015bc:	4619      	mov	r1, r3
 80015be:	4841      	ldr	r0, [pc, #260]	; (80016c4 <HAL_UART_MspInit+0x1a8>)
 80015c0:	f002 fda4 	bl	800410c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 80015c4:	4b40      	ldr	r3, [pc, #256]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 80015c6:	4a41      	ldr	r2, [pc, #260]	; (80016cc <HAL_UART_MspInit+0x1b0>)
 80015c8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80015ca:	4b3f      	ldr	r3, [pc, #252]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 80015cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015d0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015d2:	4b3d      	ldr	r3, [pc, #244]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015d8:	4b3b      	ldr	r3, [pc, #236]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 80015da:	2200      	movs	r2, #0
 80015dc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015de:	4b3a      	ldr	r3, [pc, #232]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 80015e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015e4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015e6:	4b38      	ldr	r3, [pc, #224]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015ec:	4b36      	ldr	r3, [pc, #216]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80015f2:	4b35      	ldr	r3, [pc, #212]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 80015f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015f8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80015fa:	4b33      	ldr	r3, [pc, #204]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001600:	4b31      	ldr	r3, [pc, #196]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 8001602:	2200      	movs	r2, #0
 8001604:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001606:	4830      	ldr	r0, [pc, #192]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 8001608:	f002 fa04 	bl	8003a14 <HAL_DMA_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 8001612:	f7ff fb8f 	bl	8000d34 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a2b      	ldr	r2, [pc, #172]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 800161a:	675a      	str	r2, [r3, #116]	; 0x74
 800161c:	4a2a      	ldr	r2, [pc, #168]	; (80016c8 <HAL_UART_MspInit+0x1ac>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	2100      	movs	r1, #0
 8001626:	2025      	movs	r0, #37	; 0x25
 8001628:	f002 f9bd 	bl	80039a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800162c:	2025      	movs	r0, #37	; 0x25
 800162e:	f002 f9d6 	bl	80039de <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001632:	e03f      	b.n	80016b4 <HAL_UART_MspInit+0x198>
  else if(uartHandle->Instance==USART2)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a25      	ldr	r2, [pc, #148]	; (80016d0 <HAL_UART_MspInit+0x1b4>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d13a      	bne.n	80016b4 <HAL_UART_MspInit+0x198>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800163e:	2380      	movs	r3, #128	; 0x80
 8001640:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001642:	2300      	movs	r3, #0
 8001644:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001646:	f107 031c 	add.w	r3, r7, #28
 800164a:	4618      	mov	r0, r3
 800164c:	f003 fc7a 	bl	8004f44 <HAL_RCCEx_PeriphCLKConfig>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <HAL_UART_MspInit+0x13e>
      Error_Handler();
 8001656:	f7ff fb6d 	bl	8000d34 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800165a:	4b19      	ldr	r3, [pc, #100]	; (80016c0 <HAL_UART_MspInit+0x1a4>)
 800165c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165e:	4a18      	ldr	r2, [pc, #96]	; (80016c0 <HAL_UART_MspInit+0x1a4>)
 8001660:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001664:	6413      	str	r3, [r2, #64]	; 0x40
 8001666:	4b16      	ldr	r3, [pc, #88]	; (80016c0 <HAL_UART_MspInit+0x1a4>)
 8001668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800166e:	613b      	str	r3, [r7, #16]
 8001670:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001672:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <HAL_UART_MspInit+0x1a4>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	4a12      	ldr	r2, [pc, #72]	; (80016c0 <HAL_UART_MspInit+0x1a4>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6313      	str	r3, [r2, #48]	; 0x30
 800167e:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <HAL_UART_MspInit+0x1a4>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800168a:	230c      	movs	r3, #12
 800168c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001690:	2302      	movs	r3, #2
 8001692:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	2300      	movs	r3, #0
 8001698:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800169c:	2303      	movs	r3, #3
 800169e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016a2:	2307      	movs	r3, #7
 80016a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80016ac:	4619      	mov	r1, r3
 80016ae:	4805      	ldr	r0, [pc, #20]	; (80016c4 <HAL_UART_MspInit+0x1a8>)
 80016b0:	f002 fd2c 	bl	800410c <HAL_GPIO_Init>
}
 80016b4:	bf00      	nop
 80016b6:	37c0      	adds	r7, #192	; 0xc0
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40011000 	.word	0x40011000
 80016c0:	40023800 	.word	0x40023800
 80016c4:	40020000 	.word	0x40020000
 80016c8:	200042c8 	.word	0x200042c8
 80016cc:	40026488 	.word	0x40026488
 80016d0:	40004400 	.word	0x40004400

080016d4 <W25qxx_Spi>:
#else
#define	W25qxx_Delay(delay)		HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t	W25qxx_Spi(uint8_t	Data)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af02      	add	r7, sp, #8
 80016da:	4603      	mov	r3, r0
 80016dc:	71fb      	strb	r3, [r7, #7]
	uint8_t	ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI,&Data,&ret,1,100);
 80016de:	f107 020f 	add.w	r2, r7, #15
 80016e2:	1df9      	adds	r1, r7, #7
 80016e4:	2364      	movs	r3, #100	; 0x64
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	2301      	movs	r3, #1
 80016ea:	4804      	ldr	r0, [pc, #16]	; (80016fc <W25qxx_Spi+0x28>)
 80016ec:	f004 fb9b 	bl	8005e26 <HAL_SPI_TransmitReceive>
	return ret;	
 80016f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20004104 	.word	0x20004104

08001700 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
  uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8001706:	2300      	movs	r3, #0
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	2300      	movs	r3, #0
 800170c:	60bb      	str	r3, [r7, #8]
 800170e:	2300      	movs	r3, #0
 8001710:	607b      	str	r3, [r7, #4]
 8001712:	2300      	movs	r3, #0
 8001714:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8001716:	2200      	movs	r2, #0
 8001718:	2110      	movs	r1, #16
 800171a:	4813      	ldr	r0, [pc, #76]	; (8001768 <W25qxx_ReadID+0x68>)
 800171c:	f002 fea2 	bl	8004464 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x9F);
 8001720:	209f      	movs	r0, #159	; 0x9f
 8001722:	f7ff ffd7 	bl	80016d4 <W25qxx_Spi>
  Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8001726:	20a5      	movs	r0, #165	; 0xa5
 8001728:	f7ff ffd4 	bl	80016d4 <W25qxx_Spi>
 800172c:	4603      	mov	r3, r0
 800172e:	60bb      	str	r3, [r7, #8]
  Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8001730:	20a5      	movs	r0, #165	; 0xa5
 8001732:	f7ff ffcf 	bl	80016d4 <W25qxx_Spi>
 8001736:	4603      	mov	r3, r0
 8001738:	607b      	str	r3, [r7, #4]
  Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800173a:	20a5      	movs	r0, #165	; 0xa5
 800173c:	f7ff ffca 	bl	80016d4 <W25qxx_Spi>
 8001740:	4603      	mov	r3, r0
 8001742:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8001744:	2201      	movs	r2, #1
 8001746:	2110      	movs	r1, #16
 8001748:	4807      	ldr	r0, [pc, #28]	; (8001768 <W25qxx_ReadID+0x68>)
 800174a:	f002 fe8b 	bl	8004464 <HAL_GPIO_WritePin>
  Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	041a      	lsls	r2, r3, #16
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	021b      	lsls	r3, r3, #8
 8001756:	4313      	orrs	r3, r2
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	4313      	orrs	r3, r2
 800175c:	60fb      	str	r3, [r7, #12]
  return Temp;
 800175e:	68fb      	ldr	r3, [r7, #12]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40021000 	.word	0x40021000

0800176c <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 800176c:	b590      	push	{r4, r7, lr}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	2110      	movs	r1, #16
 8001776:	4816      	ldr	r0, [pc, #88]	; (80017d0 <W25qxx_ReadUniqID+0x64>)
 8001778:	f002 fe74 	bl	8004464 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x4B);
 800177c:	204b      	movs	r0, #75	; 0x4b
 800177e:	f7ff ffa9 	bl	80016d4 <W25qxx_Spi>
	for(uint8_t	i=0;i<4;i++)
 8001782:	2300      	movs	r3, #0
 8001784:	71fb      	strb	r3, [r7, #7]
 8001786:	e005      	b.n	8001794 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8001788:	20a5      	movs	r0, #165	; 0xa5
 800178a:	f7ff ffa3 	bl	80016d4 <W25qxx_Spi>
	for(uint8_t	i=0;i<4;i++)
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	3301      	adds	r3, #1
 8001792:	71fb      	strb	r3, [r7, #7]
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	2b03      	cmp	r3, #3
 8001798:	d9f6      	bls.n	8001788 <W25qxx_ReadUniqID+0x1c>
	for(uint8_t	i=0;i<8;i++)
 800179a:	2300      	movs	r3, #0
 800179c:	71bb      	strb	r3, [r7, #6]
 800179e:	e00b      	b.n	80017b8 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80017a0:	79bc      	ldrb	r4, [r7, #6]
 80017a2:	20a5      	movs	r0, #165	; 0xa5
 80017a4:	f7ff ff96 	bl	80016d4 <W25qxx_Spi>
 80017a8:	4603      	mov	r3, r0
 80017aa:	461a      	mov	r2, r3
 80017ac:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <W25qxx_ReadUniqID+0x68>)
 80017ae:	4423      	add	r3, r4
 80017b0:	705a      	strb	r2, [r3, #1]
	for(uint8_t	i=0;i<8;i++)
 80017b2:	79bb      	ldrb	r3, [r7, #6]
 80017b4:	3301      	adds	r3, #1
 80017b6:	71bb      	strb	r3, [r7, #6]
 80017b8:	79bb      	ldrb	r3, [r7, #6]
 80017ba:	2b07      	cmp	r3, #7
 80017bc:	d9f0      	bls.n	80017a0 <W25qxx_ReadUniqID+0x34>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80017be:	2201      	movs	r2, #1
 80017c0:	2110      	movs	r1, #16
 80017c2:	4803      	ldr	r0, [pc, #12]	; (80017d0 <W25qxx_ReadUniqID+0x64>)
 80017c4:	f002 fe4e 	bl	8004464 <HAL_GPIO_WritePin>
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd90      	pop	{r4, r7, pc}
 80017d0:	40021000 	.word	0x40021000
 80017d4:	20004328 	.word	0x20004328

080017d8 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80017dc:	2200      	movs	r2, #0
 80017de:	2110      	movs	r1, #16
 80017e0:	4807      	ldr	r0, [pc, #28]	; (8001800 <W25qxx_WriteEnable+0x28>)
 80017e2:	f002 fe3f 	bl	8004464 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x06);
 80017e6:	2006      	movs	r0, #6
 80017e8:	f7ff ff74 	bl	80016d4 <W25qxx_Spi>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80017ec:	2201      	movs	r2, #1
 80017ee:	2110      	movs	r1, #16
 80017f0:	4803      	ldr	r0, [pc, #12]	; (8001800 <W25qxx_WriteEnable+0x28>)
 80017f2:	f002 fe37 	bl	8004464 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 80017f6:	2001      	movs	r0, #1
 80017f8:	f001 ffd6 	bl	80037a8 <HAL_Delay>
}
 80017fc:	bf00      	nop
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40021000 	.word	0x40021000

08001804 <W25qxx_ReadStatusRegister>:
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t	SelectStatusRegister_1_2_3)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
	uint8_t	status=0;
 800180e:	2300      	movs	r3, #0
 8001810:	73fb      	strb	r3, [r7, #15]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8001812:	2200      	movs	r2, #0
 8001814:	2110      	movs	r1, #16
 8001816:	481c      	ldr	r0, [pc, #112]	; (8001888 <W25qxx_ReadStatusRegister+0x84>)
 8001818:	f002 fe24 	bl	8004464 <HAL_GPIO_WritePin>
	if(SelectStatusRegister_1_2_3==1)
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d10c      	bne.n	800183c <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8001822:	2005      	movs	r0, #5
 8001824:	f7ff ff56 	bl	80016d4 <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 8001828:	20a5      	movs	r0, #165	; 0xa5
 800182a:	f7ff ff53 	bl	80016d4 <W25qxx_Spi>
 800182e:	4603      	mov	r3, r0
 8001830:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8001832:	4a16      	ldr	r2, [pc, #88]	; (800188c <W25qxx_ReadStatusRegister+0x88>)
 8001834:	7bfb      	ldrb	r3, [r7, #15]
 8001836:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 800183a:	e01b      	b.n	8001874 <W25qxx_ReadStatusRegister+0x70>
	}
	else if(SelectStatusRegister_1_2_3==2)
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	2b02      	cmp	r3, #2
 8001840:	d10c      	bne.n	800185c <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8001842:	2035      	movs	r0, #53	; 0x35
 8001844:	f7ff ff46 	bl	80016d4 <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 8001848:	20a5      	movs	r0, #165	; 0xa5
 800184a:	f7ff ff43 	bl	80016d4 <W25qxx_Spi>
 800184e:	4603      	mov	r3, r0
 8001850:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8001852:	4a0e      	ldr	r2, [pc, #56]	; (800188c <W25qxx_ReadStatusRegister+0x88>)
 8001854:	7bfb      	ldrb	r3, [r7, #15]
 8001856:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 800185a:	e00b      	b.n	8001874 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 800185c:	2015      	movs	r0, #21
 800185e:	f7ff ff39 	bl	80016d4 <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 8001862:	20a5      	movs	r0, #165	; 0xa5
 8001864:	f7ff ff36 	bl	80016d4 <W25qxx_Spi>
 8001868:	4603      	mov	r3, r0
 800186a:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 800186c:	4a07      	ldr	r2, [pc, #28]	; (800188c <W25qxx_ReadStatusRegister+0x88>)
 800186e:	7bfb      	ldrb	r3, [r7, #15]
 8001870:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}	
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8001874:	2201      	movs	r2, #1
 8001876:	2110      	movs	r1, #16
 8001878:	4803      	ldr	r0, [pc, #12]	; (8001888 <W25qxx_ReadStatusRegister+0x84>)
 800187a:	f002 fdf3 	bl	8004464 <HAL_GPIO_WritePin>
	return status;
 800187e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001880:	4618      	mov	r0, r3
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40021000 	.word	0x40021000
 800188c:	20004328 	.word	0x20004328

08001890 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8001894:	2001      	movs	r0, #1
 8001896:	f001 ff87 	bl	80037a8 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 800189a:	2200      	movs	r2, #0
 800189c:	2110      	movs	r1, #16
 800189e:	480f      	ldr	r0, [pc, #60]	; (80018dc <W25qxx_WaitForWriteEnd+0x4c>)
 80018a0:	f002 fde0 	bl	8004464 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 80018a4:	2005      	movs	r0, #5
 80018a6:	f7ff ff15 	bl	80016d4 <W25qxx_Spi>
  do
  {
    w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80018aa:	20a5      	movs	r0, #165	; 0xa5
 80018ac:	f7ff ff12 	bl	80016d4 <W25qxx_Spi>
 80018b0:	4603      	mov	r3, r0
 80018b2:	461a      	mov	r2, r3
 80018b4:	4b0a      	ldr	r3, [pc, #40]	; (80018e0 <W25qxx_WaitForWriteEnd+0x50>)
 80018b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 80018ba:	2001      	movs	r0, #1
 80018bc:	f001 ff74 	bl	80037a8 <HAL_Delay>
  }
  while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 80018c0:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <W25qxx_WaitForWriteEnd+0x50>)
 80018c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d1ed      	bne.n	80018aa <W25qxx_WaitForWriteEnd+0x1a>
 HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80018ce:	2201      	movs	r2, #1
 80018d0:	2110      	movs	r1, #16
 80018d2:	4802      	ldr	r0, [pc, #8]	; (80018dc <W25qxx_WaitForWriteEnd+0x4c>)
 80018d4:	f002 fdc6 	bl	8004464 <HAL_GPIO_WritePin>
}
 80018d8:	bf00      	nop
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	40021000 	.word	0x40021000
 80018e0:	20004328 	.word	0x20004328

080018e4 <W25qxx_Init>:
//###################################################################################################################
bool	W25qxx_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
	w25qxx.Lock=1;	
 80018ea:	4b5f      	ldr	r3, [pc, #380]	; (8001a68 <W25qxx_Init+0x184>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while(HAL_GetTick()<100)
 80018f2:	e002      	b.n	80018fa <W25qxx_Init+0x16>
		W25qxx_Delay(100);
 80018f4:	2064      	movs	r0, #100	; 0x64
 80018f6:	f001 ff57 	bl	80037a8 <HAL_Delay>
	while(HAL_GetTick()<100)
 80018fa:	f001 ff49 	bl	8003790 <HAL_GetTick>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b63      	cmp	r3, #99	; 0x63
 8001902:	d9f7      	bls.n	80018f4 <W25qxx_Init+0x10>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8001904:	2201      	movs	r2, #1
 8001906:	2110      	movs	r1, #16
 8001908:	4858      	ldr	r0, [pc, #352]	; (8001a6c <W25qxx_Init+0x188>)
 800190a:	f002 fdab 	bl	8004464 <HAL_GPIO_WritePin>
  W25qxx_Delay(100);
 800190e:	2064      	movs	r0, #100	; 0x64
 8001910:	f001 ff4a 	bl	80037a8 <HAL_Delay>
	uint32_t	id;
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx Init Begin...\r\n");
	#endif
	id=W25qxx_ReadID();
 8001914:	f7ff fef4 	bl	8001700 <W25qxx_ReadID>
 8001918:	6078      	str	r0, [r7, #4]
	
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx ID:0x%X\r\n",id);
	#endif
	switch(id&0x0000FFFF)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	b29a      	uxth	r2, r3
 800191e:	4b54      	ldr	r3, [pc, #336]	; (8001a70 <W25qxx_Init+0x18c>)
 8001920:	4413      	add	r3, r2
 8001922:	2b09      	cmp	r3, #9
 8001924:	d85f      	bhi.n	80019e6 <W25qxx_Init+0x102>
 8001926:	a201      	add	r2, pc, #4	; (adr r2, 800192c <W25qxx_Init+0x48>)
 8001928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800192c:	080019d9 	.word	0x080019d9
 8001930:	080019cb 	.word	0x080019cb
 8001934:	080019bd 	.word	0x080019bd
 8001938:	080019af 	.word	0x080019af
 800193c:	080019a1 	.word	0x080019a1
 8001940:	08001993 	.word	0x08001993
 8001944:	08001985 	.word	0x08001985
 8001948:	08001975 	.word	0x08001975
 800194c:	08001965 	.word	0x08001965
 8001950:	08001955 	.word	0x08001955
	{
		case 0x401A:	// 	w25q512
			w25qxx.ID=W25Q512;
 8001954:	4b44      	ldr	r3, [pc, #272]	; (8001a68 <W25qxx_Init+0x184>)
 8001956:	220a      	movs	r2, #10
 8001958:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=1024;
 800195a:	4b43      	ldr	r3, [pc, #268]	; (8001a68 <W25qxx_Init+0x184>)
 800195c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001960:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q512\r\n");
			#endif
		break;
 8001962:	e046      	b.n	80019f2 <W25qxx_Init+0x10e>
		case 0x4019:	// 	w25q256
			w25qxx.ID=W25Q256;
 8001964:	4b40      	ldr	r3, [pc, #256]	; (8001a68 <W25qxx_Init+0x184>)
 8001966:	2209      	movs	r2, #9
 8001968:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=512;
 800196a:	4b3f      	ldr	r3, [pc, #252]	; (8001a68 <W25qxx_Init+0x184>)
 800196c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001970:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q256\r\n");
			#endif
		break;
 8001972:	e03e      	b.n	80019f2 <W25qxx_Init+0x10e>
		case 0x4018:	// 	w25q128
			w25qxx.ID=W25Q128;
 8001974:	4b3c      	ldr	r3, [pc, #240]	; (8001a68 <W25qxx_Init+0x184>)
 8001976:	2208      	movs	r2, #8
 8001978:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=256;
 800197a:	4b3b      	ldr	r3, [pc, #236]	; (8001a68 <W25qxx_Init+0x184>)
 800197c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001980:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q128\r\n");
			#endif
		break;
 8001982:	e036      	b.n	80019f2 <W25qxx_Init+0x10e>
		case 0x4017:	//	w25q64
			w25qxx.ID=W25Q64;
 8001984:	4b38      	ldr	r3, [pc, #224]	; (8001a68 <W25qxx_Init+0x184>)
 8001986:	2207      	movs	r2, #7
 8001988:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=128;
 800198a:	4b37      	ldr	r3, [pc, #220]	; (8001a68 <W25qxx_Init+0x184>)
 800198c:	2280      	movs	r2, #128	; 0x80
 800198e:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q64\r\n");
			#endif
		break;
 8001990:	e02f      	b.n	80019f2 <W25qxx_Init+0x10e>
		case 0x4016:	//	w25q32
			w25qxx.ID=W25Q32;
 8001992:	4b35      	ldr	r3, [pc, #212]	; (8001a68 <W25qxx_Init+0x184>)
 8001994:	2206      	movs	r2, #6
 8001996:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=64;
 8001998:	4b33      	ldr	r3, [pc, #204]	; (8001a68 <W25qxx_Init+0x184>)
 800199a:	2240      	movs	r2, #64	; 0x40
 800199c:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q32\r\n");
			#endif
		break;
 800199e:	e028      	b.n	80019f2 <W25qxx_Init+0x10e>
		case 0x4015:	//	w25q16
			w25qxx.ID=W25Q16;
 80019a0:	4b31      	ldr	r3, [pc, #196]	; (8001a68 <W25qxx_Init+0x184>)
 80019a2:	2205      	movs	r2, #5
 80019a4:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=32;
 80019a6:	4b30      	ldr	r3, [pc, #192]	; (8001a68 <W25qxx_Init+0x184>)
 80019a8:	2220      	movs	r2, #32
 80019aa:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q16\r\n");
			#endif
		break;
 80019ac:	e021      	b.n	80019f2 <W25qxx_Init+0x10e>
		case 0x4014:	//	w25q80
			w25qxx.ID=W25Q80;
 80019ae:	4b2e      	ldr	r3, [pc, #184]	; (8001a68 <W25qxx_Init+0x184>)
 80019b0:	2204      	movs	r2, #4
 80019b2:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=16;
 80019b4:	4b2c      	ldr	r3, [pc, #176]	; (8001a68 <W25qxx_Init+0x184>)
 80019b6:	2210      	movs	r2, #16
 80019b8:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q80\r\n");
			#endif
		break;
 80019ba:	e01a      	b.n	80019f2 <W25qxx_Init+0x10e>
		case 0x4013:	//	w25q40
			w25qxx.ID=W25Q40;
 80019bc:	4b2a      	ldr	r3, [pc, #168]	; (8001a68 <W25qxx_Init+0x184>)
 80019be:	2203      	movs	r2, #3
 80019c0:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=8;
 80019c2:	4b29      	ldr	r3, [pc, #164]	; (8001a68 <W25qxx_Init+0x184>)
 80019c4:	2208      	movs	r2, #8
 80019c6:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q40\r\n");
			#endif
		break;
 80019c8:	e013      	b.n	80019f2 <W25qxx_Init+0x10e>
		case 0x4012:	//	w25q20
			w25qxx.ID=W25Q20;
 80019ca:	4b27      	ldr	r3, [pc, #156]	; (8001a68 <W25qxx_Init+0x184>)
 80019cc:	2202      	movs	r2, #2
 80019ce:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=4;
 80019d0:	4b25      	ldr	r3, [pc, #148]	; (8001a68 <W25qxx_Init+0x184>)
 80019d2:	2204      	movs	r2, #4
 80019d4:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q20\r\n");
			#endif
		break;
 80019d6:	e00c      	b.n	80019f2 <W25qxx_Init+0x10e>
		case 0x4011:	//	w25q10
			w25qxx.ID=W25Q10;
 80019d8:	4b23      	ldr	r3, [pc, #140]	; (8001a68 <W25qxx_Init+0x184>)
 80019da:	2201      	movs	r2, #1
 80019dc:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=2;
 80019de:	4b22      	ldr	r3, [pc, #136]	; (8001a68 <W25qxx_Init+0x184>)
 80019e0:	2202      	movs	r2, #2
 80019e2:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q10\r\n");
			#endif
		break;
 80019e4:	e005      	b.n	80019f2 <W25qxx_Init+0x10e>
		default:
				#if (_W25QXX_DEBUG==1)
				printf("w25qxx Unknown ID\r\n");
				#endif
			w25qxx.Lock=0;	
 80019e6:	4b20      	ldr	r3, [pc, #128]	; (8001a68 <W25qxx_Init+0x184>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			return false;
 80019ee:	2300      	movs	r3, #0
 80019f0:	e036      	b.n	8001a60 <W25qxx_Init+0x17c>
				
	}		
	w25qxx.PageSize=256;
 80019f2:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <W25qxx_Init+0x184>)
 80019f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019f8:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize=0x1000;
 80019fa:	4b1b      	ldr	r3, [pc, #108]	; (8001a68 <W25qxx_Init+0x184>)
 80019fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a00:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount=w25qxx.BlockCount*16;
 8001a02:	4b19      	ldr	r3, [pc, #100]	; (8001a68 <W25qxx_Init+0x184>)
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	011b      	lsls	r3, r3, #4
 8001a08:	4a17      	ldr	r2, [pc, #92]	; (8001a68 <W25qxx_Init+0x184>)
 8001a0a:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount=(w25qxx.SectorCount*w25qxx.SectorSize)/w25qxx.PageSize;
 8001a0c:	4b16      	ldr	r3, [pc, #88]	; (8001a68 <W25qxx_Init+0x184>)
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	4a15      	ldr	r2, [pc, #84]	; (8001a68 <W25qxx_Init+0x184>)
 8001a12:	6912      	ldr	r2, [r2, #16]
 8001a14:	fb02 f303 	mul.w	r3, r2, r3
 8001a18:	4a13      	ldr	r2, [pc, #76]	; (8001a68 <W25qxx_Init+0x184>)
 8001a1a:	8952      	ldrh	r2, [r2, #10]
 8001a1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a20:	4a11      	ldr	r2, [pc, #68]	; (8001a68 <W25qxx_Init+0x184>)
 8001a22:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize=w25qxx.SectorSize*16;
 8001a24:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <W25qxx_Init+0x184>)
 8001a26:	691b      	ldr	r3, [r3, #16]
 8001a28:	011b      	lsls	r3, r3, #4
 8001a2a:	4a0f      	ldr	r2, [pc, #60]	; (8001a68 <W25qxx_Init+0x184>)
 8001a2c:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte=(w25qxx.SectorCount*w25qxx.SectorSize)/1024;
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	; (8001a68 <W25qxx_Init+0x184>)
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	4a0d      	ldr	r2, [pc, #52]	; (8001a68 <W25qxx_Init+0x184>)
 8001a34:	6912      	ldr	r2, [r2, #16]
 8001a36:	fb02 f303 	mul.w	r3, r2, r3
 8001a3a:	0a9b      	lsrs	r3, r3, #10
 8001a3c:	4a0a      	ldr	r2, [pc, #40]	; (8001a68 <W25qxx_Init+0x184>)
 8001a3e:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8001a40:	f7ff fe94 	bl	800176c <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8001a44:	2001      	movs	r0, #1
 8001a46:	f7ff fedd 	bl	8001804 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8001a4a:	2002      	movs	r0, #2
 8001a4c:	f7ff feda 	bl	8001804 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8001a50:	2003      	movs	r0, #3
 8001a52:	f7ff fed7 	bl	8001804 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n",w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n",w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n",w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
	#endif
	w25qxx.Lock=0;	
 8001a56:	4b04      	ldr	r3, [pc, #16]	; (8001a68 <W25qxx_Init+0x184>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8001a5e:	2301      	movs	r3, #1
}	
 8001a60:	4618      	mov	r0, r3
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20004328 	.word	0x20004328
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	ffffbfef 	.word	0xffffbfef

08001a74 <W25qxx_EraseBlock>:
	W25qxx_Delay(1);
	w25qxx.Lock=0;
}
//###################################################################################################################
void W25qxx_EraseBlock(uint32_t BlockAddr)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
	while(w25qxx.Lock==1)
 8001a7c:	e002      	b.n	8001a84 <W25qxx_EraseBlock+0x10>
		W25qxx_Delay(1);
 8001a7e:	2001      	movs	r0, #1
 8001a80:	f001 fe92 	bl	80037a8 <HAL_Delay>
	while(w25qxx.Lock==1)
 8001a84:	4b24      	ldr	r3, [pc, #144]	; (8001b18 <W25qxx_EraseBlock+0xa4>)
 8001a86:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d0f7      	beq.n	8001a7e <W25qxx_EraseBlock+0xa>
	w25qxx.Lock=1;	
 8001a8e:	4b22      	ldr	r3, [pc, #136]	; (8001b18 <W25qxx_EraseBlock+0xa4>)
 8001a90:	2201      	movs	r2, #1
 8001a92:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx EraseBlock %d Begin...\r\n",BlockAddr);
	W25qxx_Delay(100);
	uint32_t	StartTime=HAL_GetTick();	
	#endif
	W25qxx_WaitForWriteEnd();
 8001a96:	f7ff fefb 	bl	8001890 <W25qxx_WaitForWriteEnd>
	BlockAddr = BlockAddr * w25qxx.SectorSize*16;
 8001a9a:	4b1f      	ldr	r3, [pc, #124]	; (8001b18 <W25qxx_EraseBlock+0xa4>)
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	fb02 f303 	mul.w	r3, r2, r3
 8001aa4:	011b      	lsls	r3, r3, #4
 8001aa6:	607b      	str	r3, [r7, #4]
  W25qxx_WriteEnable();
 8001aa8:	f7ff fe96 	bl	80017d8 <W25qxx_WriteEnable>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8001aac:	2200      	movs	r2, #0
 8001aae:	2110      	movs	r1, #16
 8001ab0:	481a      	ldr	r0, [pc, #104]	; (8001b1c <W25qxx_EraseBlock+0xa8>)
 8001ab2:	f002 fcd7 	bl	8004464 <HAL_GPIO_WritePin>
  W25qxx_Spi(0xD8);
 8001ab6:	20d8      	movs	r0, #216	; 0xd8
 8001ab8:	f7ff fe0c 	bl	80016d4 <W25qxx_Spi>
	if(w25qxx.ID>=W25Q256)
 8001abc:	4b16      	ldr	r3, [pc, #88]	; (8001b18 <W25qxx_EraseBlock+0xa4>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b08      	cmp	r3, #8
 8001ac2:	d905      	bls.n	8001ad0 <W25qxx_EraseBlock+0x5c>
		W25qxx_Spi((BlockAddr & 0xFF000000) >> 24);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	0e1b      	lsrs	r3, r3, #24
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7ff fe02 	bl	80016d4 <W25qxx_Spi>
  W25qxx_Spi((BlockAddr & 0xFF0000) >> 16);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	0c1b      	lsrs	r3, r3, #16
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff fdfc 	bl	80016d4 <W25qxx_Spi>
  W25qxx_Spi((BlockAddr & 0xFF00) >> 8);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	0a1b      	lsrs	r3, r3, #8
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff fdf6 	bl	80016d4 <W25qxx_Spi>
  W25qxx_Spi(BlockAddr & 0xFF);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff fdf1 	bl	80016d4 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8001af2:	2201      	movs	r2, #1
 8001af4:	2110      	movs	r1, #16
 8001af6:	4809      	ldr	r0, [pc, #36]	; (8001b1c <W25qxx_EraseBlock+0xa8>)
 8001af8:	f002 fcb4 	bl	8004464 <HAL_GPIO_WritePin>
  W25qxx_WaitForWriteEnd();
 8001afc:	f7ff fec8 	bl	8001890 <W25qxx_WaitForWriteEnd>
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx EraseBlock done after %d ms\r\n",HAL_GetTick()-StartTime);
	W25qxx_Delay(100);
	#endif
	W25qxx_Delay(1);
 8001b00:	2001      	movs	r0, #1
 8001b02:	f001 fe51 	bl	80037a8 <HAL_Delay>
	w25qxx.Lock=0;
 8001b06:	4b04      	ldr	r3, [pc, #16]	; (8001b18 <W25qxx_EraseBlock+0xa4>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8001b0e:	bf00      	nop
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	20004328 	.word	0x20004328
 8001b1c:	40021000 	.word	0x40021000

08001b20 <W25qxx_BlockToPage>:
{
	return (SectorAddress*w25qxx.SectorSize)/w25qxx.PageSize;
}
//###################################################################################################################
uint32_t	W25qxx_BlockToPage(uint32_t	BlockAddress)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
	return (BlockAddress*w25qxx.BlockSize)/w25qxx.PageSize;
 8001b28:	4b07      	ldr	r3, [pc, #28]	; (8001b48 <W25qxx_BlockToPage+0x28>)
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	fb02 f303 	mul.w	r3, r2, r3
 8001b32:	4a05      	ldr	r2, [pc, #20]	; (8001b48 <W25qxx_BlockToPage+0x28>)
 8001b34:	8952      	ldrh	r2, [r2, #10]
 8001b36:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	20004328 	.word	0x20004328

08001b4c <W25qxx_WritePage>:
	#endif
	w25qxx.Lock=0;
}
//###################################################################################################################
void 	W25qxx_WritePage(uint8_t *pBuffer	,uint32_t Page_Address,uint32_t OffsetInByte,uint32_t NumByteToWrite_up_to_PageSize)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	607a      	str	r2, [r7, #4]
 8001b58:	603b      	str	r3, [r7, #0]
	while(w25qxx.Lock==1)
 8001b5a:	e002      	b.n	8001b62 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8001b5c:	2001      	movs	r0, #1
 8001b5e:	f001 fe23 	bl	80037a8 <HAL_Delay>
	while(w25qxx.Lock==1)
 8001b62:	4b37      	ldr	r3, [pc, #220]	; (8001c40 <W25qxx_WritePage+0xf4>)
 8001b64:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d0f7      	beq.n	8001b5c <W25qxx_WritePage+0x10>
	w25qxx.Lock=1;
 8001b6c:	4b34      	ldr	r3, [pc, #208]	; (8001c40 <W25qxx_WritePage+0xf4>)
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if(((NumByteToWrite_up_to_PageSize+OffsetInByte)>w25qxx.PageSize)||(NumByteToWrite_up_to_PageSize==0))
 8001b74:	683a      	ldr	r2, [r7, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4413      	add	r3, r2
 8001b7a:	4a31      	ldr	r2, [pc, #196]	; (8001c40 <W25qxx_WritePage+0xf4>)
 8001b7c:	8952      	ldrh	r2, [r2, #10]
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d802      	bhi.n	8001b88 <W25qxx_WritePage+0x3c>
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d105      	bne.n	8001b94 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize=w25qxx.PageSize-OffsetInByte;
 8001b88:	4b2d      	ldr	r3, [pc, #180]	; (8001c40 <W25qxx_WritePage+0xf4>)
 8001b8a:	895b      	ldrh	r3, [r3, #10]
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	603b      	str	r3, [r7, #0]
	if((OffsetInByte+NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	4413      	add	r3, r2
 8001b9a:	4a29      	ldr	r2, [pc, #164]	; (8001c40 <W25qxx_WritePage+0xf4>)
 8001b9c:	8952      	ldrh	r2, [r2, #10]
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d905      	bls.n	8001bae <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize-OffsetInByte;
 8001ba2:	4b27      	ldr	r3, [pc, #156]	; (8001c40 <W25qxx_WritePage+0xf4>)
 8001ba4:	895b      	ldrh	r3, [r3, #10]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	603b      	str	r3, [r7, #0]
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n",Page_Address,OffsetInByte,NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t	StartTime=HAL_GetTick();
	#endif	
	W25qxx_WaitForWriteEnd();
 8001bae:	f7ff fe6f 	bl	8001890 <W25qxx_WaitForWriteEnd>
  W25qxx_WriteEnable();
 8001bb2:	f7ff fe11 	bl	80017d8 <W25qxx_WriteEnable>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2110      	movs	r1, #16
 8001bba:	4822      	ldr	r0, [pc, #136]	; (8001c44 <W25qxx_WritePage+0xf8>)
 8001bbc:	f002 fc52 	bl	8004464 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x02);
 8001bc0:	2002      	movs	r0, #2
 8001bc2:	f7ff fd87 	bl	80016d4 <W25qxx_Spi>
	Page_Address = (Page_Address*w25qxx.PageSize)+OffsetInByte;	
 8001bc6:	4b1e      	ldr	r3, [pc, #120]	; (8001c40 <W25qxx_WritePage+0xf4>)
 8001bc8:	895b      	ldrh	r3, [r3, #10]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	fb02 f303 	mul.w	r3, r2, r3
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	60bb      	str	r3, [r7, #8]
	if(w25qxx.ID>=W25Q256)
 8001bd8:	4b19      	ldr	r3, [pc, #100]	; (8001c40 <W25qxx_WritePage+0xf4>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b08      	cmp	r3, #8
 8001bde:	d905      	bls.n	8001bec <W25qxx_WritePage+0xa0>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	0e1b      	lsrs	r3, r3, #24
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fd74 	bl	80016d4 <W25qxx_Spi>
  W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	0c1b      	lsrs	r3, r3, #16
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff fd6e 	bl	80016d4 <W25qxx_Spi>
  W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	0a1b      	lsrs	r3, r3, #8
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff fd68 	bl	80016d4 <W25qxx_Spi>
  W25qxx_Spi(Page_Address&0xFF);
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff fd63 	bl	80016d4 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI,pBuffer,NumByteToWrite_up_to_PageSize,100);	
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	2364      	movs	r3, #100	; 0x64
 8001c14:	68f9      	ldr	r1, [r7, #12]
 8001c16:	480c      	ldr	r0, [pc, #48]	; (8001c48 <W25qxx_WritePage+0xfc>)
 8001c18:	f003 fe67 	bl	80058ea <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	2110      	movs	r1, #16
 8001c20:	4808      	ldr	r0, [pc, #32]	; (8001c44 <W25qxx_WritePage+0xf8>)
 8001c22:	f002 fc1f 	bl	8004464 <HAL_GPIO_WritePin>
  W25qxx_WaitForWriteEnd();
 8001c26:	f7ff fe33 	bl	8001890 <W25qxx_WaitForWriteEnd>
	}	
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n",StartTime);
	W25qxx_Delay(100);
	#endif	
	W25qxx_Delay(1);
 8001c2a:	2001      	movs	r0, #1
 8001c2c:	f001 fdbc 	bl	80037a8 <HAL_Delay>
	w25qxx.Lock=0;
 8001c30:	4b03      	ldr	r3, [pc, #12]	; (8001c40 <W25qxx_WritePage+0xf4>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8001c38:	bf00      	nop
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20004328 	.word	0x20004328
 8001c44:	40021000 	.word	0x40021000
 8001c48:	20004104 	.word	0x20004104

08001c4c <W25qxx_WriteBlock>:
	W25qxx_Delay(100);
	#endif	
}
//###################################################################################################################
void 	W25qxx_WriteBlock	(uint8_t* pBuffer ,uint32_t Block_Address	,uint32_t OffsetInByte	,uint32_t	NumByteToWrite_up_to_BlockSize)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b088      	sub	sp, #32
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
 8001c58:	603b      	str	r3, [r7, #0]
	if((NumByteToWrite_up_to_BlockSize>w25qxx.BlockSize)||(NumByteToWrite_up_to_BlockSize==0))
 8001c5a:	4b2c      	ldr	r3, [pc, #176]	; (8001d0c <W25qxx_WriteBlock+0xc0>)
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	683a      	ldr	r2, [r7, #0]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d802      	bhi.n	8001c6a <W25qxx_WriteBlock+0x1e>
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d102      	bne.n	8001c70 <W25qxx_WriteBlock+0x24>
		NumByteToWrite_up_to_BlockSize=w25qxx.BlockSize;
 8001c6a:	4b28      	ldr	r3, [pc, #160]	; (8001d0c <W25qxx_WriteBlock+0xc0>)
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	603b      	str	r3, [r7, #0]
	#if (_W25QXX_DEBUG==1)
	printf("+++w25qxx WriteBlock:%d, Offset:%d ,Write %d Bytes, begin...\r\n",Block_Address,OffsetInByte,NumByteToWrite_up_to_BlockSize);
	W25qxx_Delay(100);
	#endif	
	if(OffsetInByte>=w25qxx.BlockSize)
 8001c70:	4b26      	ldr	r3, [pc, #152]	; (8001d0c <W25qxx_WriteBlock+0xc0>)
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d243      	bcs.n	8001d02 <W25qxx_WriteBlock+0xb6>
		return;
	}	
	uint32_t	StartPage;
	int32_t		BytesToWrite;
	uint32_t	LocalOffset;	
	if((OffsetInByte+NumByteToWrite_up_to_BlockSize) > w25qxx.BlockSize)
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	441a      	add	r2, r3
 8001c80:	4b22      	ldr	r3, [pc, #136]	; (8001d0c <W25qxx_WriteBlock+0xc0>)
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d905      	bls.n	8001c94 <W25qxx_WriteBlock+0x48>
		BytesToWrite = w25qxx.BlockSize-OffsetInByte;
 8001c88:	4b20      	ldr	r3, [pc, #128]	; (8001d0c <W25qxx_WriteBlock+0xc0>)
 8001c8a:	699a      	ldr	r2, [r3, #24]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	61bb      	str	r3, [r7, #24]
 8001c92:	e001      	b.n	8001c98 <W25qxx_WriteBlock+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_BlockSize;	
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_BlockToPage(Block_Address)+(OffsetInByte/w25qxx.PageSize);
 8001c98:	68b8      	ldr	r0, [r7, #8]
 8001c9a:	f7ff ff41 	bl	8001b20 <W25qxx_BlockToPage>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <W25qxx_WriteBlock+0xc0>)
 8001ca2:	895b      	ldrh	r3, [r3, #10]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cac:	4413      	add	r3, r2
 8001cae:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte%w25qxx.PageSize;	
 8001cb0:	4b16      	ldr	r3, [pc, #88]	; (8001d0c <W25qxx_WriteBlock+0xc0>)
 8001cb2:	895b      	ldrh	r3, [r3, #10]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	fbb3 f1f2 	udiv	r1, r3, r2
 8001cbc:	fb01 f202 	mul.w	r2, r1, r2
 8001cc0:	1a9b      	subs	r3, r3, r2
 8001cc2:	617b      	str	r3, [r7, #20]
	do
	{		
		W25qxx_WritePage(pBuffer,StartPage,LocalOffset,BytesToWrite);
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	697a      	ldr	r2, [r7, #20]
 8001cc8:	69f9      	ldr	r1, [r7, #28]
 8001cca:	68f8      	ldr	r0, [r7, #12]
 8001ccc:	f7ff ff3e 	bl	8001b4c <W25qxx_WritePage>
		StartPage++;
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	61fb      	str	r3, [r7, #28]
		BytesToWrite-=w25qxx.PageSize-LocalOffset;
 8001cd6:	4b0d      	ldr	r3, [pc, #52]	; (8001d0c <W25qxx_WriteBlock+0xc0>)
 8001cd8:	895b      	ldrh	r3, [r3, #10]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	1a9a      	subs	r2, r3, r2
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8001ce6:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <W25qxx_WriteBlock+0xc0>)
 8001ce8:	895b      	ldrh	r3, [r3, #10]
 8001cea:	461a      	mov	r2, r3
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	60fb      	str	r3, [r7, #12]
		LocalOffset=0;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]
	}while(BytesToWrite>0);		
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	dce1      	bgt.n	8001cc4 <W25qxx_WriteBlock+0x78>
 8001d00:	e000      	b.n	8001d04 <W25qxx_WriteBlock+0xb8>
		return;
 8001d02:	bf00      	nop
	#if (_W25QXX_DEBUG==1)
	printf("---w25qxx WriteBlock Done\r\n");
	W25qxx_Delay(100);
	#endif	
}
 8001d04:	3720      	adds	r7, #32
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20004328 	.word	0x20004328

08001d10 <W25qxx_ReadBytes>:
	#endif
	w25qxx.Lock=0;
}
//###################################################################################################################
void W25qxx_ReadBytes(uint8_t* pBuffer, uint32_t ReadAddr, uint32_t NumByteToRead)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
	while(w25qxx.Lock==1)
 8001d1c:	e002      	b.n	8001d24 <W25qxx_ReadBytes+0x14>
		W25qxx_Delay(1);
 8001d1e:	2001      	movs	r0, #1
 8001d20:	f001 fd42 	bl	80037a8 <HAL_Delay>
	while(w25qxx.Lock==1)
 8001d24:	4b23      	ldr	r3, [pc, #140]	; (8001db4 <W25qxx_ReadBytes+0xa4>)
 8001d26:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d0f7      	beq.n	8001d1e <W25qxx_ReadBytes+0xe>
	w25qxx.Lock=1;
 8001d2e:	4b21      	ldr	r3, [pc, #132]	; (8001db4 <W25qxx_ReadBytes+0xa4>)
 8001d30:	2201      	movs	r2, #1
 8001d32:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	#if (_W25QXX_DEBUG==1)
	uint32_t	StartTime=HAL_GetTick();
	printf("w25qxx ReadBytes at Address:%d, %d Bytes  begin...\r\n",ReadAddr,NumByteToRead);
	#endif	
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8001d36:	2200      	movs	r2, #0
 8001d38:	2110      	movs	r1, #16
 8001d3a:	481f      	ldr	r0, [pc, #124]	; (8001db8 <W25qxx_ReadBytes+0xa8>)
 8001d3c:	f002 fb92 	bl	8004464 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x0B);
 8001d40:	200b      	movs	r0, #11
 8001d42:	f7ff fcc7 	bl	80016d4 <W25qxx_Spi>
	if(w25qxx.ID>=W25Q256)
 8001d46:	4b1b      	ldr	r3, [pc, #108]	; (8001db4 <W25qxx_ReadBytes+0xa4>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	2b08      	cmp	r3, #8
 8001d4c:	d905      	bls.n	8001d5a <W25qxx_ReadBytes+0x4a>
		W25qxx_Spi((ReadAddr & 0xFF000000) >> 24);
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	0e1b      	lsrs	r3, r3, #24
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff fcbd 	bl	80016d4 <W25qxx_Spi>
  W25qxx_Spi((ReadAddr & 0xFF0000) >> 16);
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	0c1b      	lsrs	r3, r3, #16
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff fcb7 	bl	80016d4 <W25qxx_Spi>
  W25qxx_Spi((ReadAddr& 0xFF00) >> 8);
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	0a1b      	lsrs	r3, r3, #8
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff fcb1 	bl	80016d4 <W25qxx_Spi>
  W25qxx_Spi(ReadAddr & 0xFF);
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff fcac 	bl	80016d4 <W25qxx_Spi>
	W25qxx_Spi(0);
 8001d7c:	2000      	movs	r0, #0
 8001d7e:	f7ff fca9 	bl	80016d4 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,NumByteToRead,2000);	
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001d8a:	68f9      	ldr	r1, [r7, #12]
 8001d8c:	480b      	ldr	r0, [pc, #44]	; (8001dbc <W25qxx_ReadBytes+0xac>)
 8001d8e:	f003 ff1a 	bl	8005bc6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8001d92:	2201      	movs	r2, #1
 8001d94:	2110      	movs	r1, #16
 8001d96:	4808      	ldr	r0, [pc, #32]	; (8001db8 <W25qxx_ReadBytes+0xa8>)
 8001d98:	f002 fb64 	bl	8004464 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadBytes done after %d ms\r\n",StartTime);
	W25qxx_Delay(100);
	#endif	
	W25qxx_Delay(1);
 8001d9c:	2001      	movs	r0, #1
 8001d9e:	f001 fd03 	bl	80037a8 <HAL_Delay>
	w25qxx.Lock=0;
 8001da2:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <W25qxx_ReadBytes+0xa4>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8001daa:	bf00      	nop
 8001dac:	3710      	adds	r7, #16
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20004328 	.word	0x20004328
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	20004104 	.word	0x20004104

08001dc0 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
 8001dc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001df8 <LoopFillZerobss+0x12>
  ldr   sp, =_estack      /* set stack pointer */

/* Copy the data segment initializers from flash to SRAM */  
 8001dc4:	480d      	ldr	r0, [pc, #52]	; (8001dfc <LoopFillZerobss+0x16>)
  movs  r1, #0
 8001dc6:	490e      	ldr	r1, [pc, #56]	; (8001e00 <LoopFillZerobss+0x1a>)
  b  LoopCopyDataInit
 8001dc8:	4a0e      	ldr	r2, [pc, #56]	; (8001e04 <LoopFillZerobss+0x1e>)

 8001dca:	2300      	movs	r3, #0
CopyDataInit:
 8001dcc:	e002      	b.n	8001dd4 <LoopCopyDataInit>

08001dce <CopyDataInit>:
  ldr  r3, =_sidata
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
 8001dce:	58d4      	ldr	r4, [r2, r3]
  adds  r1, r1, #4
 8001dd0:	50c4      	str	r4, [r0, r3]
    
 8001dd2:	3304      	adds	r3, #4

08001dd4 <LoopCopyDataInit>:
LoopCopyDataInit:
  ldr  r0, =_sdata
  ldr  r3, =_edata
 8001dd4:	18c4      	adds	r4, r0, r3
  adds  r2, r0, r1
 8001dd6:	428c      	cmp	r4, r1
  cmp  r2, r3
 8001dd8:	d3f9      	bcc.n	8001dce <CopyDataInit>
  bcc  CopyDataInit
  ldr  r2, =_sbss
  b  LoopFillZerobss
 8001dda:	4a0b      	ldr	r2, [pc, #44]	; (8001e08 <LoopFillZerobss+0x22>)
/* Zero fill the bss segment. */  
 8001ddc:	4c0b      	ldr	r4, [pc, #44]	; (8001e0c <LoopFillZerobss+0x26>)
FillZerobss:
 8001dde:	2300      	movs	r3, #0
  movs  r3, #0
 8001de0:	e001      	b.n	8001de6 <LoopFillZerobss>

08001de2 <FillZerobss>:
  str  r3, [r2], #4
    
LoopFillZerobss:
 8001de2:	6013      	str	r3, [r2, #0]
  ldr  r3, = _ebss
 8001de4:	3204      	adds	r2, #4

08001de6 <LoopFillZerobss>:
  cmp  r2, r3
  bcc  FillZerobss

 8001de6:	42a2      	cmp	r2, r4
/* Call the clock system initialization function.*/
 8001de8:	d3fb      	bcc.n	8001de2 <FillZerobss>
  bl  SystemInit   
/* Call static constructors */
    bl __libc_init_array
 8001dea:	f7ff fadd 	bl	80013a8 <SystemInit>
/* Call the application's entry point.*/
  bl  main
 8001dee:	f005 fdd1 	bl	8007994 <__libc_init_array>
  bx  lr    
.size  Reset_Handler, .-Reset_Handler
 8001df2:	f7fe fd43 	bl	800087c <main>

 8001df6:	4770      	bx	lr
Reset_Handler:  
 8001df8:	20080000 	.word	0x20080000
/* Copy the data segment initializers from flash to SRAM */  
 8001dfc:	20000000 	.word	0x20000000
  movs  r1, #0
 8001e00:	20003f8c 	.word	0x20003f8c
  b  LoopCopyDataInit
 8001e04:	08009414 	.word	0x08009414
  b  LoopFillZerobss
 8001e08:	20003f8c 	.word	0x20003f8c
/* Zero fill the bss segment. */  
 8001e0c:	20004364 	.word	0x20004364

08001e10 <ADC_IRQHandler>:
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
  .size  Default_Handler, .-Default_Handler
/******************************************************************************
 8001e10:	e7fe      	b.n	8001e10 <ADC_IRQHandler>

08001e12 <alloc_pool>:

static void* alloc_pool (	/* Pointer to allocated memory block (NULL:no memory available) */
	JDEC* jd,		/* Pointer to the decompressor object */
	uint16_t nd		/* Number of bytes to allocate */
)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b085      	sub	sp, #20
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	807b      	strh	r3, [r7, #2]
	char *rp = 0;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60fb      	str	r3, [r7, #12]


	nd = (nd + 3) & ~3;			/* Align block size to the word boundary */
 8001e22:	887b      	ldrh	r3, [r7, #2]
 8001e24:	3303      	adds	r3, #3
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	f023 0303 	bic.w	r3, r3, #3
 8001e2c:	807b      	strh	r3, [r7, #2]

	if (jd->sz_pool >= nd) {
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8001e34:	887a      	ldrh	r2, [r7, #2]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d810      	bhi.n	8001e5c <alloc_pool+0x4a>
		jd->sz_pool -= nd;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f8b3 206c 	ldrh.w	r2, [r3, #108]	; 0x6c
 8001e40:	887b      	ldrh	r3, [r7, #2]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
		rp = (char*)jd->pool;			/* Get start of available memory pool */
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e50:	60fb      	str	r3, [r7, #12]
		jd->pool = (void*)(rp + nd);	/* Allocate requierd bytes */
 8001e52:	887b      	ldrh	r3, [r7, #2]
 8001e54:	68fa      	ldr	r2, [r7, #12]
 8001e56:	441a      	add	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	669a      	str	r2, [r3, #104]	; 0x68
	}

	return (void*)rp;	/* Return allocated memory block (NULL:no memory to allocate) */
 8001e5c:	68fb      	ldr	r3, [r7, #12]
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3714      	adds	r7, #20
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
	...

08001e6c <create_qt_tbl>:
static int create_qt_tbl (	/* 0:OK, !0:Failed */
	JDEC* jd,				/* Pointer to the decompressor object */
	const uint8_t* data,	/* Pointer to the quantizer tables */
	uint16_t ndata			/* Size of input data */
)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b088      	sub	sp, #32
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	4613      	mov	r3, r2
 8001e78:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t d, z;
	int32_t *pb;


	while (ndata) {	/* Process all tables in the segment */
 8001e7a:	e047      	b.n	8001f0c <create_qt_tbl+0xa0>
		if (ndata < 65) return JDR_FMT1;	/* Err: table size is unaligned */
 8001e7c:	88fb      	ldrh	r3, [r7, #6]
 8001e7e:	2b40      	cmp	r3, #64	; 0x40
 8001e80:	d801      	bhi.n	8001e86 <create_qt_tbl+0x1a>
 8001e82:	2306      	movs	r3, #6
 8001e84:	e046      	b.n	8001f14 <create_qt_tbl+0xa8>
		ndata -= 65;
 8001e86:	88fb      	ldrh	r3, [r7, #6]
 8001e88:	3b41      	subs	r3, #65	; 0x41
 8001e8a:	80fb      	strh	r3, [r7, #6]
		d = *data++;							/* Get table property */
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	1c5a      	adds	r2, r3, #1
 8001e90:	60ba      	str	r2, [r7, #8]
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	777b      	strb	r3, [r7, #29]
		if (d & 0xF0) return JDR_FMT1;			/* Err: not 8-bit resolution */
 8001e96:	7f7b      	ldrb	r3, [r7, #29]
 8001e98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <create_qt_tbl+0x38>
 8001ea0:	2306      	movs	r3, #6
 8001ea2:	e037      	b.n	8001f14 <create_qt_tbl+0xa8>
		i = d & 3;								/* Get table ID */
 8001ea4:	7f7b      	ldrb	r3, [r7, #29]
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	f003 0303 	and.w	r3, r3, #3
 8001eac:	83fb      	strh	r3, [r7, #30]
		pb = alloc_pool(jd, 64 * sizeof (int32_t));/* Allocate a memory block for the table */
 8001eae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001eb2:	68f8      	ldr	r0, [r7, #12]
 8001eb4:	f7ff ffad 	bl	8001e12 <alloc_pool>
 8001eb8:	61b8      	str	r0, [r7, #24]
		if (!pb) return JDR_MEM1;				/* Err: not enough memory */
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d101      	bne.n	8001ec4 <create_qt_tbl+0x58>
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e027      	b.n	8001f14 <create_qt_tbl+0xa8>
		jd->qttbl[i] = pb;						/* Register the table */
 8001ec4:	8bfa      	ldrh	r2, [r7, #30]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	3214      	adds	r2, #20
 8001eca:	69b9      	ldr	r1, [r7, #24]
 8001ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (i = 0; i < 64; i++) {				/* Load the table */
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	83fb      	strh	r3, [r7, #30]
 8001ed4:	e017      	b.n	8001f06 <create_qt_tbl+0x9a>
			z = ZIG(i);							/* Zigzag-order to raster-order conversion */
 8001ed6:	8bfb      	ldrh	r3, [r7, #30]
 8001ed8:	4a10      	ldr	r2, [pc, #64]	; (8001f1c <create_qt_tbl+0xb0>)
 8001eda:	5cd3      	ldrb	r3, [r2, r3]
 8001edc:	75fb      	strb	r3, [r7, #23]
			pb[z] = (int32_t)((uint32_t)*data++ * IPSF(z));	/* Apply scale factor of Arai algorithm to the de-quantizers */
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	1c5a      	adds	r2, r3, #1
 8001ee2:	60ba      	str	r2, [r7, #8]
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	7dfb      	ldrb	r3, [r7, #23]
 8001eea:	4a0d      	ldr	r2, [pc, #52]	; (8001f20 <create_qt_tbl+0xb4>)
 8001eec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ef0:	fb03 f101 	mul.w	r1, r3, r1
 8001ef4:	7dfb      	ldrb	r3, [r7, #23]
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	4413      	add	r3, r2
 8001efc:	460a      	mov	r2, r1
 8001efe:	601a      	str	r2, [r3, #0]
		for (i = 0; i < 64; i++) {				/* Load the table */
 8001f00:	8bfb      	ldrh	r3, [r7, #30]
 8001f02:	3301      	adds	r3, #1
 8001f04:	83fb      	strh	r3, [r7, #30]
 8001f06:	8bfb      	ldrh	r3, [r7, #30]
 8001f08:	2b3f      	cmp	r3, #63	; 0x3f
 8001f0a:	d9e4      	bls.n	8001ed6 <create_qt_tbl+0x6a>
	while (ndata) {	/* Process all tables in the segment */
 8001f0c:	88fb      	ldrh	r3, [r7, #6]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1b4      	bne.n	8001e7c <create_qt_tbl+0x10>
		}
	}

	return JDR_OK;
 8001f12:	2300      	movs	r3, #0
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3720      	adds	r7, #32
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	08008ea4 	.word	0x08008ea4
 8001f20:	08008ee4 	.word	0x08008ee4

08001f24 <create_huffman_tbl>:
static int create_huffman_tbl (	/* 0:OK, !0:Failed */
	JDEC* jd,					/* Pointer to the decompressor object */
	const uint8_t* data,		/* Pointer to the packed huffman tables */
	uint16_t ndata				/* Size of input data */
)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08c      	sub	sp, #48	; 0x30
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j, b, np, cls, num;
	uint8_t d, *pb, *pd;
	uint16_t hc, *ph;


	while (ndata) {	/* Process all tables in the segment */
 8001f32:	e0c3      	b.n	80020bc <create_huffman_tbl+0x198>
		if (ndata < 17) return JDR_FMT1;	/* Err: wrong data size */
 8001f34:	88fb      	ldrh	r3, [r7, #6]
 8001f36:	2b10      	cmp	r3, #16
 8001f38:	d801      	bhi.n	8001f3e <create_huffman_tbl+0x1a>
 8001f3a:	2306      	movs	r3, #6
 8001f3c:	e0c3      	b.n	80020c6 <create_huffman_tbl+0x1a2>
		ndata -= 17;
 8001f3e:	88fb      	ldrh	r3, [r7, #6]
 8001f40:	3b11      	subs	r3, #17
 8001f42:	80fb      	strh	r3, [r7, #6]
		d = *data++;						/* Get table number and class */
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	1c5a      	adds	r2, r3, #1
 8001f48:	60ba      	str	r2, [r7, #8]
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		if (d & 0xEE) return JDR_FMT1;		/* Err: invalid class/number */
 8001f50:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001f54:	f003 03ee 	and.w	r3, r3, #238	; 0xee
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <create_huffman_tbl+0x3c>
 8001f5c:	2306      	movs	r3, #6
 8001f5e:	e0b2      	b.n	80020c6 <create_huffman_tbl+0x1a2>
		cls = d >> 4; num = d & 0x0F;		/* class = dc(0)/ac(1), table number = 0/1 */
 8001f60:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001f64:	091b      	lsrs	r3, r3, #4
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	83fb      	strh	r3, [r7, #30]
 8001f6a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	f003 030f 	and.w	r3, r3, #15
 8001f74:	83bb      	strh	r3, [r7, #28]
		pb = alloc_pool(jd, 16);			/* Allocate a memory block for the bit distribution table */
 8001f76:	2110      	movs	r1, #16
 8001f78:	68f8      	ldr	r0, [r7, #12]
 8001f7a:	f7ff ff4a 	bl	8001e12 <alloc_pool>
 8001f7e:	61b8      	str	r0, [r7, #24]
		if (!pb) return JDR_MEM1;			/* Err: not enough memory */
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <create_huffman_tbl+0x66>
 8001f86:	2303      	movs	r3, #3
 8001f88:	e09d      	b.n	80020c6 <create_huffman_tbl+0x1a2>
		jd->huffbits[num][cls] = pb;
 8001f8a:	8bb9      	ldrh	r1, [r7, #28]
 8001f8c:	8bfa      	ldrh	r2, [r7, #30]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	0049      	lsls	r1, r1, #1
 8001f92:	440a      	add	r2, r1
 8001f94:	3208      	adds	r2, #8
 8001f96:	69b9      	ldr	r1, [r7, #24]
 8001f98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (np = i = 0; i < 16; i++) {		/* Load number of patterns for 1 to 16-bit code */
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001fa0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001fa2:	853b      	strh	r3, [r7, #40]	; 0x28
 8001fa4:	e00f      	b.n	8001fc6 <create_huffman_tbl+0xa2>
			np += (pb[i] = *data++);		/* Get sum of code words for each code */
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	1c53      	adds	r3, r2, #1
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001fae:	69b9      	ldr	r1, [r7, #24]
 8001fb0:	440b      	add	r3, r1
 8001fb2:	7812      	ldrb	r2, [r2, #0]
 8001fb4:	701a      	strb	r2, [r3, #0]
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001fbc:	4413      	add	r3, r2
 8001fbe:	853b      	strh	r3, [r7, #40]	; 0x28
		for (np = i = 0; i < 16; i++) {		/* Load number of patterns for 1 to 16-bit code */
 8001fc0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001fc6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001fc8:	2b0f      	cmp	r3, #15
 8001fca:	d9ec      	bls.n	8001fa6 <create_huffman_tbl+0x82>
		}
		ph = alloc_pool(jd, (uint16_t)(np * sizeof (uint16_t)));/* Allocate a memory block for the code word table */
 8001fcc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	68f8      	ldr	r0, [r7, #12]
 8001fd6:	f7ff ff1c 	bl	8001e12 <alloc_pool>
 8001fda:	6178      	str	r0, [r7, #20]
		if (!ph) return JDR_MEM1;			/* Err: not enough memory */
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <create_huffman_tbl+0xc2>
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e06f      	b.n	80020c6 <create_huffman_tbl+0x1a2>
		jd->huffcode[num][cls] = ph;
 8001fe6:	8bb9      	ldrh	r1, [r7, #28]
 8001fe8:	8bfa      	ldrh	r2, [r7, #30]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	0049      	lsls	r1, r1, #1
 8001fee:	440a      	add	r2, r1
 8001ff0:	320c      	adds	r2, #12
 8001ff2:	6979      	ldr	r1, [r7, #20]
 8001ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		hc = 0;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	847b      	strh	r3, [r7, #34]	; 0x22
		for (j = i = 0; i < 16; i++) {		/* Re-build huffman code word table */
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002000:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002002:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8002004:	e01a      	b.n	800203c <create_huffman_tbl+0x118>
			b = pb[i];
 8002006:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	4413      	add	r3, r2
 800200c:	781b      	ldrb	r3, [r3, #0]
 800200e:	857b      	strh	r3, [r7, #42]	; 0x2a
			while (b--) ph[j++] = hc++;
 8002010:	e009      	b.n	8002026 <create_huffman_tbl+0x102>
 8002012:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002014:	1c5a      	adds	r2, r3, #1
 8002016:	847a      	strh	r2, [r7, #34]	; 0x22
 8002018:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800201a:	1c51      	adds	r1, r2, #1
 800201c:	85b9      	strh	r1, [r7, #44]	; 0x2c
 800201e:	0052      	lsls	r2, r2, #1
 8002020:	6979      	ldr	r1, [r7, #20]
 8002022:	440a      	add	r2, r1
 8002024:	8013      	strh	r3, [r2, #0]
 8002026:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002028:	1e5a      	subs	r2, r3, #1
 800202a:	857a      	strh	r2, [r7, #42]	; 0x2a
 800202c:	2b00      	cmp	r3, #0
 800202e:	d1f0      	bne.n	8002012 <create_huffman_tbl+0xee>
			hc <<= 1;
 8002030:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	847b      	strh	r3, [r7, #34]	; 0x22
		for (j = i = 0; i < 16; i++) {		/* Re-build huffman code word table */
 8002036:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002038:	3301      	adds	r3, #1
 800203a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800203c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800203e:	2b0f      	cmp	r3, #15
 8002040:	d9e1      	bls.n	8002006 <create_huffman_tbl+0xe2>
		}

		if (ndata < np) return JDR_FMT1;	/* Err: wrong data size */
 8002042:	88fa      	ldrh	r2, [r7, #6]
 8002044:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002046:	429a      	cmp	r2, r3
 8002048:	d201      	bcs.n	800204e <create_huffman_tbl+0x12a>
 800204a:	2306      	movs	r3, #6
 800204c:	e03b      	b.n	80020c6 <create_huffman_tbl+0x1a2>
		ndata -= np;
 800204e:	88fa      	ldrh	r2, [r7, #6]
 8002050:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	80fb      	strh	r3, [r7, #6]
		pd = alloc_pool(jd, np);			/* Allocate a memory block for the decoded data */
 8002056:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002058:	4619      	mov	r1, r3
 800205a:	68f8      	ldr	r0, [r7, #12]
 800205c:	f7ff fed9 	bl	8001e12 <alloc_pool>
 8002060:	6278      	str	r0, [r7, #36]	; 0x24
		if (!pd) return JDR_MEM1;			/* Err: not enough memory */
 8002062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002064:	2b00      	cmp	r3, #0
 8002066:	d101      	bne.n	800206c <create_huffman_tbl+0x148>
 8002068:	2303      	movs	r3, #3
 800206a:	e02c      	b.n	80020c6 <create_huffman_tbl+0x1a2>
		jd->huffdata[num][cls] = pd;
 800206c:	8bb9      	ldrh	r1, [r7, #28]
 800206e:	8bfa      	ldrh	r2, [r7, #30]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	0049      	lsls	r1, r1, #1
 8002074:	440a      	add	r2, r1
 8002076:	3210      	adds	r2, #16
 8002078:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800207a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (i = 0; i < np; i++) {			/* Load decoded data corresponds to each code ward */
 800207e:	2300      	movs	r3, #0
 8002080:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002082:	e017      	b.n	80020b4 <create_huffman_tbl+0x190>
			d = *data++;
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	1c5a      	adds	r2, r3, #1
 8002088:	60ba      	str	r2, [r7, #8]
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			if (!cls && d > 11) return JDR_FMT1;
 8002090:	8bfb      	ldrh	r3, [r7, #30]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d105      	bne.n	80020a2 <create_huffman_tbl+0x17e>
 8002096:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800209a:	2b0b      	cmp	r3, #11
 800209c:	d901      	bls.n	80020a2 <create_huffman_tbl+0x17e>
 800209e:	2306      	movs	r3, #6
 80020a0:	e011      	b.n	80020c6 <create_huffman_tbl+0x1a2>
			*pd++ = d;
 80020a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a4:	1c5a      	adds	r2, r3, #1
 80020a6:	627a      	str	r2, [r7, #36]	; 0x24
 80020a8:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80020ac:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < np; i++) {			/* Load decoded data corresponds to each code ward */
 80020ae:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80020b0:	3301      	adds	r3, #1
 80020b2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80020b4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80020b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d3e3      	bcc.n	8002084 <create_huffman_tbl+0x160>
	while (ndata) {	/* Process all tables in the segment */
 80020bc:	88fb      	ldrh	r3, [r7, #6]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f47f af38 	bne.w	8001f34 <create_huffman_tbl+0x10>
		}
	}

	return JDR_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3730      	adds	r7, #48	; 0x30
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <bitext>:

static int bitext (	/* >=0: extracted data, <0: error code */
	JDEC* jd,		/* Pointer to the decompressor object */
	int nbit		/* Number of bits to extract (1 to 11) */
)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b086      	sub	sp, #24
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
 80020d6:	6039      	str	r1, [r7, #0]
	uint8_t msk, s, *dp;
	uint16_t dc, v, f;


	msk = jd->dmsk; dc = jd->dctr; dp = jd->dptr;	/* Bit mask, number of data available, read ptr */
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	7b1b      	ldrb	r3, [r3, #12]
 80020dc:	75fb      	strb	r3, [r7, #23]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	881b      	ldrh	r3, [r3, #0]
 80020e2:	81fb      	strh	r3, [r7, #14]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	613b      	str	r3, [r7, #16]
	s = *dp; v = f = 0;
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	75bb      	strb	r3, [r7, #22]
 80020f0:	2300      	movs	r3, #0
 80020f2:	817b      	strh	r3, [r7, #10]
 80020f4:	897b      	ldrh	r3, [r7, #10]
 80020f6:	81bb      	strh	r3, [r7, #12]
	do {
		if (!msk) {				/* Next byte? */
 80020f8:	7dfb      	ldrb	r3, [r7, #23]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d137      	bne.n	800216e <bitext+0xa0>
			if (!dc) {			/* No input data is available, re-fill input buffer */
 80020fe:	89fb      	ldrh	r3, [r7, #14]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d111      	bne.n	8002128 <bitext+0x5a>
				dp = jd->inbuf;	/* Top of input buffer */
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	613b      	str	r3, [r7, #16]
				dc = jd->infunc(jd, dp, JD_SZBUF);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800210e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002112:	6939      	ldr	r1, [r7, #16]
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	4798      	blx	r3
 8002118:	4603      	mov	r3, r0
 800211a:	81fb      	strh	r3, [r7, #14]
				if (!dc) return 0 - (int16_t)JDR_INP;	/* Err: read error or wrong stream termination */
 800211c:	89fb      	ldrh	r3, [r7, #14]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d105      	bne.n	800212e <bitext+0x60>
 8002122:	f06f 0301 	mvn.w	r3, #1
 8002126:	e041      	b.n	80021ac <bitext+0xde>
			} else {
				dp++;			/* Next data ptr */
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	3301      	adds	r3, #1
 800212c:	613b      	str	r3, [r7, #16]
			}
			dc--;				/* Decrement number of available bytes */
 800212e:	89fb      	ldrh	r3, [r7, #14]
 8002130:	3b01      	subs	r3, #1
 8002132:	81fb      	strh	r3, [r7, #14]
			if (f) {			/* In flag sequence? */
 8002134:	897b      	ldrh	r3, [r7, #10]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d00e      	beq.n	8002158 <bitext+0x8a>
				f = 0;			/* Exit flag sequence */
 800213a:	2300      	movs	r3, #0
 800213c:	817b      	strh	r3, [r7, #10]
				if (*dp != 0) return 0 - (int16_t)JDR_FMT1;	/* Err: unexpected flag is detected (may be collapted data) */
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d002      	beq.n	800214c <bitext+0x7e>
 8002146:	f06f 0305 	mvn.w	r3, #5
 800214a:	e02f      	b.n	80021ac <bitext+0xde>
				*dp = s = 0xFF;			/* The flag is a data 0xFF */
 800214c:	23ff      	movs	r3, #255	; 0xff
 800214e:	75bb      	strb	r3, [r7, #22]
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	7dba      	ldrb	r2, [r7, #22]
 8002154:	701a      	strb	r2, [r3, #0]
 8002156:	e008      	b.n	800216a <bitext+0x9c>
			} else {
				s = *dp;				/* Get next data byte */
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	75bb      	strb	r3, [r7, #22]
				if (s == 0xFF) {		/* Is start of flag sequence? */
 800215e:	7dbb      	ldrb	r3, [r7, #22]
 8002160:	2bff      	cmp	r3, #255	; 0xff
 8002162:	d102      	bne.n	800216a <bitext+0x9c>
					f = 1; continue;	/* Enter flag sequence */
 8002164:	2301      	movs	r3, #1
 8002166:	817b      	strh	r3, [r7, #10]
 8002168:	e013      	b.n	8002192 <bitext+0xc4>
				}
			}
			msk = 0x80;		/* Read from MSB */
 800216a:	2380      	movs	r3, #128	; 0x80
 800216c:	75fb      	strb	r3, [r7, #23]
		}
		v <<= 1;	/* Get a bit */
 800216e:	89bb      	ldrh	r3, [r7, #12]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	81bb      	strh	r3, [r7, #12]
		if (s & msk) v++;
 8002174:	7dba      	ldrb	r2, [r7, #22]
 8002176:	7dfb      	ldrb	r3, [r7, #23]
 8002178:	4013      	ands	r3, r2
 800217a:	b2db      	uxtb	r3, r3
 800217c:	2b00      	cmp	r3, #0
 800217e:	d002      	beq.n	8002186 <bitext+0xb8>
 8002180:	89bb      	ldrh	r3, [r7, #12]
 8002182:	3301      	adds	r3, #1
 8002184:	81bb      	strh	r3, [r7, #12]
		msk >>= 1;
 8002186:	7dfb      	ldrb	r3, [r7, #23]
 8002188:	085b      	lsrs	r3, r3, #1
 800218a:	75fb      	strb	r3, [r7, #23]
		nbit--;
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	3b01      	subs	r3, #1
 8002190:	603b      	str	r3, [r7, #0]
	} while (nbit);
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1af      	bne.n	80020f8 <bitext+0x2a>
	jd->dmsk = msk; jd->dctr = dc; jd->dptr = dp;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	7dfa      	ldrb	r2, [r7, #23]
 800219c:	731a      	strb	r2, [r3, #12]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	89fa      	ldrh	r2, [r7, #14]
 80021a2:	801a      	strh	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	605a      	str	r2, [r3, #4]

	return (int)v;
 80021aa:	89bb      	ldrh	r3, [r7, #12]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3718      	adds	r7, #24
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <huffext>:
	JDEC* jd,				/* Pointer to the decompressor object */
	const uint8_t* hbits,	/* Pointer to the bit distribution table */
	const uint16_t* hcode,	/* Pointer to the code word table */
	const uint8_t* hdata	/* Pointer to the data table */
)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08a      	sub	sp, #40	; 0x28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	603b      	str	r3, [r7, #0]
	uint8_t msk, s, *dp;
	uint16_t dc, v, f, bl, nd;


	msk = jd->dmsk; dc = jd->dctr; dp = jd->dptr;	/* Bit mask, number of data available, read ptr */
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	7b1b      	ldrb	r3, [r3, #12]
 80021c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	881b      	ldrh	r3, [r3, #0]
 80021ce:	83fb      	strh	r3, [r7, #30]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	623b      	str	r3, [r7, #32]
	s = *dp; v = f = 0;
 80021d6:	6a3b      	ldr	r3, [r7, #32]
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80021de:	2300      	movs	r3, #0
 80021e0:	837b      	strh	r3, [r7, #26]
 80021e2:	8b7b      	ldrh	r3, [r7, #26]
 80021e4:	83bb      	strh	r3, [r7, #28]
	bl = 16;	/* Max code length */
 80021e6:	2310      	movs	r3, #16
 80021e8:	833b      	strh	r3, [r7, #24]
	do {
		if (!msk) {		/* Next byte? */
 80021ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d13c      	bne.n	800226c <huffext+0xb8>
			if (!dc) {	/* No input data is available, re-fill input buffer */
 80021f2:	8bfb      	ldrh	r3, [r7, #30]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d111      	bne.n	800221c <huffext+0x68>
				dp = jd->inbuf;	/* Top of input buffer */
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	623b      	str	r3, [r7, #32]
				dc = jd->infunc(jd, dp, JD_SZBUF);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002202:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002206:	6a39      	ldr	r1, [r7, #32]
 8002208:	68f8      	ldr	r0, [r7, #12]
 800220a:	4798      	blx	r3
 800220c:	4603      	mov	r3, r0
 800220e:	83fb      	strh	r3, [r7, #30]
				if (!dc) return 0 - (int16_t)JDR_INP;	/* Err: read error or wrong stream termination */
 8002210:	8bfb      	ldrh	r3, [r7, #30]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d105      	bne.n	8002222 <huffext+0x6e>
 8002216:	f06f 0301 	mvn.w	r3, #1
 800221a:	e066      	b.n	80022ea <huffext+0x136>
			} else {
				dp++;	/* Next data ptr */
 800221c:	6a3b      	ldr	r3, [r7, #32]
 800221e:	3301      	adds	r3, #1
 8002220:	623b      	str	r3, [r7, #32]
			}
			dc--;		/* Decrement number of available bytes */
 8002222:	8bfb      	ldrh	r3, [r7, #30]
 8002224:	3b01      	subs	r3, #1
 8002226:	83fb      	strh	r3, [r7, #30]
			if (f) {		/* In flag sequence? */
 8002228:	8b7b      	ldrh	r3, [r7, #26]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d010      	beq.n	8002250 <huffext+0x9c>
				f = 0;		/* Exit flag sequence */
 800222e:	2300      	movs	r3, #0
 8002230:	837b      	strh	r3, [r7, #26]
				if (*dp != 0) return 0 - (int16_t)JDR_FMT1;	/* Err: unexpected flag is detected (may be collapted data) */
 8002232:	6a3b      	ldr	r3, [r7, #32]
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d002      	beq.n	8002240 <huffext+0x8c>
 800223a:	f06f 0305 	mvn.w	r3, #5
 800223e:	e054      	b.n	80022ea <huffext+0x136>
				*dp = s = 0xFF;			/* The flag is a data 0xFF */
 8002240:	23ff      	movs	r3, #255	; 0xff
 8002242:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002246:	6a3b      	ldr	r3, [r7, #32]
 8002248:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800224c:	701a      	strb	r2, [r3, #0]
 800224e:	e00a      	b.n	8002266 <huffext+0xb2>
			} else {
				s = *dp;				/* Get next data byte */
 8002250:	6a3b      	ldr	r3, [r7, #32]
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				if (s == 0xFF) {		/* Is start of flag sequence? */
 8002258:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800225c:	2bff      	cmp	r3, #255	; 0xff
 800225e:	d102      	bne.n	8002266 <huffext+0xb2>
					f = 1; continue;	/* Enter flag sequence, get trailing byte */
 8002260:	2301      	movs	r3, #1
 8002262:	837b      	strh	r3, [r7, #26]
 8002264:	e03c      	b.n	80022e0 <huffext+0x12c>
				}
			}
			msk = 0x80;		/* Read from MSB */
 8002266:	2380      	movs	r3, #128	; 0x80
 8002268:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
		v <<= 1;	/* Get a bit */
 800226c:	8bbb      	ldrh	r3, [r7, #28]
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	83bb      	strh	r3, [r7, #28]
		if (s & msk) v++;
 8002272:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002276:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800227a:	4013      	ands	r3, r2
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d002      	beq.n	8002288 <huffext+0xd4>
 8002282:	8bbb      	ldrh	r3, [r7, #28]
 8002284:	3301      	adds	r3, #1
 8002286:	83bb      	strh	r3, [r7, #28]
		msk >>= 1;
 8002288:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800228c:	085b      	lsrs	r3, r3, #1
 800228e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		for (nd = *hbits++; nd; nd--) {	/* Search the code word in this bit length */
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	1c5a      	adds	r2, r3, #1
 8002296:	60ba      	str	r2, [r7, #8]
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	82fb      	strh	r3, [r7, #22]
 800229c:	e01a      	b.n	80022d4 <huffext+0x120>
			if (v == *hcode++) {		/* Matched? */
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	1c9a      	adds	r2, r3, #2
 80022a2:	607a      	str	r2, [r7, #4]
 80022a4:	881b      	ldrh	r3, [r3, #0]
 80022a6:	8bba      	ldrh	r2, [r7, #28]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d10d      	bne.n	80022c8 <huffext+0x114>
				jd->dmsk = msk; jd->dctr = dc; jd->dptr = dp;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80022b2:	731a      	strb	r2, [r3, #12]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	8bfa      	ldrh	r2, [r7, #30]
 80022b8:	801a      	strh	r2, [r3, #0]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6a3a      	ldr	r2, [r7, #32]
 80022be:	605a      	str	r2, [r3, #4]
				return *hdata;			/* Return the decoded data */
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	b21b      	sxth	r3, r3
 80022c6:	e010      	b.n	80022ea <huffext+0x136>
			}
			hdata++;
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	3301      	adds	r3, #1
 80022cc:	603b      	str	r3, [r7, #0]
		for (nd = *hbits++; nd; nd--) {	/* Search the code word in this bit length */
 80022ce:	8afb      	ldrh	r3, [r7, #22]
 80022d0:	3b01      	subs	r3, #1
 80022d2:	82fb      	strh	r3, [r7, #22]
 80022d4:	8afb      	ldrh	r3, [r7, #22]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d1e1      	bne.n	800229e <huffext+0xea>
		}
		bl--;
 80022da:	8b3b      	ldrh	r3, [r7, #24]
 80022dc:	3b01      	subs	r3, #1
 80022de:	833b      	strh	r3, [r7, #24]
	} while (bl);
 80022e0:	8b3b      	ldrh	r3, [r7, #24]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d181      	bne.n	80021ea <huffext+0x36>

	return 0 - (int16_t)JDR_FMT1;	/* Err: code not found (may be collapted data) */
 80022e6:	f06f 0305 	mvn.w	r3, #5
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3728      	adds	r7, #40	; 0x28
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
	...

080022f4 <block_idct>:

static void block_idct (
	int32_t* src,	/* Input block data (de-quantized and pre-scaled for Arai Algorithm) */
	uint8_t* dst	/* Pointer to the destination to store the block as byte array */
)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b095      	sub	sp, #84	; 0x54
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
	const int32_t M13 = (int32_t)(1.41421*4096), M2 = (int32_t)(1.08239*4096), M4 = (int32_t)(2.61313*4096), M5 = (int32_t)(1.84776*4096);
 80022fe:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
 8002302:	64bb      	str	r3, [r7, #72]	; 0x48
 8002304:	f241 1351 	movw	r3, #4433	; 0x1151
 8002308:	647b      	str	r3, [r7, #68]	; 0x44
 800230a:	f642 13cf 	movw	r3, #10703	; 0x29cf
 800230e:	643b      	str	r3, [r7, #64]	; 0x40
 8002310:	f641 5390 	movw	r3, #7568	; 0x1d90
 8002314:	63fb      	str	r3, [r7, #60]	; 0x3c
	int32_t v0, v1, v2, v3, v4, v5, v6, v7;
	int32_t t10, t11, t12, t13;
	uint16_t i;

	/* Process columns */
	for (i = 0; i < 8; i++) {
 8002316:	2300      	movs	r3, #0
 8002318:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800231c:	e0b8      	b.n	8002490 <block_idct+0x19c>
		v0 = src[8 * 0];	/* Get even elements */
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	63bb      	str	r3, [r7, #56]	; 0x38
		v1 = src[8 * 2];
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002328:	637b      	str	r3, [r7, #52]	; 0x34
		v2 = src[8 * 4];
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002330:	633b      	str	r3, [r7, #48]	; 0x30
		v3 = src[8 * 6];
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002338:	62fb      	str	r3, [r7, #44]	; 0x2c

		t10 = v0 + v2;		/* Process the even elements */
 800233a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800233c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800233e:	4413      	add	r3, r2
 8002340:	62bb      	str	r3, [r7, #40]	; 0x28
		t12 = v0 - v2;
 8002342:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	627b      	str	r3, [r7, #36]	; 0x24
		t11 = (v1 - v3) * M13 >> 12;
 800234a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800234c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002352:	fb02 f303 	mul.w	r3, r2, r3
 8002356:	131b      	asrs	r3, r3, #12
 8002358:	623b      	str	r3, [r7, #32]
		v3 += v1;
 800235a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800235c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800235e:	4413      	add	r3, r2
 8002360:	62fb      	str	r3, [r7, #44]	; 0x2c
		t11 -= v3;
 8002362:	6a3a      	ldr	r2, [r7, #32]
 8002364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	623b      	str	r3, [r7, #32]
		v0 = t10 + v3;
 800236a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800236c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800236e:	4413      	add	r3, r2
 8002370:	63bb      	str	r3, [r7, #56]	; 0x38
		v3 = t10 - v3;
 8002372:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	62fb      	str	r3, [r7, #44]	; 0x2c
		v1 = t11 + t12;
 800237a:	6a3a      	ldr	r2, [r7, #32]
 800237c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237e:	4413      	add	r3, r2
 8002380:	637b      	str	r3, [r7, #52]	; 0x34
		v2 = t12 - t11;
 8002382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002384:	6a3b      	ldr	r3, [r7, #32]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	633b      	str	r3, [r7, #48]	; 0x30

		v4 = src[8 * 7];	/* Get odd elements */
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002390:	61fb      	str	r3, [r7, #28]
		v5 = src[8 * 1];
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a1b      	ldr	r3, [r3, #32]
 8002396:	61bb      	str	r3, [r7, #24]
		v6 = src[8 * 5];
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800239e:	617b      	str	r3, [r7, #20]
		v7 = src[8 * 3];
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023a4:	613b      	str	r3, [r7, #16]

		t10 = v5 - v4;		/* Process the odd elements */
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	62bb      	str	r3, [r7, #40]	; 0x28
		t11 = v5 + v4;
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	4413      	add	r3, r2
 80023b4:	623b      	str	r3, [r7, #32]
		t12 = v6 - v7;
 80023b6:	697a      	ldr	r2, [r7, #20]
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	627b      	str	r3, [r7, #36]	; 0x24
		v7 += v6;
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	4413      	add	r3, r2
 80023c4:	613b      	str	r3, [r7, #16]
		v5 = (t11 - v7) * M13 >> 12;
 80023c6:	6a3a      	ldr	r2, [r7, #32]
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80023ce:	fb02 f303 	mul.w	r3, r2, r3
 80023d2:	131b      	asrs	r3, r3, #12
 80023d4:	61bb      	str	r3, [r7, #24]
		v7 += t11;
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	6a3b      	ldr	r3, [r7, #32]
 80023da:	4413      	add	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
		t13 = (t10 + t12) * M5 >> 12;
 80023de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80023e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e2:	4413      	add	r3, r2
 80023e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023e6:	fb02 f303 	mul.w	r3, r2, r3
 80023ea:	131b      	asrs	r3, r3, #12
 80023ec:	60fb      	str	r3, [r7, #12]
		v4 = t13 - (t10 * M2 >> 12);
 80023ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80023f2:	fb02 f303 	mul.w	r3, r2, r3
 80023f6:	131b      	asrs	r3, r3, #12
 80023f8:	68fa      	ldr	r2, [r7, #12]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	61fb      	str	r3, [r7, #28]
		v6 = t13 - (t12 * M4 >> 12) - v7;
 80023fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002400:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002402:	fb02 f303 	mul.w	r3, r2, r3
 8002406:	131b      	asrs	r3, r3, #12
 8002408:	68fa      	ldr	r2, [r7, #12]
 800240a:	1ad2      	subs	r2, r2, r3
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	617b      	str	r3, [r7, #20]
		v5 -= v6;
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	61bb      	str	r3, [r7, #24]
		v4 -= v5;
 800241a:	69fa      	ldr	r2, [r7, #28]
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	61fb      	str	r3, [r7, #28]

		src[8 * 0] = v0 + v7;	/* Write-back transformed values */
 8002422:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	441a      	add	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	601a      	str	r2, [r3, #0]
		src[8 * 7] = v0 - v7;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	33e0      	adds	r3, #224	; 0xe0
 8002430:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	1a8a      	subs	r2, r1, r2
 8002436:	601a      	str	r2, [r3, #0]
		src[8 * 1] = v1 + v6;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	3320      	adds	r3, #32
 800243c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800243e:	697a      	ldr	r2, [r7, #20]
 8002440:	440a      	add	r2, r1
 8002442:	601a      	str	r2, [r3, #0]
		src[8 * 6] = v1 - v6;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	33c0      	adds	r3, #192	; 0xc0
 8002448:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800244a:	697a      	ldr	r2, [r7, #20]
 800244c:	1a8a      	subs	r2, r1, r2
 800244e:	601a      	str	r2, [r3, #0]
		src[8 * 2] = v2 + v5;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	3340      	adds	r3, #64	; 0x40
 8002454:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	440a      	add	r2, r1
 800245a:	601a      	str	r2, [r3, #0]
		src[8 * 5] = v2 - v5;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	33a0      	adds	r3, #160	; 0xa0
 8002460:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	1a8a      	subs	r2, r1, r2
 8002466:	601a      	str	r2, [r3, #0]
		src[8 * 3] = v3 + v4;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3360      	adds	r3, #96	; 0x60
 800246c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800246e:	69fa      	ldr	r2, [r7, #28]
 8002470:	440a      	add	r2, r1
 8002472:	601a      	str	r2, [r3, #0]
		src[8 * 4] = v3 - v4;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3380      	adds	r3, #128	; 0x80
 8002478:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800247a:	69fa      	ldr	r2, [r7, #28]
 800247c:	1a8a      	subs	r2, r1, r2
 800247e:	601a      	str	r2, [r3, #0]

		src++;	/* Next column */
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	3304      	adds	r3, #4
 8002484:	607b      	str	r3, [r7, #4]
	for (i = 0; i < 8; i++) {
 8002486:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800248a:	3301      	adds	r3, #1
 800248c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002490:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002494:	2b07      	cmp	r3, #7
 8002496:	f67f af42 	bls.w	800231e <block_idct+0x2a>
	}

	/* Process rows */
	src -= 8;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3b20      	subs	r3, #32
 800249e:	607b      	str	r3, [r7, #4]
	for (i = 0; i < 8; i++) {
 80024a0:	2300      	movs	r3, #0
 80024a2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80024a6:	e0e9      	b.n	800267c <block_idct+0x388>
		v0 = src[0] + (128L << 8);	/* Get even elements (remove DC offset (-128) here) */
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80024b0:	63bb      	str	r3, [r7, #56]	; 0x38
		v1 = src[2];
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	637b      	str	r3, [r7, #52]	; 0x34
		v2 = src[4];
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	691b      	ldr	r3, [r3, #16]
 80024bc:	633b      	str	r3, [r7, #48]	; 0x30
		v3 = src[6];
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	62fb      	str	r3, [r7, #44]	; 0x2c

		t10 = v0 + v2;				/* Process the even elements */
 80024c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024c8:	4413      	add	r3, r2
 80024ca:	62bb      	str	r3, [r7, #40]	; 0x28
		t12 = v0 - v2;
 80024cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	627b      	str	r3, [r7, #36]	; 0x24
		t11 = (v1 - v3) * M13 >> 12;
 80024d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80024dc:	fb02 f303 	mul.w	r3, r2, r3
 80024e0:	131b      	asrs	r3, r3, #12
 80024e2:	623b      	str	r3, [r7, #32]
		v3 += v1;
 80024e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024e8:	4413      	add	r3, r2
 80024ea:	62fb      	str	r3, [r7, #44]	; 0x2c
		t11 -= v3;
 80024ec:	6a3a      	ldr	r2, [r7, #32]
 80024ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	623b      	str	r3, [r7, #32]
		v0 = t10 + v3;
 80024f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024f8:	4413      	add	r3, r2
 80024fa:	63bb      	str	r3, [r7, #56]	; 0x38
		v3 = t10 - v3;
 80024fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	62fb      	str	r3, [r7, #44]	; 0x2c
		v1 = t11 + t12;
 8002504:	6a3a      	ldr	r2, [r7, #32]
 8002506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002508:	4413      	add	r3, r2
 800250a:	637b      	str	r3, [r7, #52]	; 0x34
		v2 = t12 - t11;
 800250c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800250e:	6a3b      	ldr	r3, [r7, #32]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	633b      	str	r3, [r7, #48]	; 0x30

		v4 = src[7];				/* Get odd elements */
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	69db      	ldr	r3, [r3, #28]
 8002518:	61fb      	str	r3, [r7, #28]
		v5 = src[1];
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	61bb      	str	r3, [r7, #24]
		v6 = src[5];
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	617b      	str	r3, [r7, #20]
		v7 = src[3];
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	613b      	str	r3, [r7, #16]

		t10 = v5 - v4;				/* Process the odd elements */
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	62bb      	str	r3, [r7, #40]	; 0x28
		t11 = v5 + v4;
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	4413      	add	r3, r2
 800253a:	623b      	str	r3, [r7, #32]
		t12 = v6 - v7;
 800253c:	697a      	ldr	r2, [r7, #20]
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	627b      	str	r3, [r7, #36]	; 0x24
		v7 += v6;
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	4413      	add	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
		v5 = (t11 - v7) * M13 >> 12;
 800254c:	6a3a      	ldr	r2, [r7, #32]
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002554:	fb02 f303 	mul.w	r3, r2, r3
 8002558:	131b      	asrs	r3, r3, #12
 800255a:	61bb      	str	r3, [r7, #24]
		v7 += t11;
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	6a3b      	ldr	r3, [r7, #32]
 8002560:	4413      	add	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
		t13 = (t10 + t12) * M5 >> 12;
 8002564:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002568:	4413      	add	r3, r2
 800256a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800256c:	fb02 f303 	mul.w	r3, r2, r3
 8002570:	131b      	asrs	r3, r3, #12
 8002572:	60fb      	str	r3, [r7, #12]
		v4 = t13 - (t10 * M2 >> 12);
 8002574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002576:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002578:	fb02 f303 	mul.w	r3, r2, r3
 800257c:	131b      	asrs	r3, r3, #12
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	61fb      	str	r3, [r7, #28]
		v6 = t13 - (t12 * M4 >> 12) - v7;
 8002584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002586:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002588:	fb02 f303 	mul.w	r3, r2, r3
 800258c:	131b      	asrs	r3, r3, #12
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	1ad2      	subs	r2, r2, r3
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	617b      	str	r3, [r7, #20]
		v5 -= v6;
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	61bb      	str	r3, [r7, #24]
		v4 -= v5;
 80025a0:	69fa      	ldr	r2, [r7, #28]
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	61fb      	str	r3, [r7, #28]

		dst[0] = BYTECLIP((v0 + v7) >> 8);	/* Descale the transformed values 8 bits and output */
 80025a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	4413      	add	r3, r2
 80025ae:	121b      	asrs	r3, r3, #8
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025b6:	4a37      	ldr	r2, [pc, #220]	; (8002694 <block_idct+0x3a0>)
 80025b8:	5cd2      	ldrb	r2, [r2, r3]
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	701a      	strb	r2, [r3, #0]
		dst[7] = BYTECLIP((v0 - v7) >> 8);
 80025be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	121b      	asrs	r3, r3, #8
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	3307      	adds	r3, #7
 80025d0:	4930      	ldr	r1, [pc, #192]	; (8002694 <block_idct+0x3a0>)
 80025d2:	5c8a      	ldrb	r2, [r1, r2]
 80025d4:	701a      	strb	r2, [r3, #0]
		dst[1] = BYTECLIP((v1 + v6) >> 8);
 80025d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	4413      	add	r3, r2
 80025dc:	121b      	asrs	r3, r3, #8
 80025de:	b29b      	uxth	r3, r3
 80025e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	3301      	adds	r3, #1
 80025e8:	492a      	ldr	r1, [pc, #168]	; (8002694 <block_idct+0x3a0>)
 80025ea:	5c8a      	ldrb	r2, [r1, r2]
 80025ec:	701a      	strb	r2, [r3, #0]
		dst[6] = BYTECLIP((v1 - v6) >> 8);
 80025ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	121b      	asrs	r3, r3, #8
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	3306      	adds	r3, #6
 8002600:	4924      	ldr	r1, [pc, #144]	; (8002694 <block_idct+0x3a0>)
 8002602:	5c8a      	ldrb	r2, [r1, r2]
 8002604:	701a      	strb	r2, [r3, #0]
		dst[2] = BYTECLIP((v2 + v5) >> 8);
 8002606:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	4413      	add	r3, r2
 800260c:	121b      	asrs	r3, r3, #8
 800260e:	b29b      	uxth	r3, r3
 8002610:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	3302      	adds	r3, #2
 8002618:	491e      	ldr	r1, [pc, #120]	; (8002694 <block_idct+0x3a0>)
 800261a:	5c8a      	ldrb	r2, [r1, r2]
 800261c:	701a      	strb	r2, [r3, #0]
		dst[5] = BYTECLIP((v2 - v5) >> 8);
 800261e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	121b      	asrs	r3, r3, #8
 8002626:	b29b      	uxth	r3, r3
 8002628:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	3305      	adds	r3, #5
 8002630:	4918      	ldr	r1, [pc, #96]	; (8002694 <block_idct+0x3a0>)
 8002632:	5c8a      	ldrb	r2, [r1, r2]
 8002634:	701a      	strb	r2, [r3, #0]
		dst[3] = BYTECLIP((v3 + v4) >> 8);
 8002636:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	4413      	add	r3, r2
 800263c:	121b      	asrs	r3, r3, #8
 800263e:	b29b      	uxth	r3, r3
 8002640:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	3303      	adds	r3, #3
 8002648:	4912      	ldr	r1, [pc, #72]	; (8002694 <block_idct+0x3a0>)
 800264a:	5c8a      	ldrb	r2, [r1, r2]
 800264c:	701a      	strb	r2, [r3, #0]
		dst[4] = BYTECLIP((v3 - v4) >> 8);
 800264e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	121b      	asrs	r3, r3, #8
 8002656:	b29b      	uxth	r3, r3
 8002658:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	3304      	adds	r3, #4
 8002660:	490c      	ldr	r1, [pc, #48]	; (8002694 <block_idct+0x3a0>)
 8002662:	5c8a      	ldrb	r2, [r1, r2]
 8002664:	701a      	strb	r2, [r3, #0]
		dst += 8;
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	3308      	adds	r3, #8
 800266a:	603b      	str	r3, [r7, #0]

		src += 8;	/* Next row */
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	3320      	adds	r3, #32
 8002670:	607b      	str	r3, [r7, #4]
	for (i = 0; i < 8; i++) {
 8002672:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002676:	3301      	adds	r3, #1
 8002678:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800267c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002680:	2b07      	cmp	r3, #7
 8002682:	f67f af11 	bls.w	80024a8 <block_idct+0x1b4>
	}
}
 8002686:	bf00      	nop
 8002688:	bf00      	nop
 800268a:	3754      	adds	r7, #84	; 0x54
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	08008f64 	.word	0x08008f64

08002698 <mcu_load>:
/*-----------------------------------------------------------------------*/

static JRESULT mcu_load (
	JDEC* jd		/* Pointer to the decompressor object */
)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b090      	sub	sp, #64	; 0x40
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
	int32_t *tmp = (int32_t*)jd->workbuf;	/* Block working buffer for de-quantize and IDCT */
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	const uint8_t *hb, *hd;
	const uint16_t *hc;
	const int32_t *dqf;


	nby = jd->msx * jd->msy;	/* Number of Y blocks (1, 2 or 4) */
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	7b9b      	ldrb	r3, [r3, #14]
 80026aa:	b29a      	uxth	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	7bdb      	ldrb	r3, [r3, #15]
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	fb12 f303 	smulbb	r3, r2, r3
 80026b6:	857b      	strh	r3, [r7, #42]	; 0x2a
	nbc = 2;					/* Number of C blocks (2) */
 80026b8:	2302      	movs	r3, #2
 80026ba:	853b      	strh	r3, [r7, #40]	; 0x28
	bp = jd->mcubuf;			/* Pointer to the first block */
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026c0:	633b      	str	r3, [r7, #48]	; 0x30

	for (blk = 0; blk < nby + nbc; blk++) {
 80026c2:	2300      	movs	r3, #0
 80026c4:	86fb      	strh	r3, [r7, #54]	; 0x36
 80026c6:	e11b      	b.n	8002900 <mcu_load+0x268>
		cmp = (blk < nby) ? 0 : blk - nby + 1;	/* Component number 0:Y, 1:Cb, 2:Cr */
 80026c8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80026ca:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d306      	bcc.n	80026de <mcu_load+0x46>
 80026d0:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80026d2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	3301      	adds	r3, #1
 80026da:	b29b      	uxth	r3, r3
 80026dc:	e000      	b.n	80026e0 <mcu_load+0x48>
 80026de:	2300      	movs	r3, #0
 80026e0:	84fb      	strh	r3, [r7, #38]	; 0x26
		id = cmp ? 1 : 0;						/* Huffman table ID of the component */
 80026e2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	bf14      	ite	ne
 80026e8:	2301      	movne	r3, #1
 80026ea:	2300      	moveq	r3, #0
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	84bb      	strh	r3, [r7, #36]	; 0x24

		/* Extract a DC element from input stream */
		hb = jd->huffbits[id][0];				/* Huffman table for the DC element */
 80026f0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	3204      	adds	r2, #4
 80026f6:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 80026fa:	623b      	str	r3, [r7, #32]
		hc = jd->huffcode[id][0];
 80026fc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	3206      	adds	r2, #6
 8002702:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8002706:	61fb      	str	r3, [r7, #28]
		hd = jd->huffdata[id][0];
 8002708:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	3208      	adds	r2, #8
 800270e:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8002712:	61bb      	str	r3, [r7, #24]
		b = huffext(jd, hb, hc, hd);			/* Extract a huffman coded data (bit length) */
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	69fa      	ldr	r2, [r7, #28]
 8002718:	6a39      	ldr	r1, [r7, #32]
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7ff fd4a 	bl	80021b4 <huffext>
 8002720:	4603      	mov	r3, r0
 8002722:	617b      	str	r3, [r7, #20]
		if (b < 0) return 0 - b;				/* Err: invalid code or input */
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	2b00      	cmp	r3, #0
 8002728:	da04      	bge.n	8002734 <mcu_load+0x9c>
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	b2db      	uxtb	r3, r3
 800272e:	425b      	negs	r3, r3
 8002730:	b2db      	uxtb	r3, r3
 8002732:	e0ed      	b.n	8002910 <mcu_load+0x278>
		d = jd->dcv[cmp];						/* DC value of previous block */
 8002734:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	3308      	adds	r3, #8
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	4413      	add	r3, r2
 800273e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002742:	63fb      	str	r3, [r7, #60]	; 0x3c
		if (b) {								/* If there is any difference from previous block */
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d02a      	beq.n	80027a0 <mcu_load+0x108>
			e = bitext(jd, b);					/* Extract data bits */
 800274a:	6979      	ldr	r1, [r7, #20]
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f7ff fcbe 	bl	80020ce <bitext>
 8002752:	63b8      	str	r0, [r7, #56]	; 0x38
			if (e < 0) return 0 - e;			/* Err: input */
 8002754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002756:	2b00      	cmp	r3, #0
 8002758:	da04      	bge.n	8002764 <mcu_load+0xcc>
 800275a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800275c:	b2db      	uxtb	r3, r3
 800275e:	425b      	negs	r3, r3
 8002760:	b2db      	uxtb	r3, r3
 8002762:	e0d5      	b.n	8002910 <mcu_load+0x278>
			b = 1 << (b - 1);					/* MSB position */
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	3b01      	subs	r3, #1
 8002768:	2201      	movs	r2, #1
 800276a:	fa02 f303 	lsl.w	r3, r2, r3
 800276e:	617b      	str	r3, [r7, #20]
			if (!(e & b)) e -= (b << 1) - 1;	/* Restore sign if needed */
 8002770:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	4013      	ands	r3, r2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d105      	bne.n	8002786 <mcu_load+0xee>
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	3b01      	subs	r3, #1
 8002780:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	63bb      	str	r3, [r7, #56]	; 0x38
			d += e;								/* Get current value */
 8002786:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800278a:	4413      	add	r3, r2
 800278c:	63fb      	str	r3, [r7, #60]	; 0x3c
			jd->dcv[cmp] = (int16_t)d;			/* Save current DC value for next block */
 800278e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002790:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002792:	b211      	sxth	r1, r2
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	3308      	adds	r3, #8
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	4413      	add	r3, r2
 800279c:	460a      	mov	r2, r1
 800279e:	809a      	strh	r2, [r3, #4]
		}
		dqf = jd->qttbl[jd->qtid[cmp]];			/* De-quantizer table ID for this component */
 80027a0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	4413      	add	r3, r2
 80027a6:	7c1b      	ldrb	r3, [r3, #16]
 80027a8:	461a      	mov	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	3214      	adds	r2, #20
 80027ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027b2:	613b      	str	r3, [r7, #16]
		tmp[0] = d * dqf[0] >> 8;				/* De-quantize, apply scale factor of Arai algorithm and descale 8 bits */
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80027ba:	fb02 f303 	mul.w	r3, r2, r3
 80027be:	121a      	asrs	r2, r3, #8
 80027c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027c2:	601a      	str	r2, [r3, #0]

		/* Extract following 63 AC elements from input stream */
		for (i = 1; i < 64; tmp[i++] = 0) ;		/* Clear rest of elements */
 80027c4:	2301      	movs	r3, #1
 80027c6:	86bb      	strh	r3, [r7, #52]	; 0x34
 80027c8:	e007      	b.n	80027da <mcu_load+0x142>
 80027ca:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80027cc:	1c5a      	adds	r2, r3, #1
 80027ce:	86ba      	strh	r2, [r7, #52]	; 0x34
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027d4:	4413      	add	r3, r2
 80027d6:	2200      	movs	r2, #0
 80027d8:	601a      	str	r2, [r3, #0]
 80027da:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80027dc:	2b3f      	cmp	r3, #63	; 0x3f
 80027de:	d9f4      	bls.n	80027ca <mcu_load+0x132>
		hb = jd->huffbits[id][1];				/* Huffman table for the AC elements */
 80027e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	4413      	add	r3, r2
 80027e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ea:	623b      	str	r3, [r7, #32]
		hc = jd->huffcode[id][1];
 80027ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	00db      	lsls	r3, r3, #3
 80027f2:	4413      	add	r3, r2
 80027f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027f6:	61fb      	str	r3, [r7, #28]
		hd = jd->huffdata[id][1];
 80027f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	00db      	lsls	r3, r3, #3
 80027fe:	4413      	add	r3, r2
 8002800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002802:	61bb      	str	r3, [r7, #24]
		i = 1;					/* Top of the AC elements */
 8002804:	2301      	movs	r3, #1
 8002806:	86bb      	strh	r3, [r7, #52]	; 0x34
		do {
			b = huffext(jd, hb, hc, hd);		/* Extract a huffman coded value (zero runs and bit length) */
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	69fa      	ldr	r2, [r7, #28]
 800280c:	6a39      	ldr	r1, [r7, #32]
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7ff fcd0 	bl	80021b4 <huffext>
 8002814:	4603      	mov	r3, r0
 8002816:	617b      	str	r3, [r7, #20]
			if (b == 0) break;					/* EOB? */
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d055      	beq.n	80028ca <mcu_load+0x232>
			if (b < 0) return 0 - b;			/* Err: invalid code or input error */
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	2b00      	cmp	r3, #0
 8002822:	da04      	bge.n	800282e <mcu_load+0x196>
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	b2db      	uxtb	r3, r3
 8002828:	425b      	negs	r3, r3
 800282a:	b2db      	uxtb	r3, r3
 800282c:	e070      	b.n	8002910 <mcu_load+0x278>
			z = (uint16_t)b >> 4;				/* Number of leading zero elements */
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	b29b      	uxth	r3, r3
 8002832:	091b      	lsrs	r3, r3, #4
 8002834:	81fb      	strh	r3, [r7, #14]
			if (z) {
 8002836:	89fb      	ldrh	r3, [r7, #14]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d008      	beq.n	800284e <mcu_load+0x1b6>
				i += z;							/* Skip zero elements */
 800283c:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800283e:	89fb      	ldrh	r3, [r7, #14]
 8002840:	4413      	add	r3, r2
 8002842:	86bb      	strh	r3, [r7, #52]	; 0x34
				if (i >= 64) return JDR_FMT1;	/* Too long zero run */
 8002844:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002846:	2b3f      	cmp	r3, #63	; 0x3f
 8002848:	d901      	bls.n	800284e <mcu_load+0x1b6>
 800284a:	2306      	movs	r3, #6
 800284c:	e060      	b.n	8002910 <mcu_load+0x278>
			}
			if (b &= 0x0F) {					/* Bit length */
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	f003 030f 	and.w	r3, r3, #15
 8002854:	617b      	str	r3, [r7, #20]
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d02f      	beq.n	80028bc <mcu_load+0x224>
				d = bitext(jd, b);				/* Extract data bits */
 800285c:	6979      	ldr	r1, [r7, #20]
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7ff fc35 	bl	80020ce <bitext>
 8002864:	63f8      	str	r0, [r7, #60]	; 0x3c
				if (d < 0) return 0 - d;		/* Err: input device */
 8002866:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002868:	2b00      	cmp	r3, #0
 800286a:	da04      	bge.n	8002876 <mcu_load+0x1de>
 800286c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800286e:	b2db      	uxtb	r3, r3
 8002870:	425b      	negs	r3, r3
 8002872:	b2db      	uxtb	r3, r3
 8002874:	e04c      	b.n	8002910 <mcu_load+0x278>
				b = 1 << (b - 1);				/* MSB position */
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	3b01      	subs	r3, #1
 800287a:	2201      	movs	r2, #1
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	617b      	str	r3, [r7, #20]
				if (!(d & b)) d -= (b << 1) - 1;/* Restore negative value if needed */
 8002882:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	4013      	ands	r3, r2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d105      	bne.n	8002898 <mcu_load+0x200>
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	3b01      	subs	r3, #1
 8002892:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	63fb      	str	r3, [r7, #60]	; 0x3c
				z = ZIG(i);						/* Zigzag-order to raster-order converted index */
 8002898:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800289a:	4a1f      	ldr	r2, [pc, #124]	; (8002918 <mcu_load+0x280>)
 800289c:	5cd3      	ldrb	r3, [r2, r3]
 800289e:	81fb      	strh	r3, [r7, #14]
				tmp[z] = d * dqf[z] >> 8;		/* De-quantize, apply scale factor of Arai algorithm and descale 8 bits */
 80028a0:	89fb      	ldrh	r3, [r7, #14]
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	693a      	ldr	r2, [r7, #16]
 80028a6:	4413      	add	r3, r2
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80028ac:	fb03 f202 	mul.w	r2, r3, r2
 80028b0:	89fb      	ldrh	r3, [r7, #14]
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80028b6:	440b      	add	r3, r1
 80028b8:	1212      	asrs	r2, r2, #8
 80028ba:	601a      	str	r2, [r3, #0]
			}
		} while (++i < 64);		/* Next AC element */
 80028bc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80028be:	3301      	adds	r3, #1
 80028c0:	86bb      	strh	r3, [r7, #52]	; 0x34
 80028c2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80028c4:	2b3f      	cmp	r3, #63	; 0x3f
 80028c6:	d99f      	bls.n	8002808 <mcu_load+0x170>
 80028c8:	e000      	b.n	80028cc <mcu_load+0x234>
			if (b == 0) break;					/* EOB? */
 80028ca:	bf00      	nop

		if (JD_USE_SCALE && jd->scale == 3) {
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	7b5b      	ldrb	r3, [r3, #13]
 80028d0:	2b03      	cmp	r3, #3
 80028d2:	d10b      	bne.n	80028ec <mcu_load+0x254>
			*bp = (uint8_t)((*tmp / 256) + 128);	/* If scale ratio is 1/8, IDCT can be ommited and only DC element is used */
 80028d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	da00      	bge.n	80028de <mcu_load+0x246>
 80028dc:	33ff      	adds	r3, #255	; 0xff
 80028de:	121b      	asrs	r3, r3, #8
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	3b80      	subs	r3, #128	; 0x80
 80028e4:	b2da      	uxtb	r2, r3
 80028e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028e8:	701a      	strb	r2, [r3, #0]
 80028ea:	e003      	b.n	80028f4 <mcu_load+0x25c>
		} else {
			block_idct(tmp, bp);		/* Apply IDCT and store the block to the MCU buffer */
 80028ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80028ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80028f0:	f7ff fd00 	bl	80022f4 <block_idct>
		}

		bp += 64;				/* Next block */
 80028f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028f6:	3340      	adds	r3, #64	; 0x40
 80028f8:	633b      	str	r3, [r7, #48]	; 0x30
	for (blk = 0; blk < nby + nbc; blk++) {
 80028fa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80028fc:	3301      	adds	r3, #1
 80028fe:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002900:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002902:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8002904:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002906:	440b      	add	r3, r1
 8002908:	429a      	cmp	r2, r3
 800290a:	f6ff aedd 	blt.w	80026c8 <mcu_load+0x30>
	}

	return JDR_OK;	/* All blocks have been loaded successfully */
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3740      	adds	r7, #64	; 0x40
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	08008ea4 	.word	0x08008ea4
 800291c:	00000000 	.word	0x00000000

08002920 <mcu_output>:
	JDEC* jd,		/* Pointer to the decompressor object */
	uint16_t (*outfunc)(JDEC*, void*, JRECT*),	/* RGB output function */
	uint16_t x,		/* MCU position in the image (left of the MCU) */
	uint16_t y		/* MCU position in the image (top of the MCU) */
)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b098      	sub	sp, #96	; 0x60
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	4611      	mov	r1, r2
 800292c:	461a      	mov	r2, r3
 800292e:	460b      	mov	r3, r1
 8002930:	80fb      	strh	r3, [r7, #6]
 8002932:	4613      	mov	r3, r2
 8002934:	80bb      	strh	r3, [r7, #4]
	const int16_t CVACC = (sizeof (int16_t) > 2) ? 1024 : 128;
 8002936:	2380      	movs	r3, #128	; 0x80
 8002938:	867b      	strh	r3, [r7, #50]	; 0x32
	int16_t yy, cb, cr;
	uint8_t *py, *pc, *rgb24;
	JRECT rect;


	mx = jd->msx * 8; my = jd->msy * 8;					/* MCU size (pixel) */
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	7b9b      	ldrb	r3, [r3, #14]
 800293e:	b29b      	uxth	r3, r3
 8002940:	00db      	lsls	r3, r3, #3
 8002942:	863b      	strh	r3, [r7, #48]	; 0x30
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	7bdb      	ldrb	r3, [r3, #15]
 8002948:	b29b      	uxth	r3, r3
 800294a:	00db      	lsls	r3, r3, #3
 800294c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	rx = (x + mx <= jd->width) ? mx : jd->width - x;	/* Output rectangular size (it may be clipped at right/bottom end) */
 800294e:	88fa      	ldrh	r2, [r7, #6]
 8002950:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002952:	4413      	add	r3, r2
 8002954:	68fa      	ldr	r2, [r7, #12]
 8002956:	8b92      	ldrh	r2, [r2, #28]
 8002958:	4293      	cmp	r3, r2
 800295a:	dd05      	ble.n	8002968 <mcu_output+0x48>
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8b9a      	ldrh	r2, [r3, #28]
 8002960:	88fb      	ldrh	r3, [r7, #6]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	b29b      	uxth	r3, r3
 8002966:	e000      	b.n	800296a <mcu_output+0x4a>
 8002968:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800296a:	85bb      	strh	r3, [r7, #44]	; 0x2c
	ry = (y + my <= jd->height) ? my : jd->height - y;
 800296c:	88ba      	ldrh	r2, [r7, #4]
 800296e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002970:	4413      	add	r3, r2
 8002972:	68fa      	ldr	r2, [r7, #12]
 8002974:	8bd2      	ldrh	r2, [r2, #30]
 8002976:	4293      	cmp	r3, r2
 8002978:	dd05      	ble.n	8002986 <mcu_output+0x66>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	8bda      	ldrh	r2, [r3, #30]
 800297e:	88bb      	ldrh	r3, [r7, #4]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	b29b      	uxth	r3, r3
 8002984:	e000      	b.n	8002988 <mcu_output+0x68>
 8002986:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002988:	857b      	strh	r3, [r7, #42]	; 0x2a
	if (JD_USE_SCALE) {
		rx >>= jd->scale; ry >>= jd->scale;
 800298a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800298c:	68fa      	ldr	r2, [r7, #12]
 800298e:	7b52      	ldrb	r2, [r2, #13]
 8002990:	4113      	asrs	r3, r2
 8002992:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8002994:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002996:	68fa      	ldr	r2, [r7, #12]
 8002998:	7b52      	ldrb	r2, [r2, #13]
 800299a:	4113      	asrs	r3, r2
 800299c:	857b      	strh	r3, [r7, #42]	; 0x2a
		if (!rx || !ry) return JDR_OK;					/* Skip this MCU if all pixel is to be rounded off */
 800299e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d002      	beq.n	80029aa <mcu_output+0x8a>
 80029a4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <mcu_output+0x8e>
 80029aa:	2300      	movs	r3, #0
 80029ac:	e2f0      	b.n	8002f90 <mcu_output+0x670>
		x >>= jd->scale; y >>= jd->scale;
 80029ae:	88fb      	ldrh	r3, [r7, #6]
 80029b0:	68fa      	ldr	r2, [r7, #12]
 80029b2:	7b52      	ldrb	r2, [r2, #13]
 80029b4:	4113      	asrs	r3, r2
 80029b6:	80fb      	strh	r3, [r7, #6]
 80029b8:	88bb      	ldrh	r3, [r7, #4]
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	7b52      	ldrb	r2, [r2, #13]
 80029be:	4113      	asrs	r3, r2
 80029c0:	80bb      	strh	r3, [r7, #4]
	}
	rect.left = x; rect.right = x + rx - 1;				/* Rectangular area in the frame buffer */
 80029c2:	88fb      	ldrh	r3, [r7, #6]
 80029c4:	82bb      	strh	r3, [r7, #20]
 80029c6:	88fa      	ldrh	r2, [r7, #6]
 80029c8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80029ca:	4413      	add	r3, r2
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	3b01      	subs	r3, #1
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	82fb      	strh	r3, [r7, #22]
	rect.top = y; rect.bottom = y + ry - 1;
 80029d4:	88bb      	ldrh	r3, [r7, #4]
 80029d6:	833b      	strh	r3, [r7, #24]
 80029d8:	88ba      	ldrh	r2, [r7, #4]
 80029da:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80029dc:	4413      	add	r3, r2
 80029de:	b29b      	uxth	r3, r3
 80029e0:	3b01      	subs	r3, #1
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	837b      	strh	r3, [r7, #26]


	if (!JD_USE_SCALE || jd->scale != 3) {	/* Not for 1/8 scaling */
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	7b5b      	ldrb	r3, [r3, #13]
 80029ea:	2b03      	cmp	r3, #3
 80029ec:	f000 81a3 	beq.w	8002d36 <mcu_output+0x416>

		/* Build an RGB MCU from discrete comopnents */
		rgb24 = (uint8_t*)jd->workbuf;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029f4:	653b      	str	r3, [r7, #80]	; 0x50
		for (iy = 0; iy < my; iy++) {
 80029f6:	2300      	movs	r3, #0
 80029f8:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80029fc:	e0e3      	b.n	8002bc6 <mcu_output+0x2a6>
			pc = jd->mcubuf;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a02:	657b      	str	r3, [r7, #84]	; 0x54
			py = pc + iy * 8;
 8002a04:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002a08:	00db      	lsls	r3, r3, #3
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a0e:	4413      	add	r3, r2
 8002a10:	65bb      	str	r3, [r7, #88]	; 0x58
			if (my == 16) {		/* Double block height? */
 8002a12:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002a14:	2b10      	cmp	r3, #16
 8002a16:	d111      	bne.n	8002a3c <mcu_output+0x11c>
				pc += 64 * 4 + (iy >> 1) * 8;
 8002a18:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002a1c:	085b      	lsrs	r3, r3, #1
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	3320      	adds	r3, #32
 8002a22:	00db      	lsls	r3, r3, #3
 8002a24:	461a      	mov	r2, r3
 8002a26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a28:	4413      	add	r3, r2
 8002a2a:	657b      	str	r3, [r7, #84]	; 0x54
				if (iy >= 8) py += 64;
 8002a2c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002a30:	2b07      	cmp	r3, #7
 8002a32:	d90c      	bls.n	8002a4e <mcu_output+0x12e>
 8002a34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a36:	3340      	adds	r3, #64	; 0x40
 8002a38:	65bb      	str	r3, [r7, #88]	; 0x58
 8002a3a:	e008      	b.n	8002a4e <mcu_output+0x12e>
			} else {			/* Single block height */
				pc += mx * 8 + iy * 8;
 8002a3c:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8002a3e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002a42:	4413      	add	r3, r2
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	461a      	mov	r2, r3
 8002a48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a4a:	4413      	add	r3, r2
 8002a4c:	657b      	str	r3, [r7, #84]	; 0x54
			}
			for (ix = 0; ix < mx; ix++) {
 8002a4e:	2300      	movs	r3, #0
 8002a50:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002a54:	e0ac      	b.n	8002bb0 <mcu_output+0x290>
				cb = pc[0] - 128; 	/* Get Cb/Cr component and restore right level */
 8002a56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	3b80      	subs	r3, #128	; 0x80
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	853b      	strh	r3, [r7, #40]	; 0x28
				cr = pc[64] - 128;
 8002a62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a64:	3340      	adds	r3, #64	; 0x40
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	3b80      	subs	r3, #128	; 0x80
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	84fb      	strh	r3, [r7, #38]	; 0x26
				if (mx == 16) {					/* Double block width? */
 8002a70:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002a72:	2b10      	cmp	r3, #16
 8002a74:	d10e      	bne.n	8002a94 <mcu_output+0x174>
					if (ix == 8) py += 64 - 8;	/* Jump to next block if double block heigt */
 8002a76:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002a7a:	2b08      	cmp	r3, #8
 8002a7c:	d102      	bne.n	8002a84 <mcu_output+0x164>
 8002a7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a80:	3338      	adds	r3, #56	; 0x38
 8002a82:	65bb      	str	r3, [r7, #88]	; 0x58
					pc += ix & 1;				/* Increase chroma pointer every two pixels */
 8002a84:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002a8e:	4413      	add	r3, r2
 8002a90:	657b      	str	r3, [r7, #84]	; 0x54
 8002a92:	e002      	b.n	8002a9a <mcu_output+0x17a>
				} else {						/* Single block width */
					pc++;						/* Increase chroma pointer every pixel */
 8002a94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a96:	3301      	adds	r3, #1
 8002a98:	657b      	str	r3, [r7, #84]	; 0x54
				}
				yy = *py++;			/* Get Y component */
 8002a9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a9c:	1c5a      	adds	r2, r3, #1
 8002a9e:	65ba      	str	r2, [r7, #88]	; 0x58
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	84bb      	strh	r3, [r7, #36]	; 0x24

				/* Convert YCbCr to RGB */
				*rgb24++ = /* R */ BYTECLIP(yy + ((int16_t)(1.402 * CVACC) * cr) / CVACC);
 8002aa4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002aa8:	ee07 3a90 	vmov	s15, r3
 8002aac:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002ab0:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8002d90 <mcu_output+0x470>
 8002ab4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002ab8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8002abc:	ee17 3a90 	vmov	r3, s15
 8002ac0:	b21b      	sxth	r3, r3
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002ac8:	fb03 f202 	mul.w	r2, r3, r2
 8002acc:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002ad0:	fb92 f3f3 	sdiv	r3, r2, r3
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002ad8:	4413      	add	r3, r2
 8002ada:	b29b      	uxth	r3, r3
 8002adc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002ae0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ae2:	1c59      	adds	r1, r3, #1
 8002ae4:	6539      	str	r1, [r7, #80]	; 0x50
 8002ae6:	49b2      	ldr	r1, [pc, #712]	; (8002db0 <mcu_output+0x490>)
 8002ae8:	5c8a      	ldrb	r2, [r1, r2]
 8002aea:	701a      	strb	r2, [r3, #0]
				*rgb24++ = /* G */ BYTECLIP(yy - ((int16_t)(0.344 * CVACC) * cb + (int16_t)(0.714 * CVACC) * cr) / CVACC);
 8002aec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002aee:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002af2:	ee07 3a90 	vmov	s15, r3
 8002af6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002afa:	ed9f 6ba7 	vldr	d6, [pc, #668]	; 8002d98 <mcu_output+0x478>
 8002afe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002b02:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8002b06:	ee17 3a90 	vmov	r3, s15
 8002b0a:	b21b      	sxth	r3, r3
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8002b12:	fb03 f101 	mul.w	r1, r3, r1
 8002b16:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002b1a:	ee07 3a90 	vmov	s15, r3
 8002b1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002b22:	ed9f 6b9f 	vldr	d6, [pc, #636]	; 8002da0 <mcu_output+0x480>
 8002b26:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002b2a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8002b2e:	ee17 3a90 	vmov	r3, s15
 8002b32:	b21b      	sxth	r3, r3
 8002b34:	4618      	mov	r0, r3
 8002b36:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002b3a:	fb00 f303 	mul.w	r3, r0, r3
 8002b3e:	4419      	add	r1, r3
 8002b40:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002b44:	fb91 f3f3 	sdiv	r3, r1, r3
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002b52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b54:	1c59      	adds	r1, r3, #1
 8002b56:	6539      	str	r1, [r7, #80]	; 0x50
 8002b58:	4995      	ldr	r1, [pc, #596]	; (8002db0 <mcu_output+0x490>)
 8002b5a:	5c8a      	ldrb	r2, [r1, r2]
 8002b5c:	701a      	strb	r2, [r3, #0]
				*rgb24++ = /* B */ BYTECLIP(yy + ((int16_t)(1.772 * CVACC) * cb) / CVACC);
 8002b5e:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002b62:	ee07 3a90 	vmov	s15, r3
 8002b66:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002b6a:	ed9f 6b8f 	vldr	d6, [pc, #572]	; 8002da8 <mcu_output+0x488>
 8002b6e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002b72:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8002b76:	ee17 3a90 	vmov	r3, s15
 8002b7a:	b21b      	sxth	r3, r3
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8002b82:	fb03 f202 	mul.w	r2, r3, r2
 8002b86:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002b8a:	fb92 f3f3 	sdiv	r3, r2, r3
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b92:	4413      	add	r3, r2
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002b9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b9c:	1c59      	adds	r1, r3, #1
 8002b9e:	6539      	str	r1, [r7, #80]	; 0x50
 8002ba0:	4983      	ldr	r1, [pc, #524]	; (8002db0 <mcu_output+0x490>)
 8002ba2:	5c8a      	ldrb	r2, [r1, r2]
 8002ba4:	701a      	strb	r2, [r3, #0]
			for (ix = 0; ix < mx; ix++) {
 8002ba6:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002baa:	3301      	adds	r3, #1
 8002bac:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002bb0:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8002bb4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	f4ff af4d 	bcc.w	8002a56 <mcu_output+0x136>
		for (iy = 0; iy < my; iy++) {
 8002bbc:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8002bc6:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 8002bca:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	f4ff af16 	bcc.w	80029fe <mcu_output+0xde>
			}
		}

		/* Descale the MCU rectangular if needed */
		if (JD_USE_SCALE && jd->scale) {
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	7b5b      	ldrb	r3, [r3, #13]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	f000 8189 	beq.w	8002eee <mcu_output+0x5ce>
			uint16_t x, y, r, g, b, s, w, a;
			uint8_t *op;

			/* Get averaged RGB value of each square correcponds to a pixel */
			s = jd->scale * 2;	/* Bumber of shifts for averaging */
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	7b5b      	ldrb	r3, [r3, #13]
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	847b      	strh	r3, [r7, #34]	; 0x22
			w = 1 << jd->scale;	/* Width of square */
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	7b5b      	ldrb	r3, [r3, #13]
 8002bea:	461a      	mov	r2, r3
 8002bec:	2301      	movs	r3, #1
 8002bee:	4093      	lsls	r3, r2
 8002bf0:	843b      	strh	r3, [r7, #32]
			a = (mx - w) * 3;	/* Bytes to skip for next line in the square */
 8002bf2:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8002bf4:	8c3b      	ldrh	r3, [r7, #32]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	0052      	lsls	r2, r2, #1
 8002bfe:	4413      	add	r3, r2
 8002c00:	83fb      	strh	r3, [r7, #30]
			op = (uint8_t*)jd->workbuf;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c06:	643b      	str	r3, [r7, #64]	; 0x40
			for (iy = 0; iy < my; iy += w) {
 8002c08:	2300      	movs	r3, #0
 8002c0a:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8002c0e:	e08b      	b.n	8002d28 <mcu_output+0x408>
				for (ix = 0; ix < mx; ix += w) {
 8002c10:	2300      	movs	r3, #0
 8002c12:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002c16:	e07b      	b.n	8002d10 <mcu_output+0x3f0>
					rgb24 = (uint8_t*)jd->workbuf + (iy * mx + ix) * 3;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8002c1c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002c20:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8002c22:	fb03 f202 	mul.w	r2, r3, r2
 8002c26:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002c2a:	441a      	add	r2, r3
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	4413      	add	r3, r2
 8002c32:	440b      	add	r3, r1
 8002c34:	653b      	str	r3, [r7, #80]	; 0x50
					r = g = b = 0;
 8002c36:	2300      	movs	r3, #0
 8002c38:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8002c3c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8002c40:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8002c44:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002c48:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
					for (y = 0; y < w; y++) {	/* Accumulate RGB value in the square */
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8002c52:	e034      	b.n	8002cbe <mcu_output+0x39e>
						for (x = 0; x < w; x++) {
 8002c54:	2300      	movs	r3, #0
 8002c56:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002c5a:	e022      	b.n	8002ca2 <mcu_output+0x382>
							r += *rgb24++;
 8002c5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c5e:	1c5a      	adds	r2, r3, #1
 8002c60:	653a      	str	r2, [r7, #80]	; 0x50
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002c6a:	4413      	add	r3, r2
 8002c6c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
							g += *rgb24++;
 8002c70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c72:	1c5a      	adds	r2, r3, #1
 8002c74:	653a      	str	r2, [r7, #80]	; 0x50
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002c7e:	4413      	add	r3, r2
 8002c80:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
							b += *rgb24++;
 8002c84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c86:	1c5a      	adds	r2, r3, #1
 8002c88:	653a      	str	r2, [r7, #80]	; 0x50
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8002c92:	4413      	add	r3, r2
 8002c94:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
						for (x = 0; x < w; x++) {
 8002c98:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002ca2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8002ca6:	8c3b      	ldrh	r3, [r7, #32]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d3d7      	bcc.n	8002c5c <mcu_output+0x33c>
						}
						rgb24 += a;
 8002cac:	8bfb      	ldrh	r3, [r7, #30]
 8002cae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002cb0:	4413      	add	r3, r2
 8002cb2:	653b      	str	r3, [r7, #80]	; 0x50
					for (y = 0; y < w; y++) {	/* Accumulate RGB value in the square */
 8002cb4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002cb8:	3301      	adds	r3, #1
 8002cba:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8002cbe:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8002cc2:	8c3b      	ldrh	r3, [r7, #32]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d3c5      	bcc.n	8002c54 <mcu_output+0x334>
					}							/* Put the averaged RGB value as a pixel */
					*op++ = (uint8_t)(r >> s);
 8002cc8:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8002ccc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002cce:	fa42 f103 	asr.w	r1, r2, r3
 8002cd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cd4:	1c5a      	adds	r2, r3, #1
 8002cd6:	643a      	str	r2, [r7, #64]	; 0x40
 8002cd8:	b2ca      	uxtb	r2, r1
 8002cda:	701a      	strb	r2, [r3, #0]
					*op++ = (uint8_t)(g >> s);
 8002cdc:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8002ce0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002ce2:	fa42 f103 	asr.w	r1, r2, r3
 8002ce6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ce8:	1c5a      	adds	r2, r3, #1
 8002cea:	643a      	str	r2, [r7, #64]	; 0x40
 8002cec:	b2ca      	uxtb	r2, r1
 8002cee:	701a      	strb	r2, [r3, #0]
					*op++ = (uint8_t)(b >> s);
 8002cf0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8002cf4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002cf6:	fa42 f103 	asr.w	r1, r2, r3
 8002cfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cfc:	1c5a      	adds	r2, r3, #1
 8002cfe:	643a      	str	r2, [r7, #64]	; 0x40
 8002d00:	b2ca      	uxtb	r2, r1
 8002d02:	701a      	strb	r2, [r3, #0]
				for (ix = 0; ix < mx; ix += w) {
 8002d04:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8002d08:	8c3b      	ldrh	r3, [r7, #32]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002d10:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8002d14:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002d16:	429a      	cmp	r2, r3
 8002d18:	f4ff af7e 	bcc.w	8002c18 <mcu_output+0x2f8>
			for (iy = 0; iy < my; iy += w) {
 8002d1c:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 8002d20:	8c3b      	ldrh	r3, [r7, #32]
 8002d22:	4413      	add	r3, r2
 8002d24:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8002d28:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 8002d2c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	f4ff af6e 	bcc.w	8002c10 <mcu_output+0x2f0>
 8002d34:	e0db      	b.n	8002eee <mcu_output+0x5ce>
		}

	} else {	/* For only 1/8 scaling (left-top pixel in each block are the DC value of the block) */

		/* Build a 1/8 descaled RGB MCU from discrete comopnents */
		rgb24 = (uint8_t*)jd->workbuf;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d3a:	653b      	str	r3, [r7, #80]	; 0x50
		pc = jd->mcubuf + mx * my;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d40:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8002d42:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 8002d44:	fb01 f202 	mul.w	r2, r1, r2
 8002d48:	4413      	add	r3, r2
 8002d4a:	657b      	str	r3, [r7, #84]	; 0x54
		cb = pc[0] - 128;		/* Get Cb/Cr component and restore right level */
 8002d4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	3b80      	subs	r3, #128	; 0x80
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	853b      	strh	r3, [r7, #40]	; 0x28
		cr = pc[64] - 128;
 8002d58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d5a:	3340      	adds	r3, #64	; 0x40
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	3b80      	subs	r3, #128	; 0x80
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	84fb      	strh	r3, [r7, #38]	; 0x26
		for (iy = 0; iy < my; iy += 8) {
 8002d66:	2300      	movs	r3, #0
 8002d68:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8002d6c:	e0b9      	b.n	8002ee2 <mcu_output+0x5c2>
			py = jd->mcubuf;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d72:	65bb      	str	r3, [r7, #88]	; 0x58
			if (iy == 8) py += 64 * 2;
 8002d74:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002d78:	2b08      	cmp	r3, #8
 8002d7a:	d102      	bne.n	8002d82 <mcu_output+0x462>
 8002d7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d7e:	3380      	adds	r3, #128	; 0x80
 8002d80:	65bb      	str	r3, [r7, #88]	; 0x58
			for (ix = 0; ix < mx; ix += 8) {
 8002d82:	2300      	movs	r3, #0
 8002d84:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002d88:	e0a0      	b.n	8002ecc <mcu_output+0x5ac>
 8002d8a:	bf00      	nop
 8002d8c:	f3af 8000 	nop.w
 8002d90:	8d4fdf3b 	.word	0x8d4fdf3b
 8002d94:	3ff66e97 	.word	0x3ff66e97
 8002d98:	9374bc6a 	.word	0x9374bc6a
 8002d9c:	3fd60418 	.word	0x3fd60418
 8002da0:	872b020c 	.word	0x872b020c
 8002da4:	3fe6d916 	.word	0x3fe6d916
 8002da8:	ac083127 	.word	0xac083127
 8002dac:	3ffc5a1c 	.word	0x3ffc5a1c
 8002db0:	08008f64 	.word	0x08008f64
				yy = *py;	/* Get Y component */
 8002db4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	84bb      	strh	r3, [r7, #36]	; 0x24
				py += 64;
 8002dba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002dbc:	3340      	adds	r3, #64	; 0x40
 8002dbe:	65bb      	str	r3, [r7, #88]	; 0x58

				/* Convert YCbCr to RGB */
				*rgb24++ = /* R */ BYTECLIP(yy + ((int16_t)(1.402 * CVACC) * cr / CVACC));
 8002dc0:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002dc4:	ee07 3a90 	vmov	s15, r3
 8002dc8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002dcc:	ed9f 6b72 	vldr	d6, [pc, #456]	; 8002f98 <mcu_output+0x678>
 8002dd0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002dd4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8002dd8:	ee17 3a90 	vmov	r3, s15
 8002ddc:	b21b      	sxth	r3, r3
 8002dde:	461a      	mov	r2, r3
 8002de0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002de4:	fb03 f202 	mul.w	r2, r3, r2
 8002de8:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002dec:	fb92 f3f3 	sdiv	r3, r2, r3
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002df4:	4413      	add	r3, r2
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002dfc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002dfe:	1c59      	adds	r1, r3, #1
 8002e00:	6539      	str	r1, [r7, #80]	; 0x50
 8002e02:	496d      	ldr	r1, [pc, #436]	; (8002fb8 <mcu_output+0x698>)
 8002e04:	5c8a      	ldrb	r2, [r1, r2]
 8002e06:	701a      	strb	r2, [r3, #0]
				*rgb24++ = /* G */ BYTECLIP(yy - ((int16_t)(0.344 * CVACC) * cb + (int16_t)(0.714 * CVACC) * cr) / CVACC);
 8002e08:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e0a:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002e0e:	ee07 3a90 	vmov	s15, r3
 8002e12:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002e16:	ed9f 6b62 	vldr	d6, [pc, #392]	; 8002fa0 <mcu_output+0x680>
 8002e1a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002e1e:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8002e22:	ee17 3a90 	vmov	r3, s15
 8002e26:	b21b      	sxth	r3, r3
 8002e28:	4619      	mov	r1, r3
 8002e2a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8002e2e:	fb03 f101 	mul.w	r1, r3, r1
 8002e32:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002e36:	ee07 3a90 	vmov	s15, r3
 8002e3a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002e3e:	ed9f 6b5a 	vldr	d6, [pc, #360]	; 8002fa8 <mcu_output+0x688>
 8002e42:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002e46:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8002e4a:	ee17 3a90 	vmov	r3, s15
 8002e4e:	b21b      	sxth	r3, r3
 8002e50:	4618      	mov	r0, r3
 8002e52:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002e56:	fb00 f303 	mul.w	r3, r0, r3
 8002e5a:	4419      	add	r1, r3
 8002e5c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002e60:	fb91 f3f3 	sdiv	r3, r1, r3
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002e6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e70:	1c59      	adds	r1, r3, #1
 8002e72:	6539      	str	r1, [r7, #80]	; 0x50
 8002e74:	4950      	ldr	r1, [pc, #320]	; (8002fb8 <mcu_output+0x698>)
 8002e76:	5c8a      	ldrb	r2, [r1, r2]
 8002e78:	701a      	strb	r2, [r3, #0]
				*rgb24++ = /* B */ BYTECLIP(yy + ((int16_t)(1.772 * CVACC) * cb / CVACC));
 8002e7a:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002e7e:	ee07 3a90 	vmov	s15, r3
 8002e82:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002e86:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 8002fb0 <mcu_output+0x690>
 8002e8a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002e8e:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8002e92:	ee17 3a90 	vmov	r3, s15
 8002e96:	b21b      	sxth	r3, r3
 8002e98:	461a      	mov	r2, r3
 8002e9a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8002e9e:	fb03 f202 	mul.w	r2, r3, r2
 8002ea2:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002ea6:	fb92 f3f3 	sdiv	r3, r2, r3
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002eae:	4413      	add	r3, r2
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002eb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002eb8:	1c59      	adds	r1, r3, #1
 8002eba:	6539      	str	r1, [r7, #80]	; 0x50
 8002ebc:	493e      	ldr	r1, [pc, #248]	; (8002fb8 <mcu_output+0x698>)
 8002ebe:	5c8a      	ldrb	r2, [r1, r2]
 8002ec0:	701a      	strb	r2, [r3, #0]
			for (ix = 0; ix < mx; ix += 8) {
 8002ec2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002ec6:	3308      	adds	r3, #8
 8002ec8:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002ecc:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8002ed0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	f4ff af6e 	bcc.w	8002db4 <mcu_output+0x494>
		for (iy = 0; iy < my; iy += 8) {
 8002ed8:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002edc:	3308      	adds	r3, #8
 8002ede:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8002ee2:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 8002ee6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	f4ff af40 	bcc.w	8002d6e <mcu_output+0x44e>
			}
		}
	}

	/* Squeeze up pixel table if a part of MCU is to be truncated */
	mx >>= jd->scale;
 8002eee:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	7b52      	ldrb	r2, [r2, #13]
 8002ef4:	4113      	asrs	r3, r2
 8002ef6:	863b      	strh	r3, [r7, #48]	; 0x30
	if (rx < mx) {
 8002ef8:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8002efa:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d23a      	bcs.n	8002f76 <mcu_output+0x656>
		uint8_t *s, *d;
		uint16_t x, y;

		s = d = (uint8_t*)jd->workbuf;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f04:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f08:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (y = 0; y < ry; y++) {
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	86bb      	strh	r3, [r7, #52]	; 0x34
 8002f0e:	e02e      	b.n	8002f6e <mcu_output+0x64e>
			for (x = 0; x < rx; x++) {	/* Copy effective pixels */
 8002f10:	2300      	movs	r3, #0
 8002f12:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002f14:	e01a      	b.n	8002f4c <mcu_output+0x62c>
				*d++ = *s++;
 8002f16:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f18:	1c53      	adds	r3, r2, #1
 8002f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f1e:	1c59      	adds	r1, r3, #1
 8002f20:	63b9      	str	r1, [r7, #56]	; 0x38
 8002f22:	7812      	ldrb	r2, [r2, #0]
 8002f24:	701a      	strb	r2, [r3, #0]
				*d++ = *s++;
 8002f26:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f28:	1c53      	adds	r3, r2, #1
 8002f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f2e:	1c59      	adds	r1, r3, #1
 8002f30:	63b9      	str	r1, [r7, #56]	; 0x38
 8002f32:	7812      	ldrb	r2, [r2, #0]
 8002f34:	701a      	strb	r2, [r3, #0]
				*d++ = *s++;
 8002f36:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f38:	1c53      	adds	r3, r2, #1
 8002f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f3e:	1c59      	adds	r1, r3, #1
 8002f40:	63b9      	str	r1, [r7, #56]	; 0x38
 8002f42:	7812      	ldrb	r2, [r2, #0]
 8002f44:	701a      	strb	r2, [r3, #0]
			for (x = 0; x < rx; x++) {	/* Copy effective pixels */
 8002f46:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002f48:	3301      	adds	r3, #1
 8002f4a:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002f4c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002f4e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d3e0      	bcc.n	8002f16 <mcu_output+0x5f6>
			}
			s += (mx - rx) * 3;	/* Skip truncated pixels */
 8002f54:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8002f56:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002f58:	1ad2      	subs	r2, r2, r3
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	4413      	add	r3, r2
 8002f60:	461a      	mov	r2, r3
 8002f62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f64:	4413      	add	r3, r2
 8002f66:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (y = 0; y < ry; y++) {
 8002f68:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	86bb      	strh	r3, [r7, #52]	; 0x34
 8002f6e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002f70:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d3cc      	bcc.n	8002f10 <mcu_output+0x5f0>
			*d++ = w;
		} while (--n);
	}

	/* Output the RGB rectangular */
	return outfunc(jd, jd->workbuf, &rect) ? JDR_OK : JDR_INTR; 
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8002f7a:	f107 0214 	add.w	r2, r7, #20
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	4798      	blx	r3
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	bf0c      	ite	eq
 8002f8a:	2301      	moveq	r3, #1
 8002f8c:	2300      	movne	r3, #0
 8002f8e:	b2db      	uxtb	r3, r3
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3760      	adds	r7, #96	; 0x60
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	8d4fdf3b 	.word	0x8d4fdf3b
 8002f9c:	3ff66e97 	.word	0x3ff66e97
 8002fa0:	9374bc6a 	.word	0x9374bc6a
 8002fa4:	3fd60418 	.word	0x3fd60418
 8002fa8:	872b020c 	.word	0x872b020c
 8002fac:	3fe6d916 	.word	0x3fe6d916
 8002fb0:	ac083127 	.word	0xac083127
 8002fb4:	3ffc5a1c 	.word	0x3ffc5a1c
 8002fb8:	08008f64 	.word	0x08008f64

08002fbc <restart>:

static JRESULT restart (
	JDEC* jd,		/* Pointer to the decompressor object */
	uint16_t rstn	/* Expected restert sequense number */
)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	807b      	strh	r3, [r7, #2]
	uint16_t d;
	uint8_t *dp;


	/* Discard padding bits and get two bytes from the input stream */
	dp = jd->dptr; dc = jd->dctr;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	60fb      	str	r3, [r7, #12]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	881b      	ldrh	r3, [r3, #0]
 8002fd2:	82bb      	strh	r3, [r7, #20]
	d = 0;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	827b      	strh	r3, [r7, #18]
	for (i = 0; i < 2; i++) {
 8002fd8:	2300      	movs	r3, #0
 8002fda:	82fb      	strh	r3, [r7, #22]
 8002fdc:	e025      	b.n	800302a <restart+0x6e>
		if (!dc) {	/* No input data is available, re-fill input buffer */
 8002fde:	8abb      	ldrh	r3, [r7, #20]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d110      	bne.n	8003006 <restart+0x4a>
			dp = jd->inbuf;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	60fb      	str	r3, [r7, #12]
			dc = jd->infunc(jd, dp, JD_SZBUF);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ff2:	68f9      	ldr	r1, [r7, #12]
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	4798      	blx	r3
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	82bb      	strh	r3, [r7, #20]
			if (!dc) return JDR_INP;
 8002ffc:	8abb      	ldrh	r3, [r7, #20]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d104      	bne.n	800300c <restart+0x50>
 8003002:	2302      	movs	r3, #2
 8003004:	e03d      	b.n	8003082 <restart+0xc6>
		} else {
			dp++;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	3301      	adds	r3, #1
 800300a:	60fb      	str	r3, [r7, #12]
		}
		dc--;
 800300c:	8abb      	ldrh	r3, [r7, #20]
 800300e:	3b01      	subs	r3, #1
 8003010:	82bb      	strh	r3, [r7, #20]
		d = (d << 8) | *dp;	/* Get a byte */
 8003012:	8a7b      	ldrh	r3, [r7, #18]
 8003014:	021b      	lsls	r3, r3, #8
 8003016:	b21a      	sxth	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	b21b      	sxth	r3, r3
 800301e:	4313      	orrs	r3, r2
 8003020:	b21b      	sxth	r3, r3
 8003022:	827b      	strh	r3, [r7, #18]
	for (i = 0; i < 2; i++) {
 8003024:	8afb      	ldrh	r3, [r7, #22]
 8003026:	3301      	adds	r3, #1
 8003028:	82fb      	strh	r3, [r7, #22]
 800302a:	8afb      	ldrh	r3, [r7, #22]
 800302c:	2b01      	cmp	r3, #1
 800302e:	d9d6      	bls.n	8002fde <restart+0x22>
	}
	jd->dptr = dp; jd->dctr = dc; jd->dmsk = 0;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	605a      	str	r2, [r3, #4]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	8aba      	ldrh	r2, [r7, #20]
 800303a:	801a      	strh	r2, [r3, #0]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	731a      	strb	r2, [r3, #12]

	/* Check the marker */
	if ((d & 0xFFD8) != 0xFFD0 || (d & 7) != (rstn & 7)) {
 8003042:	8a7a      	ldrh	r2, [r7, #18]
 8003044:	f64f 73d8 	movw	r3, #65496	; 0xffd8
 8003048:	4013      	ands	r3, r2
 800304a:	f64f 72d0 	movw	r2, #65488	; 0xffd0
 800304e:	4293      	cmp	r3, r2
 8003050:	d107      	bne.n	8003062 <restart+0xa6>
 8003052:	8a7a      	ldrh	r2, [r7, #18]
 8003054:	887b      	ldrh	r3, [r7, #2]
 8003056:	4053      	eors	r3, r2
 8003058:	b29b      	uxth	r3, r3
 800305a:	f003 0307 	and.w	r3, r3, #7
 800305e:	2b00      	cmp	r3, #0
 8003060:	d001      	beq.n	8003066 <restart+0xaa>
		return JDR_FMT1;	/* Err: expected RSTn marker is not detected (may be collapted data) */
 8003062:	2306      	movs	r3, #6
 8003064:	e00d      	b.n	8003082 <restart+0xc6>
	}

	/* Reset DC offset */
	jd->dcv[2] = jd->dcv[1] = jd->dcv[0] = 0;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	829a      	strh	r2, [r3, #20]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	82da      	strh	r2, [r3, #22]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f9b3 2016 	ldrsh.w	r2, [r3, #22]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	831a      	strh	r2, [r3, #24]

	return JDR_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3718      	adds	r7, #24
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
	...

0800308c <jd_prepare>:
	uint16_t (*infunc)(JDEC*, uint8_t*, uint16_t),	/* JPEG stream input function */
	void* pool,			/* Working buffer for the decompression session */
	uint16_t sz_pool,	/* Size of working buffer */
	void* dev			/* I/O device identifier for the session */
)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b08a      	sub	sp, #40	; 0x28
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
 8003098:	807b      	strh	r3, [r7, #2]
	uint32_t ofs;
	uint16_t n, i, j, len;
	JRESULT rc;


	if (!pool) return JDR_PAR;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d101      	bne.n	80030a4 <jd_prepare+0x18>
 80030a0:	2305      	movs	r3, #5
 80030a2:	e2a4      	b.n	80035ee <jd_prepare+0x562>

	jd->pool = pool;		/* Work memroy */
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	669a      	str	r2, [r3, #104]	; 0x68
	jd->sz_pool = sz_pool;	/* Size of given work memory */
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	887a      	ldrh	r2, [r7, #2]
 80030ae:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
	jd->infunc = infunc;	/* Stream input function */
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	68ba      	ldr	r2, [r7, #8]
 80030b6:	671a      	str	r2, [r3, #112]	; 0x70
	jd->device = dev;		/* I/O device identifier */
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030bc:	675a      	str	r2, [r3, #116]	; 0x74
	jd->nrst = 0;			/* No restart interval (default) */
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	835a      	strh	r2, [r3, #26]

	for (i = 0; i < 2; i++) {	/* Nulls pointers */
 80030c4:	2300      	movs	r3, #0
 80030c6:	847b      	strh	r3, [r7, #34]	; 0x22
 80030c8:	e026      	b.n	8003118 <jd_prepare+0x8c>
		for (j = 0; j < 2; j++) {
 80030ca:	2300      	movs	r3, #0
 80030cc:	843b      	strh	r3, [r7, #32]
 80030ce:	e01d      	b.n	800310c <jd_prepare+0x80>
			jd->huffbits[i][j] = 0;
 80030d0:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 80030d2:	8c3a      	ldrh	r2, [r7, #32]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	0049      	lsls	r1, r1, #1
 80030d8:	440a      	add	r2, r1
 80030da:	3208      	adds	r2, #8
 80030dc:	2100      	movs	r1, #0
 80030de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			jd->huffcode[i][j] = 0;
 80030e2:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 80030e4:	8c3a      	ldrh	r2, [r7, #32]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	0049      	lsls	r1, r1, #1
 80030ea:	440a      	add	r2, r1
 80030ec:	320c      	adds	r2, #12
 80030ee:	2100      	movs	r1, #0
 80030f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			jd->huffdata[i][j] = 0;
 80030f4:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 80030f6:	8c3a      	ldrh	r2, [r7, #32]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	0049      	lsls	r1, r1, #1
 80030fc:	440a      	add	r2, r1
 80030fe:	3210      	adds	r2, #16
 8003100:	2100      	movs	r1, #0
 8003102:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (j = 0; j < 2; j++) {
 8003106:	8c3b      	ldrh	r3, [r7, #32]
 8003108:	3301      	adds	r3, #1
 800310a:	843b      	strh	r3, [r7, #32]
 800310c:	8c3b      	ldrh	r3, [r7, #32]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d9de      	bls.n	80030d0 <jd_prepare+0x44>
	for (i = 0; i < 2; i++) {	/* Nulls pointers */
 8003112:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003114:	3301      	adds	r3, #1
 8003116:	847b      	strh	r3, [r7, #34]	; 0x22
 8003118:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800311a:	2b01      	cmp	r3, #1
 800311c:	d9d5      	bls.n	80030ca <jd_prepare+0x3e>
		}
	}
	for (i = 0; i < 4; jd->qttbl[i++] = 0) ;
 800311e:	2300      	movs	r3, #0
 8003120:	847b      	strh	r3, [r7, #34]	; 0x22
 8003122:	e008      	b.n	8003136 <jd_prepare+0xaa>
 8003124:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003126:	1c5a      	adds	r2, r3, #1
 8003128:	847a      	strh	r2, [r7, #34]	; 0x22
 800312a:	461a      	mov	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	3214      	adds	r2, #20
 8003130:	2100      	movs	r1, #0
 8003132:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003136:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003138:	2b03      	cmp	r3, #3
 800313a:	d9f3      	bls.n	8003124 <jd_prepare+0x98>

	jd->inbuf = seg = alloc_pool(jd, JD_SZBUF);		/* Allocate stream input buffer */
 800313c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003140:	68f8      	ldr	r0, [r7, #12]
 8003142:	f7fe fe66 	bl	8001e12 <alloc_pool>
 8003146:	61b8      	str	r0, [r7, #24]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	609a      	str	r2, [r3, #8]
	if (!seg) return JDR_MEM1;
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d101      	bne.n	8003158 <jd_prepare+0xcc>
 8003154:	2303      	movs	r3, #3
 8003156:	e24a      	b.n	80035ee <jd_prepare+0x562>

	if (jd->infunc(jd, seg, 2) != 2) return JDR_INP;/* Check SOI marker */
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800315c:	2202      	movs	r2, #2
 800315e:	69b9      	ldr	r1, [r7, #24]
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	4798      	blx	r3
 8003164:	4603      	mov	r3, r0
 8003166:	2b02      	cmp	r3, #2
 8003168:	d001      	beq.n	800316e <jd_prepare+0xe2>
 800316a:	2302      	movs	r3, #2
 800316c:	e23f      	b.n	80035ee <jd_prepare+0x562>
	if (LDB_WORD(seg) != 0xFFD8) return JDR_FMT1;	/* Err: SOI is not detected */
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	021b      	lsls	r3, r3, #8
 8003174:	b21a      	sxth	r2, r3
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	3301      	adds	r3, #1
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	b21b      	sxth	r3, r3
 800317e:	4313      	orrs	r3, r2
 8003180:	b21b      	sxth	r3, r3
 8003182:	f113 0f28 	cmn.w	r3, #40	; 0x28
 8003186:	d001      	beq.n	800318c <jd_prepare+0x100>
 8003188:	2306      	movs	r3, #6
 800318a:	e230      	b.n	80035ee <jd_prepare+0x562>
	ofs = 2;
 800318c:	2302      	movs	r3, #2
 800318e:	627b      	str	r3, [r7, #36]	; 0x24

	for (;;) {
		/* Get a JPEG marker */
		if (jd->infunc(jd, seg, 4) != 4) return JDR_INP;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003194:	2204      	movs	r2, #4
 8003196:	69b9      	ldr	r1, [r7, #24]
 8003198:	68f8      	ldr	r0, [r7, #12]
 800319a:	4798      	blx	r3
 800319c:	4603      	mov	r3, r0
 800319e:	2b04      	cmp	r3, #4
 80031a0:	d001      	beq.n	80031a6 <jd_prepare+0x11a>
 80031a2:	2302      	movs	r3, #2
 80031a4:	e223      	b.n	80035ee <jd_prepare+0x562>
		marker = LDB_WORD(seg);		/* Marker */
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	021b      	lsls	r3, r3, #8
 80031ac:	b21a      	sxth	r2, r3
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	3301      	adds	r3, #1
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	b21b      	sxth	r3, r3
 80031b6:	4313      	orrs	r3, r2
 80031b8:	b21b      	sxth	r3, r3
 80031ba:	82fb      	strh	r3, [r7, #22]
		len = LDB_WORD(seg + 2);	/* Length field */
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	3302      	adds	r3, #2
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	021b      	lsls	r3, r3, #8
 80031c4:	b21a      	sxth	r2, r3
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	3303      	adds	r3, #3
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	b21b      	sxth	r3, r3
 80031ce:	4313      	orrs	r3, r2
 80031d0:	b21b      	sxth	r3, r3
 80031d2:	83fb      	strh	r3, [r7, #30]
		if (len <= 2 || (marker >> 8) != 0xFF) return JDR_FMT1;
 80031d4:	8bfb      	ldrh	r3, [r7, #30]
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d904      	bls.n	80031e4 <jd_prepare+0x158>
 80031da:	8afb      	ldrh	r3, [r7, #22]
 80031dc:	0a1b      	lsrs	r3, r3, #8
 80031de:	b29b      	uxth	r3, r3
 80031e0:	2bff      	cmp	r3, #255	; 0xff
 80031e2:	d001      	beq.n	80031e8 <jd_prepare+0x15c>
 80031e4:	2306      	movs	r3, #6
 80031e6:	e202      	b.n	80035ee <jd_prepare+0x562>
		len -= 2;		/* Content size excluding length field */
 80031e8:	8bfb      	ldrh	r3, [r7, #30]
 80031ea:	3b02      	subs	r3, #2
 80031ec:	83fb      	strh	r3, [r7, #30]
		ofs += 4 + len;	/* Number of bytes loaded */
 80031ee:	8bfa      	ldrh	r2, [r7, #30]
 80031f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f2:	4413      	add	r3, r2
 80031f4:	3304      	adds	r3, #4
 80031f6:	627b      	str	r3, [r7, #36]	; 0x24

		switch (marker & 0xFF) {
 80031f8:	8afb      	ldrh	r3, [r7, #22]
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	3bc0      	subs	r3, #192	; 0xc0
 80031fe:	2b1d      	cmp	r3, #29
 8003200:	f200 81e3 	bhi.w	80035ca <jd_prepare+0x53e>
 8003204:	a201      	add	r2, pc, #4	; (adr r2, 800320c <jd_prepare+0x180>)
 8003206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800320a:	bf00      	nop
 800320c:	08003285 	.word	0x08003285
 8003210:	080035c7 	.word	0x080035c7
 8003214:	080035c7 	.word	0x080035c7
 8003218:	080035c7 	.word	0x080035c7
 800321c:	080033c1 	.word	0x080033c1
 8003220:	080035c7 	.word	0x080035c7
 8003224:	080035c7 	.word	0x080035c7
 8003228:	080035c7 	.word	0x080035c7
 800322c:	080035cb 	.word	0x080035cb
 8003230:	080035c7 	.word	0x080035c7
 8003234:	080035c7 	.word	0x080035c7
 8003238:	080035c7 	.word	0x080035c7
 800323c:	080035cb 	.word	0x080035cb
 8003240:	080035c7 	.word	0x080035c7
 8003244:	080035c7 	.word	0x080035c7
 8003248:	080035c7 	.word	0x080035c7
 800324c:	080035cb 	.word	0x080035cb
 8003250:	080035cb 	.word	0x080035cb
 8003254:	080035cb 	.word	0x080035cb
 8003258:	080035cb 	.word	0x080035cb
 800325c:	080035cb 	.word	0x080035cb
 8003260:	080035cb 	.word	0x080035cb
 8003264:	080035cb 	.word	0x080035cb
 8003268:	080035cb 	.word	0x080035cb
 800326c:	080035cb 	.word	0x080035cb
 8003270:	080035c7 	.word	0x080035c7
 8003274:	08003445 	.word	0x08003445
 8003278:	08003403 	.word	0x08003403
 800327c:	080035cb 	.word	0x080035cb
 8003280:	0800337f 	.word	0x0800337f
		case 0xC0:	/* SOF0 (baseline JPEG) */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 8003284:	8bfb      	ldrh	r3, [r7, #30]
 8003286:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800328a:	d901      	bls.n	8003290 <jd_prepare+0x204>
 800328c:	2304      	movs	r3, #4
 800328e:	e1ae      	b.n	80035ee <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003294:	8bfa      	ldrh	r2, [r7, #30]
 8003296:	69b9      	ldr	r1, [r7, #24]
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	4798      	blx	r3
 800329c:	4603      	mov	r3, r0
 800329e:	461a      	mov	r2, r3
 80032a0:	8bfb      	ldrh	r3, [r7, #30]
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d001      	beq.n	80032aa <jd_prepare+0x21e>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e1a1      	b.n	80035ee <jd_prepare+0x562>

			jd->width = LDB_WORD(seg+3);		/* Image width in unit of pixel */
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	3303      	adds	r3, #3
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	021b      	lsls	r3, r3, #8
 80032b2:	b21a      	sxth	r2, r3
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	3304      	adds	r3, #4
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	b21b      	sxth	r3, r3
 80032bc:	4313      	orrs	r3, r2
 80032be:	b21b      	sxth	r3, r3
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	839a      	strh	r2, [r3, #28]
			jd->height = LDB_WORD(seg+1);		/* Image height in unit of pixel */
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	3301      	adds	r3, #1
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	021b      	lsls	r3, r3, #8
 80032ce:	b21a      	sxth	r2, r3
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	3302      	adds	r3, #2
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	b21b      	sxth	r3, r3
 80032d8:	4313      	orrs	r3, r2
 80032da:	b21b      	sxth	r3, r3
 80032dc:	b29a      	uxth	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	83da      	strh	r2, [r3, #30]
			if (seg[5] != 3) return JDR_FMT3;	/* Err: Supports only Y/Cb/Cr format */
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	3305      	adds	r3, #5
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	2b03      	cmp	r3, #3
 80032ea:	d001      	beq.n	80032f0 <jd_prepare+0x264>
 80032ec:	2308      	movs	r3, #8
 80032ee:	e17e      	b.n	80035ee <jd_prepare+0x562>

			/* Check three image components */
			for (i = 0; i < 3; i++) {
 80032f0:	2300      	movs	r3, #0
 80032f2:	847b      	strh	r3, [r7, #34]	; 0x22
 80032f4:	e03f      	b.n	8003376 <jd_prepare+0x2ea>
				b = seg[7 + 3 * i];							/* Get sampling factor */
 80032f6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80032f8:	4613      	mov	r3, r2
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	4413      	add	r3, r2
 80032fe:	3307      	adds	r3, #7
 8003300:	461a      	mov	r2, r3
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	4413      	add	r3, r2
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	747b      	strb	r3, [r7, #17]
				if (!i) {	/* Y component */
 800330a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800330c:	2b00      	cmp	r3, #0
 800330e:	d116      	bne.n	800333e <jd_prepare+0x2b2>
					if (b != 0x11 && b != 0x22 && b != 0x21) {	/* Check sampling factor */
 8003310:	7c7b      	ldrb	r3, [r7, #17]
 8003312:	2b11      	cmp	r3, #17
 8003314:	d007      	beq.n	8003326 <jd_prepare+0x29a>
 8003316:	7c7b      	ldrb	r3, [r7, #17]
 8003318:	2b22      	cmp	r3, #34	; 0x22
 800331a:	d004      	beq.n	8003326 <jd_prepare+0x29a>
 800331c:	7c7b      	ldrb	r3, [r7, #17]
 800331e:	2b21      	cmp	r3, #33	; 0x21
 8003320:	d001      	beq.n	8003326 <jd_prepare+0x29a>
						return JDR_FMT3;					/* Err: Supports only 4:4:4, 4:2:0 or 4:2:2 */
 8003322:	2308      	movs	r3, #8
 8003324:	e163      	b.n	80035ee <jd_prepare+0x562>
					}
					jd->msx = b >> 4; jd->msy = b & 15;		/* Size of MCU [blocks] */
 8003326:	7c7b      	ldrb	r3, [r7, #17]
 8003328:	091b      	lsrs	r3, r3, #4
 800332a:	b2da      	uxtb	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	739a      	strb	r2, [r3, #14]
 8003330:	7c7b      	ldrb	r3, [r7, #17]
 8003332:	f003 030f 	and.w	r3, r3, #15
 8003336:	b2da      	uxtb	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	73da      	strb	r2, [r3, #15]
 800333c:	e004      	b.n	8003348 <jd_prepare+0x2bc>
				} else {	/* Cb/Cr component */
					if (b != 0x11) return JDR_FMT3;			/* Err: Sampling factor of Cr/Cb must be 1 */
 800333e:	7c7b      	ldrb	r3, [r7, #17]
 8003340:	2b11      	cmp	r3, #17
 8003342:	d001      	beq.n	8003348 <jd_prepare+0x2bc>
 8003344:	2308      	movs	r3, #8
 8003346:	e152      	b.n	80035ee <jd_prepare+0x562>
				}
				b = seg[8 + 3 * i];							/* Get dequantizer table ID for this component */
 8003348:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800334a:	4613      	mov	r3, r2
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	4413      	add	r3, r2
 8003350:	3308      	adds	r3, #8
 8003352:	461a      	mov	r2, r3
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	4413      	add	r3, r2
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	747b      	strb	r3, [r7, #17]
				if (b > 3) return JDR_FMT3;					/* Err: Invalid ID */
 800335c:	7c7b      	ldrb	r3, [r7, #17]
 800335e:	2b03      	cmp	r3, #3
 8003360:	d901      	bls.n	8003366 <jd_prepare+0x2da>
 8003362:	2308      	movs	r3, #8
 8003364:	e143      	b.n	80035ee <jd_prepare+0x562>
				jd->qtid[i] = b;
 8003366:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003368:	68fa      	ldr	r2, [r7, #12]
 800336a:	4413      	add	r3, r2
 800336c:	7c7a      	ldrb	r2, [r7, #17]
 800336e:	741a      	strb	r2, [r3, #16]
			for (i = 0; i < 3; i++) {
 8003370:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003372:	3301      	adds	r3, #1
 8003374:	847b      	strh	r3, [r7, #34]	; 0x22
 8003376:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003378:	2b02      	cmp	r3, #2
 800337a:	d9bc      	bls.n	80032f6 <jd_prepare+0x26a>
			}
			break;
 800337c:	e136      	b.n	80035ec <jd_prepare+0x560>

		case 0xDD:	/* DRI */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 800337e:	8bfb      	ldrh	r3, [r7, #30]
 8003380:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003384:	d901      	bls.n	800338a <jd_prepare+0x2fe>
 8003386:	2304      	movs	r3, #4
 8003388:	e131      	b.n	80035ee <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800338e:	8bfa      	ldrh	r2, [r7, #30]
 8003390:	69b9      	ldr	r1, [r7, #24]
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	4798      	blx	r3
 8003396:	4603      	mov	r3, r0
 8003398:	461a      	mov	r2, r3
 800339a:	8bfb      	ldrh	r3, [r7, #30]
 800339c:	4293      	cmp	r3, r2
 800339e:	d001      	beq.n	80033a4 <jd_prepare+0x318>
 80033a0:	2302      	movs	r3, #2
 80033a2:	e124      	b.n	80035ee <jd_prepare+0x562>

			/* Get restart interval (MCUs) */
			jd->nrst = LDB_WORD(seg);
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	021b      	lsls	r3, r3, #8
 80033aa:	b21a      	sxth	r2, r3
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	3301      	adds	r3, #1
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	b21b      	sxth	r3, r3
 80033b4:	4313      	orrs	r3, r2
 80033b6:	b21b      	sxth	r3, r3
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	835a      	strh	r2, [r3, #26]
			break;
 80033be:	e115      	b.n	80035ec <jd_prepare+0x560>

		case 0xC4:	/* DHT */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 80033c0:	8bfb      	ldrh	r3, [r7, #30]
 80033c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033c6:	d901      	bls.n	80033cc <jd_prepare+0x340>
 80033c8:	2304      	movs	r3, #4
 80033ca:	e110      	b.n	80035ee <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033d0:	8bfa      	ldrh	r2, [r7, #30]
 80033d2:	69b9      	ldr	r1, [r7, #24]
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	4798      	blx	r3
 80033d8:	4603      	mov	r3, r0
 80033da:	461a      	mov	r2, r3
 80033dc:	8bfb      	ldrh	r3, [r7, #30]
 80033de:	4293      	cmp	r3, r2
 80033e0:	d001      	beq.n	80033e6 <jd_prepare+0x35a>
 80033e2:	2302      	movs	r3, #2
 80033e4:	e103      	b.n	80035ee <jd_prepare+0x562>

			/* Create huffman tables */
			rc = create_huffman_tbl(jd, seg, len);
 80033e6:	8bfb      	ldrh	r3, [r7, #30]
 80033e8:	461a      	mov	r2, r3
 80033ea:	69b9      	ldr	r1, [r7, #24]
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f7fe fd99 	bl	8001f24 <create_huffman_tbl>
 80033f2:	4603      	mov	r3, r0
 80033f4:	757b      	strb	r3, [r7, #21]
			if (rc) return rc;
 80033f6:	7d7b      	ldrb	r3, [r7, #21]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 80f4 	beq.w	80035e6 <jd_prepare+0x55a>
 80033fe:	7d7b      	ldrb	r3, [r7, #21]
 8003400:	e0f5      	b.n	80035ee <jd_prepare+0x562>
			break;

		case 0xDB:	/* DQT */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 8003402:	8bfb      	ldrh	r3, [r7, #30]
 8003404:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003408:	d901      	bls.n	800340e <jd_prepare+0x382>
 800340a:	2304      	movs	r3, #4
 800340c:	e0ef      	b.n	80035ee <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003412:	8bfa      	ldrh	r2, [r7, #30]
 8003414:	69b9      	ldr	r1, [r7, #24]
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	4798      	blx	r3
 800341a:	4603      	mov	r3, r0
 800341c:	461a      	mov	r2, r3
 800341e:	8bfb      	ldrh	r3, [r7, #30]
 8003420:	4293      	cmp	r3, r2
 8003422:	d001      	beq.n	8003428 <jd_prepare+0x39c>
 8003424:	2302      	movs	r3, #2
 8003426:	e0e2      	b.n	80035ee <jd_prepare+0x562>

			/* Create de-quantizer tables */
			rc = create_qt_tbl(jd, seg, len);
 8003428:	8bfb      	ldrh	r3, [r7, #30]
 800342a:	461a      	mov	r2, r3
 800342c:	69b9      	ldr	r1, [r7, #24]
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f7fe fd1c 	bl	8001e6c <create_qt_tbl>
 8003434:	4603      	mov	r3, r0
 8003436:	757b      	strb	r3, [r7, #21]
			if (rc) return rc;
 8003438:	7d7b      	ldrb	r3, [r7, #21]
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 80d5 	beq.w	80035ea <jd_prepare+0x55e>
 8003440:	7d7b      	ldrb	r3, [r7, #21]
 8003442:	e0d4      	b.n	80035ee <jd_prepare+0x562>
			break;

		case 0xDA:	/* SOS */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 8003444:	8bfb      	ldrh	r3, [r7, #30]
 8003446:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800344a:	d901      	bls.n	8003450 <jd_prepare+0x3c4>
 800344c:	2304      	movs	r3, #4
 800344e:	e0ce      	b.n	80035ee <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003454:	8bfa      	ldrh	r2, [r7, #30]
 8003456:	69b9      	ldr	r1, [r7, #24]
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	4798      	blx	r3
 800345c:	4603      	mov	r3, r0
 800345e:	461a      	mov	r2, r3
 8003460:	8bfb      	ldrh	r3, [r7, #30]
 8003462:	4293      	cmp	r3, r2
 8003464:	d001      	beq.n	800346a <jd_prepare+0x3de>
 8003466:	2302      	movs	r3, #2
 8003468:	e0c1      	b.n	80035ee <jd_prepare+0x562>

			if (!jd->width || !jd->height) return JDR_FMT1;	/* Err: Invalid image size */
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8b9b      	ldrh	r3, [r3, #28]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <jd_prepare+0x3ee>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	8bdb      	ldrh	r3, [r3, #30]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d101      	bne.n	800347e <jd_prepare+0x3f2>
 800347a:	2306      	movs	r3, #6
 800347c:	e0b7      	b.n	80035ee <jd_prepare+0x562>

			if (seg[0] != 3) return JDR_FMT3;				/* Err: Supports only three color components format */
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	2b03      	cmp	r3, #3
 8003484:	d001      	beq.n	800348a <jd_prepare+0x3fe>
 8003486:	2308      	movs	r3, #8
 8003488:	e0b1      	b.n	80035ee <jd_prepare+0x562>

			/* Check if all tables corresponding to each components have been loaded */
			for (i = 0; i < 3; i++) {
 800348a:	2300      	movs	r3, #0
 800348c:	847b      	strh	r3, [r7, #34]	; 0x22
 800348e:	e036      	b.n	80034fe <jd_prepare+0x472>
				b = seg[2 + 2 * i];	/* Get huffman table ID */
 8003490:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003492:	3301      	adds	r3, #1
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	461a      	mov	r2, r3
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	4413      	add	r3, r2
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	747b      	strb	r3, [r7, #17]
				if (b != 0x00 && b != 0x11)	return JDR_FMT3;	/* Err: Different table number for DC/AC element */
 80034a0:	7c7b      	ldrb	r3, [r7, #17]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d004      	beq.n	80034b0 <jd_prepare+0x424>
 80034a6:	7c7b      	ldrb	r3, [r7, #17]
 80034a8:	2b11      	cmp	r3, #17
 80034aa:	d001      	beq.n	80034b0 <jd_prepare+0x424>
 80034ac:	2308      	movs	r3, #8
 80034ae:	e09e      	b.n	80035ee <jd_prepare+0x562>
				b = i ? 1 : 0;
 80034b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	bf14      	ite	ne
 80034b6:	2301      	movne	r3, #1
 80034b8:	2300      	moveq	r3, #0
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	747b      	strb	r3, [r7, #17]
				if (!jd->huffbits[b][0] || !jd->huffbits[b][1]) {	/* Check dc/ac huffman table for this component */
 80034be:	7c7a      	ldrb	r2, [r7, #17]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	3204      	adds	r2, #4
 80034c4:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d006      	beq.n	80034da <jd_prepare+0x44e>
 80034cc:	7c7b      	ldrb	r3, [r7, #17]
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	00db      	lsls	r3, r3, #3
 80034d2:	4413      	add	r3, r2
 80034d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <jd_prepare+0x452>
					return JDR_FMT1;					/* Err: Nnot loaded */
 80034da:	2306      	movs	r3, #6
 80034dc:	e087      	b.n	80035ee <jd_prepare+0x562>
				}
				if (!jd->qttbl[jd->qtid[i]]) {			/* Check dequantizer table for this component */
 80034de:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80034e0:	68fa      	ldr	r2, [r7, #12]
 80034e2:	4413      	add	r3, r2
 80034e4:	7c1b      	ldrb	r3, [r3, #16]
 80034e6:	461a      	mov	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	3214      	adds	r2, #20
 80034ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d101      	bne.n	80034f8 <jd_prepare+0x46c>
					return JDR_FMT1;					/* Err: Not loaded */
 80034f4:	2306      	movs	r3, #6
 80034f6:	e07a      	b.n	80035ee <jd_prepare+0x562>
			for (i = 0; i < 3; i++) {
 80034f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80034fa:	3301      	adds	r3, #1
 80034fc:	847b      	strh	r3, [r7, #34]	; 0x22
 80034fe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003500:	2b02      	cmp	r3, #2
 8003502:	d9c5      	bls.n	8003490 <jd_prepare+0x404>
				}
			}

			/* Allocate working buffer for MCU and RGB */
			n = jd->msy * jd->msx;						/* Number of Y blocks in the MCU */
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	7bdb      	ldrb	r3, [r3, #15]
 8003508:	b29a      	uxth	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	7b9b      	ldrb	r3, [r3, #14]
 800350e:	b29b      	uxth	r3, r3
 8003510:	fb12 f303 	smulbb	r3, r2, r3
 8003514:	827b      	strh	r3, [r7, #18]
			if (!n) return JDR_FMT1;					/* Err: SOF0 has not been loaded */
 8003516:	8a7b      	ldrh	r3, [r7, #18]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <jd_prepare+0x494>
 800351c:	2306      	movs	r3, #6
 800351e:	e066      	b.n	80035ee <jd_prepare+0x562>
			len = n * 64 * 2 + 64;						/* Allocate buffer for IDCT and RGB output */
 8003520:	8a7b      	ldrh	r3, [r7, #18]
 8003522:	01db      	lsls	r3, r3, #7
 8003524:	b29b      	uxth	r3, r3
 8003526:	3340      	adds	r3, #64	; 0x40
 8003528:	83fb      	strh	r3, [r7, #30]
			if (len < 256) len = 256;					/* but at least 256 byte is required for IDCT */
 800352a:	8bfb      	ldrh	r3, [r7, #30]
 800352c:	2bff      	cmp	r3, #255	; 0xff
 800352e:	d802      	bhi.n	8003536 <jd_prepare+0x4aa>
 8003530:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003534:	83fb      	strh	r3, [r7, #30]
			jd->workbuf = alloc_pool(jd, len);			/* and it may occupy a part of following MCU working buffer for RGB output */
 8003536:	8bfb      	ldrh	r3, [r7, #30]
 8003538:	4619      	mov	r1, r3
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	f7fe fc69 	bl	8001e12 <alloc_pool>
 8003540:	4602      	mov	r2, r0
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	661a      	str	r2, [r3, #96]	; 0x60
			if (!jd->workbuf) return JDR_MEM1;			/* Err: not enough memory */
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <jd_prepare+0x4c6>
 800354e:	2303      	movs	r3, #3
 8003550:	e04d      	b.n	80035ee <jd_prepare+0x562>
			jd->mcubuf = (uint8_t*)alloc_pool(jd, (uint16_t)((n + 2) * 64));	/* Allocate MCU working buffer */
 8003552:	8a7b      	ldrh	r3, [r7, #18]
 8003554:	3302      	adds	r3, #2
 8003556:	b29b      	uxth	r3, r3
 8003558:	019b      	lsls	r3, r3, #6
 800355a:	b29b      	uxth	r3, r3
 800355c:	4619      	mov	r1, r3
 800355e:	68f8      	ldr	r0, [r7, #12]
 8003560:	f7fe fc57 	bl	8001e12 <alloc_pool>
 8003564:	4602      	mov	r2, r0
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	665a      	str	r2, [r3, #100]	; 0x64
			if (!jd->mcubuf) return JDR_MEM1;			/* Err: not enough memory */
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <jd_prepare+0x4ea>
 8003572:	2303      	movs	r3, #3
 8003574:	e03b      	b.n	80035ee <jd_prepare+0x562>

			/* Pre-load the JPEG data to extract it from the bit stream */
			jd->dptr = seg; jd->dctr = 0; jd->dmsk = 0;	/* Prepare to read bit stream */
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	605a      	str	r2, [r3, #4]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	801a      	strh	r2, [r3, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	731a      	strb	r2, [r3, #12]
			if (ofs %= JD_SZBUF) {						/* Align read offset to JD_SZBUF */
 8003588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800358e:	627b      	str	r3, [r7, #36]	; 0x24
 8003590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003592:	2b00      	cmp	r3, #0
 8003594:	d015      	beq.n	80035c2 <jd_prepare+0x536>
				jd->dctr = jd->infunc(jd, seg + ofs, (uint16_t)(JD_SZBUF - ofs));
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800359a:	69b9      	ldr	r1, [r7, #24]
 800359c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800359e:	4411      	add	r1, r2
 80035a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035a2:	b292      	uxth	r2, r2
 80035a4:	f5c2 7200 	rsb	r2, r2, #512	; 0x200
 80035a8:	b292      	uxth	r2, r2
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	4798      	blx	r3
 80035ae:	4603      	mov	r3, r0
 80035b0:	461a      	mov	r2, r3
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	801a      	strh	r2, [r3, #0]
				jd->dptr = seg + ofs - 1;
 80035b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b8:	3b01      	subs	r3, #1
 80035ba:	69ba      	ldr	r2, [r7, #24]
 80035bc:	441a      	add	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	605a      	str	r2, [r3, #4]
			}

			return JDR_OK;		/* Initialization succeeded. Ready to decompress the JPEG image. */
 80035c2:	2300      	movs	r3, #0
 80035c4:	e013      	b.n	80035ee <jd_prepare+0x562>
		case 0xCB:	/* SOF11 */
		case 0xCD:	/* SOF13 */
		case 0xCE:	/* SOF14 */
		case 0xCF:	/* SOF15 */
		case 0xD9:	/* EOI */
			return JDR_FMT3;	/* Unsuppoted JPEG standard (may be progressive JPEG) */
 80035c6:	2308      	movs	r3, #8
 80035c8:	e011      	b.n	80035ee <jd_prepare+0x562>

		default:	/* Unknown segment (comment, exif or etc..) */
			/* Skip segment data */
			if (jd->infunc(jd, 0, len) != len) {	/* Null pointer specifies to skip bytes of stream */
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ce:	8bfa      	ldrh	r2, [r7, #30]
 80035d0:	2100      	movs	r1, #0
 80035d2:	68f8      	ldr	r0, [r7, #12]
 80035d4:	4798      	blx	r3
 80035d6:	4603      	mov	r3, r0
 80035d8:	461a      	mov	r2, r3
 80035da:	8bfb      	ldrh	r3, [r7, #30]
 80035dc:	4293      	cmp	r3, r2
 80035de:	f43f add7 	beq.w	8003190 <jd_prepare+0x104>
				return JDR_INP;
 80035e2:	2302      	movs	r3, #2
 80035e4:	e003      	b.n	80035ee <jd_prepare+0x562>
			break;
 80035e6:	bf00      	nop
 80035e8:	e5d2      	b.n	8003190 <jd_prepare+0x104>
			break;
 80035ea:	bf00      	nop
		if (jd->infunc(jd, seg, 4) != 4) return JDR_INP;
 80035ec:	e5d0      	b.n	8003190 <jd_prepare+0x104>
			}
		}
	}
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3728      	adds	r7, #40	; 0x28
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop

080035f8 <jd_decomp>:
JRESULT jd_decomp (
	JDEC* jd,								/* Initialized decompression object */
	uint16_t (*outfunc)(JDEC*, void*, JRECT*),	/* RGB output function */
	uint8_t scale							/* Output de-scaling factor (0 to 3) */
)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b088      	sub	sp, #32
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	4613      	mov	r3, r2
 8003604:	71fb      	strb	r3, [r7, #7]
	uint16_t x, y, mx, my;
	uint16_t rst, rsc;
	JRESULT rc;


	if (scale > (JD_USE_SCALE ? 3 : 0)) return JDR_PAR;
 8003606:	79fb      	ldrb	r3, [r7, #7]
 8003608:	2b03      	cmp	r3, #3
 800360a:	d901      	bls.n	8003610 <jd_decomp+0x18>
 800360c:	2305      	movs	r3, #5
 800360e:	e06a      	b.n	80036e6 <jd_decomp+0xee>
	jd->scale = scale;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	79fa      	ldrb	r2, [r7, #7]
 8003614:	735a      	strb	r2, [r3, #13]

	mx = jd->msx * 8; my = jd->msy * 8;			/* Size of the MCU (pixel) */
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	7b9b      	ldrb	r3, [r3, #14]
 800361a:	b29b      	uxth	r3, r3
 800361c:	00db      	lsls	r3, r3, #3
 800361e:	82bb      	strh	r3, [r7, #20]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	7bdb      	ldrb	r3, [r3, #15]
 8003624:	b29b      	uxth	r3, r3
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	827b      	strh	r3, [r7, #18]

	jd->dcv[2] = jd->dcv[1] = jd->dcv[0] = 0;	/* Initialize DC values */
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	829a      	strh	r2, [r3, #20]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	82da      	strh	r2, [r3, #22]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f9b3 2016 	ldrsh.w	r2, [r3, #22]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	831a      	strh	r2, [r3, #24]
	rst = rsc = 0;
 8003644:	2300      	movs	r3, #0
 8003646:	833b      	strh	r3, [r7, #24]
 8003648:	8b3b      	ldrh	r3, [r7, #24]
 800364a:	837b      	strh	r3, [r7, #26]

	rc = JDR_OK;
 800364c:	2300      	movs	r3, #0
 800364e:	75fb      	strb	r3, [r7, #23]
	for (y = 0; y < jd->height; y += my) {		/* Vertical loop of MCUs */
 8003650:	2300      	movs	r3, #0
 8003652:	83bb      	strh	r3, [r7, #28]
 8003654:	e041      	b.n	80036da <jd_decomp+0xe2>
		for (x = 0; x < jd->width; x += mx) {	/* Horizontal loop of MCUs */
 8003656:	2300      	movs	r3, #0
 8003658:	83fb      	strh	r3, [r7, #30]
 800365a:	e035      	b.n	80036c8 <jd_decomp+0xd0>
			if (jd->nrst && rst++ == jd->nrst) {	/* Process restart interval if enabled */
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8b5b      	ldrh	r3, [r3, #26]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d016      	beq.n	8003692 <jd_decomp+0x9a>
 8003664:	8b7b      	ldrh	r3, [r7, #26]
 8003666:	1c5a      	adds	r2, r3, #1
 8003668:	837a      	strh	r2, [r7, #26]
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	8b52      	ldrh	r2, [r2, #26]
 800366e:	4293      	cmp	r3, r2
 8003670:	d10f      	bne.n	8003692 <jd_decomp+0x9a>
				rc = restart(jd, rsc++);
 8003672:	8b3b      	ldrh	r3, [r7, #24]
 8003674:	1c5a      	adds	r2, r3, #1
 8003676:	833a      	strh	r2, [r7, #24]
 8003678:	4619      	mov	r1, r3
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f7ff fc9e 	bl	8002fbc <restart>
 8003680:	4603      	mov	r3, r0
 8003682:	75fb      	strb	r3, [r7, #23]
				if (rc != JDR_OK) return rc;
 8003684:	7dfb      	ldrb	r3, [r7, #23]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <jd_decomp+0x96>
 800368a:	7dfb      	ldrb	r3, [r7, #23]
 800368c:	e02b      	b.n	80036e6 <jd_decomp+0xee>
				rst = 1;
 800368e:	2301      	movs	r3, #1
 8003690:	837b      	strh	r3, [r7, #26]
			}
			rc = mcu_load(jd);					/* Load an MCU (decompress huffman coded stream and apply IDCT) */
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f7ff f800 	bl	8002698 <mcu_load>
 8003698:	4603      	mov	r3, r0
 800369a:	75fb      	strb	r3, [r7, #23]
			if (rc != JDR_OK) return rc;
 800369c:	7dfb      	ldrb	r3, [r7, #23]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <jd_decomp+0xae>
 80036a2:	7dfb      	ldrb	r3, [r7, #23]
 80036a4:	e01f      	b.n	80036e6 <jd_decomp+0xee>
			rc = mcu_output(jd, outfunc, x, y);	/* Output the MCU (color space conversion, scaling and output) */
 80036a6:	8bbb      	ldrh	r3, [r7, #28]
 80036a8:	8bfa      	ldrh	r2, [r7, #30]
 80036aa:	68b9      	ldr	r1, [r7, #8]
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f7ff f937 	bl	8002920 <mcu_output>
 80036b2:	4603      	mov	r3, r0
 80036b4:	75fb      	strb	r3, [r7, #23]
			if (rc != JDR_OK) return rc;
 80036b6:	7dfb      	ldrb	r3, [r7, #23]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d001      	beq.n	80036c0 <jd_decomp+0xc8>
 80036bc:	7dfb      	ldrb	r3, [r7, #23]
 80036be:	e012      	b.n	80036e6 <jd_decomp+0xee>
		for (x = 0; x < jd->width; x += mx) {	/* Horizontal loop of MCUs */
 80036c0:	8bfa      	ldrh	r2, [r7, #30]
 80036c2:	8abb      	ldrh	r3, [r7, #20]
 80036c4:	4413      	add	r3, r2
 80036c6:	83fb      	strh	r3, [r7, #30]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8b9b      	ldrh	r3, [r3, #28]
 80036cc:	8bfa      	ldrh	r2, [r7, #30]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d3c4      	bcc.n	800365c <jd_decomp+0x64>
	for (y = 0; y < jd->height; y += my) {		/* Vertical loop of MCUs */
 80036d2:	8bba      	ldrh	r2, [r7, #28]
 80036d4:	8a7b      	ldrh	r3, [r7, #18]
 80036d6:	4413      	add	r3, r2
 80036d8:	83bb      	strh	r3, [r7, #28]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	8bdb      	ldrh	r3, [r3, #30]
 80036de:	8bba      	ldrh	r2, [r7, #28]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d3b8      	bcc.n	8003656 <jd_decomp+0x5e>
		}
	}

	return rc;
 80036e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3720      	adds	r7, #32
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}

080036ee <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036f2:	2003      	movs	r0, #3
 80036f4:	f000 f94c 	bl	8003990 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036f8:	2000      	movs	r0, #0
 80036fa:	f000 f805 	bl	8003708 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036fe:	f7fd fd49 	bl	8001194 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	bd80      	pop	{r7, pc}

08003708 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003710:	4b12      	ldr	r3, [pc, #72]	; (800375c <HAL_InitTick+0x54>)
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	4b12      	ldr	r3, [pc, #72]	; (8003760 <HAL_InitTick+0x58>)
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	4619      	mov	r1, r3
 800371a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800371e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003722:	fbb2 f3f3 	udiv	r3, r2, r3
 8003726:	4618      	mov	r0, r3
 8003728:	f000 f967 	bl	80039fa <HAL_SYSTICK_Config>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e00e      	b.n	8003754 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b0f      	cmp	r3, #15
 800373a:	d80a      	bhi.n	8003752 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800373c:	2200      	movs	r2, #0
 800373e:	6879      	ldr	r1, [r7, #4]
 8003740:	f04f 30ff 	mov.w	r0, #4294967295
 8003744:	f000 f92f 	bl	80039a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003748:	4a06      	ldr	r2, [pc, #24]	; (8003764 <HAL_InitTick+0x5c>)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800374e:	2300      	movs	r3, #0
 8003750:	e000      	b.n	8003754 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
}
 8003754:	4618      	mov	r0, r3
 8003756:	3708      	adds	r7, #8
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	20003f1c 	.word	0x20003f1c
 8003760:	20003f24 	.word	0x20003f24
 8003764:	20003f20 	.word	0x20003f20

08003768 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800376c:	4b06      	ldr	r3, [pc, #24]	; (8003788 <HAL_IncTick+0x20>)
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	461a      	mov	r2, r3
 8003772:	4b06      	ldr	r3, [pc, #24]	; (800378c <HAL_IncTick+0x24>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4413      	add	r3, r2
 8003778:	4a04      	ldr	r2, [pc, #16]	; (800378c <HAL_IncTick+0x24>)
 800377a:	6013      	str	r3, [r2, #0]
}
 800377c:	bf00      	nop
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	20003f24 	.word	0x20003f24
 800378c:	20004350 	.word	0x20004350

08003790 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  return uwTick;
 8003794:	4b03      	ldr	r3, [pc, #12]	; (80037a4 <HAL_GetTick+0x14>)
 8003796:	681b      	ldr	r3, [r3, #0]
}
 8003798:	4618      	mov	r0, r3
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	20004350 	.word	0x20004350

080037a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037b0:	f7ff ffee 	bl	8003790 <HAL_GetTick>
 80037b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c0:	d005      	beq.n	80037ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80037c2:	4b0a      	ldr	r3, [pc, #40]	; (80037ec <HAL_Delay+0x44>)
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	461a      	mov	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	4413      	add	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80037ce:	bf00      	nop
 80037d0:	f7ff ffde 	bl	8003790 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d8f7      	bhi.n	80037d0 <HAL_Delay+0x28>
  {
  }
}
 80037e0:	bf00      	nop
 80037e2:	bf00      	nop
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20003f24 	.word	0x20003f24

080037f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f003 0307 	and.w	r3, r3, #7
 80037fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003800:	4b0b      	ldr	r3, [pc, #44]	; (8003830 <__NVIC_SetPriorityGrouping+0x40>)
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800380c:	4013      	ands	r3, r2
 800380e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003818:	4b06      	ldr	r3, [pc, #24]	; (8003834 <__NVIC_SetPriorityGrouping+0x44>)
 800381a:	4313      	orrs	r3, r2
 800381c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800381e:	4a04      	ldr	r2, [pc, #16]	; (8003830 <__NVIC_SetPriorityGrouping+0x40>)
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	60d3      	str	r3, [r2, #12]
}
 8003824:	bf00      	nop
 8003826:	3714      	adds	r7, #20
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr
 8003830:	e000ed00 	.word	0xe000ed00
 8003834:	05fa0000 	.word	0x05fa0000

08003838 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800383c:	4b04      	ldr	r3, [pc, #16]	; (8003850 <__NVIC_GetPriorityGrouping+0x18>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	0a1b      	lsrs	r3, r3, #8
 8003842:	f003 0307 	and.w	r3, r3, #7
}
 8003846:	4618      	mov	r0, r3
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr
 8003850:	e000ed00 	.word	0xe000ed00

08003854 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	4603      	mov	r3, r0
 800385c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800385e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003862:	2b00      	cmp	r3, #0
 8003864:	db0b      	blt.n	800387e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003866:	79fb      	ldrb	r3, [r7, #7]
 8003868:	f003 021f 	and.w	r2, r3, #31
 800386c:	4907      	ldr	r1, [pc, #28]	; (800388c <__NVIC_EnableIRQ+0x38>)
 800386e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003872:	095b      	lsrs	r3, r3, #5
 8003874:	2001      	movs	r0, #1
 8003876:	fa00 f202 	lsl.w	r2, r0, r2
 800387a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800387e:	bf00      	nop
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	e000e100 	.word	0xe000e100

08003890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	4603      	mov	r3, r0
 8003898:	6039      	str	r1, [r7, #0]
 800389a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800389c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	db0a      	blt.n	80038ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	490c      	ldr	r1, [pc, #48]	; (80038dc <__NVIC_SetPriority+0x4c>)
 80038aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ae:	0112      	lsls	r2, r2, #4
 80038b0:	b2d2      	uxtb	r2, r2
 80038b2:	440b      	add	r3, r1
 80038b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038b8:	e00a      	b.n	80038d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	4908      	ldr	r1, [pc, #32]	; (80038e0 <__NVIC_SetPriority+0x50>)
 80038c0:	79fb      	ldrb	r3, [r7, #7]
 80038c2:	f003 030f 	and.w	r3, r3, #15
 80038c6:	3b04      	subs	r3, #4
 80038c8:	0112      	lsls	r2, r2, #4
 80038ca:	b2d2      	uxtb	r2, r2
 80038cc:	440b      	add	r3, r1
 80038ce:	761a      	strb	r2, [r3, #24]
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr
 80038dc:	e000e100 	.word	0xe000e100
 80038e0:	e000ed00 	.word	0xe000ed00

080038e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b089      	sub	sp, #36	; 0x24
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	60b9      	str	r1, [r7, #8]
 80038ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f003 0307 	and.w	r3, r3, #7
 80038f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	f1c3 0307 	rsb	r3, r3, #7
 80038fe:	2b04      	cmp	r3, #4
 8003900:	bf28      	it	cs
 8003902:	2304      	movcs	r3, #4
 8003904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	3304      	adds	r3, #4
 800390a:	2b06      	cmp	r3, #6
 800390c:	d902      	bls.n	8003914 <NVIC_EncodePriority+0x30>
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	3b03      	subs	r3, #3
 8003912:	e000      	b.n	8003916 <NVIC_EncodePriority+0x32>
 8003914:	2300      	movs	r3, #0
 8003916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003918:	f04f 32ff 	mov.w	r2, #4294967295
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	fa02 f303 	lsl.w	r3, r2, r3
 8003922:	43da      	mvns	r2, r3
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	401a      	ands	r2, r3
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800392c:	f04f 31ff 	mov.w	r1, #4294967295
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	fa01 f303 	lsl.w	r3, r1, r3
 8003936:	43d9      	mvns	r1, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800393c:	4313      	orrs	r3, r2
         );
}
 800393e:	4618      	mov	r0, r3
 8003940:	3724      	adds	r7, #36	; 0x24
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
	...

0800394c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3b01      	subs	r3, #1
 8003958:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800395c:	d301      	bcc.n	8003962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800395e:	2301      	movs	r3, #1
 8003960:	e00f      	b.n	8003982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003962:	4a0a      	ldr	r2, [pc, #40]	; (800398c <SysTick_Config+0x40>)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3b01      	subs	r3, #1
 8003968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800396a:	210f      	movs	r1, #15
 800396c:	f04f 30ff 	mov.w	r0, #4294967295
 8003970:	f7ff ff8e 	bl	8003890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003974:	4b05      	ldr	r3, [pc, #20]	; (800398c <SysTick_Config+0x40>)
 8003976:	2200      	movs	r2, #0
 8003978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800397a:	4b04      	ldr	r3, [pc, #16]	; (800398c <SysTick_Config+0x40>)
 800397c:	2207      	movs	r2, #7
 800397e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3708      	adds	r7, #8
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	e000e010 	.word	0xe000e010

08003990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f7ff ff29 	bl	80037f0 <__NVIC_SetPriorityGrouping>
}
 800399e:	bf00      	nop
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}

080039a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039a6:	b580      	push	{r7, lr}
 80039a8:	b086      	sub	sp, #24
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	4603      	mov	r3, r0
 80039ae:	60b9      	str	r1, [r7, #8]
 80039b0:	607a      	str	r2, [r7, #4]
 80039b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80039b4:	2300      	movs	r3, #0
 80039b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039b8:	f7ff ff3e 	bl	8003838 <__NVIC_GetPriorityGrouping>
 80039bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	68b9      	ldr	r1, [r7, #8]
 80039c2:	6978      	ldr	r0, [r7, #20]
 80039c4:	f7ff ff8e 	bl	80038e4 <NVIC_EncodePriority>
 80039c8:	4602      	mov	r2, r0
 80039ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ce:	4611      	mov	r1, r2
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff ff5d 	bl	8003890 <__NVIC_SetPriority>
}
 80039d6:	bf00      	nop
 80039d8:	3718      	adds	r7, #24
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}

080039de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039de:	b580      	push	{r7, lr}
 80039e0:	b082      	sub	sp, #8
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	4603      	mov	r3, r0
 80039e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff ff31 	bl	8003854 <__NVIC_EnableIRQ>
}
 80039f2:	bf00      	nop
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}

080039fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	b082      	sub	sp, #8
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7ff ffa2 	bl	800394c <SysTick_Config>
 8003a08:	4603      	mov	r3, r0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
	...

08003a14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b086      	sub	sp, #24
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a20:	f7ff feb6 	bl	8003790 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d101      	bne.n	8003a30 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e099      	b.n	8003b64 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2202      	movs	r2, #2
 8003a34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0201 	bic.w	r2, r2, #1
 8003a4e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a50:	e00f      	b.n	8003a72 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a52:	f7ff fe9d 	bl	8003790 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b05      	cmp	r3, #5
 8003a5e:	d908      	bls.n	8003a72 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2220      	movs	r2, #32
 8003a64:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2203      	movs	r2, #3
 8003a6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e078      	b.n	8003b64 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1e8      	bne.n	8003a52 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a88:	697a      	ldr	r2, [r7, #20]
 8003a8a:	4b38      	ldr	r3, [pc, #224]	; (8003b6c <HAL_DMA_Init+0x158>)
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685a      	ldr	r2, [r3, #4]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aaa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a1b      	ldr	r3, [r3, #32]
 8003abc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac8:	2b04      	cmp	r3, #4
 8003aca:	d107      	bne.n	8003adc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	697a      	ldr	r2, [r7, #20]
 8003ae2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	f023 0307 	bic.w	r3, r3, #7
 8003af2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b02:	2b04      	cmp	r3, #4
 8003b04:	d117      	bne.n	8003b36 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b0a:	697a      	ldr	r2, [r7, #20]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00e      	beq.n	8003b36 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f000 fa7b 	bl	8004014 <DMA_CheckFifoParam>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d008      	beq.n	8003b36 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2240      	movs	r2, #64	; 0x40
 8003b28:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003b32:	2301      	movs	r3, #1
 8003b34:	e016      	b.n	8003b64 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 fa32 	bl	8003fa8 <DMA_CalcBaseAndBitshift>
 8003b44:	4603      	mov	r3, r0
 8003b46:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b4c:	223f      	movs	r2, #63	; 0x3f
 8003b4e:	409a      	lsls	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	e010803f 	.word	0xe010803f

08003b70 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b7c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b7e:	f7ff fe07 	bl	8003790 <HAL_GetTick>
 8003b82:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d008      	beq.n	8003ba2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2280      	movs	r2, #128	; 0x80
 8003b94:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e052      	b.n	8003c48 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 0216 	bic.w	r2, r2, #22
 8003bb0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	695a      	ldr	r2, [r3, #20]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bc0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d103      	bne.n	8003bd2 <HAL_DMA_Abort+0x62>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d007      	beq.n	8003be2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f022 0208 	bic.w	r2, r2, #8
 8003be0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f022 0201 	bic.w	r2, r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bf2:	e013      	b.n	8003c1c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bf4:	f7ff fdcc 	bl	8003790 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b05      	cmp	r3, #5
 8003c00:	d90c      	bls.n	8003c1c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2220      	movs	r2, #32
 8003c06:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2203      	movs	r2, #3
 8003c0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e015      	b.n	8003c48 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1e4      	bne.n	8003bf4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c2e:	223f      	movs	r2, #63	; 0x3f
 8003c30:	409a      	lsls	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3710      	adds	r7, #16
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d004      	beq.n	8003c6e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2280      	movs	r2, #128	; 0x80
 8003c68:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e00c      	b.n	8003c88 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2205      	movs	r2, #5
 8003c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f022 0201 	bic.w	r2, r2, #1
 8003c84:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003ca0:	4b8e      	ldr	r3, [pc, #568]	; (8003edc <HAL_DMA_IRQHandler+0x248>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a8e      	ldr	r2, [pc, #568]	; (8003ee0 <HAL_DMA_IRQHandler+0x24c>)
 8003ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8003caa:	0a9b      	lsrs	r3, r3, #10
 8003cac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cbe:	2208      	movs	r2, #8
 8003cc0:	409a      	lsls	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d01a      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d013      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 0204 	bic.w	r2, r2, #4
 8003ce6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cec:	2208      	movs	r2, #8
 8003cee:	409a      	lsls	r2, r3
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf8:	f043 0201 	orr.w	r2, r3, #1
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d04:	2201      	movs	r2, #1
 8003d06:	409a      	lsls	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d012      	beq.n	8003d36 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00b      	beq.n	8003d36 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d22:	2201      	movs	r2, #1
 8003d24:	409a      	lsls	r2, r3
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d2e:	f043 0202 	orr.w	r2, r3, #2
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d3a:	2204      	movs	r2, #4
 8003d3c:	409a      	lsls	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	4013      	ands	r3, r2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d012      	beq.n	8003d6c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00b      	beq.n	8003d6c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d58:	2204      	movs	r2, #4
 8003d5a:	409a      	lsls	r2, r3
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d64:	f043 0204 	orr.w	r2, r3, #4
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d70:	2210      	movs	r2, #16
 8003d72:	409a      	lsls	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	4013      	ands	r3, r2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d043      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0308 	and.w	r3, r3, #8
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d03c      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d8e:	2210      	movs	r2, #16
 8003d90:	409a      	lsls	r2, r3
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d018      	beq.n	8003dd6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d108      	bne.n	8003dc4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d024      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	4798      	blx	r3
 8003dc2:	e01f      	b.n	8003e04 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d01b      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	4798      	blx	r3
 8003dd4:	e016      	b.n	8003e04 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d107      	bne.n	8003df4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f022 0208 	bic.w	r2, r2, #8
 8003df2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d003      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e08:	2220      	movs	r2, #32
 8003e0a:	409a      	lsls	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	f000 808f 	beq.w	8003f34 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0310 	and.w	r3, r3, #16
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f000 8087 	beq.w	8003f34 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	409a      	lsls	r2, r3
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b05      	cmp	r3, #5
 8003e3c:	d136      	bne.n	8003eac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0216 	bic.w	r2, r2, #22
 8003e4c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	695a      	ldr	r2, [r3, #20]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e5c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d103      	bne.n	8003e6e <HAL_DMA_IRQHandler+0x1da>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d007      	beq.n	8003e7e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0208 	bic.w	r2, r2, #8
 8003e7c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e82:	223f      	movs	r2, #63	; 0x3f
 8003e84:	409a      	lsls	r2, r3
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d07e      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	4798      	blx	r3
        }
        return;
 8003eaa:	e079      	b.n	8003fa0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d01d      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d10d      	bne.n	8003ee4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d031      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	4798      	blx	r3
 8003ed8:	e02c      	b.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
 8003eda:	bf00      	nop
 8003edc:	20003f1c 	.word	0x20003f1c
 8003ee0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d023      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	4798      	blx	r3
 8003ef4:	e01e      	b.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10f      	bne.n	8003f24 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f022 0210 	bic.w	r2, r2, #16
 8003f12:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d003      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d032      	beq.n	8003fa2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d022      	beq.n	8003f8e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2205      	movs	r2, #5
 8003f4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0201 	bic.w	r2, r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	3301      	adds	r3, #1
 8003f64:	60bb      	str	r3, [r7, #8]
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d307      	bcc.n	8003f7c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1f2      	bne.n	8003f60 <HAL_DMA_IRQHandler+0x2cc>
 8003f7a:	e000      	b.n	8003f7e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003f7c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d005      	beq.n	8003fa2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	4798      	blx	r3
 8003f9e:	e000      	b.n	8003fa2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003fa0:	bf00      	nop
    }
  }
}
 8003fa2:	3718      	adds	r7, #24
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	3b10      	subs	r3, #16
 8003fb8:	4a13      	ldr	r2, [pc, #76]	; (8004008 <DMA_CalcBaseAndBitshift+0x60>)
 8003fba:	fba2 2303 	umull	r2, r3, r2, r3
 8003fbe:	091b      	lsrs	r3, r3, #4
 8003fc0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003fc2:	4a12      	ldr	r2, [pc, #72]	; (800400c <DMA_CalcBaseAndBitshift+0x64>)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2b03      	cmp	r3, #3
 8003fd4:	d908      	bls.n	8003fe8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	461a      	mov	r2, r3
 8003fdc:	4b0c      	ldr	r3, [pc, #48]	; (8004010 <DMA_CalcBaseAndBitshift+0x68>)
 8003fde:	4013      	ands	r3, r2
 8003fe0:	1d1a      	adds	r2, r3, #4
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	659a      	str	r2, [r3, #88]	; 0x58
 8003fe6:	e006      	b.n	8003ff6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	461a      	mov	r2, r3
 8003fee:	4b08      	ldr	r3, [pc, #32]	; (8004010 <DMA_CalcBaseAndBitshift+0x68>)
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3714      	adds	r7, #20
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	aaaaaaab 	.word	0xaaaaaaab
 800400c:	08009364 	.word	0x08009364
 8004010:	fffffc00 	.word	0xfffffc00

08004014 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800401c:	2300      	movs	r3, #0
 800401e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004024:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d11f      	bne.n	800406e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	2b03      	cmp	r3, #3
 8004032:	d856      	bhi.n	80040e2 <DMA_CheckFifoParam+0xce>
 8004034:	a201      	add	r2, pc, #4	; (adr r2, 800403c <DMA_CheckFifoParam+0x28>)
 8004036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800403a:	bf00      	nop
 800403c:	0800404d 	.word	0x0800404d
 8004040:	0800405f 	.word	0x0800405f
 8004044:	0800404d 	.word	0x0800404d
 8004048:	080040e3 	.word	0x080040e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004050:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d046      	beq.n	80040e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800405c:	e043      	b.n	80040e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004062:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004066:	d140      	bne.n	80040ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800406c:	e03d      	b.n	80040ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004076:	d121      	bne.n	80040bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	2b03      	cmp	r3, #3
 800407c:	d837      	bhi.n	80040ee <DMA_CheckFifoParam+0xda>
 800407e:	a201      	add	r2, pc, #4	; (adr r2, 8004084 <DMA_CheckFifoParam+0x70>)
 8004080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004084:	08004095 	.word	0x08004095
 8004088:	0800409b 	.word	0x0800409b
 800408c:	08004095 	.word	0x08004095
 8004090:	080040ad 	.word	0x080040ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	73fb      	strb	r3, [r7, #15]
      break;
 8004098:	e030      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d025      	beq.n	80040f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040aa:	e022      	b.n	80040f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80040b4:	d11f      	bne.n	80040f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80040ba:	e01c      	b.n	80040f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d903      	bls.n	80040ca <DMA_CheckFifoParam+0xb6>
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	2b03      	cmp	r3, #3
 80040c6:	d003      	beq.n	80040d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80040c8:	e018      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	73fb      	strb	r3, [r7, #15]
      break;
 80040ce:	e015      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00e      	beq.n	80040fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	73fb      	strb	r3, [r7, #15]
      break;
 80040e0:	e00b      	b.n	80040fa <DMA_CheckFifoParam+0xe6>
      break;
 80040e2:	bf00      	nop
 80040e4:	e00a      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040e6:	bf00      	nop
 80040e8:	e008      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040ea:	bf00      	nop
 80040ec:	e006      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040ee:	bf00      	nop
 80040f0:	e004      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040f2:	bf00      	nop
 80040f4:	e002      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;   
 80040f6:	bf00      	nop
 80040f8:	e000      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040fa:	bf00      	nop
    }
  } 
  
  return status; 
 80040fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3714      	adds	r7, #20
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop

0800410c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800410c:	b480      	push	{r7}
 800410e:	b089      	sub	sp, #36	; 0x24
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004116:	2300      	movs	r3, #0
 8004118:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800411a:	2300      	movs	r3, #0
 800411c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800411e:	2300      	movs	r3, #0
 8004120:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004122:	2300      	movs	r3, #0
 8004124:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004126:	2300      	movs	r3, #0
 8004128:	61fb      	str	r3, [r7, #28]
 800412a:	e175      	b.n	8004418 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800412c:	2201      	movs	r2, #1
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	fa02 f303 	lsl.w	r3, r2, r3
 8004134:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	4013      	ands	r3, r2
 800413e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	429a      	cmp	r2, r3
 8004146:	f040 8164 	bne.w	8004412 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f003 0303 	and.w	r3, r3, #3
 8004152:	2b01      	cmp	r3, #1
 8004154:	d005      	beq.n	8004162 <HAL_GPIO_Init+0x56>
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f003 0303 	and.w	r3, r3, #3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d130      	bne.n	80041c4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	005b      	lsls	r3, r3, #1
 800416c:	2203      	movs	r2, #3
 800416e:	fa02 f303 	lsl.w	r3, r2, r3
 8004172:	43db      	mvns	r3, r3
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	4013      	ands	r3, r2
 8004178:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	68da      	ldr	r2, [r3, #12]
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	005b      	lsls	r3, r3, #1
 8004182:	fa02 f303 	lsl.w	r3, r2, r3
 8004186:	69ba      	ldr	r2, [r7, #24]
 8004188:	4313      	orrs	r3, r2
 800418a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	69ba      	ldr	r2, [r7, #24]
 8004190:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004198:	2201      	movs	r2, #1
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	fa02 f303 	lsl.w	r3, r2, r3
 80041a0:	43db      	mvns	r3, r3
 80041a2:	69ba      	ldr	r2, [r7, #24]
 80041a4:	4013      	ands	r3, r2
 80041a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	091b      	lsrs	r3, r3, #4
 80041ae:	f003 0201 	and.w	r2, r3, #1
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	fa02 f303 	lsl.w	r3, r2, r3
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	69ba      	ldr	r2, [r7, #24]
 80041c2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f003 0303 	and.w	r3, r3, #3
 80041cc:	2b03      	cmp	r3, #3
 80041ce:	d017      	beq.n	8004200 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	2203      	movs	r2, #3
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	43db      	mvns	r3, r3
 80041e2:	69ba      	ldr	r2, [r7, #24]
 80041e4:	4013      	ands	r3, r2
 80041e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f003 0303 	and.w	r3, r3, #3
 8004208:	2b02      	cmp	r3, #2
 800420a:	d123      	bne.n	8004254 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	08da      	lsrs	r2, r3, #3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	3208      	adds	r2, #8
 8004214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	f003 0307 	and.w	r3, r3, #7
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	220f      	movs	r2, #15
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	43db      	mvns	r3, r3
 800422a:	69ba      	ldr	r2, [r7, #24]
 800422c:	4013      	ands	r3, r2
 800422e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	691a      	ldr	r2, [r3, #16]
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	f003 0307 	and.w	r3, r3, #7
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	fa02 f303 	lsl.w	r3, r2, r3
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	4313      	orrs	r3, r2
 8004244:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	08da      	lsrs	r2, r3, #3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	3208      	adds	r2, #8
 800424e:	69b9      	ldr	r1, [r7, #24]
 8004250:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	2203      	movs	r2, #3
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	43db      	mvns	r3, r3
 8004266:	69ba      	ldr	r2, [r7, #24]
 8004268:	4013      	ands	r3, r2
 800426a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f003 0203 	and.w	r2, r3, #3
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	4313      	orrs	r3, r2
 8004280:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	69ba      	ldr	r2, [r7, #24]
 8004286:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 80be 	beq.w	8004412 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004296:	4b66      	ldr	r3, [pc, #408]	; (8004430 <HAL_GPIO_Init+0x324>)
 8004298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429a:	4a65      	ldr	r2, [pc, #404]	; (8004430 <HAL_GPIO_Init+0x324>)
 800429c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042a0:	6453      	str	r3, [r2, #68]	; 0x44
 80042a2:	4b63      	ldr	r3, [pc, #396]	; (8004430 <HAL_GPIO_Init+0x324>)
 80042a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042aa:	60fb      	str	r3, [r7, #12]
 80042ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80042ae:	4a61      	ldr	r2, [pc, #388]	; (8004434 <HAL_GPIO_Init+0x328>)
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	089b      	lsrs	r3, r3, #2
 80042b4:	3302      	adds	r3, #2
 80042b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	f003 0303 	and.w	r3, r3, #3
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	220f      	movs	r2, #15
 80042c6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ca:	43db      	mvns	r3, r3
 80042cc:	69ba      	ldr	r2, [r7, #24]
 80042ce:	4013      	ands	r3, r2
 80042d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a58      	ldr	r2, [pc, #352]	; (8004438 <HAL_GPIO_Init+0x32c>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d037      	beq.n	800434a <HAL_GPIO_Init+0x23e>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a57      	ldr	r2, [pc, #348]	; (800443c <HAL_GPIO_Init+0x330>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d031      	beq.n	8004346 <HAL_GPIO_Init+0x23a>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a56      	ldr	r2, [pc, #344]	; (8004440 <HAL_GPIO_Init+0x334>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d02b      	beq.n	8004342 <HAL_GPIO_Init+0x236>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a55      	ldr	r2, [pc, #340]	; (8004444 <HAL_GPIO_Init+0x338>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d025      	beq.n	800433e <HAL_GPIO_Init+0x232>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a54      	ldr	r2, [pc, #336]	; (8004448 <HAL_GPIO_Init+0x33c>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d01f      	beq.n	800433a <HAL_GPIO_Init+0x22e>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a53      	ldr	r2, [pc, #332]	; (800444c <HAL_GPIO_Init+0x340>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d019      	beq.n	8004336 <HAL_GPIO_Init+0x22a>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a52      	ldr	r2, [pc, #328]	; (8004450 <HAL_GPIO_Init+0x344>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d013      	beq.n	8004332 <HAL_GPIO_Init+0x226>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a51      	ldr	r2, [pc, #324]	; (8004454 <HAL_GPIO_Init+0x348>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d00d      	beq.n	800432e <HAL_GPIO_Init+0x222>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a50      	ldr	r2, [pc, #320]	; (8004458 <HAL_GPIO_Init+0x34c>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d007      	beq.n	800432a <HAL_GPIO_Init+0x21e>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a4f      	ldr	r2, [pc, #316]	; (800445c <HAL_GPIO_Init+0x350>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d101      	bne.n	8004326 <HAL_GPIO_Init+0x21a>
 8004322:	2309      	movs	r3, #9
 8004324:	e012      	b.n	800434c <HAL_GPIO_Init+0x240>
 8004326:	230a      	movs	r3, #10
 8004328:	e010      	b.n	800434c <HAL_GPIO_Init+0x240>
 800432a:	2308      	movs	r3, #8
 800432c:	e00e      	b.n	800434c <HAL_GPIO_Init+0x240>
 800432e:	2307      	movs	r3, #7
 8004330:	e00c      	b.n	800434c <HAL_GPIO_Init+0x240>
 8004332:	2306      	movs	r3, #6
 8004334:	e00a      	b.n	800434c <HAL_GPIO_Init+0x240>
 8004336:	2305      	movs	r3, #5
 8004338:	e008      	b.n	800434c <HAL_GPIO_Init+0x240>
 800433a:	2304      	movs	r3, #4
 800433c:	e006      	b.n	800434c <HAL_GPIO_Init+0x240>
 800433e:	2303      	movs	r3, #3
 8004340:	e004      	b.n	800434c <HAL_GPIO_Init+0x240>
 8004342:	2302      	movs	r3, #2
 8004344:	e002      	b.n	800434c <HAL_GPIO_Init+0x240>
 8004346:	2301      	movs	r3, #1
 8004348:	e000      	b.n	800434c <HAL_GPIO_Init+0x240>
 800434a:	2300      	movs	r3, #0
 800434c:	69fa      	ldr	r2, [r7, #28]
 800434e:	f002 0203 	and.w	r2, r2, #3
 8004352:	0092      	lsls	r2, r2, #2
 8004354:	4093      	lsls	r3, r2
 8004356:	69ba      	ldr	r2, [r7, #24]
 8004358:	4313      	orrs	r3, r2
 800435a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800435c:	4935      	ldr	r1, [pc, #212]	; (8004434 <HAL_GPIO_Init+0x328>)
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	089b      	lsrs	r3, r3, #2
 8004362:	3302      	adds	r3, #2
 8004364:	69ba      	ldr	r2, [r7, #24]
 8004366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800436a:	4b3d      	ldr	r3, [pc, #244]	; (8004460 <HAL_GPIO_Init+0x354>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	43db      	mvns	r3, r3
 8004374:	69ba      	ldr	r2, [r7, #24]
 8004376:	4013      	ands	r3, r2
 8004378:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d003      	beq.n	800438e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004386:	69ba      	ldr	r2, [r7, #24]
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	4313      	orrs	r3, r2
 800438c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800438e:	4a34      	ldr	r2, [pc, #208]	; (8004460 <HAL_GPIO_Init+0x354>)
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004394:	4b32      	ldr	r3, [pc, #200]	; (8004460 <HAL_GPIO_Init+0x354>)
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	43db      	mvns	r3, r3
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	4013      	ands	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80043b0:	69ba      	ldr	r2, [r7, #24]
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043b8:	4a29      	ldr	r2, [pc, #164]	; (8004460 <HAL_GPIO_Init+0x354>)
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043be:	4b28      	ldr	r3, [pc, #160]	; (8004460 <HAL_GPIO_Init+0x354>)
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	43db      	mvns	r3, r3
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	4013      	ands	r3, r2
 80043cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d003      	beq.n	80043e2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80043da:	69ba      	ldr	r2, [r7, #24]
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	4313      	orrs	r3, r2
 80043e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043e2:	4a1f      	ldr	r2, [pc, #124]	; (8004460 <HAL_GPIO_Init+0x354>)
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043e8:	4b1d      	ldr	r3, [pc, #116]	; (8004460 <HAL_GPIO_Init+0x354>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	43db      	mvns	r3, r3
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	4013      	ands	r3, r2
 80043f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d003      	beq.n	800440c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	4313      	orrs	r3, r2
 800440a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800440c:	4a14      	ldr	r2, [pc, #80]	; (8004460 <HAL_GPIO_Init+0x354>)
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	3301      	adds	r3, #1
 8004416:	61fb      	str	r3, [r7, #28]
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	2b0f      	cmp	r3, #15
 800441c:	f67f ae86 	bls.w	800412c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004420:	bf00      	nop
 8004422:	bf00      	nop
 8004424:	3724      	adds	r7, #36	; 0x24
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	40023800 	.word	0x40023800
 8004434:	40013800 	.word	0x40013800
 8004438:	40020000 	.word	0x40020000
 800443c:	40020400 	.word	0x40020400
 8004440:	40020800 	.word	0x40020800
 8004444:	40020c00 	.word	0x40020c00
 8004448:	40021000 	.word	0x40021000
 800444c:	40021400 	.word	0x40021400
 8004450:	40021800 	.word	0x40021800
 8004454:	40021c00 	.word	0x40021c00
 8004458:	40022000 	.word	0x40022000
 800445c:	40022400 	.word	0x40022400
 8004460:	40013c00 	.word	0x40013c00

08004464 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	460b      	mov	r3, r1
 800446e:	807b      	strh	r3, [r7, #2]
 8004470:	4613      	mov	r3, r2
 8004472:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004474:	787b      	ldrb	r3, [r7, #1]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d003      	beq.n	8004482 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800447a:	887a      	ldrh	r2, [r7, #2]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004480:	e003      	b.n	800448a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004482:	887b      	ldrh	r3, [r7, #2]
 8004484:	041a      	lsls	r2, r3, #16
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	619a      	str	r2, [r3, #24]
}
 800448a:	bf00      	nop
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr
	...

08004498 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b086      	sub	sp, #24
 800449c:	af02      	add	r7, sp, #8
 800449e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80044a0:	f7ff f976 	bl	8003790 <HAL_GetTick>
 80044a4:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d101      	bne.n	80044b0 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e067      	b.n	8004580 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d10b      	bne.n	80044d4 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f7fc fc69 	bl	8000d9c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80044ca:	f241 3188 	movw	r1, #5000	; 0x1388
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f85e 	bl	8004590 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	3b01      	subs	r3, #1
 80044e4:	021a      	lsls	r2, r3, #8
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	430a      	orrs	r2, r1
 80044ec:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044f2:	9300      	str	r3, [sp, #0]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2200      	movs	r2, #0
 80044f8:	2120      	movs	r1, #32
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 f856 	bl	80045ac <QSPI_WaitFlagStateUntilTimeout>
 8004500:	4603      	mov	r3, r0
 8004502:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004504:	7afb      	ldrb	r3, [r7, #11]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d135      	bne.n	8004576 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	4b1d      	ldr	r3, [pc, #116]	; (8004588 <HAL_QSPI_Init+0xf0>)
 8004512:	4013      	ands	r3, r2
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	6852      	ldr	r2, [r2, #4]
 8004518:	0611      	lsls	r1, r2, #24
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	68d2      	ldr	r2, [r2, #12]
 800451e:	4311      	orrs	r1, r2
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	69d2      	ldr	r2, [r2, #28]
 8004524:	4311      	orrs	r1, r2
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	6a12      	ldr	r2, [r2, #32]
 800452a:	4311      	orrs	r1, r2
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	6812      	ldr	r2, [r2, #0]
 8004530:	430b      	orrs	r3, r1
 8004532:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	685a      	ldr	r2, [r3, #4]
 800453a:	4b14      	ldr	r3, [pc, #80]	; (800458c <HAL_QSPI_Init+0xf4>)
 800453c:	4013      	ands	r3, r2
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	6912      	ldr	r2, [r2, #16]
 8004542:	0411      	lsls	r1, r2, #16
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	6952      	ldr	r2, [r2, #20]
 8004548:	4311      	orrs	r1, r2
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	6992      	ldr	r2, [r2, #24]
 800454e:	4311      	orrs	r1, r2
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6812      	ldr	r2, [r2, #0]
 8004554:	430b      	orrs	r3, r1
 8004556:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f042 0201 	orr.w	r2, r2, #1
 8004566:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800457e:	7afb      	ldrb	r3, [r7, #11]
}
 8004580:	4618      	mov	r0, r3
 8004582:	3710      	adds	r7, #16
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	00ffff2f 	.word	0x00ffff2f
 800458c:	ffe0f8fe 	.word	0xffe0f8fe

08004590 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	649a      	str	r2, [r3, #72]	; 0x48
}
 80045a0:	bf00      	nop
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	603b      	str	r3, [r7, #0]
 80045b8:	4613      	mov	r3, r2
 80045ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80045bc:	e01a      	b.n	80045f4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045be:	69bb      	ldr	r3, [r7, #24]
 80045c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c4:	d016      	beq.n	80045f4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045c6:	f7ff f8e3 	bl	8003790 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d302      	bcc.n	80045dc <QSPI_WaitFlagStateUntilTimeout+0x30>
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d10b      	bne.n	80045f4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2204      	movs	r2, #4
 80045e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e8:	f043 0201 	orr.w	r2, r3, #1
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e00e      	b.n	8004612 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	689a      	ldr	r2, [r3, #8]
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	4013      	ands	r3, r2
 80045fe:	2b00      	cmp	r3, #0
 8004600:	bf14      	ite	ne
 8004602:	2301      	movne	r3, #1
 8004604:	2300      	moveq	r3, #0
 8004606:	b2db      	uxtb	r3, r3
 8004608:	461a      	mov	r2, r3
 800460a:	79fb      	ldrb	r3, [r7, #7]
 800460c:	429a      	cmp	r2, r3
 800460e:	d1d6      	bne.n	80045be <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3710      	adds	r7, #16
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
	...

0800461c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004624:	2300      	movs	r3, #0
 8004626:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d101      	bne.n	8004632 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e29b      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0301 	and.w	r3, r3, #1
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 8087 	beq.w	800474e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004640:	4b96      	ldr	r3, [pc, #600]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f003 030c 	and.w	r3, r3, #12
 8004648:	2b04      	cmp	r3, #4
 800464a:	d00c      	beq.n	8004666 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800464c:	4b93      	ldr	r3, [pc, #588]	; (800489c <HAL_RCC_OscConfig+0x280>)
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f003 030c 	and.w	r3, r3, #12
 8004654:	2b08      	cmp	r3, #8
 8004656:	d112      	bne.n	800467e <HAL_RCC_OscConfig+0x62>
 8004658:	4b90      	ldr	r3, [pc, #576]	; (800489c <HAL_RCC_OscConfig+0x280>)
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004660:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004664:	d10b      	bne.n	800467e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004666:	4b8d      	ldr	r3, [pc, #564]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d06c      	beq.n	800474c <HAL_RCC_OscConfig+0x130>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d168      	bne.n	800474c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e275      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004686:	d106      	bne.n	8004696 <HAL_RCC_OscConfig+0x7a>
 8004688:	4b84      	ldr	r3, [pc, #528]	; (800489c <HAL_RCC_OscConfig+0x280>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a83      	ldr	r2, [pc, #524]	; (800489c <HAL_RCC_OscConfig+0x280>)
 800468e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004692:	6013      	str	r3, [r2, #0]
 8004694:	e02e      	b.n	80046f4 <HAL_RCC_OscConfig+0xd8>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10c      	bne.n	80046b8 <HAL_RCC_OscConfig+0x9c>
 800469e:	4b7f      	ldr	r3, [pc, #508]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a7e      	ldr	r2, [pc, #504]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80046a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046a8:	6013      	str	r3, [r2, #0]
 80046aa:	4b7c      	ldr	r3, [pc, #496]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a7b      	ldr	r2, [pc, #492]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80046b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046b4:	6013      	str	r3, [r2, #0]
 80046b6:	e01d      	b.n	80046f4 <HAL_RCC_OscConfig+0xd8>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80046c0:	d10c      	bne.n	80046dc <HAL_RCC_OscConfig+0xc0>
 80046c2:	4b76      	ldr	r3, [pc, #472]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a75      	ldr	r2, [pc, #468]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80046c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046cc:	6013      	str	r3, [r2, #0]
 80046ce:	4b73      	ldr	r3, [pc, #460]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a72      	ldr	r2, [pc, #456]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80046d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046d8:	6013      	str	r3, [r2, #0]
 80046da:	e00b      	b.n	80046f4 <HAL_RCC_OscConfig+0xd8>
 80046dc:	4b6f      	ldr	r3, [pc, #444]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a6e      	ldr	r2, [pc, #440]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80046e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046e6:	6013      	str	r3, [r2, #0]
 80046e8:	4b6c      	ldr	r3, [pc, #432]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a6b      	ldr	r2, [pc, #428]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80046ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d013      	beq.n	8004724 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fc:	f7ff f848 	bl	8003790 <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004704:	f7ff f844 	bl	8003790 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b64      	cmp	r3, #100	; 0x64
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e229      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004716:	4b61      	ldr	r3, [pc, #388]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d0f0      	beq.n	8004704 <HAL_RCC_OscConfig+0xe8>
 8004722:	e014      	b.n	800474e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004724:	f7ff f834 	bl	8003790 <HAL_GetTick>
 8004728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800472a:	e008      	b.n	800473e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800472c:	f7ff f830 	bl	8003790 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b64      	cmp	r3, #100	; 0x64
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e215      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800473e:	4b57      	ldr	r3, [pc, #348]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1f0      	bne.n	800472c <HAL_RCC_OscConfig+0x110>
 800474a:	e000      	b.n	800474e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800474c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d069      	beq.n	800482e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800475a:	4b50      	ldr	r3, [pc, #320]	; (800489c <HAL_RCC_OscConfig+0x280>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f003 030c 	and.w	r3, r3, #12
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00b      	beq.n	800477e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004766:	4b4d      	ldr	r3, [pc, #308]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f003 030c 	and.w	r3, r3, #12
 800476e:	2b08      	cmp	r3, #8
 8004770:	d11c      	bne.n	80047ac <HAL_RCC_OscConfig+0x190>
 8004772:	4b4a      	ldr	r3, [pc, #296]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d116      	bne.n	80047ac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800477e:	4b47      	ldr	r3, [pc, #284]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d005      	beq.n	8004796 <HAL_RCC_OscConfig+0x17a>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d001      	beq.n	8004796 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e1e9      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004796:	4b41      	ldr	r3, [pc, #260]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	691b      	ldr	r3, [r3, #16]
 80047a2:	00db      	lsls	r3, r3, #3
 80047a4:	493d      	ldr	r1, [pc, #244]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047aa:	e040      	b.n	800482e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d023      	beq.n	80047fc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047b4:	4b39      	ldr	r3, [pc, #228]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a38      	ldr	r2, [pc, #224]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80047ba:	f043 0301 	orr.w	r3, r3, #1
 80047be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c0:	f7fe ffe6 	bl	8003790 <HAL_GetTick>
 80047c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047c6:	e008      	b.n	80047da <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047c8:	f7fe ffe2 	bl	8003790 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d901      	bls.n	80047da <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e1c7      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047da:	4b30      	ldr	r3, [pc, #192]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0302 	and.w	r3, r3, #2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d0f0      	beq.n	80047c8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047e6:	4b2d      	ldr	r3, [pc, #180]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	00db      	lsls	r3, r3, #3
 80047f4:	4929      	ldr	r1, [pc, #164]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	600b      	str	r3, [r1, #0]
 80047fa:	e018      	b.n	800482e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047fc:	4b27      	ldr	r3, [pc, #156]	; (800489c <HAL_RCC_OscConfig+0x280>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a26      	ldr	r2, [pc, #152]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004802:	f023 0301 	bic.w	r3, r3, #1
 8004806:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004808:	f7fe ffc2 	bl	8003790 <HAL_GetTick>
 800480c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800480e:	e008      	b.n	8004822 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004810:	f7fe ffbe 	bl	8003790 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	2b02      	cmp	r3, #2
 800481c:	d901      	bls.n	8004822 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e1a3      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004822:	4b1e      	ldr	r3, [pc, #120]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d1f0      	bne.n	8004810 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0308 	and.w	r3, r3, #8
 8004836:	2b00      	cmp	r3, #0
 8004838:	d038      	beq.n	80048ac <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d019      	beq.n	8004876 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004842:	4b16      	ldr	r3, [pc, #88]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004844:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004846:	4a15      	ldr	r2, [pc, #84]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004848:	f043 0301 	orr.w	r3, r3, #1
 800484c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800484e:	f7fe ff9f 	bl	8003790 <HAL_GetTick>
 8004852:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004854:	e008      	b.n	8004868 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004856:	f7fe ff9b 	bl	8003790 <HAL_GetTick>
 800485a:	4602      	mov	r2, r0
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	2b02      	cmp	r3, #2
 8004862:	d901      	bls.n	8004868 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004864:	2303      	movs	r3, #3
 8004866:	e180      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004868:	4b0c      	ldr	r3, [pc, #48]	; (800489c <HAL_RCC_OscConfig+0x280>)
 800486a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800486c:	f003 0302 	and.w	r3, r3, #2
 8004870:	2b00      	cmp	r3, #0
 8004872:	d0f0      	beq.n	8004856 <HAL_RCC_OscConfig+0x23a>
 8004874:	e01a      	b.n	80048ac <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004876:	4b09      	ldr	r3, [pc, #36]	; (800489c <HAL_RCC_OscConfig+0x280>)
 8004878:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800487a:	4a08      	ldr	r2, [pc, #32]	; (800489c <HAL_RCC_OscConfig+0x280>)
 800487c:	f023 0301 	bic.w	r3, r3, #1
 8004880:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004882:	f7fe ff85 	bl	8003790 <HAL_GetTick>
 8004886:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004888:	e00a      	b.n	80048a0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800488a:	f7fe ff81 	bl	8003790 <HAL_GetTick>
 800488e:	4602      	mov	r2, r0
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	2b02      	cmp	r3, #2
 8004896:	d903      	bls.n	80048a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004898:	2303      	movs	r3, #3
 800489a:	e166      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
 800489c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048a0:	4b92      	ldr	r3, [pc, #584]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 80048a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1ee      	bne.n	800488a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0304 	and.w	r3, r3, #4
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 80a4 	beq.w	8004a02 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048ba:	4b8c      	ldr	r3, [pc, #560]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 80048bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d10d      	bne.n	80048e2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80048c6:	4b89      	ldr	r3, [pc, #548]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 80048c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ca:	4a88      	ldr	r2, [pc, #544]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 80048cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048d0:	6413      	str	r3, [r2, #64]	; 0x40
 80048d2:	4b86      	ldr	r3, [pc, #536]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 80048d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048da:	60bb      	str	r3, [r7, #8]
 80048dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048de:	2301      	movs	r3, #1
 80048e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048e2:	4b83      	ldr	r3, [pc, #524]	; (8004af0 <HAL_RCC_OscConfig+0x4d4>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d118      	bne.n	8004920 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80048ee:	4b80      	ldr	r3, [pc, #512]	; (8004af0 <HAL_RCC_OscConfig+0x4d4>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a7f      	ldr	r2, [pc, #508]	; (8004af0 <HAL_RCC_OscConfig+0x4d4>)
 80048f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048fa:	f7fe ff49 	bl	8003790 <HAL_GetTick>
 80048fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004900:	e008      	b.n	8004914 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004902:	f7fe ff45 	bl	8003790 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	2b64      	cmp	r3, #100	; 0x64
 800490e:	d901      	bls.n	8004914 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e12a      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004914:	4b76      	ldr	r3, [pc, #472]	; (8004af0 <HAL_RCC_OscConfig+0x4d4>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800491c:	2b00      	cmp	r3, #0
 800491e:	d0f0      	beq.n	8004902 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d106      	bne.n	8004936 <HAL_RCC_OscConfig+0x31a>
 8004928:	4b70      	ldr	r3, [pc, #448]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 800492a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800492c:	4a6f      	ldr	r2, [pc, #444]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 800492e:	f043 0301 	orr.w	r3, r3, #1
 8004932:	6713      	str	r3, [r2, #112]	; 0x70
 8004934:	e02d      	b.n	8004992 <HAL_RCC_OscConfig+0x376>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d10c      	bne.n	8004958 <HAL_RCC_OscConfig+0x33c>
 800493e:	4b6b      	ldr	r3, [pc, #428]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004940:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004942:	4a6a      	ldr	r2, [pc, #424]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004944:	f023 0301 	bic.w	r3, r3, #1
 8004948:	6713      	str	r3, [r2, #112]	; 0x70
 800494a:	4b68      	ldr	r3, [pc, #416]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 800494c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800494e:	4a67      	ldr	r2, [pc, #412]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004950:	f023 0304 	bic.w	r3, r3, #4
 8004954:	6713      	str	r3, [r2, #112]	; 0x70
 8004956:	e01c      	b.n	8004992 <HAL_RCC_OscConfig+0x376>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	2b05      	cmp	r3, #5
 800495e:	d10c      	bne.n	800497a <HAL_RCC_OscConfig+0x35e>
 8004960:	4b62      	ldr	r3, [pc, #392]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004964:	4a61      	ldr	r2, [pc, #388]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004966:	f043 0304 	orr.w	r3, r3, #4
 800496a:	6713      	str	r3, [r2, #112]	; 0x70
 800496c:	4b5f      	ldr	r3, [pc, #380]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 800496e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004970:	4a5e      	ldr	r2, [pc, #376]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004972:	f043 0301 	orr.w	r3, r3, #1
 8004976:	6713      	str	r3, [r2, #112]	; 0x70
 8004978:	e00b      	b.n	8004992 <HAL_RCC_OscConfig+0x376>
 800497a:	4b5c      	ldr	r3, [pc, #368]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 800497c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800497e:	4a5b      	ldr	r2, [pc, #364]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004980:	f023 0301 	bic.w	r3, r3, #1
 8004984:	6713      	str	r3, [r2, #112]	; 0x70
 8004986:	4b59      	ldr	r3, [pc, #356]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800498a:	4a58      	ldr	r2, [pc, #352]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 800498c:	f023 0304 	bic.w	r3, r3, #4
 8004990:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d015      	beq.n	80049c6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800499a:	f7fe fef9 	bl	8003790 <HAL_GetTick>
 800499e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049a0:	e00a      	b.n	80049b8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049a2:	f7fe fef5 	bl	8003790 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d901      	bls.n	80049b8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e0d8      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049b8:	4b4c      	ldr	r3, [pc, #304]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 80049ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0ee      	beq.n	80049a2 <HAL_RCC_OscConfig+0x386>
 80049c4:	e014      	b.n	80049f0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049c6:	f7fe fee3 	bl	8003790 <HAL_GetTick>
 80049ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049cc:	e00a      	b.n	80049e4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049ce:	f7fe fedf 	bl	8003790 <HAL_GetTick>
 80049d2:	4602      	mov	r2, r0
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80049dc:	4293      	cmp	r3, r2
 80049de:	d901      	bls.n	80049e4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80049e0:	2303      	movs	r3, #3
 80049e2:	e0c2      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049e4:	4b41      	ldr	r3, [pc, #260]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 80049e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d1ee      	bne.n	80049ce <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80049f0:	7dfb      	ldrb	r3, [r7, #23]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d105      	bne.n	8004a02 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049f6:	4b3d      	ldr	r3, [pc, #244]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 80049f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fa:	4a3c      	ldr	r2, [pc, #240]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 80049fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	f000 80ae 	beq.w	8004b68 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a0c:	4b37      	ldr	r3, [pc, #220]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f003 030c 	and.w	r3, r3, #12
 8004a14:	2b08      	cmp	r3, #8
 8004a16:	d06d      	beq.n	8004af4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	d14b      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a20:	4b32      	ldr	r3, [pc, #200]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a31      	ldr	r2, [pc, #196]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004a26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a2c:	f7fe feb0 	bl	8003790 <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a32:	e008      	b.n	8004a46 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a34:	f7fe feac 	bl	8003790 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e091      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a46:	4b29      	ldr	r3, [pc, #164]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1f0      	bne.n	8004a34 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	69da      	ldr	r2, [r3, #28]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
 8004a5a:	431a      	orrs	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a60:	019b      	lsls	r3, r3, #6
 8004a62:	431a      	orrs	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a68:	085b      	lsrs	r3, r3, #1
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	041b      	lsls	r3, r3, #16
 8004a6e:	431a      	orrs	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a74:	061b      	lsls	r3, r3, #24
 8004a76:	431a      	orrs	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7c:	071b      	lsls	r3, r3, #28
 8004a7e:	491b      	ldr	r1, [pc, #108]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004a80:	4313      	orrs	r3, r2
 8004a82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a84:	4b19      	ldr	r3, [pc, #100]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a18      	ldr	r2, [pc, #96]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004a8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a90:	f7fe fe7e 	bl	8003790 <HAL_GetTick>
 8004a94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a96:	e008      	b.n	8004aaa <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a98:	f7fe fe7a 	bl	8003790 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e05f      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aaa:	4b10      	ldr	r3, [pc, #64]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d0f0      	beq.n	8004a98 <HAL_RCC_OscConfig+0x47c>
 8004ab6:	e057      	b.n	8004b68 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ab8:	4b0c      	ldr	r3, [pc, #48]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a0b      	ldr	r2, [pc, #44]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004abe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ac2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac4:	f7fe fe64 	bl	8003790 <HAL_GetTick>
 8004ac8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aca:	e008      	b.n	8004ade <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004acc:	f7fe fe60 	bl	8003790 <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d901      	bls.n	8004ade <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e045      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ade:	4b03      	ldr	r3, [pc, #12]	; (8004aec <HAL_RCC_OscConfig+0x4d0>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1f0      	bne.n	8004acc <HAL_RCC_OscConfig+0x4b0>
 8004aea:	e03d      	b.n	8004b68 <HAL_RCC_OscConfig+0x54c>
 8004aec:	40023800 	.word	0x40023800
 8004af0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004af4:	4b1f      	ldr	r3, [pc, #124]	; (8004b74 <HAL_RCC_OscConfig+0x558>)
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d030      	beq.n	8004b64 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d129      	bne.n	8004b64 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d122      	bne.n	8004b64 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b24:	4013      	ands	r3, r2
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b2a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d119      	bne.n	8004b64 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b3a:	085b      	lsrs	r3, r3, #1
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d10f      	bne.n	8004b64 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b4e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d107      	bne.n	8004b64 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b5e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d001      	beq.n	8004b68 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e000      	b.n	8004b6a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3718      	adds	r7, #24
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	40023800 	.word	0x40023800

08004b78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004b82:	2300      	movs	r3, #0
 8004b84:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d101      	bne.n	8004b90 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e0d0      	b.n	8004d32 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b90:	4b6a      	ldr	r3, [pc, #424]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 030f 	and.w	r3, r3, #15
 8004b98:	683a      	ldr	r2, [r7, #0]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d910      	bls.n	8004bc0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b9e:	4b67      	ldr	r3, [pc, #412]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f023 020f 	bic.w	r2, r3, #15
 8004ba6:	4965      	ldr	r1, [pc, #404]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bae:	4b63      	ldr	r3, [pc, #396]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 030f 	and.w	r3, r3, #15
 8004bb6:	683a      	ldr	r2, [r7, #0]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d001      	beq.n	8004bc0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e0b8      	b.n	8004d32 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0302 	and.w	r3, r3, #2
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d020      	beq.n	8004c0e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0304 	and.w	r3, r3, #4
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d005      	beq.n	8004be4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bd8:	4b59      	ldr	r3, [pc, #356]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	4a58      	ldr	r2, [pc, #352]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004bde:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004be2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0308 	and.w	r3, r3, #8
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d005      	beq.n	8004bfc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bf0:	4b53      	ldr	r3, [pc, #332]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	4a52      	ldr	r2, [pc, #328]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004bf6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004bfa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bfc:	4b50      	ldr	r3, [pc, #320]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	494d      	ldr	r1, [pc, #308]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d040      	beq.n	8004c9c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d107      	bne.n	8004c32 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c22:	4b47      	ldr	r3, [pc, #284]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d115      	bne.n	8004c5a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e07f      	b.n	8004d32 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d107      	bne.n	8004c4a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c3a:	4b41      	ldr	r3, [pc, #260]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d109      	bne.n	8004c5a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e073      	b.n	8004d32 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c4a:	4b3d      	ldr	r3, [pc, #244]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d101      	bne.n	8004c5a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e06b      	b.n	8004d32 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c5a:	4b39      	ldr	r3, [pc, #228]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	f023 0203 	bic.w	r2, r3, #3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	4936      	ldr	r1, [pc, #216]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c6c:	f7fe fd90 	bl	8003790 <HAL_GetTick>
 8004c70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c72:	e00a      	b.n	8004c8a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c74:	f7fe fd8c 	bl	8003790 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d901      	bls.n	8004c8a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	e053      	b.n	8004d32 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c8a:	4b2d      	ldr	r3, [pc, #180]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f003 020c 	and.w	r2, r3, #12
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d1eb      	bne.n	8004c74 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c9c:	4b27      	ldr	r3, [pc, #156]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 030f 	and.w	r3, r3, #15
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d210      	bcs.n	8004ccc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004caa:	4b24      	ldr	r3, [pc, #144]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f023 020f 	bic.w	r2, r3, #15
 8004cb2:	4922      	ldr	r1, [pc, #136]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cba:	4b20      	ldr	r3, [pc, #128]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 030f 	and.w	r3, r3, #15
 8004cc2:	683a      	ldr	r2, [r7, #0]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d001      	beq.n	8004ccc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e032      	b.n	8004d32 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0304 	and.w	r3, r3, #4
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d008      	beq.n	8004cea <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cd8:	4b19      	ldr	r3, [pc, #100]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	68db      	ldr	r3, [r3, #12]
 8004ce4:	4916      	ldr	r1, [pc, #88]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0308 	and.w	r3, r3, #8
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d009      	beq.n	8004d0a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004cf6:	4b12      	ldr	r3, [pc, #72]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	00db      	lsls	r3, r3, #3
 8004d04:	490e      	ldr	r1, [pc, #56]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004d06:	4313      	orrs	r3, r2
 8004d08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d0a:	f000 f821 	bl	8004d50 <HAL_RCC_GetSysClockFreq>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	4b0b      	ldr	r3, [pc, #44]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	091b      	lsrs	r3, r3, #4
 8004d16:	f003 030f 	and.w	r3, r3, #15
 8004d1a:	490a      	ldr	r1, [pc, #40]	; (8004d44 <HAL_RCC_ClockConfig+0x1cc>)
 8004d1c:	5ccb      	ldrb	r3, [r1, r3]
 8004d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8004d22:	4a09      	ldr	r2, [pc, #36]	; (8004d48 <HAL_RCC_ClockConfig+0x1d0>)
 8004d24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004d26:	4b09      	ldr	r3, [pc, #36]	; (8004d4c <HAL_RCC_ClockConfig+0x1d4>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7fe fcec 	bl	8003708 <HAL_InitTick>

  return HAL_OK;
 8004d30:	2300      	movs	r3, #0
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	40023c00 	.word	0x40023c00
 8004d40:	40023800 	.word	0x40023800
 8004d44:	08008e8c 	.word	0x08008e8c
 8004d48:	20003f1c 	.word	0x20003f1c
 8004d4c:	20003f20 	.word	0x20003f20

08004d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d54:	b090      	sub	sp, #64	; 0x40
 8004d56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	637b      	str	r3, [r7, #52]	; 0x34
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d60:	2300      	movs	r3, #0
 8004d62:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8004d64:	2300      	movs	r3, #0
 8004d66:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d68:	4b59      	ldr	r3, [pc, #356]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f003 030c 	and.w	r3, r3, #12
 8004d70:	2b08      	cmp	r3, #8
 8004d72:	d00d      	beq.n	8004d90 <HAL_RCC_GetSysClockFreq+0x40>
 8004d74:	2b08      	cmp	r3, #8
 8004d76:	f200 80a1 	bhi.w	8004ebc <HAL_RCC_GetSysClockFreq+0x16c>
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d002      	beq.n	8004d84 <HAL_RCC_GetSysClockFreq+0x34>
 8004d7e:	2b04      	cmp	r3, #4
 8004d80:	d003      	beq.n	8004d8a <HAL_RCC_GetSysClockFreq+0x3a>
 8004d82:	e09b      	b.n	8004ebc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d84:	4b53      	ldr	r3, [pc, #332]	; (8004ed4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004d86:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004d88:	e09b      	b.n	8004ec2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d8a:	4b53      	ldr	r3, [pc, #332]	; (8004ed8 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d8c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004d8e:	e098      	b.n	8004ec2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d90:	4b4f      	ldr	r3, [pc, #316]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d98:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004d9a:	4b4d      	ldr	r3, [pc, #308]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d028      	beq.n	8004df8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004da6:	4b4a      	ldr	r3, [pc, #296]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	099b      	lsrs	r3, r3, #6
 8004dac:	2200      	movs	r2, #0
 8004dae:	623b      	str	r3, [r7, #32]
 8004db0:	627a      	str	r2, [r7, #36]	; 0x24
 8004db2:	6a3b      	ldr	r3, [r7, #32]
 8004db4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004db8:	2100      	movs	r1, #0
 8004dba:	4b47      	ldr	r3, [pc, #284]	; (8004ed8 <HAL_RCC_GetSysClockFreq+0x188>)
 8004dbc:	fb03 f201 	mul.w	r2, r3, r1
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	fb00 f303 	mul.w	r3, r0, r3
 8004dc6:	4413      	add	r3, r2
 8004dc8:	4a43      	ldr	r2, [pc, #268]	; (8004ed8 <HAL_RCC_GetSysClockFreq+0x188>)
 8004dca:	fba0 1202 	umull	r1, r2, r0, r2
 8004dce:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004dd0:	460a      	mov	r2, r1
 8004dd2:	62ba      	str	r2, [r7, #40]	; 0x28
 8004dd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004dd6:	4413      	add	r3, r2
 8004dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004dda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ddc:	2200      	movs	r2, #0
 8004dde:	61bb      	str	r3, [r7, #24]
 8004de0:	61fa      	str	r2, [r7, #28]
 8004de2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004de6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004dea:	f7fb fa79 	bl	80002e0 <__aeabi_uldivmod>
 8004dee:	4602      	mov	r2, r0
 8004df0:	460b      	mov	r3, r1
 8004df2:	4613      	mov	r3, r2
 8004df4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004df6:	e053      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004df8:	4b35      	ldr	r3, [pc, #212]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	099b      	lsrs	r3, r3, #6
 8004dfe:	2200      	movs	r2, #0
 8004e00:	613b      	str	r3, [r7, #16]
 8004e02:	617a      	str	r2, [r7, #20]
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004e0a:	f04f 0b00 	mov.w	fp, #0
 8004e0e:	4652      	mov	r2, sl
 8004e10:	465b      	mov	r3, fp
 8004e12:	f04f 0000 	mov.w	r0, #0
 8004e16:	f04f 0100 	mov.w	r1, #0
 8004e1a:	0159      	lsls	r1, r3, #5
 8004e1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e20:	0150      	lsls	r0, r2, #5
 8004e22:	4602      	mov	r2, r0
 8004e24:	460b      	mov	r3, r1
 8004e26:	ebb2 080a 	subs.w	r8, r2, sl
 8004e2a:	eb63 090b 	sbc.w	r9, r3, fp
 8004e2e:	f04f 0200 	mov.w	r2, #0
 8004e32:	f04f 0300 	mov.w	r3, #0
 8004e36:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004e3a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004e3e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004e42:	ebb2 0408 	subs.w	r4, r2, r8
 8004e46:	eb63 0509 	sbc.w	r5, r3, r9
 8004e4a:	f04f 0200 	mov.w	r2, #0
 8004e4e:	f04f 0300 	mov.w	r3, #0
 8004e52:	00eb      	lsls	r3, r5, #3
 8004e54:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e58:	00e2      	lsls	r2, r4, #3
 8004e5a:	4614      	mov	r4, r2
 8004e5c:	461d      	mov	r5, r3
 8004e5e:	eb14 030a 	adds.w	r3, r4, sl
 8004e62:	603b      	str	r3, [r7, #0]
 8004e64:	eb45 030b 	adc.w	r3, r5, fp
 8004e68:	607b      	str	r3, [r7, #4]
 8004e6a:	f04f 0200 	mov.w	r2, #0
 8004e6e:	f04f 0300 	mov.w	r3, #0
 8004e72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e76:	4629      	mov	r1, r5
 8004e78:	028b      	lsls	r3, r1, #10
 8004e7a:	4621      	mov	r1, r4
 8004e7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e80:	4621      	mov	r1, r4
 8004e82:	028a      	lsls	r2, r1, #10
 8004e84:	4610      	mov	r0, r2
 8004e86:	4619      	mov	r1, r3
 8004e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	60bb      	str	r3, [r7, #8]
 8004e8e:	60fa      	str	r2, [r7, #12]
 8004e90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e94:	f7fb fa24 	bl	80002e0 <__aeabi_uldivmod>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004ea0:	4b0b      	ldr	r3, [pc, #44]	; (8004ed0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	0c1b      	lsrs	r3, r3, #16
 8004ea6:	f003 0303 	and.w	r3, r3, #3
 8004eaa:	3301      	adds	r3, #1
 8004eac:	005b      	lsls	r3, r3, #1
 8004eae:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8004eb0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004eba:	e002      	b.n	8004ec2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ebc:	4b05      	ldr	r3, [pc, #20]	; (8004ed4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004ebe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ec0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3740      	adds	r7, #64	; 0x40
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ece:	bf00      	nop
 8004ed0:	40023800 	.word	0x40023800
 8004ed4:	00f42400 	.word	0x00f42400
 8004ed8:	017d7840 	.word	0x017d7840

08004edc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004edc:	b480      	push	{r7}
 8004ede:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ee0:	4b03      	ldr	r3, [pc, #12]	; (8004ef0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr
 8004eee:	bf00      	nop
 8004ef0:	20003f1c 	.word	0x20003f1c

08004ef4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ef8:	f7ff fff0 	bl	8004edc <HAL_RCC_GetHCLKFreq>
 8004efc:	4602      	mov	r2, r0
 8004efe:	4b05      	ldr	r3, [pc, #20]	; (8004f14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	0a9b      	lsrs	r3, r3, #10
 8004f04:	f003 0307 	and.w	r3, r3, #7
 8004f08:	4903      	ldr	r1, [pc, #12]	; (8004f18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f0a:	5ccb      	ldrb	r3, [r1, r3]
 8004f0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	40023800 	.word	0x40023800
 8004f18:	08008e9c 	.word	0x08008e9c

08004f1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004f20:	f7ff ffdc 	bl	8004edc <HAL_RCC_GetHCLKFreq>
 8004f24:	4602      	mov	r2, r0
 8004f26:	4b05      	ldr	r3, [pc, #20]	; (8004f3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	0b5b      	lsrs	r3, r3, #13
 8004f2c:	f003 0307 	and.w	r3, r3, #7
 8004f30:	4903      	ldr	r1, [pc, #12]	; (8004f40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f32:	5ccb      	ldrb	r3, [r1, r3]
 8004f34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	40023800 	.word	0x40023800
 8004f40:	08008e9c 	.word	0x08008e9c

08004f44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b088      	sub	sp, #32
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004f50:	2300      	movs	r3, #0
 8004f52:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004f54:	2300      	movs	r3, #0
 8004f56:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0301 	and.w	r3, r3, #1
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d012      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004f6c:	4b69      	ldr	r3, [pc, #420]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	4a68      	ldr	r2, [pc, #416]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f72:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004f76:	6093      	str	r3, [r2, #8]
 8004f78:	4b66      	ldr	r3, [pc, #408]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f7a:	689a      	ldr	r2, [r3, #8]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f80:	4964      	ldr	r1, [pc, #400]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d017      	beq.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f9e:	4b5d      	ldr	r3, [pc, #372]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fa4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fac:	4959      	ldr	r1, [pc, #356]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fbc:	d101      	bne.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d101      	bne.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d017      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004fda:	4b4e      	ldr	r3, [pc, #312]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fe0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe8:	494a      	ldr	r1, [pc, #296]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ff8:	d101      	bne.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005006:	2301      	movs	r3, #1
 8005008:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005016:	2301      	movs	r3, #1
 8005018:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0320 	and.w	r3, r3, #32
 8005022:	2b00      	cmp	r3, #0
 8005024:	f000 808b 	beq.w	800513e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005028:	4b3a      	ldr	r3, [pc, #232]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800502a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502c:	4a39      	ldr	r2, [pc, #228]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800502e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005032:	6413      	str	r3, [r2, #64]	; 0x40
 8005034:	4b37      	ldr	r3, [pc, #220]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005038:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800503c:	60bb      	str	r3, [r7, #8]
 800503e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005040:	4b35      	ldr	r3, [pc, #212]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a34      	ldr	r2, [pc, #208]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005046:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800504a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800504c:	f7fe fba0 	bl	8003790 <HAL_GetTick>
 8005050:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005052:	e008      	b.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005054:	f7fe fb9c 	bl	8003790 <HAL_GetTick>
 8005058:	4602      	mov	r2, r0
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	2b64      	cmp	r3, #100	; 0x64
 8005060:	d901      	bls.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e38f      	b.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005066:	4b2c      	ldr	r3, [pc, #176]	; (8005118 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800506e:	2b00      	cmp	r3, #0
 8005070:	d0f0      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005072:	4b28      	ldr	r3, [pc, #160]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005076:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800507a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d035      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	429a      	cmp	r2, r3
 800508e:	d02e      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005090:	4b20      	ldr	r3, [pc, #128]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005094:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005098:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800509a:	4b1e      	ldr	r3, [pc, #120]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800509c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800509e:	4a1d      	ldr	r2, [pc, #116]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050a4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80050a6:	4b1b      	ldr	r3, [pc, #108]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050aa:	4a1a      	ldr	r2, [pc, #104]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050b0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80050b2:	4a18      	ldr	r2, [pc, #96]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80050b8:	4b16      	ldr	r3, [pc, #88]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050bc:	f003 0301 	and.w	r3, r3, #1
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d114      	bne.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c4:	f7fe fb64 	bl	8003790 <HAL_GetTick>
 80050c8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ca:	e00a      	b.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050cc:	f7fe fb60 	bl	8003790 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80050da:	4293      	cmp	r3, r2
 80050dc:	d901      	bls.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e351      	b.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050e2:	4b0c      	ldr	r3, [pc, #48]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050e6:	f003 0302 	and.w	r3, r3, #2
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d0ee      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050fa:	d111      	bne.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80050fc:	4b05      	ldr	r3, [pc, #20]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005108:	4b04      	ldr	r3, [pc, #16]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800510a:	400b      	ands	r3, r1
 800510c:	4901      	ldr	r1, [pc, #4]	; (8005114 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800510e:	4313      	orrs	r3, r2
 8005110:	608b      	str	r3, [r1, #8]
 8005112:	e00b      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005114:	40023800 	.word	0x40023800
 8005118:	40007000 	.word	0x40007000
 800511c:	0ffffcff 	.word	0x0ffffcff
 8005120:	4bac      	ldr	r3, [pc, #688]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	4aab      	ldr	r2, [pc, #684]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005126:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800512a:	6093      	str	r3, [r2, #8]
 800512c:	4ba9      	ldr	r3, [pc, #676]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800512e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005138:	49a6      	ldr	r1, [pc, #664]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800513a:	4313      	orrs	r3, r2
 800513c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0310 	and.w	r3, r3, #16
 8005146:	2b00      	cmp	r3, #0
 8005148:	d010      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800514a:	4ba2      	ldr	r3, [pc, #648]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800514c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005150:	4aa0      	ldr	r2, [pc, #640]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005152:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005156:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800515a:	4b9e      	ldr	r3, [pc, #632]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800515c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005164:	499b      	ldr	r1, [pc, #620]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005166:	4313      	orrs	r3, r2
 8005168:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00a      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005178:	4b96      	ldr	r3, [pc, #600]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800517a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800517e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005186:	4993      	ldr	r1, [pc, #588]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005188:	4313      	orrs	r3, r2
 800518a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00a      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800519a:	4b8e      	ldr	r3, [pc, #568]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800519c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051a0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051a8:	498a      	ldr	r1, [pc, #552]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051aa:	4313      	orrs	r3, r2
 80051ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d00a      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80051bc:	4b85      	ldr	r3, [pc, #532]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051c2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051ca:	4982      	ldr	r1, [pc, #520]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051cc:	4313      	orrs	r3, r2
 80051ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00a      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051de:	4b7d      	ldr	r3, [pc, #500]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051e4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ec:	4979      	ldr	r1, [pc, #484]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00a      	beq.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005200:	4b74      	ldr	r3, [pc, #464]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005206:	f023 0203 	bic.w	r2, r3, #3
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800520e:	4971      	ldr	r1, [pc, #452]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005210:	4313      	orrs	r3, r2
 8005212:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800521e:	2b00      	cmp	r3, #0
 8005220:	d00a      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005222:	4b6c      	ldr	r3, [pc, #432]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005228:	f023 020c 	bic.w	r2, r3, #12
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005230:	4968      	ldr	r1, [pc, #416]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005232:	4313      	orrs	r3, r2
 8005234:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005240:	2b00      	cmp	r3, #0
 8005242:	d00a      	beq.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005244:	4b63      	ldr	r3, [pc, #396]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800524a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005252:	4960      	ldr	r1, [pc, #384]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005254:	4313      	orrs	r3, r2
 8005256:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00a      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005266:	4b5b      	ldr	r3, [pc, #364]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005268:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800526c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005274:	4957      	ldr	r1, [pc, #348]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005276:	4313      	orrs	r3, r2
 8005278:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005284:	2b00      	cmp	r3, #0
 8005286:	d00a      	beq.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005288:	4b52      	ldr	r3, [pc, #328]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800528a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800528e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005296:	494f      	ldr	r1, [pc, #316]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005298:	4313      	orrs	r3, r2
 800529a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d00a      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80052aa:	4b4a      	ldr	r3, [pc, #296]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052b0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052b8:	4946      	ldr	r1, [pc, #280]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052ba:	4313      	orrs	r3, r2
 80052bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d00a      	beq.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80052cc:	4b41      	ldr	r3, [pc, #260]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052d2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052da:	493e      	ldr	r1, [pc, #248]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00a      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80052ee:	4b39      	ldr	r3, [pc, #228]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052f4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052fc:	4935      	ldr	r1, [pc, #212]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052fe:	4313      	orrs	r3, r2
 8005300:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00a      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005310:	4b30      	ldr	r3, [pc, #192]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005316:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800531e:	492d      	ldr	r1, [pc, #180]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005320:	4313      	orrs	r3, r2
 8005322:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d011      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005332:	4b28      	ldr	r3, [pc, #160]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005338:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005340:	4924      	ldr	r1, [pc, #144]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005342:	4313      	orrs	r3, r2
 8005344:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800534c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005350:	d101      	bne.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005352:	2301      	movs	r3, #1
 8005354:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0308 	and.w	r3, r3, #8
 800535e:	2b00      	cmp	r3, #0
 8005360:	d001      	beq.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005362:	2301      	movs	r3, #1
 8005364:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00a      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005372:	4b18      	ldr	r3, [pc, #96]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005374:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005378:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005380:	4914      	ldr	r1, [pc, #80]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005382:	4313      	orrs	r3, r2
 8005384:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005390:	2b00      	cmp	r3, #0
 8005392:	d00b      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005394:	4b0f      	ldr	r3, [pc, #60]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005396:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800539a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053a4:	490b      	ldr	r1, [pc, #44]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053a6:	4313      	orrs	r3, r2
 80053a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d00f      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80053b8:	4b06      	ldr	r3, [pc, #24]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053be:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053c8:	4902      	ldr	r1, [pc, #8]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80053d0:	e002      	b.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80053d2:	bf00      	nop
 80053d4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00b      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80053e4:	4b8a      	ldr	r3, [pc, #552]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053ea:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053f4:	4986      	ldr	r1, [pc, #536]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d00b      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005408:	4b81      	ldr	r3, [pc, #516]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800540a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800540e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005418:	497d      	ldr	r1, [pc, #500]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800541a:	4313      	orrs	r3, r2
 800541c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005420:	69fb      	ldr	r3, [r7, #28]
 8005422:	2b01      	cmp	r3, #1
 8005424:	d006      	beq.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800542e:	2b00      	cmp	r3, #0
 8005430:	f000 80d6 	beq.w	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005434:	4b76      	ldr	r3, [pc, #472]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a75      	ldr	r2, [pc, #468]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800543a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800543e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005440:	f7fe f9a6 	bl	8003790 <HAL_GetTick>
 8005444:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005446:	e008      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005448:	f7fe f9a2 	bl	8003790 <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	2b64      	cmp	r3, #100	; 0x64
 8005454:	d901      	bls.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e195      	b.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800545a:	4b6d      	ldr	r3, [pc, #436]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1f0      	bne.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	2b00      	cmp	r3, #0
 8005470:	d021      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005476:	2b00      	cmp	r3, #0
 8005478:	d11d      	bne.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800547a:	4b65      	ldr	r3, [pc, #404]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800547c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005480:	0c1b      	lsrs	r3, r3, #16
 8005482:	f003 0303 	and.w	r3, r3, #3
 8005486:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005488:	4b61      	ldr	r3, [pc, #388]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800548a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800548e:	0e1b      	lsrs	r3, r3, #24
 8005490:	f003 030f 	and.w	r3, r3, #15
 8005494:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	019a      	lsls	r2, r3, #6
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	041b      	lsls	r3, r3, #16
 80054a0:	431a      	orrs	r2, r3
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	061b      	lsls	r3, r3, #24
 80054a6:	431a      	orrs	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	071b      	lsls	r3, r3, #28
 80054ae:	4958      	ldr	r1, [pc, #352]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054b0:	4313      	orrs	r3, r2
 80054b2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d004      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x588>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054ca:	d00a      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d02e      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054e0:	d129      	bne.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80054e2:	4b4b      	ldr	r3, [pc, #300]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054e8:	0c1b      	lsrs	r3, r3, #16
 80054ea:	f003 0303 	and.w	r3, r3, #3
 80054ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80054f0:	4b47      	ldr	r3, [pc, #284]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054f6:	0f1b      	lsrs	r3, r3, #28
 80054f8:	f003 0307 	and.w	r3, r3, #7
 80054fc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	019a      	lsls	r2, r3, #6
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	041b      	lsls	r3, r3, #16
 8005508:	431a      	orrs	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	061b      	lsls	r3, r3, #24
 8005510:	431a      	orrs	r2, r3
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	071b      	lsls	r3, r3, #28
 8005516:	493e      	ldr	r1, [pc, #248]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005518:	4313      	orrs	r3, r2
 800551a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800551e:	4b3c      	ldr	r3, [pc, #240]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005520:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005524:	f023 021f 	bic.w	r2, r3, #31
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552c:	3b01      	subs	r3, #1
 800552e:	4938      	ldr	r1, [pc, #224]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005530:	4313      	orrs	r3, r2
 8005532:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d01d      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005542:	4b33      	ldr	r3, [pc, #204]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005544:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005548:	0e1b      	lsrs	r3, r3, #24
 800554a:	f003 030f 	and.w	r3, r3, #15
 800554e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005550:	4b2f      	ldr	r3, [pc, #188]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005552:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005556:	0f1b      	lsrs	r3, r3, #28
 8005558:	f003 0307 	and.w	r3, r3, #7
 800555c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	019a      	lsls	r2, r3, #6
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	691b      	ldr	r3, [r3, #16]
 8005568:	041b      	lsls	r3, r3, #16
 800556a:	431a      	orrs	r2, r3
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	061b      	lsls	r3, r3, #24
 8005570:	431a      	orrs	r2, r3
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	071b      	lsls	r3, r3, #28
 8005576:	4926      	ldr	r1, [pc, #152]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005578:	4313      	orrs	r3, r2
 800557a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d011      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	019a      	lsls	r2, r3, #6
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	691b      	ldr	r3, [r3, #16]
 8005594:	041b      	lsls	r3, r3, #16
 8005596:	431a      	orrs	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	061b      	lsls	r3, r3, #24
 800559e:	431a      	orrs	r2, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	071b      	lsls	r3, r3, #28
 80055a6:	491a      	ldr	r1, [pc, #104]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80055ae:	4b18      	ldr	r3, [pc, #96]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a17      	ldr	r2, [pc, #92]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055b4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80055b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055ba:	f7fe f8e9 	bl	8003790 <HAL_GetTick>
 80055be:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80055c0:	e008      	b.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80055c2:	f7fe f8e5 	bl	8003790 <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	2b64      	cmp	r3, #100	; 0x64
 80055ce:	d901      	bls.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e0d8      	b.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80055d4:	4b0e      	ldr	r3, [pc, #56]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d0f0      	beq.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80055e0:	69bb      	ldr	r3, [r7, #24]
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	f040 80ce 	bne.w	8005784 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80055e8:	4b09      	ldr	r3, [pc, #36]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a08      	ldr	r2, [pc, #32]	; (8005610 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055f4:	f7fe f8cc 	bl	8003790 <HAL_GetTick>
 80055f8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80055fa:	e00b      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80055fc:	f7fe f8c8 	bl	8003790 <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b64      	cmp	r3, #100	; 0x64
 8005608:	d904      	bls.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e0bb      	b.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800560e:	bf00      	nop
 8005610:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005614:	4b5e      	ldr	r3, [pc, #376]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800561c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005620:	d0ec      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d003      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005632:	2b00      	cmp	r3, #0
 8005634:	d009      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800563e:	2b00      	cmp	r3, #0
 8005640:	d02e      	beq.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005646:	2b00      	cmp	r3, #0
 8005648:	d12a      	bne.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800564a:	4b51      	ldr	r3, [pc, #324]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800564c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005650:	0c1b      	lsrs	r3, r3, #16
 8005652:	f003 0303 	and.w	r3, r3, #3
 8005656:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005658:	4b4d      	ldr	r3, [pc, #308]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800565a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800565e:	0f1b      	lsrs	r3, r3, #28
 8005660:	f003 0307 	and.w	r3, r3, #7
 8005664:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	019a      	lsls	r2, r3, #6
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	041b      	lsls	r3, r3, #16
 8005670:	431a      	orrs	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	699b      	ldr	r3, [r3, #24]
 8005676:	061b      	lsls	r3, r3, #24
 8005678:	431a      	orrs	r2, r3
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	071b      	lsls	r3, r3, #28
 800567e:	4944      	ldr	r1, [pc, #272]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005680:	4313      	orrs	r3, r2
 8005682:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005686:	4b42      	ldr	r3, [pc, #264]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005688:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800568c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005694:	3b01      	subs	r3, #1
 8005696:	021b      	lsls	r3, r3, #8
 8005698:	493d      	ldr	r1, [pc, #244]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800569a:	4313      	orrs	r3, r2
 800569c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d022      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80056b4:	d11d      	bne.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80056b6:	4b36      	ldr	r3, [pc, #216]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056bc:	0e1b      	lsrs	r3, r3, #24
 80056be:	f003 030f 	and.w	r3, r3, #15
 80056c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80056c4:	4b32      	ldr	r3, [pc, #200]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056ca:	0f1b      	lsrs	r3, r3, #28
 80056cc:	f003 0307 	and.w	r3, r3, #7
 80056d0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	695b      	ldr	r3, [r3, #20]
 80056d6:	019a      	lsls	r2, r3, #6
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a1b      	ldr	r3, [r3, #32]
 80056dc:	041b      	lsls	r3, r3, #16
 80056de:	431a      	orrs	r2, r3
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	061b      	lsls	r3, r3, #24
 80056e4:	431a      	orrs	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	071b      	lsls	r3, r3, #28
 80056ea:	4929      	ldr	r1, [pc, #164]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056ec:	4313      	orrs	r3, r2
 80056ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 0308 	and.w	r3, r3, #8
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d028      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80056fe:	4b24      	ldr	r3, [pc, #144]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005700:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005704:	0e1b      	lsrs	r3, r3, #24
 8005706:	f003 030f 	and.w	r3, r3, #15
 800570a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800570c:	4b20      	ldr	r3, [pc, #128]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800570e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005712:	0c1b      	lsrs	r3, r3, #16
 8005714:	f003 0303 	and.w	r3, r3, #3
 8005718:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	695b      	ldr	r3, [r3, #20]
 800571e:	019a      	lsls	r2, r3, #6
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	041b      	lsls	r3, r3, #16
 8005724:	431a      	orrs	r2, r3
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	061b      	lsls	r3, r3, #24
 800572a:	431a      	orrs	r2, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	69db      	ldr	r3, [r3, #28]
 8005730:	071b      	lsls	r3, r3, #28
 8005732:	4917      	ldr	r1, [pc, #92]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005734:	4313      	orrs	r3, r2
 8005736:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800573a:	4b15      	ldr	r3, [pc, #84]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800573c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005740:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005748:	4911      	ldr	r1, [pc, #68]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800574a:	4313      	orrs	r3, r2
 800574c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005750:	4b0f      	ldr	r3, [pc, #60]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a0e      	ldr	r2, [pc, #56]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005756:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800575a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800575c:	f7fe f818 	bl	8003790 <HAL_GetTick>
 8005760:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005762:	e008      	b.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005764:	f7fe f814 	bl	8003790 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b64      	cmp	r3, #100	; 0x64
 8005770:	d901      	bls.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e007      	b.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005776:	4b06      	ldr	r3, [pc, #24]	; (8005790 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800577e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005782:	d1ef      	bne.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3720      	adds	r7, #32
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	40023800 	.word	0x40023800

08005794 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b084      	sub	sp, #16
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d101      	bne.n	80057a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e09d      	b.n	80058e2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d108      	bne.n	80057c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057b6:	d009      	beq.n	80057cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	61da      	str	r2, [r3, #28]
 80057be:	e005      	b.n	80057cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2200      	movs	r2, #0
 80057c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d106      	bne.n	80057ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7fb fc0e 	bl	8001008 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2202      	movs	r2, #2
 80057f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005802:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800580c:	d902      	bls.n	8005814 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800580e:	2300      	movs	r3, #0
 8005810:	60fb      	str	r3, [r7, #12]
 8005812:	e002      	b.n	800581a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005814:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005818:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005822:	d007      	beq.n	8005834 <HAL_SPI_Init+0xa0>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800582c:	d002      	beq.n	8005834 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005844:	431a      	orrs	r2, r3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	f003 0302 	and.w	r3, r3, #2
 800584e:	431a      	orrs	r2, r3
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	695b      	ldr	r3, [r3, #20]
 8005854:	f003 0301 	and.w	r3, r3, #1
 8005858:	431a      	orrs	r2, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005862:	431a      	orrs	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	69db      	ldr	r3, [r3, #28]
 8005868:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800586c:	431a      	orrs	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a1b      	ldr	r3, [r3, #32]
 8005872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005876:	ea42 0103 	orr.w	r1, r2, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800587e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	430a      	orrs	r2, r1
 8005888:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	699b      	ldr	r3, [r3, #24]
 800588e:	0c1b      	lsrs	r3, r3, #16
 8005890:	f003 0204 	and.w	r2, r3, #4
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005898:	f003 0310 	and.w	r3, r3, #16
 800589c:	431a      	orrs	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058a2:	f003 0308 	and.w	r3, r3, #8
 80058a6:	431a      	orrs	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80058b0:	ea42 0103 	orr.w	r1, r2, r3
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	430a      	orrs	r2, r1
 80058c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	69da      	ldr	r2, [r3, #28]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3710      	adds	r7, #16
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}

080058ea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b088      	sub	sp, #32
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	60f8      	str	r0, [r7, #12]
 80058f2:	60b9      	str	r1, [r7, #8]
 80058f4:	603b      	str	r3, [r7, #0]
 80058f6:	4613      	mov	r3, r2
 80058f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058fa:	2300      	movs	r3, #0
 80058fc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005904:	2b01      	cmp	r3, #1
 8005906:	d101      	bne.n	800590c <HAL_SPI_Transmit+0x22>
 8005908:	2302      	movs	r3, #2
 800590a:	e158      	b.n	8005bbe <HAL_SPI_Transmit+0x2d4>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005914:	f7fd ff3c 	bl	8003790 <HAL_GetTick>
 8005918:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800591a:	88fb      	ldrh	r3, [r7, #6]
 800591c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005924:	b2db      	uxtb	r3, r3
 8005926:	2b01      	cmp	r3, #1
 8005928:	d002      	beq.n	8005930 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800592a:	2302      	movs	r3, #2
 800592c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800592e:	e13d      	b.n	8005bac <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d002      	beq.n	800593c <HAL_SPI_Transmit+0x52>
 8005936:	88fb      	ldrh	r3, [r7, #6]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d102      	bne.n	8005942 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005940:	e134      	b.n	8005bac <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2203      	movs	r2, #3
 8005946:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	88fa      	ldrh	r2, [r7, #6]
 800595a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	88fa      	ldrh	r2, [r7, #6]
 8005960:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800598c:	d10f      	bne.n	80059ae <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800599c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059b8:	2b40      	cmp	r3, #64	; 0x40
 80059ba:	d007      	beq.n	80059cc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059d4:	d94b      	bls.n	8005a6e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d002      	beq.n	80059e4 <HAL_SPI_Transmit+0xfa>
 80059de:	8afb      	ldrh	r3, [r7, #22]
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d13e      	bne.n	8005a62 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e8:	881a      	ldrh	r2, [r3, #0]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f4:	1c9a      	adds	r2, r3, #2
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	3b01      	subs	r3, #1
 8005a02:	b29a      	uxth	r2, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a08:	e02b      	b.n	8005a62 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b02      	cmp	r3, #2
 8005a16:	d112      	bne.n	8005a3e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a1c:	881a      	ldrh	r2, [r3, #0]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a28:	1c9a      	adds	r2, r3, #2
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	3b01      	subs	r3, #1
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a3c:	e011      	b.n	8005a62 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a3e:	f7fd fea7 	bl	8003790 <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	683a      	ldr	r2, [r7, #0]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d803      	bhi.n	8005a56 <HAL_SPI_Transmit+0x16c>
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a54:	d102      	bne.n	8005a5c <HAL_SPI_Transmit+0x172>
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d102      	bne.n	8005a62 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a60:	e0a4      	b.n	8005bac <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1ce      	bne.n	8005a0a <HAL_SPI_Transmit+0x120>
 8005a6c:	e07c      	b.n	8005b68 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d002      	beq.n	8005a7c <HAL_SPI_Transmit+0x192>
 8005a76:	8afb      	ldrh	r3, [r7, #22]
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d170      	bne.n	8005b5e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d912      	bls.n	8005aac <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8a:	881a      	ldrh	r2, [r3, #0]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a96:	1c9a      	adds	r2, r3, #2
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	3b02      	subs	r3, #2
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005aaa:	e058      	b.n	8005b5e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	330c      	adds	r3, #12
 8005ab6:	7812      	ldrb	r2, [r2, #0]
 8005ab8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005abe:	1c5a      	adds	r2, r3, #1
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	3b01      	subs	r3, #1
 8005acc:	b29a      	uxth	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005ad2:	e044      	b.n	8005b5e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f003 0302 	and.w	r3, r3, #2
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d12b      	bne.n	8005b3a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d912      	bls.n	8005b12 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af0:	881a      	ldrh	r2, [r3, #0]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005afc:	1c9a      	adds	r2, r3, #2
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	3b02      	subs	r3, #2
 8005b0a:	b29a      	uxth	r2, r3
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b10:	e025      	b.n	8005b5e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	330c      	adds	r3, #12
 8005b1c:	7812      	ldrb	r2, [r2, #0]
 8005b1e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b24:	1c5a      	adds	r2, r3, #1
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	3b01      	subs	r3, #1
 8005b32:	b29a      	uxth	r2, r3
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b38:	e011      	b.n	8005b5e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b3a:	f7fd fe29 	bl	8003790 <HAL_GetTick>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	69bb      	ldr	r3, [r7, #24]
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	683a      	ldr	r2, [r7, #0]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d803      	bhi.n	8005b52 <HAL_SPI_Transmit+0x268>
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b50:	d102      	bne.n	8005b58 <HAL_SPI_Transmit+0x26e>
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d102      	bne.n	8005b5e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005b5c:	e026      	b.n	8005bac <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1b5      	bne.n	8005ad4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	6839      	ldr	r1, [r7, #0]
 8005b6c:	68f8      	ldr	r0, [r7, #12]
 8005b6e:	f000 fd07 	bl	8006580 <SPI_EndRxTxTransaction>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d002      	beq.n	8005b7e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2220      	movs	r2, #32
 8005b7c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10a      	bne.n	8005b9c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b86:	2300      	movs	r3, #0
 8005b88:	613b      	str	r3, [r7, #16]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	613b      	str	r3, [r7, #16]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	613b      	str	r3, [r7, #16]
 8005b9a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d002      	beq.n	8005baa <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	77fb      	strb	r3, [r7, #31]
 8005ba8:	e000      	b.n	8005bac <HAL_SPI_Transmit+0x2c2>
  }

error:
 8005baa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005bbc:	7ffb      	ldrb	r3, [r7, #31]
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3720      	adds	r7, #32
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}

08005bc6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bc6:	b580      	push	{r7, lr}
 8005bc8:	b088      	sub	sp, #32
 8005bca:	af02      	add	r7, sp, #8
 8005bcc:	60f8      	str	r0, [r7, #12]
 8005bce:	60b9      	str	r1, [r7, #8]
 8005bd0:	603b      	str	r3, [r7, #0]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005be2:	d112      	bne.n	8005c0a <HAL_SPI_Receive+0x44>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d10e      	bne.n	8005c0a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2204      	movs	r2, #4
 8005bf0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005bf4:	88fa      	ldrh	r2, [r7, #6]
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	9300      	str	r3, [sp, #0]
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	68ba      	ldr	r2, [r7, #8]
 8005bfe:	68b9      	ldr	r1, [r7, #8]
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f000 f910 	bl	8005e26 <HAL_SPI_TransmitReceive>
 8005c06:	4603      	mov	r3, r0
 8005c08:	e109      	b.n	8005e1e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d101      	bne.n	8005c18 <HAL_SPI_Receive+0x52>
 8005c14:	2302      	movs	r3, #2
 8005c16:	e102      	b.n	8005e1e <HAL_SPI_Receive+0x258>
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c20:	f7fd fdb6 	bl	8003790 <HAL_GetTick>
 8005c24:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d002      	beq.n	8005c38 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005c32:	2302      	movs	r3, #2
 8005c34:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c36:	e0e9      	b.n	8005e0c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d002      	beq.n	8005c44 <HAL_SPI_Receive+0x7e>
 8005c3e:	88fb      	ldrh	r3, [r7, #6]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d102      	bne.n	8005c4a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c48:	e0e0      	b.n	8005e0c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2204      	movs	r2, #4
 8005c4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	68ba      	ldr	r2, [r7, #8]
 8005c5c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	88fa      	ldrh	r2, [r7, #6]
 8005c62:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	88fa      	ldrh	r2, [r7, #6]
 8005c6a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2200      	movs	r2, #0
 8005c72:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2200      	movs	r2, #0
 8005c78:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c94:	d908      	bls.n	8005ca8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	685a      	ldr	r2, [r3, #4]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005ca4:	605a      	str	r2, [r3, #4]
 8005ca6:	e007      	b.n	8005cb8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	685a      	ldr	r2, [r3, #4]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005cb6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cc0:	d10f      	bne.n	8005ce2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cd0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005ce0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cec:	2b40      	cmp	r3, #64	; 0x40
 8005cee:	d007      	beq.n	8005d00 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cfe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d08:	d867      	bhi.n	8005dda <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005d0a:	e030      	b.n	8005d6e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d117      	bne.n	8005d4a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f103 020c 	add.w	r2, r3, #12
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d26:	7812      	ldrb	r2, [r2, #0]
 8005d28:	b2d2      	uxtb	r2, r2
 8005d2a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d30:	1c5a      	adds	r2, r3, #1
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	3b01      	subs	r3, #1
 8005d40:	b29a      	uxth	r2, r3
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005d48:	e011      	b.n	8005d6e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d4a:	f7fd fd21 	bl	8003790 <HAL_GetTick>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	683a      	ldr	r2, [r7, #0]
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d803      	bhi.n	8005d62 <HAL_SPI_Receive+0x19c>
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d60:	d102      	bne.n	8005d68 <HAL_SPI_Receive+0x1a2>
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d102      	bne.n	8005d6e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005d6c:	e04e      	b.n	8005e0c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1c8      	bne.n	8005d0c <HAL_SPI_Receive+0x146>
 8005d7a:	e034      	b.n	8005de6 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d115      	bne.n	8005db6 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68da      	ldr	r2, [r3, #12]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d94:	b292      	uxth	r2, r2
 8005d96:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d9c:	1c9a      	adds	r2, r3, #2
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	3b01      	subs	r3, #1
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005db4:	e011      	b.n	8005dda <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005db6:	f7fd fceb 	bl	8003790 <HAL_GetTick>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	1ad3      	subs	r3, r2, r3
 8005dc0:	683a      	ldr	r2, [r7, #0]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d803      	bhi.n	8005dce <HAL_SPI_Receive+0x208>
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dcc:	d102      	bne.n	8005dd4 <HAL_SPI_Receive+0x20e>
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d102      	bne.n	8005dda <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005dd8:	e018      	b.n	8005e0c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d1ca      	bne.n	8005d7c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	6839      	ldr	r1, [r7, #0]
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f000 fb4c 	bl	8006488 <SPI_EndRxTransaction>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d002      	beq.n	8005dfc <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2220      	movs	r2, #32
 8005dfa:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d002      	beq.n	8005e0a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	75fb      	strb	r3, [r7, #23]
 8005e08:	e000      	b.n	8005e0c <HAL_SPI_Receive+0x246>
  }

error :
 8005e0a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2201      	movs	r2, #1
 8005e10:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005e1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3718      	adds	r7, #24
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}

08005e26 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005e26:	b580      	push	{r7, lr}
 8005e28:	b08a      	sub	sp, #40	; 0x28
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	60f8      	str	r0, [r7, #12]
 8005e2e:	60b9      	str	r1, [r7, #8]
 8005e30:	607a      	str	r2, [r7, #4]
 8005e32:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005e34:	2301      	movs	r3, #1
 8005e36:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d101      	bne.n	8005e4c <HAL_SPI_TransmitReceive+0x26>
 8005e48:	2302      	movs	r3, #2
 8005e4a:	e1fb      	b.n	8006244 <HAL_SPI_TransmitReceive+0x41e>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e54:	f7fd fc9c 	bl	8003790 <HAL_GetTick>
 8005e58:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e60:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005e68:	887b      	ldrh	r3, [r7, #2]
 8005e6a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005e6c:	887b      	ldrh	r3, [r7, #2]
 8005e6e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005e70:	7efb      	ldrb	r3, [r7, #27]
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d00e      	beq.n	8005e94 <HAL_SPI_TransmitReceive+0x6e>
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e7c:	d106      	bne.n	8005e8c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d102      	bne.n	8005e8c <HAL_SPI_TransmitReceive+0x66>
 8005e86:	7efb      	ldrb	r3, [r7, #27]
 8005e88:	2b04      	cmp	r3, #4
 8005e8a:	d003      	beq.n	8005e94 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005e8c:	2302      	movs	r3, #2
 8005e8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005e92:	e1cd      	b.n	8006230 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d005      	beq.n	8005ea6 <HAL_SPI_TransmitReceive+0x80>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d002      	beq.n	8005ea6 <HAL_SPI_TransmitReceive+0x80>
 8005ea0:	887b      	ldrh	r3, [r7, #2]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d103      	bne.n	8005eae <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005eac:	e1c0      	b.n	8006230 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b04      	cmp	r3, #4
 8005eb8:	d003      	beq.n	8005ec2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2205      	movs	r2, #5
 8005ebe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	887a      	ldrh	r2, [r7, #2]
 8005ed2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	887a      	ldrh	r2, [r7, #2]
 8005eda:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	68ba      	ldr	r2, [r7, #8]
 8005ee2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	887a      	ldrh	r2, [r7, #2]
 8005ee8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	887a      	ldrh	r2, [r7, #2]
 8005eee:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005f04:	d802      	bhi.n	8005f0c <HAL_SPI_TransmitReceive+0xe6>
 8005f06:	8a3b      	ldrh	r3, [r7, #16]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d908      	bls.n	8005f1e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	685a      	ldr	r2, [r3, #4]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005f1a:	605a      	str	r2, [r3, #4]
 8005f1c:	e007      	b.n	8005f2e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	685a      	ldr	r2, [r3, #4]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f2c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f38:	2b40      	cmp	r3, #64	; 0x40
 8005f3a:	d007      	beq.n	8005f4c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005f54:	d97c      	bls.n	8006050 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d002      	beq.n	8005f64 <HAL_SPI_TransmitReceive+0x13e>
 8005f5e:	8a7b      	ldrh	r3, [r7, #18]
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d169      	bne.n	8006038 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f68:	881a      	ldrh	r2, [r3, #0]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f74:	1c9a      	adds	r2, r3, #2
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	3b01      	subs	r3, #1
 8005f82:	b29a      	uxth	r2, r3
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f88:	e056      	b.n	8006038 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	f003 0302 	and.w	r3, r3, #2
 8005f94:	2b02      	cmp	r3, #2
 8005f96:	d11b      	bne.n	8005fd0 <HAL_SPI_TransmitReceive+0x1aa>
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d016      	beq.n	8005fd0 <HAL_SPI_TransmitReceive+0x1aa>
 8005fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d113      	bne.n	8005fd0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fac:	881a      	ldrh	r2, [r3, #0]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fb8:	1c9a      	adds	r2, r3, #2
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	3b01      	subs	r3, #1
 8005fc6:	b29a      	uxth	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f003 0301 	and.w	r3, r3, #1
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d11c      	bne.n	8006018 <HAL_SPI_TransmitReceive+0x1f2>
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d016      	beq.n	8006018 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68da      	ldr	r2, [r3, #12]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff4:	b292      	uxth	r2, r2
 8005ff6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ffc:	1c9a      	adds	r2, r3, #2
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006008:	b29b      	uxth	r3, r3
 800600a:	3b01      	subs	r3, #1
 800600c:	b29a      	uxth	r2, r3
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006014:	2301      	movs	r3, #1
 8006016:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006018:	f7fd fbba 	bl	8003790 <HAL_GetTick>
 800601c:	4602      	mov	r2, r0
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006024:	429a      	cmp	r2, r3
 8006026:	d807      	bhi.n	8006038 <HAL_SPI_TransmitReceive+0x212>
 8006028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800602a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800602e:	d003      	beq.n	8006038 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006030:	2303      	movs	r3, #3
 8006032:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006036:	e0fb      	b.n	8006230 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800603c:	b29b      	uxth	r3, r3
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1a3      	bne.n	8005f8a <HAL_SPI_TransmitReceive+0x164>
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006048:	b29b      	uxth	r3, r3
 800604a:	2b00      	cmp	r3, #0
 800604c:	d19d      	bne.n	8005f8a <HAL_SPI_TransmitReceive+0x164>
 800604e:	e0df      	b.n	8006210 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d003      	beq.n	8006060 <HAL_SPI_TransmitReceive+0x23a>
 8006058:	8a7b      	ldrh	r3, [r7, #18]
 800605a:	2b01      	cmp	r3, #1
 800605c:	f040 80cb 	bne.w	80061f6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006064:	b29b      	uxth	r3, r3
 8006066:	2b01      	cmp	r3, #1
 8006068:	d912      	bls.n	8006090 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800606e:	881a      	ldrh	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800607a:	1c9a      	adds	r2, r3, #2
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006084:	b29b      	uxth	r3, r3
 8006086:	3b02      	subs	r3, #2
 8006088:	b29a      	uxth	r2, r3
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800608e:	e0b2      	b.n	80061f6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	330c      	adds	r3, #12
 800609a:	7812      	ldrb	r2, [r2, #0]
 800609c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a2:	1c5a      	adds	r2, r3, #1
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	3b01      	subs	r3, #1
 80060b0:	b29a      	uxth	r2, r3
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060b6:	e09e      	b.n	80061f6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	f003 0302 	and.w	r3, r3, #2
 80060c2:	2b02      	cmp	r3, #2
 80060c4:	d134      	bne.n	8006130 <HAL_SPI_TransmitReceive+0x30a>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d02f      	beq.n	8006130 <HAL_SPI_TransmitReceive+0x30a>
 80060d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d12c      	bne.n	8006130 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060da:	b29b      	uxth	r3, r3
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d912      	bls.n	8006106 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e4:	881a      	ldrh	r2, [r3, #0]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f0:	1c9a      	adds	r2, r3, #2
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	3b02      	subs	r3, #2
 80060fe:	b29a      	uxth	r2, r3
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006104:	e012      	b.n	800612c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	330c      	adds	r3, #12
 8006110:	7812      	ldrb	r2, [r2, #0]
 8006112:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006118:	1c5a      	adds	r2, r3, #1
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006122:	b29b      	uxth	r3, r3
 8006124:	3b01      	subs	r3, #1
 8006126:	b29a      	uxth	r2, r3
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800612c:	2300      	movs	r3, #0
 800612e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	f003 0301 	and.w	r3, r3, #1
 800613a:	2b01      	cmp	r3, #1
 800613c:	d148      	bne.n	80061d0 <HAL_SPI_TransmitReceive+0x3aa>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006144:	b29b      	uxth	r3, r3
 8006146:	2b00      	cmp	r3, #0
 8006148:	d042      	beq.n	80061d0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006150:	b29b      	uxth	r3, r3
 8006152:	2b01      	cmp	r3, #1
 8006154:	d923      	bls.n	800619e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68da      	ldr	r2, [r3, #12]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006160:	b292      	uxth	r2, r2
 8006162:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006168:	1c9a      	adds	r2, r3, #2
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006174:	b29b      	uxth	r3, r3
 8006176:	3b02      	subs	r3, #2
 8006178:	b29a      	uxth	r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006186:	b29b      	uxth	r3, r3
 8006188:	2b01      	cmp	r3, #1
 800618a:	d81f      	bhi.n	80061cc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	685a      	ldr	r2, [r3, #4]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800619a:	605a      	str	r2, [r3, #4]
 800619c:	e016      	b.n	80061cc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f103 020c 	add.w	r2, r3, #12
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061aa:	7812      	ldrb	r2, [r2, #0]
 80061ac:	b2d2      	uxtb	r2, r2
 80061ae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b4:	1c5a      	adds	r2, r3, #1
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	3b01      	subs	r3, #1
 80061c4:	b29a      	uxth	r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061cc:	2301      	movs	r3, #1
 80061ce:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80061d0:	f7fd fade 	bl	8003790 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061dc:	429a      	cmp	r2, r3
 80061de:	d803      	bhi.n	80061e8 <HAL_SPI_TransmitReceive+0x3c2>
 80061e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e6:	d102      	bne.n	80061ee <HAL_SPI_TransmitReceive+0x3c8>
 80061e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d103      	bne.n	80061f6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80061f4:	e01c      	b.n	8006230 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f47f af5b 	bne.w	80060b8 <HAL_SPI_TransmitReceive+0x292>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006208:	b29b      	uxth	r3, r3
 800620a:	2b00      	cmp	r3, #0
 800620c:	f47f af54 	bne.w	80060b8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006210:	69fa      	ldr	r2, [r7, #28]
 8006212:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006214:	68f8      	ldr	r0, [r7, #12]
 8006216:	f000 f9b3 	bl	8006580 <SPI_EndRxTxTransaction>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d006      	beq.n	800622e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2220      	movs	r2, #32
 800622a:	661a      	str	r2, [r3, #96]	; 0x60
 800622c:	e000      	b.n	8006230 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800622e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2200      	movs	r2, #0
 800623c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006240:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006244:	4618      	mov	r0, r3
 8006246:	3728      	adds	r7, #40	; 0x28
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}

0800624c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b088      	sub	sp, #32
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	603b      	str	r3, [r7, #0]
 8006258:	4613      	mov	r3, r2
 800625a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800625c:	f7fd fa98 	bl	8003790 <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006264:	1a9b      	subs	r3, r3, r2
 8006266:	683a      	ldr	r2, [r7, #0]
 8006268:	4413      	add	r3, r2
 800626a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800626c:	f7fd fa90 	bl	8003790 <HAL_GetTick>
 8006270:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006272:	4b39      	ldr	r3, [pc, #228]	; (8006358 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	015b      	lsls	r3, r3, #5
 8006278:	0d1b      	lsrs	r3, r3, #20
 800627a:	69fa      	ldr	r2, [r7, #28]
 800627c:	fb02 f303 	mul.w	r3, r2, r3
 8006280:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006282:	e054      	b.n	800632e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628a:	d050      	beq.n	800632e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800628c:	f7fd fa80 	bl	8003790 <HAL_GetTick>
 8006290:	4602      	mov	r2, r0
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	69fa      	ldr	r2, [r7, #28]
 8006298:	429a      	cmp	r2, r3
 800629a:	d902      	bls.n	80062a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d13d      	bne.n	800631e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	685a      	ldr	r2, [r3, #4]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80062b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062ba:	d111      	bne.n	80062e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062c4:	d004      	beq.n	80062d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062ce:	d107      	bne.n	80062e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062e8:	d10f      	bne.n	800630a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062f8:	601a      	str	r2, [r3, #0]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006308:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2201      	movs	r2, #1
 800630e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e017      	b.n	800634e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d101      	bne.n	8006328 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006324:	2300      	movs	r3, #0
 8006326:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	3b01      	subs	r3, #1
 800632c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	689a      	ldr	r2, [r3, #8]
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	4013      	ands	r3, r2
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	429a      	cmp	r2, r3
 800633c:	bf0c      	ite	eq
 800633e:	2301      	moveq	r3, #1
 8006340:	2300      	movne	r3, #0
 8006342:	b2db      	uxtb	r3, r3
 8006344:	461a      	mov	r2, r3
 8006346:	79fb      	ldrb	r3, [r7, #7]
 8006348:	429a      	cmp	r2, r3
 800634a:	d19b      	bne.n	8006284 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3720      	adds	r7, #32
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
 8006356:	bf00      	nop
 8006358:	20003f1c 	.word	0x20003f1c

0800635c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b08a      	sub	sp, #40	; 0x28
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
 8006368:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800636a:	2300      	movs	r3, #0
 800636c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800636e:	f7fd fa0f 	bl	8003790 <HAL_GetTick>
 8006372:	4602      	mov	r2, r0
 8006374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006376:	1a9b      	subs	r3, r3, r2
 8006378:	683a      	ldr	r2, [r7, #0]
 800637a:	4413      	add	r3, r2
 800637c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800637e:	f7fd fa07 	bl	8003790 <HAL_GetTick>
 8006382:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	330c      	adds	r3, #12
 800638a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800638c:	4b3d      	ldr	r3, [pc, #244]	; (8006484 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	4613      	mov	r3, r2
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	4413      	add	r3, r2
 8006396:	00da      	lsls	r2, r3, #3
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	0d1b      	lsrs	r3, r3, #20
 800639c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800639e:	fb02 f303 	mul.w	r3, r2, r3
 80063a2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80063a4:	e060      	b.n	8006468 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80063ac:	d107      	bne.n	80063be <SPI_WaitFifoStateUntilTimeout+0x62>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d104      	bne.n	80063be <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80063bc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063c4:	d050      	beq.n	8006468 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80063c6:	f7fd f9e3 	bl	8003790 <HAL_GetTick>
 80063ca:	4602      	mov	r2, r0
 80063cc:	6a3b      	ldr	r3, [r7, #32]
 80063ce:	1ad3      	subs	r3, r2, r3
 80063d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d902      	bls.n	80063dc <SPI_WaitFifoStateUntilTimeout+0x80>
 80063d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d13d      	bne.n	8006458 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	685a      	ldr	r2, [r3, #4]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80063ea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063f4:	d111      	bne.n	800641a <SPI_WaitFifoStateUntilTimeout+0xbe>
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063fe:	d004      	beq.n	800640a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006408:	d107      	bne.n	800641a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006418:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800641e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006422:	d10f      	bne.n	8006444 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006432:	601a      	str	r2, [r3, #0]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006442:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2200      	movs	r2, #0
 8006450:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	e010      	b.n	800647a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800645e:	2300      	movs	r3, #0
 8006460:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	3b01      	subs	r3, #1
 8006466:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	689a      	ldr	r2, [r3, #8]
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	4013      	ands	r3, r2
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	429a      	cmp	r2, r3
 8006476:	d196      	bne.n	80063a6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3728      	adds	r7, #40	; 0x28
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	20003f1c 	.word	0x20003f1c

08006488 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b088      	sub	sp, #32
 800648c:	af02      	add	r7, sp, #8
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800649c:	d111      	bne.n	80064c2 <SPI_EndRxTransaction+0x3a>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064a6:	d004      	beq.n	80064b2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064b0:	d107      	bne.n	80064c2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064c0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064ca:	d112      	bne.n	80064f2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	9300      	str	r3, [sp, #0]
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	2200      	movs	r2, #0
 80064d4:	2180      	movs	r1, #128	; 0x80
 80064d6:	68f8      	ldr	r0, [r7, #12]
 80064d8:	f7ff feb8 	bl	800624c <SPI_WaitFlagStateUntilTimeout>
 80064dc:	4603      	mov	r3, r0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d021      	beq.n	8006526 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064e6:	f043 0220 	orr.w	r2, r3, #32
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e03d      	b.n	800656e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80064f2:	4b21      	ldr	r3, [pc, #132]	; (8006578 <SPI_EndRxTransaction+0xf0>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a21      	ldr	r2, [pc, #132]	; (800657c <SPI_EndRxTransaction+0xf4>)
 80064f8:	fba2 2303 	umull	r2, r3, r2, r3
 80064fc:	0d5b      	lsrs	r3, r3, #21
 80064fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006502:	fb02 f303 	mul.w	r3, r2, r3
 8006506:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00a      	beq.n	8006524 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	3b01      	subs	r3, #1
 8006512:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800651e:	2b80      	cmp	r3, #128	; 0x80
 8006520:	d0f2      	beq.n	8006508 <SPI_EndRxTransaction+0x80>
 8006522:	e000      	b.n	8006526 <SPI_EndRxTransaction+0x9e>
        break;
 8006524:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800652e:	d11d      	bne.n	800656c <SPI_EndRxTransaction+0xe4>
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006538:	d004      	beq.n	8006544 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006542:	d113      	bne.n	800656c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	2200      	movs	r2, #0
 800654c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006550:	68f8      	ldr	r0, [r7, #12]
 8006552:	f7ff ff03 	bl	800635c <SPI_WaitFifoStateUntilTimeout>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d007      	beq.n	800656c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006560:	f043 0220 	orr.w	r2, r3, #32
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006568:	2303      	movs	r3, #3
 800656a:	e000      	b.n	800656e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800656c:	2300      	movs	r3, #0
}
 800656e:	4618      	mov	r0, r3
 8006570:	3718      	adds	r7, #24
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
 8006576:	bf00      	nop
 8006578:	20003f1c 	.word	0x20003f1c
 800657c:	165e9f81 	.word	0x165e9f81

08006580 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b088      	sub	sp, #32
 8006584:	af02      	add	r7, sp, #8
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	9300      	str	r3, [sp, #0]
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	2200      	movs	r2, #0
 8006594:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f7ff fedf 	bl	800635c <SPI_WaitFifoStateUntilTimeout>
 800659e:	4603      	mov	r3, r0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d007      	beq.n	80065b4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065a8:	f043 0220 	orr.w	r2, r3, #32
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80065b0:	2303      	movs	r3, #3
 80065b2:	e046      	b.n	8006642 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80065b4:	4b25      	ldr	r3, [pc, #148]	; (800664c <SPI_EndRxTxTransaction+0xcc>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a25      	ldr	r2, [pc, #148]	; (8006650 <SPI_EndRxTxTransaction+0xd0>)
 80065ba:	fba2 2303 	umull	r2, r3, r2, r3
 80065be:	0d5b      	lsrs	r3, r3, #21
 80065c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80065c4:	fb02 f303 	mul.w	r3, r2, r3
 80065c8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065d2:	d112      	bne.n	80065fa <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	9300      	str	r3, [sp, #0]
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	2200      	movs	r2, #0
 80065dc:	2180      	movs	r1, #128	; 0x80
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f7ff fe34 	bl	800624c <SPI_WaitFlagStateUntilTimeout>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d016      	beq.n	8006618 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065ee:	f043 0220 	orr.w	r2, r3, #32
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80065f6:	2303      	movs	r3, #3
 80065f8:	e023      	b.n	8006642 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d00a      	beq.n	8006616 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	3b01      	subs	r3, #1
 8006604:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006610:	2b80      	cmp	r3, #128	; 0x80
 8006612:	d0f2      	beq.n	80065fa <SPI_EndRxTxTransaction+0x7a>
 8006614:	e000      	b.n	8006618 <SPI_EndRxTxTransaction+0x98>
        break;
 8006616:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	9300      	str	r3, [sp, #0]
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	2200      	movs	r2, #0
 8006620:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006624:	68f8      	ldr	r0, [r7, #12]
 8006626:	f7ff fe99 	bl	800635c <SPI_WaitFifoStateUntilTimeout>
 800662a:	4603      	mov	r3, r0
 800662c:	2b00      	cmp	r3, #0
 800662e:	d007      	beq.n	8006640 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006634:	f043 0220 	orr.w	r2, r3, #32
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800663c:	2303      	movs	r3, #3
 800663e:	e000      	b.n	8006642 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3718      	adds	r7, #24
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
 800664a:	bf00      	nop
 800664c:	20003f1c 	.word	0x20003f1c
 8006650:	165e9f81 	.word	0x165e9f81

08006654 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b082      	sub	sp, #8
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d101      	bne.n	8006666 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e049      	b.n	80066fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800666c:	b2db      	uxtb	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d106      	bne.n	8006680 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f7fa fece 	bl	800141c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2202      	movs	r2, #2
 8006684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	3304      	adds	r3, #4
 8006690:	4619      	mov	r1, r3
 8006692:	4610      	mov	r0, r2
 8006694:	f000 f836 	bl	8006704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066f8:	2300      	movs	r3, #0
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3708      	adds	r7, #8
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
	...

08006704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006704:	b480      	push	{r7}
 8006706:	b085      	sub	sp, #20
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a40      	ldr	r2, [pc, #256]	; (8006818 <TIM_Base_SetConfig+0x114>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d013      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006722:	d00f      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a3d      	ldr	r2, [pc, #244]	; (800681c <TIM_Base_SetConfig+0x118>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d00b      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a3c      	ldr	r2, [pc, #240]	; (8006820 <TIM_Base_SetConfig+0x11c>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d007      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a3b      	ldr	r2, [pc, #236]	; (8006824 <TIM_Base_SetConfig+0x120>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d003      	beq.n	8006744 <TIM_Base_SetConfig+0x40>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a3a      	ldr	r2, [pc, #232]	; (8006828 <TIM_Base_SetConfig+0x124>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d108      	bne.n	8006756 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800674a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	4313      	orrs	r3, r2
 8006754:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a2f      	ldr	r2, [pc, #188]	; (8006818 <TIM_Base_SetConfig+0x114>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d02b      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006764:	d027      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a2c      	ldr	r2, [pc, #176]	; (800681c <TIM_Base_SetConfig+0x118>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d023      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4a2b      	ldr	r2, [pc, #172]	; (8006820 <TIM_Base_SetConfig+0x11c>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d01f      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a2a      	ldr	r2, [pc, #168]	; (8006824 <TIM_Base_SetConfig+0x120>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d01b      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	4a29      	ldr	r2, [pc, #164]	; (8006828 <TIM_Base_SetConfig+0x124>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d017      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a28      	ldr	r2, [pc, #160]	; (800682c <TIM_Base_SetConfig+0x128>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d013      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4a27      	ldr	r2, [pc, #156]	; (8006830 <TIM_Base_SetConfig+0x12c>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d00f      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a26      	ldr	r2, [pc, #152]	; (8006834 <TIM_Base_SetConfig+0x130>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d00b      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a25      	ldr	r2, [pc, #148]	; (8006838 <TIM_Base_SetConfig+0x134>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d007      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a24      	ldr	r2, [pc, #144]	; (800683c <TIM_Base_SetConfig+0x138>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d003      	beq.n	80067b6 <TIM_Base_SetConfig+0xb2>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a23      	ldr	r2, [pc, #140]	; (8006840 <TIM_Base_SetConfig+0x13c>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d108      	bne.n	80067c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	68db      	ldr	r3, [r3, #12]
 80067c2:	68fa      	ldr	r2, [r7, #12]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	68fa      	ldr	r2, [r7, #12]
 80067da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	689a      	ldr	r2, [r3, #8]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a0a      	ldr	r2, [pc, #40]	; (8006818 <TIM_Base_SetConfig+0x114>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d003      	beq.n	80067fc <TIM_Base_SetConfig+0xf8>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a0c      	ldr	r2, [pc, #48]	; (8006828 <TIM_Base_SetConfig+0x124>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d103      	bne.n	8006804 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	691a      	ldr	r2, [r3, #16]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	615a      	str	r2, [r3, #20]
}
 800680a:	bf00      	nop
 800680c:	3714      	adds	r7, #20
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	40010000 	.word	0x40010000
 800681c:	40000400 	.word	0x40000400
 8006820:	40000800 	.word	0x40000800
 8006824:	40000c00 	.word	0x40000c00
 8006828:	40010400 	.word	0x40010400
 800682c:	40014000 	.word	0x40014000
 8006830:	40014400 	.word	0x40014400
 8006834:	40014800 	.word	0x40014800
 8006838:	40001800 	.word	0x40001800
 800683c:	40001c00 	.word	0x40001c00
 8006840:	40002000 	.word	0x40002000

08006844 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b082      	sub	sp, #8
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d101      	bne.n	8006856 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e040      	b.n	80068d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800685a:	2b00      	cmp	r3, #0
 800685c:	d106      	bne.n	800686c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f7fa fe58 	bl	800151c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2224      	movs	r2, #36	; 0x24
 8006870:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f022 0201 	bic.w	r2, r2, #1
 8006880:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 fbc2 	bl	800700c <UART_SetConfig>
 8006888:	4603      	mov	r3, r0
 800688a:	2b01      	cmp	r3, #1
 800688c:	d101      	bne.n	8006892 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	e022      	b.n	80068d8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006896:	2b00      	cmp	r3, #0
 8006898:	d002      	beq.n	80068a0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 fe1a 	bl	80074d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	685a      	ldr	r2, [r3, #4]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	689a      	ldr	r2, [r3, #8]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80068be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f042 0201 	orr.w	r2, r2, #1
 80068ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 fea1 	bl	8007618 <UART_CheckIdleState>
 80068d6:	4603      	mov	r3, r0
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3708      	adds	r7, #8
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b08a      	sub	sp, #40	; 0x28
 80068e4:	af02      	add	r7, sp, #8
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	603b      	str	r3, [r7, #0]
 80068ec:	4613      	mov	r3, r2
 80068ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068f4:	2b20      	cmp	r3, #32
 80068f6:	d171      	bne.n	80069dc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d002      	beq.n	8006904 <HAL_UART_Transmit+0x24>
 80068fe:	88fb      	ldrh	r3, [r7, #6]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d101      	bne.n	8006908 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e06a      	b.n	80069de <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2221      	movs	r2, #33	; 0x21
 8006914:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006916:	f7fc ff3b 	bl	8003790 <HAL_GetTick>
 800691a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	88fa      	ldrh	r2, [r7, #6]
 8006920:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	88fa      	ldrh	r2, [r7, #6]
 8006928:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006934:	d108      	bne.n	8006948 <HAL_UART_Transmit+0x68>
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d104      	bne.n	8006948 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800693e:	2300      	movs	r3, #0
 8006940:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	61bb      	str	r3, [r7, #24]
 8006946:	e003      	b.n	8006950 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800694c:	2300      	movs	r3, #0
 800694e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006950:	e02c      	b.n	80069ac <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	9300      	str	r3, [sp, #0]
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	2200      	movs	r2, #0
 800695a:	2180      	movs	r1, #128	; 0x80
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 fea8 	bl	80076b2 <UART_WaitOnFlagUntilTimeout>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d001      	beq.n	800696c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e038      	b.n	80069de <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800696c:	69fb      	ldr	r3, [r7, #28]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10b      	bne.n	800698a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	881b      	ldrh	r3, [r3, #0]
 8006976:	461a      	mov	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006980:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	3302      	adds	r3, #2
 8006986:	61bb      	str	r3, [r7, #24]
 8006988:	e007      	b.n	800699a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	781a      	ldrb	r2, [r3, #0]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	3301      	adds	r3, #1
 8006998:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	3b01      	subs	r3, #1
 80069a4:	b29a      	uxth	r2, r3
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d1cc      	bne.n	8006952 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	9300      	str	r3, [sp, #0]
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	2200      	movs	r2, #0
 80069c0:	2140      	movs	r1, #64	; 0x40
 80069c2:	68f8      	ldr	r0, [r7, #12]
 80069c4:	f000 fe75 	bl	80076b2 <UART_WaitOnFlagUntilTimeout>
 80069c8:	4603      	mov	r3, r0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d001      	beq.n	80069d2 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e005      	b.n	80069de <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2220      	movs	r2, #32
 80069d6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80069d8:	2300      	movs	r3, #0
 80069da:	e000      	b.n	80069de <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80069dc:	2302      	movs	r3, #2
  }
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3720      	adds	r7, #32
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
	...

080069e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b0ba      	sub	sp, #232	; 0xe8
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	69db      	ldr	r3, [r3, #28]
 80069f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006a0e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006a12:	f640 030f 	movw	r3, #2063	; 0x80f
 8006a16:	4013      	ands	r3, r2
 8006a18:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006a1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d115      	bne.n	8006a50 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006a24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a28:	f003 0320 	and.w	r3, r3, #32
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d00f      	beq.n	8006a50 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006a30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a34:	f003 0320 	and.w	r3, r3, #32
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d009      	beq.n	8006a50 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	f000 82ac 	beq.w	8006f9e <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	4798      	blx	r3
      }
      return;
 8006a4e:	e2a6      	b.n	8006f9e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006a50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	f000 8117 	beq.w	8006c88 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006a5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a5e:	f003 0301 	and.w	r3, r3, #1
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d106      	bne.n	8006a74 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006a66:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006a6a:	4b85      	ldr	r3, [pc, #532]	; (8006c80 <HAL_UART_IRQHandler+0x298>)
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	f000 810a 	beq.w	8006c88 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a78:	f003 0301 	and.w	r3, r3, #1
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d011      	beq.n	8006aa4 <HAL_UART_IRQHandler+0xbc>
 8006a80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d00b      	beq.n	8006aa4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	2201      	movs	r2, #1
 8006a92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a9a:	f043 0201 	orr.w	r2, r3, #1
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006aa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006aa8:	f003 0302 	and.w	r3, r3, #2
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d011      	beq.n	8006ad4 <HAL_UART_IRQHandler+0xec>
 8006ab0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ab4:	f003 0301 	and.w	r3, r3, #1
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d00b      	beq.n	8006ad4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2202      	movs	r2, #2
 8006ac2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006aca:	f043 0204 	orr.w	r2, r3, #4
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ad4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ad8:	f003 0304 	and.w	r3, r3, #4
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d011      	beq.n	8006b04 <HAL_UART_IRQHandler+0x11c>
 8006ae0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ae4:	f003 0301 	and.w	r3, r3, #1
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d00b      	beq.n	8006b04 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2204      	movs	r2, #4
 8006af2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006afa:	f043 0202 	orr.w	r2, r3, #2
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b08:	f003 0308 	and.w	r3, r3, #8
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d017      	beq.n	8006b40 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b14:	f003 0320 	and.w	r3, r3, #32
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d105      	bne.n	8006b28 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006b1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b20:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d00b      	beq.n	8006b40 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	2208      	movs	r2, #8
 8006b2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b36:	f043 0208 	orr.w	r2, r3, #8
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d012      	beq.n	8006b72 <HAL_UART_IRQHandler+0x18a>
 8006b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d00c      	beq.n	8006b72 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b68:	f043 0220 	orr.w	r2, r3, #32
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	f000 8212 	beq.w	8006fa2 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b82:	f003 0320 	and.w	r3, r3, #32
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d00d      	beq.n	8006ba6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006b8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b8e:	f003 0320 	and.w	r3, r3, #32
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d007      	beq.n	8006ba6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d003      	beq.n	8006ba6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006bac:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bba:	2b40      	cmp	r3, #64	; 0x40
 8006bbc:	d005      	beq.n	8006bca <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006bbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006bc2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d04f      	beq.n	8006c6a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f000 fe37 	bl	800783e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bda:	2b40      	cmp	r3, #64	; 0x40
 8006bdc:	d141      	bne.n	8006c62 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	3308      	adds	r3, #8
 8006be4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006bec:	e853 3f00 	ldrex	r3, [r3]
 8006bf0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006bf4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006bf8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bfc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	3308      	adds	r3, #8
 8006c06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006c0a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006c0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006c16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006c1a:	e841 2300 	strex	r3, r2, [r1]
 8006c1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006c22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1d9      	bne.n	8006bde <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d013      	beq.n	8006c5a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c36:	4a13      	ldr	r2, [pc, #76]	; (8006c84 <HAL_UART_IRQHandler+0x29c>)
 8006c38:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7fd f806 	bl	8003c50 <HAL_DMA_Abort_IT>
 8006c44:	4603      	mov	r3, r0
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d017      	beq.n	8006c7a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006c54:	4610      	mov	r0, r2
 8006c56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c58:	e00f      	b.n	8006c7a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 f9b6 	bl	8006fcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c60:	e00b      	b.n	8006c7a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 f9b2 	bl	8006fcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c68:	e007      	b.n	8006c7a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 f9ae 	bl	8006fcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006c78:	e193      	b.n	8006fa2 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c7a:	bf00      	nop
    return;
 8006c7c:	e191      	b.n	8006fa2 <HAL_UART_IRQHandler+0x5ba>
 8006c7e:	bf00      	nop
 8006c80:	04000120 	.word	0x04000120
 8006c84:	08007907 	.word	0x08007907

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	f040 814c 	bne.w	8006f2a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c96:	f003 0310 	and.w	r3, r3, #16
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f000 8145 	beq.w	8006f2a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006ca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ca4:	f003 0310 	and.w	r3, r3, #16
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	f000 813e 	beq.w	8006f2a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2210      	movs	r2, #16
 8006cb4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cc0:	2b40      	cmp	r3, #64	; 0x40
 8006cc2:	f040 80b6 	bne.w	8006e32 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006cd2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	f000 8165 	beq.w	8006fa6 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006ce2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	f080 815d 	bcs.w	8006fa6 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006cf2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006cfa:	69db      	ldr	r3, [r3, #28]
 8006cfc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d00:	f000 8086 	beq.w	8006e10 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006d10:	e853 3f00 	ldrex	r3, [r3]
 8006d14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006d18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006d1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	461a      	mov	r2, r3
 8006d2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006d2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006d32:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d36:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006d3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006d3e:	e841 2300 	strex	r3, r2, [r1]
 8006d42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006d46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1da      	bne.n	8006d04 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	3308      	adds	r3, #8
 8006d54:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d58:	e853 3f00 	ldrex	r3, [r3]
 8006d5c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006d5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006d60:	f023 0301 	bic.w	r3, r3, #1
 8006d64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	3308      	adds	r3, #8
 8006d6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006d72:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006d76:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d78:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006d7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006d7e:	e841 2300 	strex	r3, r2, [r1]
 8006d82:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006d84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d1e1      	bne.n	8006d4e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	3308      	adds	r3, #8
 8006d90:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006d94:	e853 3f00 	ldrex	r3, [r3]
 8006d98:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006d9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006da0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	3308      	adds	r3, #8
 8006daa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006dae:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006db0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006db4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006db6:	e841 2300 	strex	r3, r2, [r1]
 8006dba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006dbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d1e3      	bne.n	8006d8a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2220      	movs	r2, #32
 8006dc6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006dd8:	e853 3f00 	ldrex	r3, [r3]
 8006ddc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006dde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006de0:	f023 0310 	bic.w	r3, r3, #16
 8006de4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	461a      	mov	r2, r3
 8006dee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006df2:	65bb      	str	r3, [r7, #88]	; 0x58
 8006df4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006df8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006dfa:	e841 2300 	strex	r3, r2, [r1]
 8006dfe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006e00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d1e4      	bne.n	8006dd0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f7fc feb0 	bl	8003b70 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2202      	movs	r2, #2
 8006e14:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	1ad3      	subs	r3, r2, r3
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	4619      	mov	r1, r3
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f000 f8d8 	bl	8006fe0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006e30:	e0b9      	b.n	8006fa6 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	1ad3      	subs	r3, r2, r3
 8006e42:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	f000 80ab 	beq.w	8006faa <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8006e54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	f000 80a6 	beq.w	8006faa <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e66:	e853 3f00 	ldrex	r3, [r3]
 8006e6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e72:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006e80:	647b      	str	r3, [r7, #68]	; 0x44
 8006e82:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e84:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e88:	e841 2300 	strex	r3, r2, [r1]
 8006e8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006e8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d1e4      	bne.n	8006e5e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	3308      	adds	r3, #8
 8006e9a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e9e:	e853 3f00 	ldrex	r3, [r3]
 8006ea2:	623b      	str	r3, [r7, #32]
   return(result);
 8006ea4:	6a3b      	ldr	r3, [r7, #32]
 8006ea6:	f023 0301 	bic.w	r3, r3, #1
 8006eaa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	3308      	adds	r3, #8
 8006eb4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006eb8:	633a      	str	r2, [r7, #48]	; 0x30
 8006eba:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ebc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006ebe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ec0:	e841 2300 	strex	r3, r2, [r1]
 8006ec4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d1e3      	bne.n	8006e94 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2220      	movs	r2, #32
 8006ed0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2200      	movs	r2, #0
 8006ede:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	e853 3f00 	ldrex	r3, [r3]
 8006eec:	60fb      	str	r3, [r7, #12]
   return(result);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f023 0310 	bic.w	r3, r3, #16
 8006ef4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	461a      	mov	r2, r3
 8006efe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006f02:	61fb      	str	r3, [r7, #28]
 8006f04:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f06:	69b9      	ldr	r1, [r7, #24]
 8006f08:	69fa      	ldr	r2, [r7, #28]
 8006f0a:	e841 2300 	strex	r3, r2, [r1]
 8006f0e:	617b      	str	r3, [r7, #20]
   return(result);
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1e4      	bne.n	8006ee0 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2202      	movs	r2, #2
 8006f1a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006f1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006f20:	4619      	mov	r1, r3
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f000 f85c 	bl	8006fe0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006f28:	e03f      	b.n	8006faa <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d00e      	beq.n	8006f54 <HAL_UART_IRQHandler+0x56c>
 8006f36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d008      	beq.n	8006f54 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006f4a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f000 f853 	bl	8006ff8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f52:	e02d      	b.n	8006fb0 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006f54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d00e      	beq.n	8006f7e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006f60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d008      	beq.n	8006f7e <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d01c      	beq.n	8006fae <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	4798      	blx	r3
    }
    return;
 8006f7c:	e017      	b.n	8006fae <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006f7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d012      	beq.n	8006fb0 <HAL_UART_IRQHandler+0x5c8>
 8006f8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d00c      	beq.n	8006fb0 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f000 fccb 	bl	8007932 <UART_EndTransmit_IT>
    return;
 8006f9c:	e008      	b.n	8006fb0 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006f9e:	bf00      	nop
 8006fa0:	e006      	b.n	8006fb0 <HAL_UART_IRQHandler+0x5c8>
    return;
 8006fa2:	bf00      	nop
 8006fa4:	e004      	b.n	8006fb0 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006fa6:	bf00      	nop
 8006fa8:	e002      	b.n	8006fb0 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006faa:	bf00      	nop
 8006fac:	e000      	b.n	8006fb0 <HAL_UART_IRQHandler+0x5c8>
    return;
 8006fae:	bf00      	nop
  }

}
 8006fb0:	37e8      	adds	r7, #232	; 0xe8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
 8006fb6:	bf00      	nop

08006fb8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b083      	sub	sp, #12
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006fd4:	bf00      	nop
 8006fd6:	370c      	adds	r7, #12
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	460b      	mov	r3, r1
 8006fea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006fec:	bf00      	nop
 8006fee:	370c      	adds	r7, #12
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b088      	sub	sp, #32
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007014:	2300      	movs	r3, #0
 8007016:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	689a      	ldr	r2, [r3, #8]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	691b      	ldr	r3, [r3, #16]
 8007020:	431a      	orrs	r2, r3
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	695b      	ldr	r3, [r3, #20]
 8007026:	431a      	orrs	r2, r3
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	69db      	ldr	r3, [r3, #28]
 800702c:	4313      	orrs	r3, r2
 800702e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	4ba6      	ldr	r3, [pc, #664]	; (80072d0 <UART_SetConfig+0x2c4>)
 8007038:	4013      	ands	r3, r2
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	6812      	ldr	r2, [r2, #0]
 800703e:	6979      	ldr	r1, [r7, #20]
 8007040:	430b      	orrs	r3, r1
 8007042:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	68da      	ldr	r2, [r3, #12]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	430a      	orrs	r2, r1
 8007058:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	699b      	ldr	r3, [r3, #24]
 800705e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6a1b      	ldr	r3, [r3, #32]
 8007064:	697a      	ldr	r2, [r7, #20]
 8007066:	4313      	orrs	r3, r2
 8007068:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	697a      	ldr	r2, [r7, #20]
 800707a:	430a      	orrs	r2, r1
 800707c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a94      	ldr	r2, [pc, #592]	; (80072d4 <UART_SetConfig+0x2c8>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d120      	bne.n	80070ca <UART_SetConfig+0xbe>
 8007088:	4b93      	ldr	r3, [pc, #588]	; (80072d8 <UART_SetConfig+0x2cc>)
 800708a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800708e:	f003 0303 	and.w	r3, r3, #3
 8007092:	2b03      	cmp	r3, #3
 8007094:	d816      	bhi.n	80070c4 <UART_SetConfig+0xb8>
 8007096:	a201      	add	r2, pc, #4	; (adr r2, 800709c <UART_SetConfig+0x90>)
 8007098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800709c:	080070ad 	.word	0x080070ad
 80070a0:	080070b9 	.word	0x080070b9
 80070a4:	080070b3 	.word	0x080070b3
 80070a8:	080070bf 	.word	0x080070bf
 80070ac:	2301      	movs	r3, #1
 80070ae:	77fb      	strb	r3, [r7, #31]
 80070b0:	e150      	b.n	8007354 <UART_SetConfig+0x348>
 80070b2:	2302      	movs	r3, #2
 80070b4:	77fb      	strb	r3, [r7, #31]
 80070b6:	e14d      	b.n	8007354 <UART_SetConfig+0x348>
 80070b8:	2304      	movs	r3, #4
 80070ba:	77fb      	strb	r3, [r7, #31]
 80070bc:	e14a      	b.n	8007354 <UART_SetConfig+0x348>
 80070be:	2308      	movs	r3, #8
 80070c0:	77fb      	strb	r3, [r7, #31]
 80070c2:	e147      	b.n	8007354 <UART_SetConfig+0x348>
 80070c4:	2310      	movs	r3, #16
 80070c6:	77fb      	strb	r3, [r7, #31]
 80070c8:	e144      	b.n	8007354 <UART_SetConfig+0x348>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a83      	ldr	r2, [pc, #524]	; (80072dc <UART_SetConfig+0x2d0>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d132      	bne.n	800713a <UART_SetConfig+0x12e>
 80070d4:	4b80      	ldr	r3, [pc, #512]	; (80072d8 <UART_SetConfig+0x2cc>)
 80070d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070da:	f003 030c 	and.w	r3, r3, #12
 80070de:	2b0c      	cmp	r3, #12
 80070e0:	d828      	bhi.n	8007134 <UART_SetConfig+0x128>
 80070e2:	a201      	add	r2, pc, #4	; (adr r2, 80070e8 <UART_SetConfig+0xdc>)
 80070e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070e8:	0800711d 	.word	0x0800711d
 80070ec:	08007135 	.word	0x08007135
 80070f0:	08007135 	.word	0x08007135
 80070f4:	08007135 	.word	0x08007135
 80070f8:	08007129 	.word	0x08007129
 80070fc:	08007135 	.word	0x08007135
 8007100:	08007135 	.word	0x08007135
 8007104:	08007135 	.word	0x08007135
 8007108:	08007123 	.word	0x08007123
 800710c:	08007135 	.word	0x08007135
 8007110:	08007135 	.word	0x08007135
 8007114:	08007135 	.word	0x08007135
 8007118:	0800712f 	.word	0x0800712f
 800711c:	2300      	movs	r3, #0
 800711e:	77fb      	strb	r3, [r7, #31]
 8007120:	e118      	b.n	8007354 <UART_SetConfig+0x348>
 8007122:	2302      	movs	r3, #2
 8007124:	77fb      	strb	r3, [r7, #31]
 8007126:	e115      	b.n	8007354 <UART_SetConfig+0x348>
 8007128:	2304      	movs	r3, #4
 800712a:	77fb      	strb	r3, [r7, #31]
 800712c:	e112      	b.n	8007354 <UART_SetConfig+0x348>
 800712e:	2308      	movs	r3, #8
 8007130:	77fb      	strb	r3, [r7, #31]
 8007132:	e10f      	b.n	8007354 <UART_SetConfig+0x348>
 8007134:	2310      	movs	r3, #16
 8007136:	77fb      	strb	r3, [r7, #31]
 8007138:	e10c      	b.n	8007354 <UART_SetConfig+0x348>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a68      	ldr	r2, [pc, #416]	; (80072e0 <UART_SetConfig+0x2d4>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d120      	bne.n	8007186 <UART_SetConfig+0x17a>
 8007144:	4b64      	ldr	r3, [pc, #400]	; (80072d8 <UART_SetConfig+0x2cc>)
 8007146:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800714a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800714e:	2b30      	cmp	r3, #48	; 0x30
 8007150:	d013      	beq.n	800717a <UART_SetConfig+0x16e>
 8007152:	2b30      	cmp	r3, #48	; 0x30
 8007154:	d814      	bhi.n	8007180 <UART_SetConfig+0x174>
 8007156:	2b20      	cmp	r3, #32
 8007158:	d009      	beq.n	800716e <UART_SetConfig+0x162>
 800715a:	2b20      	cmp	r3, #32
 800715c:	d810      	bhi.n	8007180 <UART_SetConfig+0x174>
 800715e:	2b00      	cmp	r3, #0
 8007160:	d002      	beq.n	8007168 <UART_SetConfig+0x15c>
 8007162:	2b10      	cmp	r3, #16
 8007164:	d006      	beq.n	8007174 <UART_SetConfig+0x168>
 8007166:	e00b      	b.n	8007180 <UART_SetConfig+0x174>
 8007168:	2300      	movs	r3, #0
 800716a:	77fb      	strb	r3, [r7, #31]
 800716c:	e0f2      	b.n	8007354 <UART_SetConfig+0x348>
 800716e:	2302      	movs	r3, #2
 8007170:	77fb      	strb	r3, [r7, #31]
 8007172:	e0ef      	b.n	8007354 <UART_SetConfig+0x348>
 8007174:	2304      	movs	r3, #4
 8007176:	77fb      	strb	r3, [r7, #31]
 8007178:	e0ec      	b.n	8007354 <UART_SetConfig+0x348>
 800717a:	2308      	movs	r3, #8
 800717c:	77fb      	strb	r3, [r7, #31]
 800717e:	e0e9      	b.n	8007354 <UART_SetConfig+0x348>
 8007180:	2310      	movs	r3, #16
 8007182:	77fb      	strb	r3, [r7, #31]
 8007184:	e0e6      	b.n	8007354 <UART_SetConfig+0x348>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a56      	ldr	r2, [pc, #344]	; (80072e4 <UART_SetConfig+0x2d8>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d120      	bne.n	80071d2 <UART_SetConfig+0x1c6>
 8007190:	4b51      	ldr	r3, [pc, #324]	; (80072d8 <UART_SetConfig+0x2cc>)
 8007192:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007196:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800719a:	2bc0      	cmp	r3, #192	; 0xc0
 800719c:	d013      	beq.n	80071c6 <UART_SetConfig+0x1ba>
 800719e:	2bc0      	cmp	r3, #192	; 0xc0
 80071a0:	d814      	bhi.n	80071cc <UART_SetConfig+0x1c0>
 80071a2:	2b80      	cmp	r3, #128	; 0x80
 80071a4:	d009      	beq.n	80071ba <UART_SetConfig+0x1ae>
 80071a6:	2b80      	cmp	r3, #128	; 0x80
 80071a8:	d810      	bhi.n	80071cc <UART_SetConfig+0x1c0>
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d002      	beq.n	80071b4 <UART_SetConfig+0x1a8>
 80071ae:	2b40      	cmp	r3, #64	; 0x40
 80071b0:	d006      	beq.n	80071c0 <UART_SetConfig+0x1b4>
 80071b2:	e00b      	b.n	80071cc <UART_SetConfig+0x1c0>
 80071b4:	2300      	movs	r3, #0
 80071b6:	77fb      	strb	r3, [r7, #31]
 80071b8:	e0cc      	b.n	8007354 <UART_SetConfig+0x348>
 80071ba:	2302      	movs	r3, #2
 80071bc:	77fb      	strb	r3, [r7, #31]
 80071be:	e0c9      	b.n	8007354 <UART_SetConfig+0x348>
 80071c0:	2304      	movs	r3, #4
 80071c2:	77fb      	strb	r3, [r7, #31]
 80071c4:	e0c6      	b.n	8007354 <UART_SetConfig+0x348>
 80071c6:	2308      	movs	r3, #8
 80071c8:	77fb      	strb	r3, [r7, #31]
 80071ca:	e0c3      	b.n	8007354 <UART_SetConfig+0x348>
 80071cc:	2310      	movs	r3, #16
 80071ce:	77fb      	strb	r3, [r7, #31]
 80071d0:	e0c0      	b.n	8007354 <UART_SetConfig+0x348>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a44      	ldr	r2, [pc, #272]	; (80072e8 <UART_SetConfig+0x2dc>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d125      	bne.n	8007228 <UART_SetConfig+0x21c>
 80071dc:	4b3e      	ldr	r3, [pc, #248]	; (80072d8 <UART_SetConfig+0x2cc>)
 80071de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071ea:	d017      	beq.n	800721c <UART_SetConfig+0x210>
 80071ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071f0:	d817      	bhi.n	8007222 <UART_SetConfig+0x216>
 80071f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071f6:	d00b      	beq.n	8007210 <UART_SetConfig+0x204>
 80071f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071fc:	d811      	bhi.n	8007222 <UART_SetConfig+0x216>
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d003      	beq.n	800720a <UART_SetConfig+0x1fe>
 8007202:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007206:	d006      	beq.n	8007216 <UART_SetConfig+0x20a>
 8007208:	e00b      	b.n	8007222 <UART_SetConfig+0x216>
 800720a:	2300      	movs	r3, #0
 800720c:	77fb      	strb	r3, [r7, #31]
 800720e:	e0a1      	b.n	8007354 <UART_SetConfig+0x348>
 8007210:	2302      	movs	r3, #2
 8007212:	77fb      	strb	r3, [r7, #31]
 8007214:	e09e      	b.n	8007354 <UART_SetConfig+0x348>
 8007216:	2304      	movs	r3, #4
 8007218:	77fb      	strb	r3, [r7, #31]
 800721a:	e09b      	b.n	8007354 <UART_SetConfig+0x348>
 800721c:	2308      	movs	r3, #8
 800721e:	77fb      	strb	r3, [r7, #31]
 8007220:	e098      	b.n	8007354 <UART_SetConfig+0x348>
 8007222:	2310      	movs	r3, #16
 8007224:	77fb      	strb	r3, [r7, #31]
 8007226:	e095      	b.n	8007354 <UART_SetConfig+0x348>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a2f      	ldr	r2, [pc, #188]	; (80072ec <UART_SetConfig+0x2e0>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d125      	bne.n	800727e <UART_SetConfig+0x272>
 8007232:	4b29      	ldr	r3, [pc, #164]	; (80072d8 <UART_SetConfig+0x2cc>)
 8007234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007238:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800723c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007240:	d017      	beq.n	8007272 <UART_SetConfig+0x266>
 8007242:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007246:	d817      	bhi.n	8007278 <UART_SetConfig+0x26c>
 8007248:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800724c:	d00b      	beq.n	8007266 <UART_SetConfig+0x25a>
 800724e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007252:	d811      	bhi.n	8007278 <UART_SetConfig+0x26c>
 8007254:	2b00      	cmp	r3, #0
 8007256:	d003      	beq.n	8007260 <UART_SetConfig+0x254>
 8007258:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800725c:	d006      	beq.n	800726c <UART_SetConfig+0x260>
 800725e:	e00b      	b.n	8007278 <UART_SetConfig+0x26c>
 8007260:	2301      	movs	r3, #1
 8007262:	77fb      	strb	r3, [r7, #31]
 8007264:	e076      	b.n	8007354 <UART_SetConfig+0x348>
 8007266:	2302      	movs	r3, #2
 8007268:	77fb      	strb	r3, [r7, #31]
 800726a:	e073      	b.n	8007354 <UART_SetConfig+0x348>
 800726c:	2304      	movs	r3, #4
 800726e:	77fb      	strb	r3, [r7, #31]
 8007270:	e070      	b.n	8007354 <UART_SetConfig+0x348>
 8007272:	2308      	movs	r3, #8
 8007274:	77fb      	strb	r3, [r7, #31]
 8007276:	e06d      	b.n	8007354 <UART_SetConfig+0x348>
 8007278:	2310      	movs	r3, #16
 800727a:	77fb      	strb	r3, [r7, #31]
 800727c:	e06a      	b.n	8007354 <UART_SetConfig+0x348>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a1b      	ldr	r2, [pc, #108]	; (80072f0 <UART_SetConfig+0x2e4>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d138      	bne.n	80072fa <UART_SetConfig+0x2ee>
 8007288:	4b13      	ldr	r3, [pc, #76]	; (80072d8 <UART_SetConfig+0x2cc>)
 800728a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800728e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007292:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007296:	d017      	beq.n	80072c8 <UART_SetConfig+0x2bc>
 8007298:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800729c:	d82a      	bhi.n	80072f4 <UART_SetConfig+0x2e8>
 800729e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072a2:	d00b      	beq.n	80072bc <UART_SetConfig+0x2b0>
 80072a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072a8:	d824      	bhi.n	80072f4 <UART_SetConfig+0x2e8>
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d003      	beq.n	80072b6 <UART_SetConfig+0x2aa>
 80072ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072b2:	d006      	beq.n	80072c2 <UART_SetConfig+0x2b6>
 80072b4:	e01e      	b.n	80072f4 <UART_SetConfig+0x2e8>
 80072b6:	2300      	movs	r3, #0
 80072b8:	77fb      	strb	r3, [r7, #31]
 80072ba:	e04b      	b.n	8007354 <UART_SetConfig+0x348>
 80072bc:	2302      	movs	r3, #2
 80072be:	77fb      	strb	r3, [r7, #31]
 80072c0:	e048      	b.n	8007354 <UART_SetConfig+0x348>
 80072c2:	2304      	movs	r3, #4
 80072c4:	77fb      	strb	r3, [r7, #31]
 80072c6:	e045      	b.n	8007354 <UART_SetConfig+0x348>
 80072c8:	2308      	movs	r3, #8
 80072ca:	77fb      	strb	r3, [r7, #31]
 80072cc:	e042      	b.n	8007354 <UART_SetConfig+0x348>
 80072ce:	bf00      	nop
 80072d0:	efff69f3 	.word	0xefff69f3
 80072d4:	40011000 	.word	0x40011000
 80072d8:	40023800 	.word	0x40023800
 80072dc:	40004400 	.word	0x40004400
 80072e0:	40004800 	.word	0x40004800
 80072e4:	40004c00 	.word	0x40004c00
 80072e8:	40005000 	.word	0x40005000
 80072ec:	40011400 	.word	0x40011400
 80072f0:	40007800 	.word	0x40007800
 80072f4:	2310      	movs	r3, #16
 80072f6:	77fb      	strb	r3, [r7, #31]
 80072f8:	e02c      	b.n	8007354 <UART_SetConfig+0x348>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a72      	ldr	r2, [pc, #456]	; (80074c8 <UART_SetConfig+0x4bc>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d125      	bne.n	8007350 <UART_SetConfig+0x344>
 8007304:	4b71      	ldr	r3, [pc, #452]	; (80074cc <UART_SetConfig+0x4c0>)
 8007306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800730a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800730e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007312:	d017      	beq.n	8007344 <UART_SetConfig+0x338>
 8007314:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007318:	d817      	bhi.n	800734a <UART_SetConfig+0x33e>
 800731a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800731e:	d00b      	beq.n	8007338 <UART_SetConfig+0x32c>
 8007320:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007324:	d811      	bhi.n	800734a <UART_SetConfig+0x33e>
 8007326:	2b00      	cmp	r3, #0
 8007328:	d003      	beq.n	8007332 <UART_SetConfig+0x326>
 800732a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800732e:	d006      	beq.n	800733e <UART_SetConfig+0x332>
 8007330:	e00b      	b.n	800734a <UART_SetConfig+0x33e>
 8007332:	2300      	movs	r3, #0
 8007334:	77fb      	strb	r3, [r7, #31]
 8007336:	e00d      	b.n	8007354 <UART_SetConfig+0x348>
 8007338:	2302      	movs	r3, #2
 800733a:	77fb      	strb	r3, [r7, #31]
 800733c:	e00a      	b.n	8007354 <UART_SetConfig+0x348>
 800733e:	2304      	movs	r3, #4
 8007340:	77fb      	strb	r3, [r7, #31]
 8007342:	e007      	b.n	8007354 <UART_SetConfig+0x348>
 8007344:	2308      	movs	r3, #8
 8007346:	77fb      	strb	r3, [r7, #31]
 8007348:	e004      	b.n	8007354 <UART_SetConfig+0x348>
 800734a:	2310      	movs	r3, #16
 800734c:	77fb      	strb	r3, [r7, #31]
 800734e:	e001      	b.n	8007354 <UART_SetConfig+0x348>
 8007350:	2310      	movs	r3, #16
 8007352:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	69db      	ldr	r3, [r3, #28]
 8007358:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800735c:	d15b      	bne.n	8007416 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800735e:	7ffb      	ldrb	r3, [r7, #31]
 8007360:	2b08      	cmp	r3, #8
 8007362:	d828      	bhi.n	80073b6 <UART_SetConfig+0x3aa>
 8007364:	a201      	add	r2, pc, #4	; (adr r2, 800736c <UART_SetConfig+0x360>)
 8007366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800736a:	bf00      	nop
 800736c:	08007391 	.word	0x08007391
 8007370:	08007399 	.word	0x08007399
 8007374:	080073a1 	.word	0x080073a1
 8007378:	080073b7 	.word	0x080073b7
 800737c:	080073a7 	.word	0x080073a7
 8007380:	080073b7 	.word	0x080073b7
 8007384:	080073b7 	.word	0x080073b7
 8007388:	080073b7 	.word	0x080073b7
 800738c:	080073af 	.word	0x080073af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007390:	f7fd fdb0 	bl	8004ef4 <HAL_RCC_GetPCLK1Freq>
 8007394:	61b8      	str	r0, [r7, #24]
        break;
 8007396:	e013      	b.n	80073c0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007398:	f7fd fdc0 	bl	8004f1c <HAL_RCC_GetPCLK2Freq>
 800739c:	61b8      	str	r0, [r7, #24]
        break;
 800739e:	e00f      	b.n	80073c0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073a0:	4b4b      	ldr	r3, [pc, #300]	; (80074d0 <UART_SetConfig+0x4c4>)
 80073a2:	61bb      	str	r3, [r7, #24]
        break;
 80073a4:	e00c      	b.n	80073c0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073a6:	f7fd fcd3 	bl	8004d50 <HAL_RCC_GetSysClockFreq>
 80073aa:	61b8      	str	r0, [r7, #24]
        break;
 80073ac:	e008      	b.n	80073c0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073b2:	61bb      	str	r3, [r7, #24]
        break;
 80073b4:	e004      	b.n	80073c0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80073b6:	2300      	movs	r3, #0
 80073b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	77bb      	strb	r3, [r7, #30]
        break;
 80073be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80073c0:	69bb      	ldr	r3, [r7, #24]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d074      	beq.n	80074b0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80073c6:	69bb      	ldr	r3, [r7, #24]
 80073c8:	005a      	lsls	r2, r3, #1
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	085b      	lsrs	r3, r3, #1
 80073d0:	441a      	add	r2, r3
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80073da:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	2b0f      	cmp	r3, #15
 80073e0:	d916      	bls.n	8007410 <UART_SetConfig+0x404>
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073e8:	d212      	bcs.n	8007410 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	f023 030f 	bic.w	r3, r3, #15
 80073f2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	085b      	lsrs	r3, r3, #1
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	f003 0307 	and.w	r3, r3, #7
 80073fe:	b29a      	uxth	r2, r3
 8007400:	89fb      	ldrh	r3, [r7, #14]
 8007402:	4313      	orrs	r3, r2
 8007404:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	89fa      	ldrh	r2, [r7, #14]
 800740c:	60da      	str	r2, [r3, #12]
 800740e:	e04f      	b.n	80074b0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	77bb      	strb	r3, [r7, #30]
 8007414:	e04c      	b.n	80074b0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007416:	7ffb      	ldrb	r3, [r7, #31]
 8007418:	2b08      	cmp	r3, #8
 800741a:	d828      	bhi.n	800746e <UART_SetConfig+0x462>
 800741c:	a201      	add	r2, pc, #4	; (adr r2, 8007424 <UART_SetConfig+0x418>)
 800741e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007422:	bf00      	nop
 8007424:	08007449 	.word	0x08007449
 8007428:	08007451 	.word	0x08007451
 800742c:	08007459 	.word	0x08007459
 8007430:	0800746f 	.word	0x0800746f
 8007434:	0800745f 	.word	0x0800745f
 8007438:	0800746f 	.word	0x0800746f
 800743c:	0800746f 	.word	0x0800746f
 8007440:	0800746f 	.word	0x0800746f
 8007444:	08007467 	.word	0x08007467
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007448:	f7fd fd54 	bl	8004ef4 <HAL_RCC_GetPCLK1Freq>
 800744c:	61b8      	str	r0, [r7, #24]
        break;
 800744e:	e013      	b.n	8007478 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007450:	f7fd fd64 	bl	8004f1c <HAL_RCC_GetPCLK2Freq>
 8007454:	61b8      	str	r0, [r7, #24]
        break;
 8007456:	e00f      	b.n	8007478 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007458:	4b1d      	ldr	r3, [pc, #116]	; (80074d0 <UART_SetConfig+0x4c4>)
 800745a:	61bb      	str	r3, [r7, #24]
        break;
 800745c:	e00c      	b.n	8007478 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800745e:	f7fd fc77 	bl	8004d50 <HAL_RCC_GetSysClockFreq>
 8007462:	61b8      	str	r0, [r7, #24]
        break;
 8007464:	e008      	b.n	8007478 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007466:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800746a:	61bb      	str	r3, [r7, #24]
        break;
 800746c:	e004      	b.n	8007478 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800746e:	2300      	movs	r3, #0
 8007470:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	77bb      	strb	r3, [r7, #30]
        break;
 8007476:	bf00      	nop
    }

    if (pclk != 0U)
 8007478:	69bb      	ldr	r3, [r7, #24]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d018      	beq.n	80074b0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	085a      	lsrs	r2, r3, #1
 8007484:	69bb      	ldr	r3, [r7, #24]
 8007486:	441a      	add	r2, r3
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007490:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	2b0f      	cmp	r3, #15
 8007496:	d909      	bls.n	80074ac <UART_SetConfig+0x4a0>
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800749e:	d205      	bcs.n	80074ac <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	b29a      	uxth	r2, r3
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	60da      	str	r2, [r3, #12]
 80074aa:	e001      	b.n	80074b0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80074ac:	2301      	movs	r3, #1
 80074ae:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80074bc:	7fbb      	ldrb	r3, [r7, #30]
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3720      	adds	r7, #32
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}
 80074c6:	bf00      	nop
 80074c8:	40007c00 	.word	0x40007c00
 80074cc:	40023800 	.word	0x40023800
 80074d0:	00f42400 	.word	0x00f42400

080074d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e0:	f003 0301 	and.w	r3, r3, #1
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00a      	beq.n	80074fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	430a      	orrs	r2, r1
 80074fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007502:	f003 0302 	and.w	r3, r3, #2
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00a      	beq.n	8007520 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	430a      	orrs	r2, r1
 800751e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007524:	f003 0304 	and.w	r3, r3, #4
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00a      	beq.n	8007542 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	430a      	orrs	r2, r1
 8007540:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007546:	f003 0308 	and.w	r3, r3, #8
 800754a:	2b00      	cmp	r3, #0
 800754c:	d00a      	beq.n	8007564 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	430a      	orrs	r2, r1
 8007562:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007568:	f003 0310 	and.w	r3, r3, #16
 800756c:	2b00      	cmp	r3, #0
 800756e:	d00a      	beq.n	8007586 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	430a      	orrs	r2, r1
 8007584:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800758a:	f003 0320 	and.w	r3, r3, #32
 800758e:	2b00      	cmp	r3, #0
 8007590:	d00a      	beq.n	80075a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	430a      	orrs	r2, r1
 80075a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d01a      	beq.n	80075ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	430a      	orrs	r2, r1
 80075c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075d2:	d10a      	bne.n	80075ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	430a      	orrs	r2, r1
 80075e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00a      	beq.n	800760c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	430a      	orrs	r2, r1
 800760a:	605a      	str	r2, [r3, #4]
  }
}
 800760c:	bf00      	nop
 800760e:	370c      	adds	r7, #12
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b086      	sub	sp, #24
 800761c:	af02      	add	r7, sp, #8
 800761e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2200      	movs	r2, #0
 8007624:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007628:	f7fc f8b2 	bl	8003790 <HAL_GetTick>
 800762c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f003 0308 	and.w	r3, r3, #8
 8007638:	2b08      	cmp	r3, #8
 800763a:	d10e      	bne.n	800765a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800763c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007640:	9300      	str	r3, [sp, #0]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 f831 	bl	80076b2 <UART_WaitOnFlagUntilTimeout>
 8007650:	4603      	mov	r3, r0
 8007652:	2b00      	cmp	r3, #0
 8007654:	d001      	beq.n	800765a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	e027      	b.n	80076aa <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f003 0304 	and.w	r3, r3, #4
 8007664:	2b04      	cmp	r3, #4
 8007666:	d10e      	bne.n	8007686 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007668:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800766c:	9300      	str	r3, [sp, #0]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2200      	movs	r2, #0
 8007672:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f000 f81b 	bl	80076b2 <UART_WaitOnFlagUntilTimeout>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d001      	beq.n	8007686 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007682:	2303      	movs	r3, #3
 8007684:	e011      	b.n	80076aa <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2220      	movs	r2, #32
 800768a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2220      	movs	r2, #32
 8007690:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2200      	movs	r2, #0
 800769e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80076a8:	2300      	movs	r3, #0
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3710      	adds	r7, #16
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}

080076b2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80076b2:	b580      	push	{r7, lr}
 80076b4:	b09c      	sub	sp, #112	; 0x70
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	60f8      	str	r0, [r7, #12]
 80076ba:	60b9      	str	r1, [r7, #8]
 80076bc:	603b      	str	r3, [r7, #0]
 80076be:	4613      	mov	r3, r2
 80076c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076c2:	e0a7      	b.n	8007814 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80076c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ca:	f000 80a3 	beq.w	8007814 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076ce:	f7fc f85f 	bl	8003790 <HAL_GetTick>
 80076d2:	4602      	mov	r2, r0
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	1ad3      	subs	r3, r2, r3
 80076d8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80076da:	429a      	cmp	r2, r3
 80076dc:	d302      	bcc.n	80076e4 <UART_WaitOnFlagUntilTimeout+0x32>
 80076de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d13f      	bne.n	8007764 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076ec:	e853 3f00 	ldrex	r3, [r3]
 80076f0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80076f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076f4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80076f8:	667b      	str	r3, [r7, #100]	; 0x64
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	461a      	mov	r2, r3
 8007700:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007702:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007704:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007706:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007708:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800770a:	e841 2300 	strex	r3, r2, [r1]
 800770e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007710:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007712:	2b00      	cmp	r3, #0
 8007714:	d1e6      	bne.n	80076e4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	3308      	adds	r3, #8
 800771c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007720:	e853 3f00 	ldrex	r3, [r3]
 8007724:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007728:	f023 0301 	bic.w	r3, r3, #1
 800772c:	663b      	str	r3, [r7, #96]	; 0x60
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	3308      	adds	r3, #8
 8007734:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007736:	64ba      	str	r2, [r7, #72]	; 0x48
 8007738:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800773c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800773e:	e841 2300 	strex	r3, r2, [r1]
 8007742:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007744:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1e5      	bne.n	8007716 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2220      	movs	r2, #32
 800774e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2220      	movs	r2, #32
 8007754:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2200      	movs	r2, #0
 800775c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007760:	2303      	movs	r3, #3
 8007762:	e068      	b.n	8007836 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f003 0304 	and.w	r3, r3, #4
 800776e:	2b00      	cmp	r3, #0
 8007770:	d050      	beq.n	8007814 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	69db      	ldr	r3, [r3, #28]
 8007778:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800777c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007780:	d148      	bne.n	8007814 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800778a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007794:	e853 3f00 	ldrex	r3, [r3]
 8007798:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800779a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80077a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	461a      	mov	r2, r3
 80077a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077aa:	637b      	str	r3, [r7, #52]	; 0x34
 80077ac:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80077b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80077b2:	e841 2300 	strex	r3, r2, [r1]
 80077b6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80077b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d1e6      	bne.n	800778c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	3308      	adds	r3, #8
 80077c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	e853 3f00 	ldrex	r3, [r3]
 80077cc:	613b      	str	r3, [r7, #16]
   return(result);
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	f023 0301 	bic.w	r3, r3, #1
 80077d4:	66bb      	str	r3, [r7, #104]	; 0x68
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	3308      	adds	r3, #8
 80077dc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80077de:	623a      	str	r2, [r7, #32]
 80077e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e2:	69f9      	ldr	r1, [r7, #28]
 80077e4:	6a3a      	ldr	r2, [r7, #32]
 80077e6:	e841 2300 	strex	r3, r2, [r1]
 80077ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d1e5      	bne.n	80077be <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2220      	movs	r2, #32
 80077f6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2220      	movs	r2, #32
 80077fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2220      	movs	r2, #32
 8007804:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2200      	movs	r2, #0
 800780c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007810:	2303      	movs	r3, #3
 8007812:	e010      	b.n	8007836 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	69da      	ldr	r2, [r3, #28]
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	4013      	ands	r3, r2
 800781e:	68ba      	ldr	r2, [r7, #8]
 8007820:	429a      	cmp	r2, r3
 8007822:	bf0c      	ite	eq
 8007824:	2301      	moveq	r3, #1
 8007826:	2300      	movne	r3, #0
 8007828:	b2db      	uxtb	r3, r3
 800782a:	461a      	mov	r2, r3
 800782c:	79fb      	ldrb	r3, [r7, #7]
 800782e:	429a      	cmp	r2, r3
 8007830:	f43f af48 	beq.w	80076c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007834:	2300      	movs	r3, #0
}
 8007836:	4618      	mov	r0, r3
 8007838:	3770      	adds	r7, #112	; 0x70
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}

0800783e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800783e:	b480      	push	{r7}
 8007840:	b095      	sub	sp, #84	; 0x54
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800784e:	e853 3f00 	ldrex	r3, [r3]
 8007852:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007856:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800785a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	461a      	mov	r2, r3
 8007862:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007864:	643b      	str	r3, [r7, #64]	; 0x40
 8007866:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007868:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800786a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800786c:	e841 2300 	strex	r3, r2, [r1]
 8007870:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1e6      	bne.n	8007846 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	3308      	adds	r3, #8
 800787e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007880:	6a3b      	ldr	r3, [r7, #32]
 8007882:	e853 3f00 	ldrex	r3, [r3]
 8007886:	61fb      	str	r3, [r7, #28]
   return(result);
 8007888:	69fb      	ldr	r3, [r7, #28]
 800788a:	f023 0301 	bic.w	r3, r3, #1
 800788e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	3308      	adds	r3, #8
 8007896:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007898:	62fa      	str	r2, [r7, #44]	; 0x2c
 800789a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800789e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078a0:	e841 2300 	strex	r3, r2, [r1]
 80078a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1e5      	bne.n	8007878 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d118      	bne.n	80078e6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	e853 3f00 	ldrex	r3, [r3]
 80078c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	f023 0310 	bic.w	r3, r3, #16
 80078c8:	647b      	str	r3, [r7, #68]	; 0x44
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	461a      	mov	r2, r3
 80078d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078d2:	61bb      	str	r3, [r7, #24]
 80078d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d6:	6979      	ldr	r1, [r7, #20]
 80078d8:	69ba      	ldr	r2, [r7, #24]
 80078da:	e841 2300 	strex	r3, r2, [r1]
 80078de:	613b      	str	r3, [r7, #16]
   return(result);
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1e6      	bne.n	80078b4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2220      	movs	r2, #32
 80078ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2200      	movs	r2, #0
 80078f2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	669a      	str	r2, [r3, #104]	; 0x68
}
 80078fa:	bf00      	nop
 80078fc:	3754      	adds	r7, #84	; 0x54
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr

08007906 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007906:	b580      	push	{r7, lr}
 8007908:	b084      	sub	sp, #16
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007912:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	2200      	movs	r2, #0
 8007918:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2200      	movs	r2, #0
 8007920:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f7ff fb51 	bl	8006fcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800792a:	bf00      	nop
 800792c:	3710      	adds	r7, #16
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}

08007932 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007932:	b580      	push	{r7, lr}
 8007934:	b088      	sub	sp, #32
 8007936:	af00      	add	r7, sp, #0
 8007938:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	e853 3f00 	ldrex	r3, [r3]
 8007946:	60bb      	str	r3, [r7, #8]
   return(result);
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800794e:	61fb      	str	r3, [r7, #28]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	461a      	mov	r2, r3
 8007956:	69fb      	ldr	r3, [r7, #28]
 8007958:	61bb      	str	r3, [r7, #24]
 800795a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800795c:	6979      	ldr	r1, [r7, #20]
 800795e:	69ba      	ldr	r2, [r7, #24]
 8007960:	e841 2300 	strex	r3, r2, [r1]
 8007964:	613b      	str	r3, [r7, #16]
   return(result);
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d1e6      	bne.n	800793a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2220      	movs	r2, #32
 8007970:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2200      	movs	r2, #0
 8007976:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f7ff fb1d 	bl	8006fb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800797e:	bf00      	nop
 8007980:	3720      	adds	r7, #32
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}
	...

08007988 <__errno>:
 8007988:	4b01      	ldr	r3, [pc, #4]	; (8007990 <__errno+0x8>)
 800798a:	6818      	ldr	r0, [r3, #0]
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop
 8007990:	20003f28 	.word	0x20003f28

08007994 <__libc_init_array>:
 8007994:	b570      	push	{r4, r5, r6, lr}
 8007996:	4d0d      	ldr	r5, [pc, #52]	; (80079cc <__libc_init_array+0x38>)
 8007998:	4c0d      	ldr	r4, [pc, #52]	; (80079d0 <__libc_init_array+0x3c>)
 800799a:	1b64      	subs	r4, r4, r5
 800799c:	10a4      	asrs	r4, r4, #2
 800799e:	2600      	movs	r6, #0
 80079a0:	42a6      	cmp	r6, r4
 80079a2:	d109      	bne.n	80079b8 <__libc_init_array+0x24>
 80079a4:	4d0b      	ldr	r5, [pc, #44]	; (80079d4 <__libc_init_array+0x40>)
 80079a6:	4c0c      	ldr	r4, [pc, #48]	; (80079d8 <__libc_init_array+0x44>)
 80079a8:	f001 f89e 	bl	8008ae8 <_init>
 80079ac:	1b64      	subs	r4, r4, r5
 80079ae:	10a4      	asrs	r4, r4, #2
 80079b0:	2600      	movs	r6, #0
 80079b2:	42a6      	cmp	r6, r4
 80079b4:	d105      	bne.n	80079c2 <__libc_init_array+0x2e>
 80079b6:	bd70      	pop	{r4, r5, r6, pc}
 80079b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80079bc:	4798      	blx	r3
 80079be:	3601      	adds	r6, #1
 80079c0:	e7ee      	b.n	80079a0 <__libc_init_array+0xc>
 80079c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80079c6:	4798      	blx	r3
 80079c8:	3601      	adds	r6, #1
 80079ca:	e7f2      	b.n	80079b2 <__libc_init_array+0x1e>
 80079cc:	0800940c 	.word	0x0800940c
 80079d0:	0800940c 	.word	0x0800940c
 80079d4:	0800940c 	.word	0x0800940c
 80079d8:	08009410 	.word	0x08009410

080079dc <malloc>:
 80079dc:	4b02      	ldr	r3, [pc, #8]	; (80079e8 <malloc+0xc>)
 80079de:	4601      	mov	r1, r0
 80079e0:	6818      	ldr	r0, [r3, #0]
 80079e2:	f000 b88d 	b.w	8007b00 <_malloc_r>
 80079e6:	bf00      	nop
 80079e8:	20003f28 	.word	0x20003f28

080079ec <free>:
 80079ec:	4b02      	ldr	r3, [pc, #8]	; (80079f8 <free+0xc>)
 80079ee:	4601      	mov	r1, r0
 80079f0:	6818      	ldr	r0, [r3, #0]
 80079f2:	f000 b819 	b.w	8007a28 <_free_r>
 80079f6:	bf00      	nop
 80079f8:	20003f28 	.word	0x20003f28

080079fc <memcpy>:
 80079fc:	440a      	add	r2, r1
 80079fe:	4291      	cmp	r1, r2
 8007a00:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a04:	d100      	bne.n	8007a08 <memcpy+0xc>
 8007a06:	4770      	bx	lr
 8007a08:	b510      	push	{r4, lr}
 8007a0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a12:	4291      	cmp	r1, r2
 8007a14:	d1f9      	bne.n	8007a0a <memcpy+0xe>
 8007a16:	bd10      	pop	{r4, pc}

08007a18 <memset>:
 8007a18:	4402      	add	r2, r0
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d100      	bne.n	8007a22 <memset+0xa>
 8007a20:	4770      	bx	lr
 8007a22:	f803 1b01 	strb.w	r1, [r3], #1
 8007a26:	e7f9      	b.n	8007a1c <memset+0x4>

08007a28 <_free_r>:
 8007a28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a2a:	2900      	cmp	r1, #0
 8007a2c:	d044      	beq.n	8007ab8 <_free_r+0x90>
 8007a2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a32:	9001      	str	r0, [sp, #4]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	f1a1 0404 	sub.w	r4, r1, #4
 8007a3a:	bfb8      	it	lt
 8007a3c:	18e4      	addlt	r4, r4, r3
 8007a3e:	f000 fc59 	bl	80082f4 <__malloc_lock>
 8007a42:	4a1e      	ldr	r2, [pc, #120]	; (8007abc <_free_r+0x94>)
 8007a44:	9801      	ldr	r0, [sp, #4]
 8007a46:	6813      	ldr	r3, [r2, #0]
 8007a48:	b933      	cbnz	r3, 8007a58 <_free_r+0x30>
 8007a4a:	6063      	str	r3, [r4, #4]
 8007a4c:	6014      	str	r4, [r2, #0]
 8007a4e:	b003      	add	sp, #12
 8007a50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a54:	f000 bc54 	b.w	8008300 <__malloc_unlock>
 8007a58:	42a3      	cmp	r3, r4
 8007a5a:	d908      	bls.n	8007a6e <_free_r+0x46>
 8007a5c:	6825      	ldr	r5, [r4, #0]
 8007a5e:	1961      	adds	r1, r4, r5
 8007a60:	428b      	cmp	r3, r1
 8007a62:	bf01      	itttt	eq
 8007a64:	6819      	ldreq	r1, [r3, #0]
 8007a66:	685b      	ldreq	r3, [r3, #4]
 8007a68:	1949      	addeq	r1, r1, r5
 8007a6a:	6021      	streq	r1, [r4, #0]
 8007a6c:	e7ed      	b.n	8007a4a <_free_r+0x22>
 8007a6e:	461a      	mov	r2, r3
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	b10b      	cbz	r3, 8007a78 <_free_r+0x50>
 8007a74:	42a3      	cmp	r3, r4
 8007a76:	d9fa      	bls.n	8007a6e <_free_r+0x46>
 8007a78:	6811      	ldr	r1, [r2, #0]
 8007a7a:	1855      	adds	r5, r2, r1
 8007a7c:	42a5      	cmp	r5, r4
 8007a7e:	d10b      	bne.n	8007a98 <_free_r+0x70>
 8007a80:	6824      	ldr	r4, [r4, #0]
 8007a82:	4421      	add	r1, r4
 8007a84:	1854      	adds	r4, r2, r1
 8007a86:	42a3      	cmp	r3, r4
 8007a88:	6011      	str	r1, [r2, #0]
 8007a8a:	d1e0      	bne.n	8007a4e <_free_r+0x26>
 8007a8c:	681c      	ldr	r4, [r3, #0]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	6053      	str	r3, [r2, #4]
 8007a92:	4421      	add	r1, r4
 8007a94:	6011      	str	r1, [r2, #0]
 8007a96:	e7da      	b.n	8007a4e <_free_r+0x26>
 8007a98:	d902      	bls.n	8007aa0 <_free_r+0x78>
 8007a9a:	230c      	movs	r3, #12
 8007a9c:	6003      	str	r3, [r0, #0]
 8007a9e:	e7d6      	b.n	8007a4e <_free_r+0x26>
 8007aa0:	6825      	ldr	r5, [r4, #0]
 8007aa2:	1961      	adds	r1, r4, r5
 8007aa4:	428b      	cmp	r3, r1
 8007aa6:	bf04      	itt	eq
 8007aa8:	6819      	ldreq	r1, [r3, #0]
 8007aaa:	685b      	ldreq	r3, [r3, #4]
 8007aac:	6063      	str	r3, [r4, #4]
 8007aae:	bf04      	itt	eq
 8007ab0:	1949      	addeq	r1, r1, r5
 8007ab2:	6021      	streq	r1, [r4, #0]
 8007ab4:	6054      	str	r4, [r2, #4]
 8007ab6:	e7ca      	b.n	8007a4e <_free_r+0x26>
 8007ab8:	b003      	add	sp, #12
 8007aba:	bd30      	pop	{r4, r5, pc}
 8007abc:	20004354 	.word	0x20004354

08007ac0 <sbrk_aligned>:
 8007ac0:	b570      	push	{r4, r5, r6, lr}
 8007ac2:	4e0e      	ldr	r6, [pc, #56]	; (8007afc <sbrk_aligned+0x3c>)
 8007ac4:	460c      	mov	r4, r1
 8007ac6:	6831      	ldr	r1, [r6, #0]
 8007ac8:	4605      	mov	r5, r0
 8007aca:	b911      	cbnz	r1, 8007ad2 <sbrk_aligned+0x12>
 8007acc:	f000 f902 	bl	8007cd4 <_sbrk_r>
 8007ad0:	6030      	str	r0, [r6, #0]
 8007ad2:	4621      	mov	r1, r4
 8007ad4:	4628      	mov	r0, r5
 8007ad6:	f000 f8fd 	bl	8007cd4 <_sbrk_r>
 8007ada:	1c43      	adds	r3, r0, #1
 8007adc:	d00a      	beq.n	8007af4 <sbrk_aligned+0x34>
 8007ade:	1cc4      	adds	r4, r0, #3
 8007ae0:	f024 0403 	bic.w	r4, r4, #3
 8007ae4:	42a0      	cmp	r0, r4
 8007ae6:	d007      	beq.n	8007af8 <sbrk_aligned+0x38>
 8007ae8:	1a21      	subs	r1, r4, r0
 8007aea:	4628      	mov	r0, r5
 8007aec:	f000 f8f2 	bl	8007cd4 <_sbrk_r>
 8007af0:	3001      	adds	r0, #1
 8007af2:	d101      	bne.n	8007af8 <sbrk_aligned+0x38>
 8007af4:	f04f 34ff 	mov.w	r4, #4294967295
 8007af8:	4620      	mov	r0, r4
 8007afa:	bd70      	pop	{r4, r5, r6, pc}
 8007afc:	20004358 	.word	0x20004358

08007b00 <_malloc_r>:
 8007b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b04:	1ccd      	adds	r5, r1, #3
 8007b06:	f025 0503 	bic.w	r5, r5, #3
 8007b0a:	3508      	adds	r5, #8
 8007b0c:	2d0c      	cmp	r5, #12
 8007b0e:	bf38      	it	cc
 8007b10:	250c      	movcc	r5, #12
 8007b12:	2d00      	cmp	r5, #0
 8007b14:	4607      	mov	r7, r0
 8007b16:	db01      	blt.n	8007b1c <_malloc_r+0x1c>
 8007b18:	42a9      	cmp	r1, r5
 8007b1a:	d905      	bls.n	8007b28 <_malloc_r+0x28>
 8007b1c:	230c      	movs	r3, #12
 8007b1e:	603b      	str	r3, [r7, #0]
 8007b20:	2600      	movs	r6, #0
 8007b22:	4630      	mov	r0, r6
 8007b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b28:	4e2e      	ldr	r6, [pc, #184]	; (8007be4 <_malloc_r+0xe4>)
 8007b2a:	f000 fbe3 	bl	80082f4 <__malloc_lock>
 8007b2e:	6833      	ldr	r3, [r6, #0]
 8007b30:	461c      	mov	r4, r3
 8007b32:	bb34      	cbnz	r4, 8007b82 <_malloc_r+0x82>
 8007b34:	4629      	mov	r1, r5
 8007b36:	4638      	mov	r0, r7
 8007b38:	f7ff ffc2 	bl	8007ac0 <sbrk_aligned>
 8007b3c:	1c43      	adds	r3, r0, #1
 8007b3e:	4604      	mov	r4, r0
 8007b40:	d14d      	bne.n	8007bde <_malloc_r+0xde>
 8007b42:	6834      	ldr	r4, [r6, #0]
 8007b44:	4626      	mov	r6, r4
 8007b46:	2e00      	cmp	r6, #0
 8007b48:	d140      	bne.n	8007bcc <_malloc_r+0xcc>
 8007b4a:	6823      	ldr	r3, [r4, #0]
 8007b4c:	4631      	mov	r1, r6
 8007b4e:	4638      	mov	r0, r7
 8007b50:	eb04 0803 	add.w	r8, r4, r3
 8007b54:	f000 f8be 	bl	8007cd4 <_sbrk_r>
 8007b58:	4580      	cmp	r8, r0
 8007b5a:	d13a      	bne.n	8007bd2 <_malloc_r+0xd2>
 8007b5c:	6821      	ldr	r1, [r4, #0]
 8007b5e:	3503      	adds	r5, #3
 8007b60:	1a6d      	subs	r5, r5, r1
 8007b62:	f025 0503 	bic.w	r5, r5, #3
 8007b66:	3508      	adds	r5, #8
 8007b68:	2d0c      	cmp	r5, #12
 8007b6a:	bf38      	it	cc
 8007b6c:	250c      	movcc	r5, #12
 8007b6e:	4629      	mov	r1, r5
 8007b70:	4638      	mov	r0, r7
 8007b72:	f7ff ffa5 	bl	8007ac0 <sbrk_aligned>
 8007b76:	3001      	adds	r0, #1
 8007b78:	d02b      	beq.n	8007bd2 <_malloc_r+0xd2>
 8007b7a:	6823      	ldr	r3, [r4, #0]
 8007b7c:	442b      	add	r3, r5
 8007b7e:	6023      	str	r3, [r4, #0]
 8007b80:	e00e      	b.n	8007ba0 <_malloc_r+0xa0>
 8007b82:	6822      	ldr	r2, [r4, #0]
 8007b84:	1b52      	subs	r2, r2, r5
 8007b86:	d41e      	bmi.n	8007bc6 <_malloc_r+0xc6>
 8007b88:	2a0b      	cmp	r2, #11
 8007b8a:	d916      	bls.n	8007bba <_malloc_r+0xba>
 8007b8c:	1961      	adds	r1, r4, r5
 8007b8e:	42a3      	cmp	r3, r4
 8007b90:	6025      	str	r5, [r4, #0]
 8007b92:	bf18      	it	ne
 8007b94:	6059      	strne	r1, [r3, #4]
 8007b96:	6863      	ldr	r3, [r4, #4]
 8007b98:	bf08      	it	eq
 8007b9a:	6031      	streq	r1, [r6, #0]
 8007b9c:	5162      	str	r2, [r4, r5]
 8007b9e:	604b      	str	r3, [r1, #4]
 8007ba0:	4638      	mov	r0, r7
 8007ba2:	f104 060b 	add.w	r6, r4, #11
 8007ba6:	f000 fbab 	bl	8008300 <__malloc_unlock>
 8007baa:	f026 0607 	bic.w	r6, r6, #7
 8007bae:	1d23      	adds	r3, r4, #4
 8007bb0:	1af2      	subs	r2, r6, r3
 8007bb2:	d0b6      	beq.n	8007b22 <_malloc_r+0x22>
 8007bb4:	1b9b      	subs	r3, r3, r6
 8007bb6:	50a3      	str	r3, [r4, r2]
 8007bb8:	e7b3      	b.n	8007b22 <_malloc_r+0x22>
 8007bba:	6862      	ldr	r2, [r4, #4]
 8007bbc:	42a3      	cmp	r3, r4
 8007bbe:	bf0c      	ite	eq
 8007bc0:	6032      	streq	r2, [r6, #0]
 8007bc2:	605a      	strne	r2, [r3, #4]
 8007bc4:	e7ec      	b.n	8007ba0 <_malloc_r+0xa0>
 8007bc6:	4623      	mov	r3, r4
 8007bc8:	6864      	ldr	r4, [r4, #4]
 8007bca:	e7b2      	b.n	8007b32 <_malloc_r+0x32>
 8007bcc:	4634      	mov	r4, r6
 8007bce:	6876      	ldr	r6, [r6, #4]
 8007bd0:	e7b9      	b.n	8007b46 <_malloc_r+0x46>
 8007bd2:	230c      	movs	r3, #12
 8007bd4:	603b      	str	r3, [r7, #0]
 8007bd6:	4638      	mov	r0, r7
 8007bd8:	f000 fb92 	bl	8008300 <__malloc_unlock>
 8007bdc:	e7a1      	b.n	8007b22 <_malloc_r+0x22>
 8007bde:	6025      	str	r5, [r4, #0]
 8007be0:	e7de      	b.n	8007ba0 <_malloc_r+0xa0>
 8007be2:	bf00      	nop
 8007be4:	20004354 	.word	0x20004354

08007be8 <_puts_r>:
 8007be8:	b570      	push	{r4, r5, r6, lr}
 8007bea:	460e      	mov	r6, r1
 8007bec:	4605      	mov	r5, r0
 8007bee:	b118      	cbz	r0, 8007bf8 <_puts_r+0x10>
 8007bf0:	6983      	ldr	r3, [r0, #24]
 8007bf2:	b90b      	cbnz	r3, 8007bf8 <_puts_r+0x10>
 8007bf4:	f000 fa78 	bl	80080e8 <__sinit>
 8007bf8:	69ab      	ldr	r3, [r5, #24]
 8007bfa:	68ac      	ldr	r4, [r5, #8]
 8007bfc:	b913      	cbnz	r3, 8007c04 <_puts_r+0x1c>
 8007bfe:	4628      	mov	r0, r5
 8007c00:	f000 fa72 	bl	80080e8 <__sinit>
 8007c04:	4b2c      	ldr	r3, [pc, #176]	; (8007cb8 <_puts_r+0xd0>)
 8007c06:	429c      	cmp	r4, r3
 8007c08:	d120      	bne.n	8007c4c <_puts_r+0x64>
 8007c0a:	686c      	ldr	r4, [r5, #4]
 8007c0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c0e:	07db      	lsls	r3, r3, #31
 8007c10:	d405      	bmi.n	8007c1e <_puts_r+0x36>
 8007c12:	89a3      	ldrh	r3, [r4, #12]
 8007c14:	0598      	lsls	r0, r3, #22
 8007c16:	d402      	bmi.n	8007c1e <_puts_r+0x36>
 8007c18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c1a:	f000 fb03 	bl	8008224 <__retarget_lock_acquire_recursive>
 8007c1e:	89a3      	ldrh	r3, [r4, #12]
 8007c20:	0719      	lsls	r1, r3, #28
 8007c22:	d51d      	bpl.n	8007c60 <_puts_r+0x78>
 8007c24:	6923      	ldr	r3, [r4, #16]
 8007c26:	b1db      	cbz	r3, 8007c60 <_puts_r+0x78>
 8007c28:	3e01      	subs	r6, #1
 8007c2a:	68a3      	ldr	r3, [r4, #8]
 8007c2c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007c30:	3b01      	subs	r3, #1
 8007c32:	60a3      	str	r3, [r4, #8]
 8007c34:	bb39      	cbnz	r1, 8007c86 <_puts_r+0x9e>
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	da38      	bge.n	8007cac <_puts_r+0xc4>
 8007c3a:	4622      	mov	r2, r4
 8007c3c:	210a      	movs	r1, #10
 8007c3e:	4628      	mov	r0, r5
 8007c40:	f000 f878 	bl	8007d34 <__swbuf_r>
 8007c44:	3001      	adds	r0, #1
 8007c46:	d011      	beq.n	8007c6c <_puts_r+0x84>
 8007c48:	250a      	movs	r5, #10
 8007c4a:	e011      	b.n	8007c70 <_puts_r+0x88>
 8007c4c:	4b1b      	ldr	r3, [pc, #108]	; (8007cbc <_puts_r+0xd4>)
 8007c4e:	429c      	cmp	r4, r3
 8007c50:	d101      	bne.n	8007c56 <_puts_r+0x6e>
 8007c52:	68ac      	ldr	r4, [r5, #8]
 8007c54:	e7da      	b.n	8007c0c <_puts_r+0x24>
 8007c56:	4b1a      	ldr	r3, [pc, #104]	; (8007cc0 <_puts_r+0xd8>)
 8007c58:	429c      	cmp	r4, r3
 8007c5a:	bf08      	it	eq
 8007c5c:	68ec      	ldreq	r4, [r5, #12]
 8007c5e:	e7d5      	b.n	8007c0c <_puts_r+0x24>
 8007c60:	4621      	mov	r1, r4
 8007c62:	4628      	mov	r0, r5
 8007c64:	f000 f8b8 	bl	8007dd8 <__swsetup_r>
 8007c68:	2800      	cmp	r0, #0
 8007c6a:	d0dd      	beq.n	8007c28 <_puts_r+0x40>
 8007c6c:	f04f 35ff 	mov.w	r5, #4294967295
 8007c70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c72:	07da      	lsls	r2, r3, #31
 8007c74:	d405      	bmi.n	8007c82 <_puts_r+0x9a>
 8007c76:	89a3      	ldrh	r3, [r4, #12]
 8007c78:	059b      	lsls	r3, r3, #22
 8007c7a:	d402      	bmi.n	8007c82 <_puts_r+0x9a>
 8007c7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c7e:	f000 fad2 	bl	8008226 <__retarget_lock_release_recursive>
 8007c82:	4628      	mov	r0, r5
 8007c84:	bd70      	pop	{r4, r5, r6, pc}
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	da04      	bge.n	8007c94 <_puts_r+0xac>
 8007c8a:	69a2      	ldr	r2, [r4, #24]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	dc06      	bgt.n	8007c9e <_puts_r+0xb6>
 8007c90:	290a      	cmp	r1, #10
 8007c92:	d004      	beq.n	8007c9e <_puts_r+0xb6>
 8007c94:	6823      	ldr	r3, [r4, #0]
 8007c96:	1c5a      	adds	r2, r3, #1
 8007c98:	6022      	str	r2, [r4, #0]
 8007c9a:	7019      	strb	r1, [r3, #0]
 8007c9c:	e7c5      	b.n	8007c2a <_puts_r+0x42>
 8007c9e:	4622      	mov	r2, r4
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	f000 f847 	bl	8007d34 <__swbuf_r>
 8007ca6:	3001      	adds	r0, #1
 8007ca8:	d1bf      	bne.n	8007c2a <_puts_r+0x42>
 8007caa:	e7df      	b.n	8007c6c <_puts_r+0x84>
 8007cac:	6823      	ldr	r3, [r4, #0]
 8007cae:	250a      	movs	r5, #10
 8007cb0:	1c5a      	adds	r2, r3, #1
 8007cb2:	6022      	str	r2, [r4, #0]
 8007cb4:	701d      	strb	r5, [r3, #0]
 8007cb6:	e7db      	b.n	8007c70 <_puts_r+0x88>
 8007cb8:	08009390 	.word	0x08009390
 8007cbc:	080093b0 	.word	0x080093b0
 8007cc0:	08009370 	.word	0x08009370

08007cc4 <puts>:
 8007cc4:	4b02      	ldr	r3, [pc, #8]	; (8007cd0 <puts+0xc>)
 8007cc6:	4601      	mov	r1, r0
 8007cc8:	6818      	ldr	r0, [r3, #0]
 8007cca:	f7ff bf8d 	b.w	8007be8 <_puts_r>
 8007cce:	bf00      	nop
 8007cd0:	20003f28 	.word	0x20003f28

08007cd4 <_sbrk_r>:
 8007cd4:	b538      	push	{r3, r4, r5, lr}
 8007cd6:	4d06      	ldr	r5, [pc, #24]	; (8007cf0 <_sbrk_r+0x1c>)
 8007cd8:	2300      	movs	r3, #0
 8007cda:	4604      	mov	r4, r0
 8007cdc:	4608      	mov	r0, r1
 8007cde:	602b      	str	r3, [r5, #0]
 8007ce0:	f7f9 fb2c 	bl	800133c <_sbrk>
 8007ce4:	1c43      	adds	r3, r0, #1
 8007ce6:	d102      	bne.n	8007cee <_sbrk_r+0x1a>
 8007ce8:	682b      	ldr	r3, [r5, #0]
 8007cea:	b103      	cbz	r3, 8007cee <_sbrk_r+0x1a>
 8007cec:	6023      	str	r3, [r4, #0]
 8007cee:	bd38      	pop	{r3, r4, r5, pc}
 8007cf0:	20004360 	.word	0x20004360

08007cf4 <siprintf>:
 8007cf4:	b40e      	push	{r1, r2, r3}
 8007cf6:	b500      	push	{lr}
 8007cf8:	b09c      	sub	sp, #112	; 0x70
 8007cfa:	ab1d      	add	r3, sp, #116	; 0x74
 8007cfc:	9002      	str	r0, [sp, #8]
 8007cfe:	9006      	str	r0, [sp, #24]
 8007d00:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007d04:	4809      	ldr	r0, [pc, #36]	; (8007d2c <siprintf+0x38>)
 8007d06:	9107      	str	r1, [sp, #28]
 8007d08:	9104      	str	r1, [sp, #16]
 8007d0a:	4909      	ldr	r1, [pc, #36]	; (8007d30 <siprintf+0x3c>)
 8007d0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d10:	9105      	str	r1, [sp, #20]
 8007d12:	6800      	ldr	r0, [r0, #0]
 8007d14:	9301      	str	r3, [sp, #4]
 8007d16:	a902      	add	r1, sp, #8
 8007d18:	f000 fb54 	bl	80083c4 <_svfiprintf_r>
 8007d1c:	9b02      	ldr	r3, [sp, #8]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	701a      	strb	r2, [r3, #0]
 8007d22:	b01c      	add	sp, #112	; 0x70
 8007d24:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d28:	b003      	add	sp, #12
 8007d2a:	4770      	bx	lr
 8007d2c:	20003f28 	.word	0x20003f28
 8007d30:	ffff0208 	.word	0xffff0208

08007d34 <__swbuf_r>:
 8007d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d36:	460e      	mov	r6, r1
 8007d38:	4614      	mov	r4, r2
 8007d3a:	4605      	mov	r5, r0
 8007d3c:	b118      	cbz	r0, 8007d46 <__swbuf_r+0x12>
 8007d3e:	6983      	ldr	r3, [r0, #24]
 8007d40:	b90b      	cbnz	r3, 8007d46 <__swbuf_r+0x12>
 8007d42:	f000 f9d1 	bl	80080e8 <__sinit>
 8007d46:	4b21      	ldr	r3, [pc, #132]	; (8007dcc <__swbuf_r+0x98>)
 8007d48:	429c      	cmp	r4, r3
 8007d4a:	d12b      	bne.n	8007da4 <__swbuf_r+0x70>
 8007d4c:	686c      	ldr	r4, [r5, #4]
 8007d4e:	69a3      	ldr	r3, [r4, #24]
 8007d50:	60a3      	str	r3, [r4, #8]
 8007d52:	89a3      	ldrh	r3, [r4, #12]
 8007d54:	071a      	lsls	r2, r3, #28
 8007d56:	d52f      	bpl.n	8007db8 <__swbuf_r+0x84>
 8007d58:	6923      	ldr	r3, [r4, #16]
 8007d5a:	b36b      	cbz	r3, 8007db8 <__swbuf_r+0x84>
 8007d5c:	6923      	ldr	r3, [r4, #16]
 8007d5e:	6820      	ldr	r0, [r4, #0]
 8007d60:	1ac0      	subs	r0, r0, r3
 8007d62:	6963      	ldr	r3, [r4, #20]
 8007d64:	b2f6      	uxtb	r6, r6
 8007d66:	4283      	cmp	r3, r0
 8007d68:	4637      	mov	r7, r6
 8007d6a:	dc04      	bgt.n	8007d76 <__swbuf_r+0x42>
 8007d6c:	4621      	mov	r1, r4
 8007d6e:	4628      	mov	r0, r5
 8007d70:	f000 f926 	bl	8007fc0 <_fflush_r>
 8007d74:	bb30      	cbnz	r0, 8007dc4 <__swbuf_r+0x90>
 8007d76:	68a3      	ldr	r3, [r4, #8]
 8007d78:	3b01      	subs	r3, #1
 8007d7a:	60a3      	str	r3, [r4, #8]
 8007d7c:	6823      	ldr	r3, [r4, #0]
 8007d7e:	1c5a      	adds	r2, r3, #1
 8007d80:	6022      	str	r2, [r4, #0]
 8007d82:	701e      	strb	r6, [r3, #0]
 8007d84:	6963      	ldr	r3, [r4, #20]
 8007d86:	3001      	adds	r0, #1
 8007d88:	4283      	cmp	r3, r0
 8007d8a:	d004      	beq.n	8007d96 <__swbuf_r+0x62>
 8007d8c:	89a3      	ldrh	r3, [r4, #12]
 8007d8e:	07db      	lsls	r3, r3, #31
 8007d90:	d506      	bpl.n	8007da0 <__swbuf_r+0x6c>
 8007d92:	2e0a      	cmp	r6, #10
 8007d94:	d104      	bne.n	8007da0 <__swbuf_r+0x6c>
 8007d96:	4621      	mov	r1, r4
 8007d98:	4628      	mov	r0, r5
 8007d9a:	f000 f911 	bl	8007fc0 <_fflush_r>
 8007d9e:	b988      	cbnz	r0, 8007dc4 <__swbuf_r+0x90>
 8007da0:	4638      	mov	r0, r7
 8007da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007da4:	4b0a      	ldr	r3, [pc, #40]	; (8007dd0 <__swbuf_r+0x9c>)
 8007da6:	429c      	cmp	r4, r3
 8007da8:	d101      	bne.n	8007dae <__swbuf_r+0x7a>
 8007daa:	68ac      	ldr	r4, [r5, #8]
 8007dac:	e7cf      	b.n	8007d4e <__swbuf_r+0x1a>
 8007dae:	4b09      	ldr	r3, [pc, #36]	; (8007dd4 <__swbuf_r+0xa0>)
 8007db0:	429c      	cmp	r4, r3
 8007db2:	bf08      	it	eq
 8007db4:	68ec      	ldreq	r4, [r5, #12]
 8007db6:	e7ca      	b.n	8007d4e <__swbuf_r+0x1a>
 8007db8:	4621      	mov	r1, r4
 8007dba:	4628      	mov	r0, r5
 8007dbc:	f000 f80c 	bl	8007dd8 <__swsetup_r>
 8007dc0:	2800      	cmp	r0, #0
 8007dc2:	d0cb      	beq.n	8007d5c <__swbuf_r+0x28>
 8007dc4:	f04f 37ff 	mov.w	r7, #4294967295
 8007dc8:	e7ea      	b.n	8007da0 <__swbuf_r+0x6c>
 8007dca:	bf00      	nop
 8007dcc:	08009390 	.word	0x08009390
 8007dd0:	080093b0 	.word	0x080093b0
 8007dd4:	08009370 	.word	0x08009370

08007dd8 <__swsetup_r>:
 8007dd8:	4b32      	ldr	r3, [pc, #200]	; (8007ea4 <__swsetup_r+0xcc>)
 8007dda:	b570      	push	{r4, r5, r6, lr}
 8007ddc:	681d      	ldr	r5, [r3, #0]
 8007dde:	4606      	mov	r6, r0
 8007de0:	460c      	mov	r4, r1
 8007de2:	b125      	cbz	r5, 8007dee <__swsetup_r+0x16>
 8007de4:	69ab      	ldr	r3, [r5, #24]
 8007de6:	b913      	cbnz	r3, 8007dee <__swsetup_r+0x16>
 8007de8:	4628      	mov	r0, r5
 8007dea:	f000 f97d 	bl	80080e8 <__sinit>
 8007dee:	4b2e      	ldr	r3, [pc, #184]	; (8007ea8 <__swsetup_r+0xd0>)
 8007df0:	429c      	cmp	r4, r3
 8007df2:	d10f      	bne.n	8007e14 <__swsetup_r+0x3c>
 8007df4:	686c      	ldr	r4, [r5, #4]
 8007df6:	89a3      	ldrh	r3, [r4, #12]
 8007df8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007dfc:	0719      	lsls	r1, r3, #28
 8007dfe:	d42c      	bmi.n	8007e5a <__swsetup_r+0x82>
 8007e00:	06dd      	lsls	r5, r3, #27
 8007e02:	d411      	bmi.n	8007e28 <__swsetup_r+0x50>
 8007e04:	2309      	movs	r3, #9
 8007e06:	6033      	str	r3, [r6, #0]
 8007e08:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007e0c:	81a3      	strh	r3, [r4, #12]
 8007e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e12:	e03e      	b.n	8007e92 <__swsetup_r+0xba>
 8007e14:	4b25      	ldr	r3, [pc, #148]	; (8007eac <__swsetup_r+0xd4>)
 8007e16:	429c      	cmp	r4, r3
 8007e18:	d101      	bne.n	8007e1e <__swsetup_r+0x46>
 8007e1a:	68ac      	ldr	r4, [r5, #8]
 8007e1c:	e7eb      	b.n	8007df6 <__swsetup_r+0x1e>
 8007e1e:	4b24      	ldr	r3, [pc, #144]	; (8007eb0 <__swsetup_r+0xd8>)
 8007e20:	429c      	cmp	r4, r3
 8007e22:	bf08      	it	eq
 8007e24:	68ec      	ldreq	r4, [r5, #12]
 8007e26:	e7e6      	b.n	8007df6 <__swsetup_r+0x1e>
 8007e28:	0758      	lsls	r0, r3, #29
 8007e2a:	d512      	bpl.n	8007e52 <__swsetup_r+0x7a>
 8007e2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e2e:	b141      	cbz	r1, 8007e42 <__swsetup_r+0x6a>
 8007e30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e34:	4299      	cmp	r1, r3
 8007e36:	d002      	beq.n	8007e3e <__swsetup_r+0x66>
 8007e38:	4630      	mov	r0, r6
 8007e3a:	f7ff fdf5 	bl	8007a28 <_free_r>
 8007e3e:	2300      	movs	r3, #0
 8007e40:	6363      	str	r3, [r4, #52]	; 0x34
 8007e42:	89a3      	ldrh	r3, [r4, #12]
 8007e44:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007e48:	81a3      	strh	r3, [r4, #12]
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	6063      	str	r3, [r4, #4]
 8007e4e:	6923      	ldr	r3, [r4, #16]
 8007e50:	6023      	str	r3, [r4, #0]
 8007e52:	89a3      	ldrh	r3, [r4, #12]
 8007e54:	f043 0308 	orr.w	r3, r3, #8
 8007e58:	81a3      	strh	r3, [r4, #12]
 8007e5a:	6923      	ldr	r3, [r4, #16]
 8007e5c:	b94b      	cbnz	r3, 8007e72 <__swsetup_r+0x9a>
 8007e5e:	89a3      	ldrh	r3, [r4, #12]
 8007e60:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007e64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e68:	d003      	beq.n	8007e72 <__swsetup_r+0x9a>
 8007e6a:	4621      	mov	r1, r4
 8007e6c:	4630      	mov	r0, r6
 8007e6e:	f000 fa01 	bl	8008274 <__smakebuf_r>
 8007e72:	89a0      	ldrh	r0, [r4, #12]
 8007e74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e78:	f010 0301 	ands.w	r3, r0, #1
 8007e7c:	d00a      	beq.n	8007e94 <__swsetup_r+0xbc>
 8007e7e:	2300      	movs	r3, #0
 8007e80:	60a3      	str	r3, [r4, #8]
 8007e82:	6963      	ldr	r3, [r4, #20]
 8007e84:	425b      	negs	r3, r3
 8007e86:	61a3      	str	r3, [r4, #24]
 8007e88:	6923      	ldr	r3, [r4, #16]
 8007e8a:	b943      	cbnz	r3, 8007e9e <__swsetup_r+0xc6>
 8007e8c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007e90:	d1ba      	bne.n	8007e08 <__swsetup_r+0x30>
 8007e92:	bd70      	pop	{r4, r5, r6, pc}
 8007e94:	0781      	lsls	r1, r0, #30
 8007e96:	bf58      	it	pl
 8007e98:	6963      	ldrpl	r3, [r4, #20]
 8007e9a:	60a3      	str	r3, [r4, #8]
 8007e9c:	e7f4      	b.n	8007e88 <__swsetup_r+0xb0>
 8007e9e:	2000      	movs	r0, #0
 8007ea0:	e7f7      	b.n	8007e92 <__swsetup_r+0xba>
 8007ea2:	bf00      	nop
 8007ea4:	20003f28 	.word	0x20003f28
 8007ea8:	08009390 	.word	0x08009390
 8007eac:	080093b0 	.word	0x080093b0
 8007eb0:	08009370 	.word	0x08009370

08007eb4 <__sflush_r>:
 8007eb4:	898a      	ldrh	r2, [r1, #12]
 8007eb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eba:	4605      	mov	r5, r0
 8007ebc:	0710      	lsls	r0, r2, #28
 8007ebe:	460c      	mov	r4, r1
 8007ec0:	d458      	bmi.n	8007f74 <__sflush_r+0xc0>
 8007ec2:	684b      	ldr	r3, [r1, #4]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	dc05      	bgt.n	8007ed4 <__sflush_r+0x20>
 8007ec8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	dc02      	bgt.n	8007ed4 <__sflush_r+0x20>
 8007ece:	2000      	movs	r0, #0
 8007ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ed4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ed6:	2e00      	cmp	r6, #0
 8007ed8:	d0f9      	beq.n	8007ece <__sflush_r+0x1a>
 8007eda:	2300      	movs	r3, #0
 8007edc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007ee0:	682f      	ldr	r7, [r5, #0]
 8007ee2:	602b      	str	r3, [r5, #0]
 8007ee4:	d032      	beq.n	8007f4c <__sflush_r+0x98>
 8007ee6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ee8:	89a3      	ldrh	r3, [r4, #12]
 8007eea:	075a      	lsls	r2, r3, #29
 8007eec:	d505      	bpl.n	8007efa <__sflush_r+0x46>
 8007eee:	6863      	ldr	r3, [r4, #4]
 8007ef0:	1ac0      	subs	r0, r0, r3
 8007ef2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007ef4:	b10b      	cbz	r3, 8007efa <__sflush_r+0x46>
 8007ef6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007ef8:	1ac0      	subs	r0, r0, r3
 8007efa:	2300      	movs	r3, #0
 8007efc:	4602      	mov	r2, r0
 8007efe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f00:	6a21      	ldr	r1, [r4, #32]
 8007f02:	4628      	mov	r0, r5
 8007f04:	47b0      	blx	r6
 8007f06:	1c43      	adds	r3, r0, #1
 8007f08:	89a3      	ldrh	r3, [r4, #12]
 8007f0a:	d106      	bne.n	8007f1a <__sflush_r+0x66>
 8007f0c:	6829      	ldr	r1, [r5, #0]
 8007f0e:	291d      	cmp	r1, #29
 8007f10:	d82c      	bhi.n	8007f6c <__sflush_r+0xb8>
 8007f12:	4a2a      	ldr	r2, [pc, #168]	; (8007fbc <__sflush_r+0x108>)
 8007f14:	40ca      	lsrs	r2, r1
 8007f16:	07d6      	lsls	r6, r2, #31
 8007f18:	d528      	bpl.n	8007f6c <__sflush_r+0xb8>
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	6062      	str	r2, [r4, #4]
 8007f1e:	04d9      	lsls	r1, r3, #19
 8007f20:	6922      	ldr	r2, [r4, #16]
 8007f22:	6022      	str	r2, [r4, #0]
 8007f24:	d504      	bpl.n	8007f30 <__sflush_r+0x7c>
 8007f26:	1c42      	adds	r2, r0, #1
 8007f28:	d101      	bne.n	8007f2e <__sflush_r+0x7a>
 8007f2a:	682b      	ldr	r3, [r5, #0]
 8007f2c:	b903      	cbnz	r3, 8007f30 <__sflush_r+0x7c>
 8007f2e:	6560      	str	r0, [r4, #84]	; 0x54
 8007f30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f32:	602f      	str	r7, [r5, #0]
 8007f34:	2900      	cmp	r1, #0
 8007f36:	d0ca      	beq.n	8007ece <__sflush_r+0x1a>
 8007f38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f3c:	4299      	cmp	r1, r3
 8007f3e:	d002      	beq.n	8007f46 <__sflush_r+0x92>
 8007f40:	4628      	mov	r0, r5
 8007f42:	f7ff fd71 	bl	8007a28 <_free_r>
 8007f46:	2000      	movs	r0, #0
 8007f48:	6360      	str	r0, [r4, #52]	; 0x34
 8007f4a:	e7c1      	b.n	8007ed0 <__sflush_r+0x1c>
 8007f4c:	6a21      	ldr	r1, [r4, #32]
 8007f4e:	2301      	movs	r3, #1
 8007f50:	4628      	mov	r0, r5
 8007f52:	47b0      	blx	r6
 8007f54:	1c41      	adds	r1, r0, #1
 8007f56:	d1c7      	bne.n	8007ee8 <__sflush_r+0x34>
 8007f58:	682b      	ldr	r3, [r5, #0]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d0c4      	beq.n	8007ee8 <__sflush_r+0x34>
 8007f5e:	2b1d      	cmp	r3, #29
 8007f60:	d001      	beq.n	8007f66 <__sflush_r+0xb2>
 8007f62:	2b16      	cmp	r3, #22
 8007f64:	d101      	bne.n	8007f6a <__sflush_r+0xb6>
 8007f66:	602f      	str	r7, [r5, #0]
 8007f68:	e7b1      	b.n	8007ece <__sflush_r+0x1a>
 8007f6a:	89a3      	ldrh	r3, [r4, #12]
 8007f6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f70:	81a3      	strh	r3, [r4, #12]
 8007f72:	e7ad      	b.n	8007ed0 <__sflush_r+0x1c>
 8007f74:	690f      	ldr	r7, [r1, #16]
 8007f76:	2f00      	cmp	r7, #0
 8007f78:	d0a9      	beq.n	8007ece <__sflush_r+0x1a>
 8007f7a:	0793      	lsls	r3, r2, #30
 8007f7c:	680e      	ldr	r6, [r1, #0]
 8007f7e:	bf08      	it	eq
 8007f80:	694b      	ldreq	r3, [r1, #20]
 8007f82:	600f      	str	r7, [r1, #0]
 8007f84:	bf18      	it	ne
 8007f86:	2300      	movne	r3, #0
 8007f88:	eba6 0807 	sub.w	r8, r6, r7
 8007f8c:	608b      	str	r3, [r1, #8]
 8007f8e:	f1b8 0f00 	cmp.w	r8, #0
 8007f92:	dd9c      	ble.n	8007ece <__sflush_r+0x1a>
 8007f94:	6a21      	ldr	r1, [r4, #32]
 8007f96:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007f98:	4643      	mov	r3, r8
 8007f9a:	463a      	mov	r2, r7
 8007f9c:	4628      	mov	r0, r5
 8007f9e:	47b0      	blx	r6
 8007fa0:	2800      	cmp	r0, #0
 8007fa2:	dc06      	bgt.n	8007fb2 <__sflush_r+0xfe>
 8007fa4:	89a3      	ldrh	r3, [r4, #12]
 8007fa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007faa:	81a3      	strh	r3, [r4, #12]
 8007fac:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb0:	e78e      	b.n	8007ed0 <__sflush_r+0x1c>
 8007fb2:	4407      	add	r7, r0
 8007fb4:	eba8 0800 	sub.w	r8, r8, r0
 8007fb8:	e7e9      	b.n	8007f8e <__sflush_r+0xda>
 8007fba:	bf00      	nop
 8007fbc:	20400001 	.word	0x20400001

08007fc0 <_fflush_r>:
 8007fc0:	b538      	push	{r3, r4, r5, lr}
 8007fc2:	690b      	ldr	r3, [r1, #16]
 8007fc4:	4605      	mov	r5, r0
 8007fc6:	460c      	mov	r4, r1
 8007fc8:	b913      	cbnz	r3, 8007fd0 <_fflush_r+0x10>
 8007fca:	2500      	movs	r5, #0
 8007fcc:	4628      	mov	r0, r5
 8007fce:	bd38      	pop	{r3, r4, r5, pc}
 8007fd0:	b118      	cbz	r0, 8007fda <_fflush_r+0x1a>
 8007fd2:	6983      	ldr	r3, [r0, #24]
 8007fd4:	b90b      	cbnz	r3, 8007fda <_fflush_r+0x1a>
 8007fd6:	f000 f887 	bl	80080e8 <__sinit>
 8007fda:	4b14      	ldr	r3, [pc, #80]	; (800802c <_fflush_r+0x6c>)
 8007fdc:	429c      	cmp	r4, r3
 8007fde:	d11b      	bne.n	8008018 <_fflush_r+0x58>
 8007fe0:	686c      	ldr	r4, [r5, #4]
 8007fe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d0ef      	beq.n	8007fca <_fflush_r+0xa>
 8007fea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007fec:	07d0      	lsls	r0, r2, #31
 8007fee:	d404      	bmi.n	8007ffa <_fflush_r+0x3a>
 8007ff0:	0599      	lsls	r1, r3, #22
 8007ff2:	d402      	bmi.n	8007ffa <_fflush_r+0x3a>
 8007ff4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ff6:	f000 f915 	bl	8008224 <__retarget_lock_acquire_recursive>
 8007ffa:	4628      	mov	r0, r5
 8007ffc:	4621      	mov	r1, r4
 8007ffe:	f7ff ff59 	bl	8007eb4 <__sflush_r>
 8008002:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008004:	07da      	lsls	r2, r3, #31
 8008006:	4605      	mov	r5, r0
 8008008:	d4e0      	bmi.n	8007fcc <_fflush_r+0xc>
 800800a:	89a3      	ldrh	r3, [r4, #12]
 800800c:	059b      	lsls	r3, r3, #22
 800800e:	d4dd      	bmi.n	8007fcc <_fflush_r+0xc>
 8008010:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008012:	f000 f908 	bl	8008226 <__retarget_lock_release_recursive>
 8008016:	e7d9      	b.n	8007fcc <_fflush_r+0xc>
 8008018:	4b05      	ldr	r3, [pc, #20]	; (8008030 <_fflush_r+0x70>)
 800801a:	429c      	cmp	r4, r3
 800801c:	d101      	bne.n	8008022 <_fflush_r+0x62>
 800801e:	68ac      	ldr	r4, [r5, #8]
 8008020:	e7df      	b.n	8007fe2 <_fflush_r+0x22>
 8008022:	4b04      	ldr	r3, [pc, #16]	; (8008034 <_fflush_r+0x74>)
 8008024:	429c      	cmp	r4, r3
 8008026:	bf08      	it	eq
 8008028:	68ec      	ldreq	r4, [r5, #12]
 800802a:	e7da      	b.n	8007fe2 <_fflush_r+0x22>
 800802c:	08009390 	.word	0x08009390
 8008030:	080093b0 	.word	0x080093b0
 8008034:	08009370 	.word	0x08009370

08008038 <std>:
 8008038:	2300      	movs	r3, #0
 800803a:	b510      	push	{r4, lr}
 800803c:	4604      	mov	r4, r0
 800803e:	e9c0 3300 	strd	r3, r3, [r0]
 8008042:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008046:	6083      	str	r3, [r0, #8]
 8008048:	8181      	strh	r1, [r0, #12]
 800804a:	6643      	str	r3, [r0, #100]	; 0x64
 800804c:	81c2      	strh	r2, [r0, #14]
 800804e:	6183      	str	r3, [r0, #24]
 8008050:	4619      	mov	r1, r3
 8008052:	2208      	movs	r2, #8
 8008054:	305c      	adds	r0, #92	; 0x5c
 8008056:	f7ff fcdf 	bl	8007a18 <memset>
 800805a:	4b05      	ldr	r3, [pc, #20]	; (8008070 <std+0x38>)
 800805c:	6263      	str	r3, [r4, #36]	; 0x24
 800805e:	4b05      	ldr	r3, [pc, #20]	; (8008074 <std+0x3c>)
 8008060:	62a3      	str	r3, [r4, #40]	; 0x28
 8008062:	4b05      	ldr	r3, [pc, #20]	; (8008078 <std+0x40>)
 8008064:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008066:	4b05      	ldr	r3, [pc, #20]	; (800807c <std+0x44>)
 8008068:	6224      	str	r4, [r4, #32]
 800806a:	6323      	str	r3, [r4, #48]	; 0x30
 800806c:	bd10      	pop	{r4, pc}
 800806e:	bf00      	nop
 8008070:	080088ed 	.word	0x080088ed
 8008074:	0800890f 	.word	0x0800890f
 8008078:	08008947 	.word	0x08008947
 800807c:	0800896b 	.word	0x0800896b

08008080 <_cleanup_r>:
 8008080:	4901      	ldr	r1, [pc, #4]	; (8008088 <_cleanup_r+0x8>)
 8008082:	f000 b8af 	b.w	80081e4 <_fwalk_reent>
 8008086:	bf00      	nop
 8008088:	08007fc1 	.word	0x08007fc1

0800808c <__sfmoreglue>:
 800808c:	b570      	push	{r4, r5, r6, lr}
 800808e:	2268      	movs	r2, #104	; 0x68
 8008090:	1e4d      	subs	r5, r1, #1
 8008092:	4355      	muls	r5, r2
 8008094:	460e      	mov	r6, r1
 8008096:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800809a:	f7ff fd31 	bl	8007b00 <_malloc_r>
 800809e:	4604      	mov	r4, r0
 80080a0:	b140      	cbz	r0, 80080b4 <__sfmoreglue+0x28>
 80080a2:	2100      	movs	r1, #0
 80080a4:	e9c0 1600 	strd	r1, r6, [r0]
 80080a8:	300c      	adds	r0, #12
 80080aa:	60a0      	str	r0, [r4, #8]
 80080ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80080b0:	f7ff fcb2 	bl	8007a18 <memset>
 80080b4:	4620      	mov	r0, r4
 80080b6:	bd70      	pop	{r4, r5, r6, pc}

080080b8 <__sfp_lock_acquire>:
 80080b8:	4801      	ldr	r0, [pc, #4]	; (80080c0 <__sfp_lock_acquire+0x8>)
 80080ba:	f000 b8b3 	b.w	8008224 <__retarget_lock_acquire_recursive>
 80080be:	bf00      	nop
 80080c0:	2000435d 	.word	0x2000435d

080080c4 <__sfp_lock_release>:
 80080c4:	4801      	ldr	r0, [pc, #4]	; (80080cc <__sfp_lock_release+0x8>)
 80080c6:	f000 b8ae 	b.w	8008226 <__retarget_lock_release_recursive>
 80080ca:	bf00      	nop
 80080cc:	2000435d 	.word	0x2000435d

080080d0 <__sinit_lock_acquire>:
 80080d0:	4801      	ldr	r0, [pc, #4]	; (80080d8 <__sinit_lock_acquire+0x8>)
 80080d2:	f000 b8a7 	b.w	8008224 <__retarget_lock_acquire_recursive>
 80080d6:	bf00      	nop
 80080d8:	2000435e 	.word	0x2000435e

080080dc <__sinit_lock_release>:
 80080dc:	4801      	ldr	r0, [pc, #4]	; (80080e4 <__sinit_lock_release+0x8>)
 80080de:	f000 b8a2 	b.w	8008226 <__retarget_lock_release_recursive>
 80080e2:	bf00      	nop
 80080e4:	2000435e 	.word	0x2000435e

080080e8 <__sinit>:
 80080e8:	b510      	push	{r4, lr}
 80080ea:	4604      	mov	r4, r0
 80080ec:	f7ff fff0 	bl	80080d0 <__sinit_lock_acquire>
 80080f0:	69a3      	ldr	r3, [r4, #24]
 80080f2:	b11b      	cbz	r3, 80080fc <__sinit+0x14>
 80080f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080f8:	f7ff bff0 	b.w	80080dc <__sinit_lock_release>
 80080fc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008100:	6523      	str	r3, [r4, #80]	; 0x50
 8008102:	4b13      	ldr	r3, [pc, #76]	; (8008150 <__sinit+0x68>)
 8008104:	4a13      	ldr	r2, [pc, #76]	; (8008154 <__sinit+0x6c>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	62a2      	str	r2, [r4, #40]	; 0x28
 800810a:	42a3      	cmp	r3, r4
 800810c:	bf04      	itt	eq
 800810e:	2301      	moveq	r3, #1
 8008110:	61a3      	streq	r3, [r4, #24]
 8008112:	4620      	mov	r0, r4
 8008114:	f000 f820 	bl	8008158 <__sfp>
 8008118:	6060      	str	r0, [r4, #4]
 800811a:	4620      	mov	r0, r4
 800811c:	f000 f81c 	bl	8008158 <__sfp>
 8008120:	60a0      	str	r0, [r4, #8]
 8008122:	4620      	mov	r0, r4
 8008124:	f000 f818 	bl	8008158 <__sfp>
 8008128:	2200      	movs	r2, #0
 800812a:	60e0      	str	r0, [r4, #12]
 800812c:	2104      	movs	r1, #4
 800812e:	6860      	ldr	r0, [r4, #4]
 8008130:	f7ff ff82 	bl	8008038 <std>
 8008134:	68a0      	ldr	r0, [r4, #8]
 8008136:	2201      	movs	r2, #1
 8008138:	2109      	movs	r1, #9
 800813a:	f7ff ff7d 	bl	8008038 <std>
 800813e:	68e0      	ldr	r0, [r4, #12]
 8008140:	2202      	movs	r2, #2
 8008142:	2112      	movs	r1, #18
 8008144:	f7ff ff78 	bl	8008038 <std>
 8008148:	2301      	movs	r3, #1
 800814a:	61a3      	str	r3, [r4, #24]
 800814c:	e7d2      	b.n	80080f4 <__sinit+0xc>
 800814e:	bf00      	nop
 8008150:	0800936c 	.word	0x0800936c
 8008154:	08008081 	.word	0x08008081

08008158 <__sfp>:
 8008158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800815a:	4607      	mov	r7, r0
 800815c:	f7ff ffac 	bl	80080b8 <__sfp_lock_acquire>
 8008160:	4b1e      	ldr	r3, [pc, #120]	; (80081dc <__sfp+0x84>)
 8008162:	681e      	ldr	r6, [r3, #0]
 8008164:	69b3      	ldr	r3, [r6, #24]
 8008166:	b913      	cbnz	r3, 800816e <__sfp+0x16>
 8008168:	4630      	mov	r0, r6
 800816a:	f7ff ffbd 	bl	80080e8 <__sinit>
 800816e:	3648      	adds	r6, #72	; 0x48
 8008170:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008174:	3b01      	subs	r3, #1
 8008176:	d503      	bpl.n	8008180 <__sfp+0x28>
 8008178:	6833      	ldr	r3, [r6, #0]
 800817a:	b30b      	cbz	r3, 80081c0 <__sfp+0x68>
 800817c:	6836      	ldr	r6, [r6, #0]
 800817e:	e7f7      	b.n	8008170 <__sfp+0x18>
 8008180:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008184:	b9d5      	cbnz	r5, 80081bc <__sfp+0x64>
 8008186:	4b16      	ldr	r3, [pc, #88]	; (80081e0 <__sfp+0x88>)
 8008188:	60e3      	str	r3, [r4, #12]
 800818a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800818e:	6665      	str	r5, [r4, #100]	; 0x64
 8008190:	f000 f847 	bl	8008222 <__retarget_lock_init_recursive>
 8008194:	f7ff ff96 	bl	80080c4 <__sfp_lock_release>
 8008198:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800819c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80081a0:	6025      	str	r5, [r4, #0]
 80081a2:	61a5      	str	r5, [r4, #24]
 80081a4:	2208      	movs	r2, #8
 80081a6:	4629      	mov	r1, r5
 80081a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80081ac:	f7ff fc34 	bl	8007a18 <memset>
 80081b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80081b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80081b8:	4620      	mov	r0, r4
 80081ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081bc:	3468      	adds	r4, #104	; 0x68
 80081be:	e7d9      	b.n	8008174 <__sfp+0x1c>
 80081c0:	2104      	movs	r1, #4
 80081c2:	4638      	mov	r0, r7
 80081c4:	f7ff ff62 	bl	800808c <__sfmoreglue>
 80081c8:	4604      	mov	r4, r0
 80081ca:	6030      	str	r0, [r6, #0]
 80081cc:	2800      	cmp	r0, #0
 80081ce:	d1d5      	bne.n	800817c <__sfp+0x24>
 80081d0:	f7ff ff78 	bl	80080c4 <__sfp_lock_release>
 80081d4:	230c      	movs	r3, #12
 80081d6:	603b      	str	r3, [r7, #0]
 80081d8:	e7ee      	b.n	80081b8 <__sfp+0x60>
 80081da:	bf00      	nop
 80081dc:	0800936c 	.word	0x0800936c
 80081e0:	ffff0001 	.word	0xffff0001

080081e4 <_fwalk_reent>:
 80081e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081e8:	4606      	mov	r6, r0
 80081ea:	4688      	mov	r8, r1
 80081ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80081f0:	2700      	movs	r7, #0
 80081f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081f6:	f1b9 0901 	subs.w	r9, r9, #1
 80081fa:	d505      	bpl.n	8008208 <_fwalk_reent+0x24>
 80081fc:	6824      	ldr	r4, [r4, #0]
 80081fe:	2c00      	cmp	r4, #0
 8008200:	d1f7      	bne.n	80081f2 <_fwalk_reent+0xe>
 8008202:	4638      	mov	r0, r7
 8008204:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008208:	89ab      	ldrh	r3, [r5, #12]
 800820a:	2b01      	cmp	r3, #1
 800820c:	d907      	bls.n	800821e <_fwalk_reent+0x3a>
 800820e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008212:	3301      	adds	r3, #1
 8008214:	d003      	beq.n	800821e <_fwalk_reent+0x3a>
 8008216:	4629      	mov	r1, r5
 8008218:	4630      	mov	r0, r6
 800821a:	47c0      	blx	r8
 800821c:	4307      	orrs	r7, r0
 800821e:	3568      	adds	r5, #104	; 0x68
 8008220:	e7e9      	b.n	80081f6 <_fwalk_reent+0x12>

08008222 <__retarget_lock_init_recursive>:
 8008222:	4770      	bx	lr

08008224 <__retarget_lock_acquire_recursive>:
 8008224:	4770      	bx	lr

08008226 <__retarget_lock_release_recursive>:
 8008226:	4770      	bx	lr

08008228 <__swhatbuf_r>:
 8008228:	b570      	push	{r4, r5, r6, lr}
 800822a:	460e      	mov	r6, r1
 800822c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008230:	2900      	cmp	r1, #0
 8008232:	b096      	sub	sp, #88	; 0x58
 8008234:	4614      	mov	r4, r2
 8008236:	461d      	mov	r5, r3
 8008238:	da08      	bge.n	800824c <__swhatbuf_r+0x24>
 800823a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800823e:	2200      	movs	r2, #0
 8008240:	602a      	str	r2, [r5, #0]
 8008242:	061a      	lsls	r2, r3, #24
 8008244:	d410      	bmi.n	8008268 <__swhatbuf_r+0x40>
 8008246:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800824a:	e00e      	b.n	800826a <__swhatbuf_r+0x42>
 800824c:	466a      	mov	r2, sp
 800824e:	f000 fbb3 	bl	80089b8 <_fstat_r>
 8008252:	2800      	cmp	r0, #0
 8008254:	dbf1      	blt.n	800823a <__swhatbuf_r+0x12>
 8008256:	9a01      	ldr	r2, [sp, #4]
 8008258:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800825c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008260:	425a      	negs	r2, r3
 8008262:	415a      	adcs	r2, r3
 8008264:	602a      	str	r2, [r5, #0]
 8008266:	e7ee      	b.n	8008246 <__swhatbuf_r+0x1e>
 8008268:	2340      	movs	r3, #64	; 0x40
 800826a:	2000      	movs	r0, #0
 800826c:	6023      	str	r3, [r4, #0]
 800826e:	b016      	add	sp, #88	; 0x58
 8008270:	bd70      	pop	{r4, r5, r6, pc}
	...

08008274 <__smakebuf_r>:
 8008274:	898b      	ldrh	r3, [r1, #12]
 8008276:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008278:	079d      	lsls	r5, r3, #30
 800827a:	4606      	mov	r6, r0
 800827c:	460c      	mov	r4, r1
 800827e:	d507      	bpl.n	8008290 <__smakebuf_r+0x1c>
 8008280:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008284:	6023      	str	r3, [r4, #0]
 8008286:	6123      	str	r3, [r4, #16]
 8008288:	2301      	movs	r3, #1
 800828a:	6163      	str	r3, [r4, #20]
 800828c:	b002      	add	sp, #8
 800828e:	bd70      	pop	{r4, r5, r6, pc}
 8008290:	ab01      	add	r3, sp, #4
 8008292:	466a      	mov	r2, sp
 8008294:	f7ff ffc8 	bl	8008228 <__swhatbuf_r>
 8008298:	9900      	ldr	r1, [sp, #0]
 800829a:	4605      	mov	r5, r0
 800829c:	4630      	mov	r0, r6
 800829e:	f7ff fc2f 	bl	8007b00 <_malloc_r>
 80082a2:	b948      	cbnz	r0, 80082b8 <__smakebuf_r+0x44>
 80082a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082a8:	059a      	lsls	r2, r3, #22
 80082aa:	d4ef      	bmi.n	800828c <__smakebuf_r+0x18>
 80082ac:	f023 0303 	bic.w	r3, r3, #3
 80082b0:	f043 0302 	orr.w	r3, r3, #2
 80082b4:	81a3      	strh	r3, [r4, #12]
 80082b6:	e7e3      	b.n	8008280 <__smakebuf_r+0xc>
 80082b8:	4b0d      	ldr	r3, [pc, #52]	; (80082f0 <__smakebuf_r+0x7c>)
 80082ba:	62b3      	str	r3, [r6, #40]	; 0x28
 80082bc:	89a3      	ldrh	r3, [r4, #12]
 80082be:	6020      	str	r0, [r4, #0]
 80082c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082c4:	81a3      	strh	r3, [r4, #12]
 80082c6:	9b00      	ldr	r3, [sp, #0]
 80082c8:	6163      	str	r3, [r4, #20]
 80082ca:	9b01      	ldr	r3, [sp, #4]
 80082cc:	6120      	str	r0, [r4, #16]
 80082ce:	b15b      	cbz	r3, 80082e8 <__smakebuf_r+0x74>
 80082d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082d4:	4630      	mov	r0, r6
 80082d6:	f000 fb81 	bl	80089dc <_isatty_r>
 80082da:	b128      	cbz	r0, 80082e8 <__smakebuf_r+0x74>
 80082dc:	89a3      	ldrh	r3, [r4, #12]
 80082de:	f023 0303 	bic.w	r3, r3, #3
 80082e2:	f043 0301 	orr.w	r3, r3, #1
 80082e6:	81a3      	strh	r3, [r4, #12]
 80082e8:	89a0      	ldrh	r0, [r4, #12]
 80082ea:	4305      	orrs	r5, r0
 80082ec:	81a5      	strh	r5, [r4, #12]
 80082ee:	e7cd      	b.n	800828c <__smakebuf_r+0x18>
 80082f0:	08008081 	.word	0x08008081

080082f4 <__malloc_lock>:
 80082f4:	4801      	ldr	r0, [pc, #4]	; (80082fc <__malloc_lock+0x8>)
 80082f6:	f7ff bf95 	b.w	8008224 <__retarget_lock_acquire_recursive>
 80082fa:	bf00      	nop
 80082fc:	2000435c 	.word	0x2000435c

08008300 <__malloc_unlock>:
 8008300:	4801      	ldr	r0, [pc, #4]	; (8008308 <__malloc_unlock+0x8>)
 8008302:	f7ff bf90 	b.w	8008226 <__retarget_lock_release_recursive>
 8008306:	bf00      	nop
 8008308:	2000435c 	.word	0x2000435c

0800830c <__ssputs_r>:
 800830c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008310:	688e      	ldr	r6, [r1, #8]
 8008312:	429e      	cmp	r6, r3
 8008314:	4682      	mov	sl, r0
 8008316:	460c      	mov	r4, r1
 8008318:	4690      	mov	r8, r2
 800831a:	461f      	mov	r7, r3
 800831c:	d838      	bhi.n	8008390 <__ssputs_r+0x84>
 800831e:	898a      	ldrh	r2, [r1, #12]
 8008320:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008324:	d032      	beq.n	800838c <__ssputs_r+0x80>
 8008326:	6825      	ldr	r5, [r4, #0]
 8008328:	6909      	ldr	r1, [r1, #16]
 800832a:	eba5 0901 	sub.w	r9, r5, r1
 800832e:	6965      	ldr	r5, [r4, #20]
 8008330:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008334:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008338:	3301      	adds	r3, #1
 800833a:	444b      	add	r3, r9
 800833c:	106d      	asrs	r5, r5, #1
 800833e:	429d      	cmp	r5, r3
 8008340:	bf38      	it	cc
 8008342:	461d      	movcc	r5, r3
 8008344:	0553      	lsls	r3, r2, #21
 8008346:	d531      	bpl.n	80083ac <__ssputs_r+0xa0>
 8008348:	4629      	mov	r1, r5
 800834a:	f7ff fbd9 	bl	8007b00 <_malloc_r>
 800834e:	4606      	mov	r6, r0
 8008350:	b950      	cbnz	r0, 8008368 <__ssputs_r+0x5c>
 8008352:	230c      	movs	r3, #12
 8008354:	f8ca 3000 	str.w	r3, [sl]
 8008358:	89a3      	ldrh	r3, [r4, #12]
 800835a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800835e:	81a3      	strh	r3, [r4, #12]
 8008360:	f04f 30ff 	mov.w	r0, #4294967295
 8008364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008368:	6921      	ldr	r1, [r4, #16]
 800836a:	464a      	mov	r2, r9
 800836c:	f7ff fb46 	bl	80079fc <memcpy>
 8008370:	89a3      	ldrh	r3, [r4, #12]
 8008372:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008376:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800837a:	81a3      	strh	r3, [r4, #12]
 800837c:	6126      	str	r6, [r4, #16]
 800837e:	6165      	str	r5, [r4, #20]
 8008380:	444e      	add	r6, r9
 8008382:	eba5 0509 	sub.w	r5, r5, r9
 8008386:	6026      	str	r6, [r4, #0]
 8008388:	60a5      	str	r5, [r4, #8]
 800838a:	463e      	mov	r6, r7
 800838c:	42be      	cmp	r6, r7
 800838e:	d900      	bls.n	8008392 <__ssputs_r+0x86>
 8008390:	463e      	mov	r6, r7
 8008392:	6820      	ldr	r0, [r4, #0]
 8008394:	4632      	mov	r2, r6
 8008396:	4641      	mov	r1, r8
 8008398:	f000 fb42 	bl	8008a20 <memmove>
 800839c:	68a3      	ldr	r3, [r4, #8]
 800839e:	1b9b      	subs	r3, r3, r6
 80083a0:	60a3      	str	r3, [r4, #8]
 80083a2:	6823      	ldr	r3, [r4, #0]
 80083a4:	4433      	add	r3, r6
 80083a6:	6023      	str	r3, [r4, #0]
 80083a8:	2000      	movs	r0, #0
 80083aa:	e7db      	b.n	8008364 <__ssputs_r+0x58>
 80083ac:	462a      	mov	r2, r5
 80083ae:	f000 fb51 	bl	8008a54 <_realloc_r>
 80083b2:	4606      	mov	r6, r0
 80083b4:	2800      	cmp	r0, #0
 80083b6:	d1e1      	bne.n	800837c <__ssputs_r+0x70>
 80083b8:	6921      	ldr	r1, [r4, #16]
 80083ba:	4650      	mov	r0, sl
 80083bc:	f7ff fb34 	bl	8007a28 <_free_r>
 80083c0:	e7c7      	b.n	8008352 <__ssputs_r+0x46>
	...

080083c4 <_svfiprintf_r>:
 80083c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c8:	4698      	mov	r8, r3
 80083ca:	898b      	ldrh	r3, [r1, #12]
 80083cc:	061b      	lsls	r3, r3, #24
 80083ce:	b09d      	sub	sp, #116	; 0x74
 80083d0:	4607      	mov	r7, r0
 80083d2:	460d      	mov	r5, r1
 80083d4:	4614      	mov	r4, r2
 80083d6:	d50e      	bpl.n	80083f6 <_svfiprintf_r+0x32>
 80083d8:	690b      	ldr	r3, [r1, #16]
 80083da:	b963      	cbnz	r3, 80083f6 <_svfiprintf_r+0x32>
 80083dc:	2140      	movs	r1, #64	; 0x40
 80083de:	f7ff fb8f 	bl	8007b00 <_malloc_r>
 80083e2:	6028      	str	r0, [r5, #0]
 80083e4:	6128      	str	r0, [r5, #16]
 80083e6:	b920      	cbnz	r0, 80083f2 <_svfiprintf_r+0x2e>
 80083e8:	230c      	movs	r3, #12
 80083ea:	603b      	str	r3, [r7, #0]
 80083ec:	f04f 30ff 	mov.w	r0, #4294967295
 80083f0:	e0d1      	b.n	8008596 <_svfiprintf_r+0x1d2>
 80083f2:	2340      	movs	r3, #64	; 0x40
 80083f4:	616b      	str	r3, [r5, #20]
 80083f6:	2300      	movs	r3, #0
 80083f8:	9309      	str	r3, [sp, #36]	; 0x24
 80083fa:	2320      	movs	r3, #32
 80083fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008400:	f8cd 800c 	str.w	r8, [sp, #12]
 8008404:	2330      	movs	r3, #48	; 0x30
 8008406:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80085b0 <_svfiprintf_r+0x1ec>
 800840a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800840e:	f04f 0901 	mov.w	r9, #1
 8008412:	4623      	mov	r3, r4
 8008414:	469a      	mov	sl, r3
 8008416:	f813 2b01 	ldrb.w	r2, [r3], #1
 800841a:	b10a      	cbz	r2, 8008420 <_svfiprintf_r+0x5c>
 800841c:	2a25      	cmp	r2, #37	; 0x25
 800841e:	d1f9      	bne.n	8008414 <_svfiprintf_r+0x50>
 8008420:	ebba 0b04 	subs.w	fp, sl, r4
 8008424:	d00b      	beq.n	800843e <_svfiprintf_r+0x7a>
 8008426:	465b      	mov	r3, fp
 8008428:	4622      	mov	r2, r4
 800842a:	4629      	mov	r1, r5
 800842c:	4638      	mov	r0, r7
 800842e:	f7ff ff6d 	bl	800830c <__ssputs_r>
 8008432:	3001      	adds	r0, #1
 8008434:	f000 80aa 	beq.w	800858c <_svfiprintf_r+0x1c8>
 8008438:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800843a:	445a      	add	r2, fp
 800843c:	9209      	str	r2, [sp, #36]	; 0x24
 800843e:	f89a 3000 	ldrb.w	r3, [sl]
 8008442:	2b00      	cmp	r3, #0
 8008444:	f000 80a2 	beq.w	800858c <_svfiprintf_r+0x1c8>
 8008448:	2300      	movs	r3, #0
 800844a:	f04f 32ff 	mov.w	r2, #4294967295
 800844e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008452:	f10a 0a01 	add.w	sl, sl, #1
 8008456:	9304      	str	r3, [sp, #16]
 8008458:	9307      	str	r3, [sp, #28]
 800845a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800845e:	931a      	str	r3, [sp, #104]	; 0x68
 8008460:	4654      	mov	r4, sl
 8008462:	2205      	movs	r2, #5
 8008464:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008468:	4851      	ldr	r0, [pc, #324]	; (80085b0 <_svfiprintf_r+0x1ec>)
 800846a:	f7f7 fee9 	bl	8000240 <memchr>
 800846e:	9a04      	ldr	r2, [sp, #16]
 8008470:	b9d8      	cbnz	r0, 80084aa <_svfiprintf_r+0xe6>
 8008472:	06d0      	lsls	r0, r2, #27
 8008474:	bf44      	itt	mi
 8008476:	2320      	movmi	r3, #32
 8008478:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800847c:	0711      	lsls	r1, r2, #28
 800847e:	bf44      	itt	mi
 8008480:	232b      	movmi	r3, #43	; 0x2b
 8008482:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008486:	f89a 3000 	ldrb.w	r3, [sl]
 800848a:	2b2a      	cmp	r3, #42	; 0x2a
 800848c:	d015      	beq.n	80084ba <_svfiprintf_r+0xf6>
 800848e:	9a07      	ldr	r2, [sp, #28]
 8008490:	4654      	mov	r4, sl
 8008492:	2000      	movs	r0, #0
 8008494:	f04f 0c0a 	mov.w	ip, #10
 8008498:	4621      	mov	r1, r4
 800849a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800849e:	3b30      	subs	r3, #48	; 0x30
 80084a0:	2b09      	cmp	r3, #9
 80084a2:	d94e      	bls.n	8008542 <_svfiprintf_r+0x17e>
 80084a4:	b1b0      	cbz	r0, 80084d4 <_svfiprintf_r+0x110>
 80084a6:	9207      	str	r2, [sp, #28]
 80084a8:	e014      	b.n	80084d4 <_svfiprintf_r+0x110>
 80084aa:	eba0 0308 	sub.w	r3, r0, r8
 80084ae:	fa09 f303 	lsl.w	r3, r9, r3
 80084b2:	4313      	orrs	r3, r2
 80084b4:	9304      	str	r3, [sp, #16]
 80084b6:	46a2      	mov	sl, r4
 80084b8:	e7d2      	b.n	8008460 <_svfiprintf_r+0x9c>
 80084ba:	9b03      	ldr	r3, [sp, #12]
 80084bc:	1d19      	adds	r1, r3, #4
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	9103      	str	r1, [sp, #12]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	bfbb      	ittet	lt
 80084c6:	425b      	neglt	r3, r3
 80084c8:	f042 0202 	orrlt.w	r2, r2, #2
 80084cc:	9307      	strge	r3, [sp, #28]
 80084ce:	9307      	strlt	r3, [sp, #28]
 80084d0:	bfb8      	it	lt
 80084d2:	9204      	strlt	r2, [sp, #16]
 80084d4:	7823      	ldrb	r3, [r4, #0]
 80084d6:	2b2e      	cmp	r3, #46	; 0x2e
 80084d8:	d10c      	bne.n	80084f4 <_svfiprintf_r+0x130>
 80084da:	7863      	ldrb	r3, [r4, #1]
 80084dc:	2b2a      	cmp	r3, #42	; 0x2a
 80084de:	d135      	bne.n	800854c <_svfiprintf_r+0x188>
 80084e0:	9b03      	ldr	r3, [sp, #12]
 80084e2:	1d1a      	adds	r2, r3, #4
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	9203      	str	r2, [sp, #12]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	bfb8      	it	lt
 80084ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80084f0:	3402      	adds	r4, #2
 80084f2:	9305      	str	r3, [sp, #20]
 80084f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80085c0 <_svfiprintf_r+0x1fc>
 80084f8:	7821      	ldrb	r1, [r4, #0]
 80084fa:	2203      	movs	r2, #3
 80084fc:	4650      	mov	r0, sl
 80084fe:	f7f7 fe9f 	bl	8000240 <memchr>
 8008502:	b140      	cbz	r0, 8008516 <_svfiprintf_r+0x152>
 8008504:	2340      	movs	r3, #64	; 0x40
 8008506:	eba0 000a 	sub.w	r0, r0, sl
 800850a:	fa03 f000 	lsl.w	r0, r3, r0
 800850e:	9b04      	ldr	r3, [sp, #16]
 8008510:	4303      	orrs	r3, r0
 8008512:	3401      	adds	r4, #1
 8008514:	9304      	str	r3, [sp, #16]
 8008516:	f814 1b01 	ldrb.w	r1, [r4], #1
 800851a:	4826      	ldr	r0, [pc, #152]	; (80085b4 <_svfiprintf_r+0x1f0>)
 800851c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008520:	2206      	movs	r2, #6
 8008522:	f7f7 fe8d 	bl	8000240 <memchr>
 8008526:	2800      	cmp	r0, #0
 8008528:	d038      	beq.n	800859c <_svfiprintf_r+0x1d8>
 800852a:	4b23      	ldr	r3, [pc, #140]	; (80085b8 <_svfiprintf_r+0x1f4>)
 800852c:	bb1b      	cbnz	r3, 8008576 <_svfiprintf_r+0x1b2>
 800852e:	9b03      	ldr	r3, [sp, #12]
 8008530:	3307      	adds	r3, #7
 8008532:	f023 0307 	bic.w	r3, r3, #7
 8008536:	3308      	adds	r3, #8
 8008538:	9303      	str	r3, [sp, #12]
 800853a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800853c:	4433      	add	r3, r6
 800853e:	9309      	str	r3, [sp, #36]	; 0x24
 8008540:	e767      	b.n	8008412 <_svfiprintf_r+0x4e>
 8008542:	fb0c 3202 	mla	r2, ip, r2, r3
 8008546:	460c      	mov	r4, r1
 8008548:	2001      	movs	r0, #1
 800854a:	e7a5      	b.n	8008498 <_svfiprintf_r+0xd4>
 800854c:	2300      	movs	r3, #0
 800854e:	3401      	adds	r4, #1
 8008550:	9305      	str	r3, [sp, #20]
 8008552:	4619      	mov	r1, r3
 8008554:	f04f 0c0a 	mov.w	ip, #10
 8008558:	4620      	mov	r0, r4
 800855a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800855e:	3a30      	subs	r2, #48	; 0x30
 8008560:	2a09      	cmp	r2, #9
 8008562:	d903      	bls.n	800856c <_svfiprintf_r+0x1a8>
 8008564:	2b00      	cmp	r3, #0
 8008566:	d0c5      	beq.n	80084f4 <_svfiprintf_r+0x130>
 8008568:	9105      	str	r1, [sp, #20]
 800856a:	e7c3      	b.n	80084f4 <_svfiprintf_r+0x130>
 800856c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008570:	4604      	mov	r4, r0
 8008572:	2301      	movs	r3, #1
 8008574:	e7f0      	b.n	8008558 <_svfiprintf_r+0x194>
 8008576:	ab03      	add	r3, sp, #12
 8008578:	9300      	str	r3, [sp, #0]
 800857a:	462a      	mov	r2, r5
 800857c:	4b0f      	ldr	r3, [pc, #60]	; (80085bc <_svfiprintf_r+0x1f8>)
 800857e:	a904      	add	r1, sp, #16
 8008580:	4638      	mov	r0, r7
 8008582:	f3af 8000 	nop.w
 8008586:	1c42      	adds	r2, r0, #1
 8008588:	4606      	mov	r6, r0
 800858a:	d1d6      	bne.n	800853a <_svfiprintf_r+0x176>
 800858c:	89ab      	ldrh	r3, [r5, #12]
 800858e:	065b      	lsls	r3, r3, #25
 8008590:	f53f af2c 	bmi.w	80083ec <_svfiprintf_r+0x28>
 8008594:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008596:	b01d      	add	sp, #116	; 0x74
 8008598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800859c:	ab03      	add	r3, sp, #12
 800859e:	9300      	str	r3, [sp, #0]
 80085a0:	462a      	mov	r2, r5
 80085a2:	4b06      	ldr	r3, [pc, #24]	; (80085bc <_svfiprintf_r+0x1f8>)
 80085a4:	a904      	add	r1, sp, #16
 80085a6:	4638      	mov	r0, r7
 80085a8:	f000 f87a 	bl	80086a0 <_printf_i>
 80085ac:	e7eb      	b.n	8008586 <_svfiprintf_r+0x1c2>
 80085ae:	bf00      	nop
 80085b0:	080093d0 	.word	0x080093d0
 80085b4:	080093da 	.word	0x080093da
 80085b8:	00000000 	.word	0x00000000
 80085bc:	0800830d 	.word	0x0800830d
 80085c0:	080093d6 	.word	0x080093d6

080085c4 <_printf_common>:
 80085c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085c8:	4616      	mov	r6, r2
 80085ca:	4699      	mov	r9, r3
 80085cc:	688a      	ldr	r2, [r1, #8]
 80085ce:	690b      	ldr	r3, [r1, #16]
 80085d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80085d4:	4293      	cmp	r3, r2
 80085d6:	bfb8      	it	lt
 80085d8:	4613      	movlt	r3, r2
 80085da:	6033      	str	r3, [r6, #0]
 80085dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80085e0:	4607      	mov	r7, r0
 80085e2:	460c      	mov	r4, r1
 80085e4:	b10a      	cbz	r2, 80085ea <_printf_common+0x26>
 80085e6:	3301      	adds	r3, #1
 80085e8:	6033      	str	r3, [r6, #0]
 80085ea:	6823      	ldr	r3, [r4, #0]
 80085ec:	0699      	lsls	r1, r3, #26
 80085ee:	bf42      	ittt	mi
 80085f0:	6833      	ldrmi	r3, [r6, #0]
 80085f2:	3302      	addmi	r3, #2
 80085f4:	6033      	strmi	r3, [r6, #0]
 80085f6:	6825      	ldr	r5, [r4, #0]
 80085f8:	f015 0506 	ands.w	r5, r5, #6
 80085fc:	d106      	bne.n	800860c <_printf_common+0x48>
 80085fe:	f104 0a19 	add.w	sl, r4, #25
 8008602:	68e3      	ldr	r3, [r4, #12]
 8008604:	6832      	ldr	r2, [r6, #0]
 8008606:	1a9b      	subs	r3, r3, r2
 8008608:	42ab      	cmp	r3, r5
 800860a:	dc26      	bgt.n	800865a <_printf_common+0x96>
 800860c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008610:	1e13      	subs	r3, r2, #0
 8008612:	6822      	ldr	r2, [r4, #0]
 8008614:	bf18      	it	ne
 8008616:	2301      	movne	r3, #1
 8008618:	0692      	lsls	r2, r2, #26
 800861a:	d42b      	bmi.n	8008674 <_printf_common+0xb0>
 800861c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008620:	4649      	mov	r1, r9
 8008622:	4638      	mov	r0, r7
 8008624:	47c0      	blx	r8
 8008626:	3001      	adds	r0, #1
 8008628:	d01e      	beq.n	8008668 <_printf_common+0xa4>
 800862a:	6823      	ldr	r3, [r4, #0]
 800862c:	68e5      	ldr	r5, [r4, #12]
 800862e:	6832      	ldr	r2, [r6, #0]
 8008630:	f003 0306 	and.w	r3, r3, #6
 8008634:	2b04      	cmp	r3, #4
 8008636:	bf08      	it	eq
 8008638:	1aad      	subeq	r5, r5, r2
 800863a:	68a3      	ldr	r3, [r4, #8]
 800863c:	6922      	ldr	r2, [r4, #16]
 800863e:	bf0c      	ite	eq
 8008640:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008644:	2500      	movne	r5, #0
 8008646:	4293      	cmp	r3, r2
 8008648:	bfc4      	itt	gt
 800864a:	1a9b      	subgt	r3, r3, r2
 800864c:	18ed      	addgt	r5, r5, r3
 800864e:	2600      	movs	r6, #0
 8008650:	341a      	adds	r4, #26
 8008652:	42b5      	cmp	r5, r6
 8008654:	d11a      	bne.n	800868c <_printf_common+0xc8>
 8008656:	2000      	movs	r0, #0
 8008658:	e008      	b.n	800866c <_printf_common+0xa8>
 800865a:	2301      	movs	r3, #1
 800865c:	4652      	mov	r2, sl
 800865e:	4649      	mov	r1, r9
 8008660:	4638      	mov	r0, r7
 8008662:	47c0      	blx	r8
 8008664:	3001      	adds	r0, #1
 8008666:	d103      	bne.n	8008670 <_printf_common+0xac>
 8008668:	f04f 30ff 	mov.w	r0, #4294967295
 800866c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008670:	3501      	adds	r5, #1
 8008672:	e7c6      	b.n	8008602 <_printf_common+0x3e>
 8008674:	18e1      	adds	r1, r4, r3
 8008676:	1c5a      	adds	r2, r3, #1
 8008678:	2030      	movs	r0, #48	; 0x30
 800867a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800867e:	4422      	add	r2, r4
 8008680:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008684:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008688:	3302      	adds	r3, #2
 800868a:	e7c7      	b.n	800861c <_printf_common+0x58>
 800868c:	2301      	movs	r3, #1
 800868e:	4622      	mov	r2, r4
 8008690:	4649      	mov	r1, r9
 8008692:	4638      	mov	r0, r7
 8008694:	47c0      	blx	r8
 8008696:	3001      	adds	r0, #1
 8008698:	d0e6      	beq.n	8008668 <_printf_common+0xa4>
 800869a:	3601      	adds	r6, #1
 800869c:	e7d9      	b.n	8008652 <_printf_common+0x8e>
	...

080086a0 <_printf_i>:
 80086a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086a4:	7e0f      	ldrb	r7, [r1, #24]
 80086a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80086a8:	2f78      	cmp	r7, #120	; 0x78
 80086aa:	4691      	mov	r9, r2
 80086ac:	4680      	mov	r8, r0
 80086ae:	460c      	mov	r4, r1
 80086b0:	469a      	mov	sl, r3
 80086b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80086b6:	d807      	bhi.n	80086c8 <_printf_i+0x28>
 80086b8:	2f62      	cmp	r7, #98	; 0x62
 80086ba:	d80a      	bhi.n	80086d2 <_printf_i+0x32>
 80086bc:	2f00      	cmp	r7, #0
 80086be:	f000 80d8 	beq.w	8008872 <_printf_i+0x1d2>
 80086c2:	2f58      	cmp	r7, #88	; 0x58
 80086c4:	f000 80a3 	beq.w	800880e <_printf_i+0x16e>
 80086c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80086d0:	e03a      	b.n	8008748 <_printf_i+0xa8>
 80086d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80086d6:	2b15      	cmp	r3, #21
 80086d8:	d8f6      	bhi.n	80086c8 <_printf_i+0x28>
 80086da:	a101      	add	r1, pc, #4	; (adr r1, 80086e0 <_printf_i+0x40>)
 80086dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086e0:	08008739 	.word	0x08008739
 80086e4:	0800874d 	.word	0x0800874d
 80086e8:	080086c9 	.word	0x080086c9
 80086ec:	080086c9 	.word	0x080086c9
 80086f0:	080086c9 	.word	0x080086c9
 80086f4:	080086c9 	.word	0x080086c9
 80086f8:	0800874d 	.word	0x0800874d
 80086fc:	080086c9 	.word	0x080086c9
 8008700:	080086c9 	.word	0x080086c9
 8008704:	080086c9 	.word	0x080086c9
 8008708:	080086c9 	.word	0x080086c9
 800870c:	08008859 	.word	0x08008859
 8008710:	0800877d 	.word	0x0800877d
 8008714:	0800883b 	.word	0x0800883b
 8008718:	080086c9 	.word	0x080086c9
 800871c:	080086c9 	.word	0x080086c9
 8008720:	0800887b 	.word	0x0800887b
 8008724:	080086c9 	.word	0x080086c9
 8008728:	0800877d 	.word	0x0800877d
 800872c:	080086c9 	.word	0x080086c9
 8008730:	080086c9 	.word	0x080086c9
 8008734:	08008843 	.word	0x08008843
 8008738:	682b      	ldr	r3, [r5, #0]
 800873a:	1d1a      	adds	r2, r3, #4
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	602a      	str	r2, [r5, #0]
 8008740:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008744:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008748:	2301      	movs	r3, #1
 800874a:	e0a3      	b.n	8008894 <_printf_i+0x1f4>
 800874c:	6820      	ldr	r0, [r4, #0]
 800874e:	6829      	ldr	r1, [r5, #0]
 8008750:	0606      	lsls	r6, r0, #24
 8008752:	f101 0304 	add.w	r3, r1, #4
 8008756:	d50a      	bpl.n	800876e <_printf_i+0xce>
 8008758:	680e      	ldr	r6, [r1, #0]
 800875a:	602b      	str	r3, [r5, #0]
 800875c:	2e00      	cmp	r6, #0
 800875e:	da03      	bge.n	8008768 <_printf_i+0xc8>
 8008760:	232d      	movs	r3, #45	; 0x2d
 8008762:	4276      	negs	r6, r6
 8008764:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008768:	485e      	ldr	r0, [pc, #376]	; (80088e4 <_printf_i+0x244>)
 800876a:	230a      	movs	r3, #10
 800876c:	e019      	b.n	80087a2 <_printf_i+0x102>
 800876e:	680e      	ldr	r6, [r1, #0]
 8008770:	602b      	str	r3, [r5, #0]
 8008772:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008776:	bf18      	it	ne
 8008778:	b236      	sxthne	r6, r6
 800877a:	e7ef      	b.n	800875c <_printf_i+0xbc>
 800877c:	682b      	ldr	r3, [r5, #0]
 800877e:	6820      	ldr	r0, [r4, #0]
 8008780:	1d19      	adds	r1, r3, #4
 8008782:	6029      	str	r1, [r5, #0]
 8008784:	0601      	lsls	r1, r0, #24
 8008786:	d501      	bpl.n	800878c <_printf_i+0xec>
 8008788:	681e      	ldr	r6, [r3, #0]
 800878a:	e002      	b.n	8008792 <_printf_i+0xf2>
 800878c:	0646      	lsls	r6, r0, #25
 800878e:	d5fb      	bpl.n	8008788 <_printf_i+0xe8>
 8008790:	881e      	ldrh	r6, [r3, #0]
 8008792:	4854      	ldr	r0, [pc, #336]	; (80088e4 <_printf_i+0x244>)
 8008794:	2f6f      	cmp	r7, #111	; 0x6f
 8008796:	bf0c      	ite	eq
 8008798:	2308      	moveq	r3, #8
 800879a:	230a      	movne	r3, #10
 800879c:	2100      	movs	r1, #0
 800879e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80087a2:	6865      	ldr	r5, [r4, #4]
 80087a4:	60a5      	str	r5, [r4, #8]
 80087a6:	2d00      	cmp	r5, #0
 80087a8:	bfa2      	ittt	ge
 80087aa:	6821      	ldrge	r1, [r4, #0]
 80087ac:	f021 0104 	bicge.w	r1, r1, #4
 80087b0:	6021      	strge	r1, [r4, #0]
 80087b2:	b90e      	cbnz	r6, 80087b8 <_printf_i+0x118>
 80087b4:	2d00      	cmp	r5, #0
 80087b6:	d04d      	beq.n	8008854 <_printf_i+0x1b4>
 80087b8:	4615      	mov	r5, r2
 80087ba:	fbb6 f1f3 	udiv	r1, r6, r3
 80087be:	fb03 6711 	mls	r7, r3, r1, r6
 80087c2:	5dc7      	ldrb	r7, [r0, r7]
 80087c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80087c8:	4637      	mov	r7, r6
 80087ca:	42bb      	cmp	r3, r7
 80087cc:	460e      	mov	r6, r1
 80087ce:	d9f4      	bls.n	80087ba <_printf_i+0x11a>
 80087d0:	2b08      	cmp	r3, #8
 80087d2:	d10b      	bne.n	80087ec <_printf_i+0x14c>
 80087d4:	6823      	ldr	r3, [r4, #0]
 80087d6:	07de      	lsls	r6, r3, #31
 80087d8:	d508      	bpl.n	80087ec <_printf_i+0x14c>
 80087da:	6923      	ldr	r3, [r4, #16]
 80087dc:	6861      	ldr	r1, [r4, #4]
 80087de:	4299      	cmp	r1, r3
 80087e0:	bfde      	ittt	le
 80087e2:	2330      	movle	r3, #48	; 0x30
 80087e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80087e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80087ec:	1b52      	subs	r2, r2, r5
 80087ee:	6122      	str	r2, [r4, #16]
 80087f0:	f8cd a000 	str.w	sl, [sp]
 80087f4:	464b      	mov	r3, r9
 80087f6:	aa03      	add	r2, sp, #12
 80087f8:	4621      	mov	r1, r4
 80087fa:	4640      	mov	r0, r8
 80087fc:	f7ff fee2 	bl	80085c4 <_printf_common>
 8008800:	3001      	adds	r0, #1
 8008802:	d14c      	bne.n	800889e <_printf_i+0x1fe>
 8008804:	f04f 30ff 	mov.w	r0, #4294967295
 8008808:	b004      	add	sp, #16
 800880a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800880e:	4835      	ldr	r0, [pc, #212]	; (80088e4 <_printf_i+0x244>)
 8008810:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008814:	6829      	ldr	r1, [r5, #0]
 8008816:	6823      	ldr	r3, [r4, #0]
 8008818:	f851 6b04 	ldr.w	r6, [r1], #4
 800881c:	6029      	str	r1, [r5, #0]
 800881e:	061d      	lsls	r5, r3, #24
 8008820:	d514      	bpl.n	800884c <_printf_i+0x1ac>
 8008822:	07df      	lsls	r7, r3, #31
 8008824:	bf44      	itt	mi
 8008826:	f043 0320 	orrmi.w	r3, r3, #32
 800882a:	6023      	strmi	r3, [r4, #0]
 800882c:	b91e      	cbnz	r6, 8008836 <_printf_i+0x196>
 800882e:	6823      	ldr	r3, [r4, #0]
 8008830:	f023 0320 	bic.w	r3, r3, #32
 8008834:	6023      	str	r3, [r4, #0]
 8008836:	2310      	movs	r3, #16
 8008838:	e7b0      	b.n	800879c <_printf_i+0xfc>
 800883a:	6823      	ldr	r3, [r4, #0]
 800883c:	f043 0320 	orr.w	r3, r3, #32
 8008840:	6023      	str	r3, [r4, #0]
 8008842:	2378      	movs	r3, #120	; 0x78
 8008844:	4828      	ldr	r0, [pc, #160]	; (80088e8 <_printf_i+0x248>)
 8008846:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800884a:	e7e3      	b.n	8008814 <_printf_i+0x174>
 800884c:	0659      	lsls	r1, r3, #25
 800884e:	bf48      	it	mi
 8008850:	b2b6      	uxthmi	r6, r6
 8008852:	e7e6      	b.n	8008822 <_printf_i+0x182>
 8008854:	4615      	mov	r5, r2
 8008856:	e7bb      	b.n	80087d0 <_printf_i+0x130>
 8008858:	682b      	ldr	r3, [r5, #0]
 800885a:	6826      	ldr	r6, [r4, #0]
 800885c:	6961      	ldr	r1, [r4, #20]
 800885e:	1d18      	adds	r0, r3, #4
 8008860:	6028      	str	r0, [r5, #0]
 8008862:	0635      	lsls	r5, r6, #24
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	d501      	bpl.n	800886c <_printf_i+0x1cc>
 8008868:	6019      	str	r1, [r3, #0]
 800886a:	e002      	b.n	8008872 <_printf_i+0x1d2>
 800886c:	0670      	lsls	r0, r6, #25
 800886e:	d5fb      	bpl.n	8008868 <_printf_i+0x1c8>
 8008870:	8019      	strh	r1, [r3, #0]
 8008872:	2300      	movs	r3, #0
 8008874:	6123      	str	r3, [r4, #16]
 8008876:	4615      	mov	r5, r2
 8008878:	e7ba      	b.n	80087f0 <_printf_i+0x150>
 800887a:	682b      	ldr	r3, [r5, #0]
 800887c:	1d1a      	adds	r2, r3, #4
 800887e:	602a      	str	r2, [r5, #0]
 8008880:	681d      	ldr	r5, [r3, #0]
 8008882:	6862      	ldr	r2, [r4, #4]
 8008884:	2100      	movs	r1, #0
 8008886:	4628      	mov	r0, r5
 8008888:	f7f7 fcda 	bl	8000240 <memchr>
 800888c:	b108      	cbz	r0, 8008892 <_printf_i+0x1f2>
 800888e:	1b40      	subs	r0, r0, r5
 8008890:	6060      	str	r0, [r4, #4]
 8008892:	6863      	ldr	r3, [r4, #4]
 8008894:	6123      	str	r3, [r4, #16]
 8008896:	2300      	movs	r3, #0
 8008898:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800889c:	e7a8      	b.n	80087f0 <_printf_i+0x150>
 800889e:	6923      	ldr	r3, [r4, #16]
 80088a0:	462a      	mov	r2, r5
 80088a2:	4649      	mov	r1, r9
 80088a4:	4640      	mov	r0, r8
 80088a6:	47d0      	blx	sl
 80088a8:	3001      	adds	r0, #1
 80088aa:	d0ab      	beq.n	8008804 <_printf_i+0x164>
 80088ac:	6823      	ldr	r3, [r4, #0]
 80088ae:	079b      	lsls	r3, r3, #30
 80088b0:	d413      	bmi.n	80088da <_printf_i+0x23a>
 80088b2:	68e0      	ldr	r0, [r4, #12]
 80088b4:	9b03      	ldr	r3, [sp, #12]
 80088b6:	4298      	cmp	r0, r3
 80088b8:	bfb8      	it	lt
 80088ba:	4618      	movlt	r0, r3
 80088bc:	e7a4      	b.n	8008808 <_printf_i+0x168>
 80088be:	2301      	movs	r3, #1
 80088c0:	4632      	mov	r2, r6
 80088c2:	4649      	mov	r1, r9
 80088c4:	4640      	mov	r0, r8
 80088c6:	47d0      	blx	sl
 80088c8:	3001      	adds	r0, #1
 80088ca:	d09b      	beq.n	8008804 <_printf_i+0x164>
 80088cc:	3501      	adds	r5, #1
 80088ce:	68e3      	ldr	r3, [r4, #12]
 80088d0:	9903      	ldr	r1, [sp, #12]
 80088d2:	1a5b      	subs	r3, r3, r1
 80088d4:	42ab      	cmp	r3, r5
 80088d6:	dcf2      	bgt.n	80088be <_printf_i+0x21e>
 80088d8:	e7eb      	b.n	80088b2 <_printf_i+0x212>
 80088da:	2500      	movs	r5, #0
 80088dc:	f104 0619 	add.w	r6, r4, #25
 80088e0:	e7f5      	b.n	80088ce <_printf_i+0x22e>
 80088e2:	bf00      	nop
 80088e4:	080093e1 	.word	0x080093e1
 80088e8:	080093f2 	.word	0x080093f2

080088ec <__sread>:
 80088ec:	b510      	push	{r4, lr}
 80088ee:	460c      	mov	r4, r1
 80088f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088f4:	f000 f8de 	bl	8008ab4 <_read_r>
 80088f8:	2800      	cmp	r0, #0
 80088fa:	bfab      	itete	ge
 80088fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80088fe:	89a3      	ldrhlt	r3, [r4, #12]
 8008900:	181b      	addge	r3, r3, r0
 8008902:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008906:	bfac      	ite	ge
 8008908:	6563      	strge	r3, [r4, #84]	; 0x54
 800890a:	81a3      	strhlt	r3, [r4, #12]
 800890c:	bd10      	pop	{r4, pc}

0800890e <__swrite>:
 800890e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008912:	461f      	mov	r7, r3
 8008914:	898b      	ldrh	r3, [r1, #12]
 8008916:	05db      	lsls	r3, r3, #23
 8008918:	4605      	mov	r5, r0
 800891a:	460c      	mov	r4, r1
 800891c:	4616      	mov	r6, r2
 800891e:	d505      	bpl.n	800892c <__swrite+0x1e>
 8008920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008924:	2302      	movs	r3, #2
 8008926:	2200      	movs	r2, #0
 8008928:	f000 f868 	bl	80089fc <_lseek_r>
 800892c:	89a3      	ldrh	r3, [r4, #12]
 800892e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008932:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008936:	81a3      	strh	r3, [r4, #12]
 8008938:	4632      	mov	r2, r6
 800893a:	463b      	mov	r3, r7
 800893c:	4628      	mov	r0, r5
 800893e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008942:	f000 b817 	b.w	8008974 <_write_r>

08008946 <__sseek>:
 8008946:	b510      	push	{r4, lr}
 8008948:	460c      	mov	r4, r1
 800894a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800894e:	f000 f855 	bl	80089fc <_lseek_r>
 8008952:	1c43      	adds	r3, r0, #1
 8008954:	89a3      	ldrh	r3, [r4, #12]
 8008956:	bf15      	itete	ne
 8008958:	6560      	strne	r0, [r4, #84]	; 0x54
 800895a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800895e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008962:	81a3      	strheq	r3, [r4, #12]
 8008964:	bf18      	it	ne
 8008966:	81a3      	strhne	r3, [r4, #12]
 8008968:	bd10      	pop	{r4, pc}

0800896a <__sclose>:
 800896a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800896e:	f000 b813 	b.w	8008998 <_close_r>
	...

08008974 <_write_r>:
 8008974:	b538      	push	{r3, r4, r5, lr}
 8008976:	4d07      	ldr	r5, [pc, #28]	; (8008994 <_write_r+0x20>)
 8008978:	4604      	mov	r4, r0
 800897a:	4608      	mov	r0, r1
 800897c:	4611      	mov	r1, r2
 800897e:	2200      	movs	r2, #0
 8008980:	602a      	str	r2, [r5, #0]
 8008982:	461a      	mov	r2, r3
 8008984:	f7f8 fc89 	bl	800129a <_write>
 8008988:	1c43      	adds	r3, r0, #1
 800898a:	d102      	bne.n	8008992 <_write_r+0x1e>
 800898c:	682b      	ldr	r3, [r5, #0]
 800898e:	b103      	cbz	r3, 8008992 <_write_r+0x1e>
 8008990:	6023      	str	r3, [r4, #0]
 8008992:	bd38      	pop	{r3, r4, r5, pc}
 8008994:	20004360 	.word	0x20004360

08008998 <_close_r>:
 8008998:	b538      	push	{r3, r4, r5, lr}
 800899a:	4d06      	ldr	r5, [pc, #24]	; (80089b4 <_close_r+0x1c>)
 800899c:	2300      	movs	r3, #0
 800899e:	4604      	mov	r4, r0
 80089a0:	4608      	mov	r0, r1
 80089a2:	602b      	str	r3, [r5, #0]
 80089a4:	f7f8 fc95 	bl	80012d2 <_close>
 80089a8:	1c43      	adds	r3, r0, #1
 80089aa:	d102      	bne.n	80089b2 <_close_r+0x1a>
 80089ac:	682b      	ldr	r3, [r5, #0]
 80089ae:	b103      	cbz	r3, 80089b2 <_close_r+0x1a>
 80089b0:	6023      	str	r3, [r4, #0]
 80089b2:	bd38      	pop	{r3, r4, r5, pc}
 80089b4:	20004360 	.word	0x20004360

080089b8 <_fstat_r>:
 80089b8:	b538      	push	{r3, r4, r5, lr}
 80089ba:	4d07      	ldr	r5, [pc, #28]	; (80089d8 <_fstat_r+0x20>)
 80089bc:	2300      	movs	r3, #0
 80089be:	4604      	mov	r4, r0
 80089c0:	4608      	mov	r0, r1
 80089c2:	4611      	mov	r1, r2
 80089c4:	602b      	str	r3, [r5, #0]
 80089c6:	f7f8 fc90 	bl	80012ea <_fstat>
 80089ca:	1c43      	adds	r3, r0, #1
 80089cc:	d102      	bne.n	80089d4 <_fstat_r+0x1c>
 80089ce:	682b      	ldr	r3, [r5, #0]
 80089d0:	b103      	cbz	r3, 80089d4 <_fstat_r+0x1c>
 80089d2:	6023      	str	r3, [r4, #0]
 80089d4:	bd38      	pop	{r3, r4, r5, pc}
 80089d6:	bf00      	nop
 80089d8:	20004360 	.word	0x20004360

080089dc <_isatty_r>:
 80089dc:	b538      	push	{r3, r4, r5, lr}
 80089de:	4d06      	ldr	r5, [pc, #24]	; (80089f8 <_isatty_r+0x1c>)
 80089e0:	2300      	movs	r3, #0
 80089e2:	4604      	mov	r4, r0
 80089e4:	4608      	mov	r0, r1
 80089e6:	602b      	str	r3, [r5, #0]
 80089e8:	f7f8 fc8f 	bl	800130a <_isatty>
 80089ec:	1c43      	adds	r3, r0, #1
 80089ee:	d102      	bne.n	80089f6 <_isatty_r+0x1a>
 80089f0:	682b      	ldr	r3, [r5, #0]
 80089f2:	b103      	cbz	r3, 80089f6 <_isatty_r+0x1a>
 80089f4:	6023      	str	r3, [r4, #0]
 80089f6:	bd38      	pop	{r3, r4, r5, pc}
 80089f8:	20004360 	.word	0x20004360

080089fc <_lseek_r>:
 80089fc:	b538      	push	{r3, r4, r5, lr}
 80089fe:	4d07      	ldr	r5, [pc, #28]	; (8008a1c <_lseek_r+0x20>)
 8008a00:	4604      	mov	r4, r0
 8008a02:	4608      	mov	r0, r1
 8008a04:	4611      	mov	r1, r2
 8008a06:	2200      	movs	r2, #0
 8008a08:	602a      	str	r2, [r5, #0]
 8008a0a:	461a      	mov	r2, r3
 8008a0c:	f7f8 fc88 	bl	8001320 <_lseek>
 8008a10:	1c43      	adds	r3, r0, #1
 8008a12:	d102      	bne.n	8008a1a <_lseek_r+0x1e>
 8008a14:	682b      	ldr	r3, [r5, #0]
 8008a16:	b103      	cbz	r3, 8008a1a <_lseek_r+0x1e>
 8008a18:	6023      	str	r3, [r4, #0]
 8008a1a:	bd38      	pop	{r3, r4, r5, pc}
 8008a1c:	20004360 	.word	0x20004360

08008a20 <memmove>:
 8008a20:	4288      	cmp	r0, r1
 8008a22:	b510      	push	{r4, lr}
 8008a24:	eb01 0402 	add.w	r4, r1, r2
 8008a28:	d902      	bls.n	8008a30 <memmove+0x10>
 8008a2a:	4284      	cmp	r4, r0
 8008a2c:	4623      	mov	r3, r4
 8008a2e:	d807      	bhi.n	8008a40 <memmove+0x20>
 8008a30:	1e43      	subs	r3, r0, #1
 8008a32:	42a1      	cmp	r1, r4
 8008a34:	d008      	beq.n	8008a48 <memmove+0x28>
 8008a36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a3e:	e7f8      	b.n	8008a32 <memmove+0x12>
 8008a40:	4402      	add	r2, r0
 8008a42:	4601      	mov	r1, r0
 8008a44:	428a      	cmp	r2, r1
 8008a46:	d100      	bne.n	8008a4a <memmove+0x2a>
 8008a48:	bd10      	pop	{r4, pc}
 8008a4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a52:	e7f7      	b.n	8008a44 <memmove+0x24>

08008a54 <_realloc_r>:
 8008a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a58:	4680      	mov	r8, r0
 8008a5a:	4614      	mov	r4, r2
 8008a5c:	460e      	mov	r6, r1
 8008a5e:	b921      	cbnz	r1, 8008a6a <_realloc_r+0x16>
 8008a60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a64:	4611      	mov	r1, r2
 8008a66:	f7ff b84b 	b.w	8007b00 <_malloc_r>
 8008a6a:	b92a      	cbnz	r2, 8008a78 <_realloc_r+0x24>
 8008a6c:	f7fe ffdc 	bl	8007a28 <_free_r>
 8008a70:	4625      	mov	r5, r4
 8008a72:	4628      	mov	r0, r5
 8008a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a78:	f000 f82e 	bl	8008ad8 <_malloc_usable_size_r>
 8008a7c:	4284      	cmp	r4, r0
 8008a7e:	4607      	mov	r7, r0
 8008a80:	d802      	bhi.n	8008a88 <_realloc_r+0x34>
 8008a82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a86:	d812      	bhi.n	8008aae <_realloc_r+0x5a>
 8008a88:	4621      	mov	r1, r4
 8008a8a:	4640      	mov	r0, r8
 8008a8c:	f7ff f838 	bl	8007b00 <_malloc_r>
 8008a90:	4605      	mov	r5, r0
 8008a92:	2800      	cmp	r0, #0
 8008a94:	d0ed      	beq.n	8008a72 <_realloc_r+0x1e>
 8008a96:	42bc      	cmp	r4, r7
 8008a98:	4622      	mov	r2, r4
 8008a9a:	4631      	mov	r1, r6
 8008a9c:	bf28      	it	cs
 8008a9e:	463a      	movcs	r2, r7
 8008aa0:	f7fe ffac 	bl	80079fc <memcpy>
 8008aa4:	4631      	mov	r1, r6
 8008aa6:	4640      	mov	r0, r8
 8008aa8:	f7fe ffbe 	bl	8007a28 <_free_r>
 8008aac:	e7e1      	b.n	8008a72 <_realloc_r+0x1e>
 8008aae:	4635      	mov	r5, r6
 8008ab0:	e7df      	b.n	8008a72 <_realloc_r+0x1e>
	...

08008ab4 <_read_r>:
 8008ab4:	b538      	push	{r3, r4, r5, lr}
 8008ab6:	4d07      	ldr	r5, [pc, #28]	; (8008ad4 <_read_r+0x20>)
 8008ab8:	4604      	mov	r4, r0
 8008aba:	4608      	mov	r0, r1
 8008abc:	4611      	mov	r1, r2
 8008abe:	2200      	movs	r2, #0
 8008ac0:	602a      	str	r2, [r5, #0]
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	f7f8 fbcc 	bl	8001260 <_read>
 8008ac8:	1c43      	adds	r3, r0, #1
 8008aca:	d102      	bne.n	8008ad2 <_read_r+0x1e>
 8008acc:	682b      	ldr	r3, [r5, #0]
 8008ace:	b103      	cbz	r3, 8008ad2 <_read_r+0x1e>
 8008ad0:	6023      	str	r3, [r4, #0]
 8008ad2:	bd38      	pop	{r3, r4, r5, pc}
 8008ad4:	20004360 	.word	0x20004360

08008ad8 <_malloc_usable_size_r>:
 8008ad8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008adc:	1f18      	subs	r0, r3, #4
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	bfbc      	itt	lt
 8008ae2:	580b      	ldrlt	r3, [r1, r0]
 8008ae4:	18c0      	addlt	r0, r0, r3
 8008ae6:	4770      	bx	lr

08008ae8 <_init>:
 8008ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aea:	bf00      	nop
 8008aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aee:	bc08      	pop	{r3}
 8008af0:	469e      	mov	lr, r3
 8008af2:	4770      	bx	lr

08008af4 <_fini>:
 8008af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008af6:	bf00      	nop
 8008af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008afa:	bc08      	pop	{r3}
 8008afc:	469e      	mov	lr, r3
 8008afe:	4770      	bx	lr
