{\rtf1\ansi\ansicpg1252\cocoartf2639
\cocoatextscaling0\cocoaplatform0{\fonttbl\f0\fnil\fcharset0 Menlo-Regular;}
{\colortbl;\red255\green255\blue255;\red0\green0\blue0;}
{\*\expandedcolortbl;;\csgray\c0;}
\paperw11900\paperh16840\margl1440\margr1440\vieww11520\viewh8400\viewkind0
\pard\tx560\tx1120\tx1680\tx2240\tx2800\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720\pardirnatural\partightenfactor0

\f0\fs22 \cf2 \CocoaLigature0 *** ChampSim Multicore Out-of-Order Simulator ***\
\
Warmup Instructions: 25000000\
Simulation Instructions: 25000000\
Number of CPUs: 1\
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s\
\
VirtualMemory physical capacity: 8588881920 num_ppages: 2096895\
VirtualMemory page size: 4096 log2_page_size: 12\
\
CPU 0 runs /Users/avaneeshsai/Downloads/sssp-3.trace.gz\
CPU 0 Bimodal branch predictor\
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64\
cpu0_L2C stream prefetcher \
Heartbeat CPU 0 instructions: 10000002 cycles: 2980453 heartbeat IPC: 3.3552 cumulative IPC: 3.3552 (Simulation time: 0 hr 0 min 44 sec) \
Heartbeat CPU 0 instructions: 20000001 cycles: 6362406 heartbeat IPC: 2.95687 cumulative IPC: 3.14347 (Simulation time: 0 hr 1 min 43 sec) \
\
Warmup complete CPU 0 instructions: 25000004 cycles: 8126988 (Simulation time: 0 hr 2 min 12 sec) \
\
Heartbeat CPU 0 instructions: 30000002 cycles: 26642474 heartbeat IPC: 0.493095 cumulative IPC: 0.270044 (Simulation time: 0 hr 2 min 54 sec) \
Heartbeat CPU 0 instructions: 40000001 cycles: 66765193 heartbeat IPC: 0.249235 cumulative IPC: 0.255806 (Simulation time: 0 hr 4 min 11 sec) \
Heartbeat CPU 0 instructions: 50000002 cycles: 105429298 heartbeat IPC: 0.258638 cumulative IPC: 0.256931 (Simulation time: 0 hr 5 min 26 sec) \
Finished CPU 0 instructions: 25000000 cycles: 97302328 cumulative IPC: 0.256931 (Simulation time: 0 hr 5 min 26 sec) \
\
ChampSim completed all CPUs\
\
Region of Interest Statistics\
\
CPU 0 cumulative IPC: 0.256931 instructions: 25000000 cycles: 97302328\
cpu0_DTLB TOTAL     ACCESS:    6314527  HIT:    5876945  MISS:     437582\
cpu0_DTLB LOAD      ACCESS:    5889564  HIT:    5609417  MISS:     280147\
cpu0_DTLB RFO       ACCESS:     424963  HIT:     267528  MISS:     157435\
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_DTLB AVERAGE MISS LATENCY: 11.5388 cycles\
cpu0_ITLB TOTAL     ACCESS:    2383395  HIT:    2383395  MISS:          0\
cpu0_ITLB LOAD      ACCESS:    2383395  HIT:    2383395  MISS:          0\
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles\
cpu0_L1I TOTAL     ACCESS:      10713  HIT:      10713  MISS:          0\
cpu0_L1I LOAD      ACCESS:      10713  HIT:      10713  MISS:          0\
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1I AVERAGE MISS LATENCY: nan cycles\
cpu0_STLB TOTAL     ACCESS:     437582  HIT:     432152  MISS:       5430\
cpu0_STLB LOAD      ACCESS:     280147  HIT:     275462  MISS:       4685\
cpu0_STLB RFO       ACCESS:     157435  HIT:     156690  MISS:        745\
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_STLB AVERAGE MISS LATENCY: 197.426 cycles\
cpu0_L1D TOTAL     ACCESS:    6195906  HIT:    4953716  MISS:    1242190\
cpu0_L1D LOAD      ACCESS:    5559612  HIT:    4433814  MISS:    1125798\
cpu0_L1D RFO       ACCESS:     630893  HIT:     516451  MISS:     114442\
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D TRANSLATION ACCESS:       5401  HIT:       3451  MISS:       1950\
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1D AVERAGE MISS LATENCY: 147.962 cycles\
cpu0_L2C TOTAL     ACCESS:    1813552  HIT:     615574  MISS:    1197978\
cpu0_L2C LOAD      ACCESS:    1125792  HIT:     180415  MISS:     945377\
cpu0_L2C RFO       ACCESS:     114435  HIT:      76790  MISS:      37645\
cpu0_L2C PREFETCH  ACCESS:     223304  HIT:       9996  MISS:     213308\
cpu0_L2C WRITEBACK ACCESS:     348071  HIT:     346891  MISS:       1180\
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1482  MISS:        468\
cpu0_L2C PREFETCH  REQUESTED:     252757  ISSUED:     242801  USEFUL:       9617  USELESS:     203661\
cpu0_L2C AVERAGE MISS LATENCY: 191.052 cycles\
LLC TOTAL     ACCESS:    1447327  HIT:     587809  MISS:     859518\
LLC LOAD      ACCESS:     945376  HIT:     329483  MISS:     615893\
LLC RFO       ACCESS:      37645  HIT:      11237  MISS:      26408\
LLC PREFETCH  ACCESS:     227227  HIT:      12219  MISS:     215008\
LLC WRITEBACK ACCESS:     236611  HIT:     234616  MISS:       1995\
LLC TRANSLATION ACCESS:        468  HIT:        254  MISS:        214\
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
LLC AVERAGE MISS LATENCY: 251.39 cycles\
\
DRAM Statistics\
 CHANNEL 0\
 RQ ROW_BUFFER_HIT:     168027  ROW_BUFFER_MISS:     689102\
 DBUS AVG_CONGESTED_CYCLE:    3.94498\
 WQ ROW_BUFFER_HIT:      26580  ROW_BUFFER_MISS:     185513  FULL:          0\
\
\
CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1801\
Branch type MPKI\
BRANCH_DIRECT_JUMP: 0\
BRANCH_INDIRECT: 0\
BRANCH_CONDITIONAL: 12.9566\
BRANCH_DIRECT_CALL: 0\
BRANCH_INDIRECT_CALL: 0\
BRANCH_RETURN: 0}