library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

ENTITY Dmux IS PORT(
x: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
y: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
oper: IN STD_LOGIC;
z: OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
END Dmux;

ARCHITECTURE arch OF Dmux IS 

BEGIN

z(1)<=(x(1)and not oper)or(y(1) and oper) after 10 ns;
z(0)<=(x(0)and not oper)or(y(0) and oper) after 10 ns;
END arch;