[2025-09-18 05:48:01] START suite=qualcomm_srv trace=srv256_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv256_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2630441 heartbeat IPC: 3.802 cumulative IPC: 3.802 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5063010 heartbeat IPC: 4.111 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5063010 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5063010 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14099156 heartbeat IPC: 1.107 cumulative IPC: 1.107 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23420099 heartbeat IPC: 1.073 cumulative IPC: 1.089 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 32461882 heartbeat IPC: 1.106 cumulative IPC: 1.095 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41431109 heartbeat IPC: 1.115 cumulative IPC: 1.1 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 50487412 heartbeat IPC: 1.104 cumulative IPC: 1.101 (Simulation time: 00 hr 07 min 07 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 59511745 heartbeat IPC: 1.108 cumulative IPC: 1.102 (Simulation time: 00 hr 08 min 19 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv256_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 68473934 heartbeat IPC: 1.116 cumulative IPC: 1.104 (Simulation time: 00 hr 09 min 31 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 77486602 heartbeat IPC: 1.11 cumulative IPC: 1.105 (Simulation time: 00 hr 10 min 41 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 86432122 heartbeat IPC: 1.118 cumulative IPC: 1.106 (Simulation time: 00 hr 11 min 57 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90321687 cumulative IPC: 1.107 (Simulation time: 00 hr 13 min 02 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90321687 cumulative IPC: 1.107 (Simulation time: 00 hr 13 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv256_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.107 instructions: 100000000 cycles: 90321687
CPU 0 Branch Prediction Accuracy: 92.4% MPKI: 13.65 Average ROB Occupancy at Mispredict: 28.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1462
BRANCH_INDIRECT: 0.3657
BRANCH_CONDITIONAL: 11.66
BRANCH_DIRECT_CALL: 0.513
BRANCH_INDIRECT_CALL: 0.5198
BRANCH_RETURN: 0.4386


====Backend Stall Breakdown====
ROB_STALL: 114975
LQ_STALL: 0
SQ_STALL: 441057


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 28.313776
REPLAY_LOAD: 39.66817
NON_REPLAY_LOAD: 5.3112807

== Total ==
ADDR_TRANS: 11099
REPLAY_LOAD: 17573
NON_REPLAY_LOAD: 86303

== Counts ==
ADDR_TRANS: 392
REPLAY_LOAD: 443
NON_REPLAY_LOAD: 16249

cpu0->cpu0_STLB TOTAL        ACCESS:    2059523 HIT:    2046557 MISS:      12966 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2059523 HIT:    2046557 MISS:      12966 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 103.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10156473 HIT:    8677767 MISS:    1478706 MSHR_MERGE:      94648
cpu0->cpu0_L2C LOAD         ACCESS:    7842279 HIT:    6635901 MISS:    1206378 MSHR_MERGE:      13887
cpu0->cpu0_L2C RFO          ACCESS:     601675 HIT:     492284 MISS:     109391 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     526725 HIT:     395982 MISS:     130743 MSHR_MERGE:      80761
cpu0->cpu0_L2C WRITE        ACCESS:    1164244 HIT:    1145102 MISS:      19142 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      21550 HIT:       8498 MISS:      13052 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     880497 ISSUED:     303290 USEFUL:       5711 USELESS:      10287
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15369811 HIT:    7858524 MISS:    7511287 MSHR_MERGE:    1800027
cpu0->cpu0_L1I LOAD         ACCESS:   15369811 HIT:    7858524 MISS:    7511287 MSHR_MERGE:    1800027
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30476084 HIT:   25556066 MISS:    4920018 MSHR_MERGE:    1848736
cpu0->cpu0_L1D LOAD         ACCESS:   16584490 HIT:   13937652 MISS:    2646838 MSHR_MERGE:     515801
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     658763 HIT:     223698 MISS:     435065 MSHR_MERGE:     118046
cpu0->cpu0_L1D WRITE        ACCESS:   13206587 HIT:   11390186 MISS:    1816401 MSHR_MERGE:    1214725
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26244 HIT:       4530 MISS:      21714 MSHR_MERGE:        164
cpu0->cpu0_L1D PREFETCH REQUESTED:     835443 ISSUED:     658762 USEFUL:      56244 USELESS:      41617
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.18 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12585396 HIT:   10469101 MISS:    2116295 MSHR_MERGE:    1067152
cpu0->cpu0_ITLB LOAD         ACCESS:   12585396 HIT:   10469101 MISS:    2116295 MSHR_MERGE:    1067152
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.371 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28368904 HIT:   27013334 MISS:    1355570 MSHR_MERGE:     345190
cpu0->cpu0_DTLB LOAD         ACCESS:   28368904 HIT:   27013334 MISS:    1355570 MSHR_MERGE:     345190
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.928 cycles
cpu0->LLC TOTAL        ACCESS:    1579673 HIT:    1544491 MISS:      35182 MSHR_MERGE:       1955
cpu0->LLC LOAD         ACCESS:    1192288 HIT:    1174408 MISS:      17880 MSHR_MERGE:        495
cpu0->LLC RFO          ACCESS:     109391 HIT:     104107 MISS:       5284 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      49982 HIT:      41281 MISS:       8701 MSHR_MERGE:       1460
cpu0->LLC WRITE        ACCESS:     214960 HIT:     214854 MISS:        106 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      13052 HIT:       9841 MISS:       3211 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        899
  ROW_BUFFER_MISS:      32222
  AVG DBUS CONGESTED CYCLE: 3.177
Channel 0 WQ ROW_BUFFER_HIT:        105
  ROW_BUFFER_MISS:       3444
  FULL:          0
Channel 0 REFRESHES ISSUED:       7527

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       500869       548823       103954         2149
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           55         1343         1806          261
  STLB miss resolved @ L2C                0         1084         1067         1348          147
  STLB miss resolved @ LLC                0         1323         1381         4225          718
  STLB miss resolved @ MEM                0            1          512         2374         1401

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             189202        55580      1369480       170321          172
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9         1052          550           53
  STLB miss resolved @ L2C                0          931         5439         1217            9
  STLB miss resolved @ LLC                0          352         2049         2336           25
  STLB miss resolved @ MEM                0            0           79          157          196
[2025-09-18 06:01:03] END   suite=qualcomm_srv trace=srv256_ap (rc=0)
