<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_0f5d69ac_A640180</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_0f5d69ac_A640180'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_0f5d69ac_A640180')">rsnoc_z_H_R_U_P_B_0f5d69ac_A640180</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.96</td>
<td class="s8 cl rt"><a href="mod747.html#Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod747.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod747.html#Toggle" >  1.14</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod747.html#Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod747.html#inst_tag_252749"  onclick="showContent('inst_tag_252749')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Wp</a></td>
<td class="s4 cl rt"> 48.96</td>
<td class="s8 cl rt"><a href="mod747.html#inst_tag_252749_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod747.html#inst_tag_252749_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod747.html#inst_tag_252749_Toggle" >  1.14</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod747.html#inst_tag_252749_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod747.html#inst_tag_252750"  onclick="showContent('inst_tag_252750')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Wp</a></td>
<td class="s4 cl rt"> 48.96</td>
<td class="s8 cl rt"><a href="mod747.html#inst_tag_252750_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod747.html#inst_tag_252750_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod747.html#inst_tag_252750_Toggle" >  1.14</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod747.html#inst_tag_252750_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_252749'>
<hr>
<a name="inst_tag_252749"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_252749" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Wp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.96</td>
<td class="s8 cl rt"><a href="mod747.html#inst_tag_252749_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod747.html#inst_tag_252749_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod747.html#inst_tag_252749_Toggle" >  1.14</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod747.html#inst_tag_252749_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.96</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.93</td>
<td class="s5 cl rt"> 58.06</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.49</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.17</td>
<td class="wht cl rt"></td>
<td><a href="mod259.html#inst_tag_46138" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_252750'>
<hr>
<a name="inst_tag_252750"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_252750" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Wp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.96</td>
<td class="s8 cl rt"><a href="mod747.html#inst_tag_252750_Line" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod747.html#inst_tag_252750_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod747.html#inst_tag_252750_Toggle" >  1.14</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod747.html#inst_tag_252750_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.96</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 45.33</td>
<td class="s7 cl rt"> 70.97</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.60</td>
<td class="wht cl rt"></td>
<td><a href="mod259.html#inst_tag_46139" >Req</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_0f5d69ac_A640180'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod747.html" >rsnoc_z_H_R_U_P_B_0f5d69ac_A640180</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>53034</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53042</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53049</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53056</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>53063</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53033                   ,	Sys_Clk_RstN
53034      1/1          ,	Sys_Clk_Tm
53035      1/1          ,	Sys_Pwr_Idle
53036      1/1          ,	Sys_Pwr_WakeUp
53037                   ,	Tx_Rsp_Data
53038                   ,	Tx_Rsp_Last
53039                   ,	Tx_Rsp_Opc
53040                   ,	Tx_Rsp_Rdy
53041                   ,	Tx_Rsp_SeqId
53042      1/1          ,	Tx_Rsp_SeqUnOrdered
53043      1/1          ,	Tx_Rsp_Status
53044      1/1          ,	Tx_Rsp_Vld
53045      <font color = "red">0/1     ==>  );</font>
                        MISSING_ELSE
53046                   	input  [63:0] Rx_Rsp_Data         ;
53047                   	input         Rx_Rsp_Last         ;
53048                   	input  [2:0]  Rx_Rsp_Opc          ;
53049      1/1          	output        Rx_Rsp_Rdy          ;
53050      1/1          	input  [3:0]  Rx_Rsp_SeqId        ;
53051      1/1          	input         Rx_Rsp_SeqUnOrdered ;
53052      <font color = "red">0/1     ==>  	input  [1:0]  Rx_Rsp_Status       ;</font>
                        MISSING_ELSE
53053                   	input         Rx_Rsp_Vld          ;
53054                   	input         StrmAddr            ;
53055                   	input         StrmRatio           ;
53056      1/1          	input         Sys_Clk             ;
53057      1/1          	input         Sys_Clk_ClkS        ;
53058      1/1          	input         Sys_Clk_En          ;
53059      <font color = "red">0/1     ==>  	input         Sys_Clk_EnS         ;</font>
                        MISSING_ELSE
53060                   	input         Sys_Clk_RetRstN     ;
53061                   	input         Sys_Clk_RstN        ;
53062                   	input         Sys_Clk_Tm          ;
53063      <font color = "grey">unreachable  </font>	output        Sys_Pwr_Idle        ;
53064      <font color = "grey">unreachable  </font>	output        Sys_Pwr_WakeUp      ;
53065      <font color = "grey">unreachable  </font>	output [63:0] Tx_Rsp_Data         ;
53066      <font color = "grey">unreachable  </font>	output        Tx_Rsp_Last         ;
                   <font color = "red">==>  MISSING_ELSE</font>
53067      <font color = "grey">unreachable  </font>	output [2:0]  Tx_Rsp_Opc          ;
53068      <font color = "grey">unreachable  </font>	input         Tx_Rsp_Rdy          ;
53069      <font color = "grey">unreachable  </font>	output [3:0]  Tx_Rsp_SeqId        ;
53070                   	output        Tx_Rsp_SeqUnOrdered ;
                   <font color = "red">==>  MISSING_ELSE</font>
53071                   	output [1:0]  Tx_Rsp_Status       ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod747.html" >rsnoc_z_H_R_U_P_B_0f5d69ac_A640180</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53039
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53046
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53053
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod747.html" >rsnoc_z_H_R_U_P_B_0f5d69ac_A640180</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">2</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">614</td>
<td class="rt">7</td>
<td class="rt">1.14  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">307</td>
<td class="rt">4</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">307</td>
<td class="rt">3</td>
<td class="rt">0.98  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">318</td>
<td class="rt">7</td>
<td class="rt">2.20  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">4</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">3</td>
<td class="rt">1.89  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">296</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod747.html" >rsnoc_z_H_R_U_P_B_0f5d69ac_A640180</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">53039</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">53046</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">53053</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">53034</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">53042</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">53049</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">53056</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53039      ,	Tx_Rsp_Opc
            	          
53040      ,	Tx_Rsp_Rdy
            	          
53041      ,	Tx_Rsp_SeqId
            	            
53042      ,	Tx_Rsp_SeqUnOrdered
            	                   
53043      ,	Tx_Rsp_Status
            	             
53044      ,	Tx_Rsp_Vld
            	          
53045      );
             
53046      	input  [63:0] Rx_Rsp_Data         ;
           	                                   
53047      	input         Rx_Rsp_Last         ;
           	                                   
53048      	input  [2:0]  Rx_Rsp_Opc          ;
           	                                   
53049      	output        Rx_Rsp_Rdy          ;
           	                                   
53050      	input  [3:0]  Rx_Rsp_SeqId        ;
           	                                   
53051      	input         Rx_Rsp_SeqUnOrdered ;
           	                                   
53052      	input  [1:0]  Rx_Rsp_Status       ;
           	                                   
53053      	input         Rx_Rsp_Vld          ;
           	                                   
53054      	input         StrmAddr            ;
           	                                   
53055      	input         StrmRatio           ;
           	                                   
53056      	input         Sys_Clk             ;
           	                                   
53057      	input         Sys_Clk_ClkS        ;
           	                                   
53058      	input         Sys_Clk_En          ;
           	                                   
53059      	input         Sys_Clk_EnS         ;
           	                                   
53060      	input         Sys_Clk_RetRstN     ;
           	                                   
53061      	input         Sys_Clk_RstN        ;
           	                                   
53062      	input         Sys_Clk_Tm          ;
           	                                   
53063      	output        Sys_Pwr_Idle        ;
           	                                   
53064      	output        Sys_Pwr_WakeUp      ;
           	                                   
53065      	output [63:0] Tx_Rsp_Data         ;
           	                                   
53066      	output        Tx_Rsp_Last         ;
           	                                   
53067      	output [2:0]  Tx_Rsp_Opc          ;
           	                                   
53068      	input         Tx_Rsp_Rdy          ;
           	                                   
53069      	output [3:0]  Tx_Rsp_SeqId        ;
           	                                   
53070      	output        Tx_Rsp_SeqUnOrdered ;
           	                                   
53071      	output [1:0]  Tx_Rsp_Status       ;
           	                                   
53072      	output        Tx_Rsp_Vld          ;
           	                                   
53073      	reg  [63:0] u_7c15     ;
           	                        
53074      	reg         Cnt        ;
           	                        
53075      	wire        CntClr     ;
           	                        
53076      	wire        CntInc     ;
           	                        
53077      	reg         CurAddr    ;
           	                        
53078      	reg         CurRatio   ;
           	                        
53079      	wire        IllStrmRsp ;
           	                        
53080      	wire        MaxCnt     ;
           	                        
53081      	wire        RegCe      ;
           	                        
53082      	wire        RegSel     ;
           	                        
53083      	reg         StrmBusy   ;
           	                        
53084      	wire        Wide       ;
           	                        
53085      	reg         dontStop   ;
           	                        
53086      	assign Wide = StrmRatio;
           	                        
53087      	assign CntInc = Wide & Rx_Rsp_Vld & Rx_Rsp_Rdy;
           	                                               
53088      	assign MaxCnt = StrmRatio ? 1'b1 : 1'b0;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53046      	input  [63:0] Rx_Rsp_Data         ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53053      	input         Rx_Rsp_Vld          ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53034      ,	Sys_Clk_Tm
           <font color = "green">-1-</font> 	          
53035      ,	Sys_Pwr_Idle
           <font color = "green">==></font>
53036      ,	Sys_Pwr_WakeUp
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53042      ,	Tx_Rsp_SeqUnOrdered
           <font color = "green">-1-</font> 	                   
53043      ,	Tx_Rsp_Status
           <font color = "green">==></font>
53044      ,	Tx_Rsp_Vld
           <font color = "red">-2-</font> 	          
53045      );
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53049      	output        Rx_Rsp_Rdy          ;
           	<font color = "green">-1-</font>                                   
53050      	input  [3:0]  Rx_Rsp_SeqId        ;
           <font color = "green">	==></font>
53051      	input         Rx_Rsp_SeqUnOrdered ;
           	<font color = "red">-2-</font>                                   
53052      	input  [1:0]  Rx_Rsp_Status       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53056      	input         Sys_Clk             ;
           	<font color = "green">-1-</font>                                   
53057      	input         Sys_Clk_ClkS        ;
           <font color = "green">	==></font>
53058      	input         Sys_Clk_En          ;
           	<font color = "red">-2-</font>                                   
53059      	input         Sys_Clk_EnS         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_252749'>
<a name="inst_tag_252749_Line"></a>
<b>Line Coverage for Instance : <a href="mod747.html#inst_tag_252749" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>53034</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53042</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53049</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53056</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>53063</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53033                   ,	Sys_Clk_RstN
53034      1/1          ,	Sys_Clk_Tm
53035      1/1          ,	Sys_Pwr_Idle
53036      1/1          ,	Sys_Pwr_WakeUp
53037                   ,	Tx_Rsp_Data
53038                   ,	Tx_Rsp_Last
53039                   ,	Tx_Rsp_Opc
53040                   ,	Tx_Rsp_Rdy
53041                   ,	Tx_Rsp_SeqId
53042      1/1          ,	Tx_Rsp_SeqUnOrdered
53043      1/1          ,	Tx_Rsp_Status
53044      1/1          ,	Tx_Rsp_Vld
53045      <font color = "red">0/1     ==>  );</font>
                        MISSING_ELSE
53046                   	input  [63:0] Rx_Rsp_Data         ;
53047                   	input         Rx_Rsp_Last         ;
53048                   	input  [2:0]  Rx_Rsp_Opc          ;
53049      1/1          	output        Rx_Rsp_Rdy          ;
53050      1/1          	input  [3:0]  Rx_Rsp_SeqId        ;
53051      1/1          	input         Rx_Rsp_SeqUnOrdered ;
53052      <font color = "red">0/1     ==>  	input  [1:0]  Rx_Rsp_Status       ;</font>
                        MISSING_ELSE
53053                   	input         Rx_Rsp_Vld          ;
53054                   	input         StrmAddr            ;
53055                   	input         StrmRatio           ;
53056      1/1          	input         Sys_Clk             ;
53057      1/1          	input         Sys_Clk_ClkS        ;
53058      1/1          	input         Sys_Clk_En          ;
53059      <font color = "red">0/1     ==>  	input         Sys_Clk_EnS         ;</font>
                        MISSING_ELSE
53060                   	input         Sys_Clk_RetRstN     ;
53061                   	input         Sys_Clk_RstN        ;
53062                   	input         Sys_Clk_Tm          ;
53063      <font color = "grey">unreachable  </font>	output        Sys_Pwr_Idle        ;
53064      <font color = "grey">unreachable  </font>	output        Sys_Pwr_WakeUp      ;
53065      <font color = "grey">unreachable  </font>	output [63:0] Tx_Rsp_Data         ;
53066      <font color = "grey">unreachable  </font>	output        Tx_Rsp_Last         ;
                   <font color = "red">==>  MISSING_ELSE</font>
53067      <font color = "grey">unreachable  </font>	output [2:0]  Tx_Rsp_Opc          ;
53068      <font color = "grey">unreachable  </font>	input         Tx_Rsp_Rdy          ;
53069      <font color = "grey">unreachable  </font>	output [3:0]  Tx_Rsp_SeqId        ;
53070                   	output        Tx_Rsp_SeqUnOrdered ;
                   <font color = "red">==>  MISSING_ELSE</font>
53071                   	output [1:0]  Tx_Rsp_Status       ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_252749_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod747.html#inst_tag_252749" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53039
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53046
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53053
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_252749_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod747.html#inst_tag_252749" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">2</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">614</td>
<td class="rt">7</td>
<td class="rt">1.14  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">307</td>
<td class="rt">4</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">307</td>
<td class="rt">3</td>
<td class="rt">0.98  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">318</td>
<td class="rt">7</td>
<td class="rt">2.20  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">4</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">3</td>
<td class="rt">1.89  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">296</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_252749_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod747.html#inst_tag_252749" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">53039</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">53046</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">53053</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">53034</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">53042</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">53049</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">53056</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53039      ,	Tx_Rsp_Opc
            	          
53040      ,	Tx_Rsp_Rdy
            	          
53041      ,	Tx_Rsp_SeqId
            	            
53042      ,	Tx_Rsp_SeqUnOrdered
            	                   
53043      ,	Tx_Rsp_Status
            	             
53044      ,	Tx_Rsp_Vld
            	          
53045      );
             
53046      	input  [63:0] Rx_Rsp_Data         ;
           	                                   
53047      	input         Rx_Rsp_Last         ;
           	                                   
53048      	input  [2:0]  Rx_Rsp_Opc          ;
           	                                   
53049      	output        Rx_Rsp_Rdy          ;
           	                                   
53050      	input  [3:0]  Rx_Rsp_SeqId        ;
           	                                   
53051      	input         Rx_Rsp_SeqUnOrdered ;
           	                                   
53052      	input  [1:0]  Rx_Rsp_Status       ;
           	                                   
53053      	input         Rx_Rsp_Vld          ;
           	                                   
53054      	input         StrmAddr            ;
           	                                   
53055      	input         StrmRatio           ;
           	                                   
53056      	input         Sys_Clk             ;
           	                                   
53057      	input         Sys_Clk_ClkS        ;
           	                                   
53058      	input         Sys_Clk_En          ;
           	                                   
53059      	input         Sys_Clk_EnS         ;
           	                                   
53060      	input         Sys_Clk_RetRstN     ;
           	                                   
53061      	input         Sys_Clk_RstN        ;
           	                                   
53062      	input         Sys_Clk_Tm          ;
           	                                   
53063      	output        Sys_Pwr_Idle        ;
           	                                   
53064      	output        Sys_Pwr_WakeUp      ;
           	                                   
53065      	output [63:0] Tx_Rsp_Data         ;
           	                                   
53066      	output        Tx_Rsp_Last         ;
           	                                   
53067      	output [2:0]  Tx_Rsp_Opc          ;
           	                                   
53068      	input         Tx_Rsp_Rdy          ;
           	                                   
53069      	output [3:0]  Tx_Rsp_SeqId        ;
           	                                   
53070      	output        Tx_Rsp_SeqUnOrdered ;
           	                                   
53071      	output [1:0]  Tx_Rsp_Status       ;
           	                                   
53072      	output        Tx_Rsp_Vld          ;
           	                                   
53073      	reg  [63:0] u_7c15     ;
           	                        
53074      	reg         Cnt        ;
           	                        
53075      	wire        CntClr     ;
           	                        
53076      	wire        CntInc     ;
           	                        
53077      	reg         CurAddr    ;
           	                        
53078      	reg         CurRatio   ;
           	                        
53079      	wire        IllStrmRsp ;
           	                        
53080      	wire        MaxCnt     ;
           	                        
53081      	wire        RegCe      ;
           	                        
53082      	wire        RegSel     ;
           	                        
53083      	reg         StrmBusy   ;
           	                        
53084      	wire        Wide       ;
           	                        
53085      	reg         dontStop   ;
           	                        
53086      	assign Wide = StrmRatio;
           	                        
53087      	assign CntInc = Wide & Rx_Rsp_Vld & Rx_Rsp_Rdy;
           	                                               
53088      	assign MaxCnt = StrmRatio ? 1'b1 : 1'b0;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53046      	input  [63:0] Rx_Rsp_Data         ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53053      	input         Rx_Rsp_Vld          ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53034      ,	Sys_Clk_Tm
           <font color = "green">-1-</font> 	          
53035      ,	Sys_Pwr_Idle
           <font color = "green">==></font>
53036      ,	Sys_Pwr_WakeUp
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53042      ,	Tx_Rsp_SeqUnOrdered
           <font color = "green">-1-</font> 	                   
53043      ,	Tx_Rsp_Status
           <font color = "green">==></font>
53044      ,	Tx_Rsp_Vld
           <font color = "red">-2-</font> 	          
53045      );
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53049      	output        Rx_Rsp_Rdy          ;
           	<font color = "green">-1-</font>                                   
53050      	input  [3:0]  Rx_Rsp_SeqId        ;
           <font color = "green">	==></font>
53051      	input         Rx_Rsp_SeqUnOrdered ;
           	<font color = "red">-2-</font>                                   
53052      	input  [1:0]  Rx_Rsp_Status       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53056      	input         Sys_Clk             ;
           	<font color = "green">-1-</font>                                   
53057      	input         Sys_Clk_ClkS        ;
           <font color = "green">	==></font>
53058      	input         Sys_Clk_En          ;
           	<font color = "red">-2-</font>                                   
53059      	input         Sys_Clk_EnS         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_252750'>
<a name="inst_tag_252750_Line"></a>
<b>Line Coverage for Instance : <a href="mod747.html#inst_tag_252750" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>53034</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53042</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53049</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>53056</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>53063</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
53033                   ,	Sys_Clk_RstN
53034      1/1          ,	Sys_Clk_Tm
53035      1/1          ,	Sys_Pwr_Idle
53036      1/1          ,	Sys_Pwr_WakeUp
53037                   ,	Tx_Rsp_Data
53038                   ,	Tx_Rsp_Last
53039                   ,	Tx_Rsp_Opc
53040                   ,	Tx_Rsp_Rdy
53041                   ,	Tx_Rsp_SeqId
53042      1/1          ,	Tx_Rsp_SeqUnOrdered
53043      1/1          ,	Tx_Rsp_Status
53044      1/1          ,	Tx_Rsp_Vld
53045      <font color = "red">0/1     ==>  );</font>
                        MISSING_ELSE
53046                   	input  [63:0] Rx_Rsp_Data         ;
53047                   	input         Rx_Rsp_Last         ;
53048                   	input  [2:0]  Rx_Rsp_Opc          ;
53049      1/1          	output        Rx_Rsp_Rdy          ;
53050      1/1          	input  [3:0]  Rx_Rsp_SeqId        ;
53051      1/1          	input         Rx_Rsp_SeqUnOrdered ;
53052      <font color = "red">0/1     ==>  	input  [1:0]  Rx_Rsp_Status       ;</font>
                        MISSING_ELSE
53053                   	input         Rx_Rsp_Vld          ;
53054                   	input         StrmAddr            ;
53055                   	input         StrmRatio           ;
53056      1/1          	input         Sys_Clk             ;
53057      1/1          	input         Sys_Clk_ClkS        ;
53058      1/1          	input         Sys_Clk_En          ;
53059      <font color = "red">0/1     ==>  	input         Sys_Clk_EnS         ;</font>
                        MISSING_ELSE
53060                   	input         Sys_Clk_RetRstN     ;
53061                   	input         Sys_Clk_RstN        ;
53062                   	input         Sys_Clk_Tm          ;
53063      <font color = "grey">unreachable  </font>	output        Sys_Pwr_Idle        ;
53064      <font color = "grey">unreachable  </font>	output        Sys_Pwr_WakeUp      ;
53065      <font color = "grey">unreachable  </font>	output [63:0] Tx_Rsp_Data         ;
53066      <font color = "grey">unreachable  </font>	output        Tx_Rsp_Last         ;
                   <font color = "red">==>  MISSING_ELSE</font>
53067      <font color = "grey">unreachable  </font>	output [2:0]  Tx_Rsp_Opc          ;
53068      <font color = "grey">unreachable  </font>	input         Tx_Rsp_Rdy          ;
53069      <font color = "grey">unreachable  </font>	output [3:0]  Tx_Rsp_SeqId        ;
53070                   	output        Tx_Rsp_SeqUnOrdered ;
                   <font color = "red">==>  MISSING_ELSE</font>
53071                   	output [1:0]  Tx_Rsp_Status       ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_252750_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod747.html#inst_tag_252750" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53039
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53046
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       53053
 EXPRESSION (Full ? Reg_4 : Rx_4)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_252750_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod747.html#inst_tag_252750" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">2</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">614</td>
<td class="rt">7</td>
<td class="rt">1.14  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">307</td>
<td class="rt">4</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">307</td>
<td class="rt">3</td>
<td class="rt">0.98  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">318</td>
<td class="rt">7</td>
<td class="rt">2.20  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">159</td>
<td class="rt">4</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">159</td>
<td class="rt">3</td>
<td class="rt">1.89  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">296</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_252750_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod747.html#inst_tag_252750" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req.Wp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">53039</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">53046</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">53053</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">53034</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">53042</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">53049</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">53056</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53039      ,	Tx_Rsp_Opc
            	          
53040      ,	Tx_Rsp_Rdy
            	          
53041      ,	Tx_Rsp_SeqId
            	            
53042      ,	Tx_Rsp_SeqUnOrdered
            	                   
53043      ,	Tx_Rsp_Status
            	             
53044      ,	Tx_Rsp_Vld
            	          
53045      );
             
53046      	input  [63:0] Rx_Rsp_Data         ;
           	                                   
53047      	input         Rx_Rsp_Last         ;
           	                                   
53048      	input  [2:0]  Rx_Rsp_Opc          ;
           	                                   
53049      	output        Rx_Rsp_Rdy          ;
           	                                   
53050      	input  [3:0]  Rx_Rsp_SeqId        ;
           	                                   
53051      	input         Rx_Rsp_SeqUnOrdered ;
           	                                   
53052      	input  [1:0]  Rx_Rsp_Status       ;
           	                                   
53053      	input         Rx_Rsp_Vld          ;
           	                                   
53054      	input         StrmAddr            ;
           	                                   
53055      	input         StrmRatio           ;
           	                                   
53056      	input         Sys_Clk             ;
           	                                   
53057      	input         Sys_Clk_ClkS        ;
           	                                   
53058      	input         Sys_Clk_En          ;
           	                                   
53059      	input         Sys_Clk_EnS         ;
           	                                   
53060      	input         Sys_Clk_RetRstN     ;
           	                                   
53061      	input         Sys_Clk_RstN        ;
           	                                   
53062      	input         Sys_Clk_Tm          ;
           	                                   
53063      	output        Sys_Pwr_Idle        ;
           	                                   
53064      	output        Sys_Pwr_WakeUp      ;
           	                                   
53065      	output [63:0] Tx_Rsp_Data         ;
           	                                   
53066      	output        Tx_Rsp_Last         ;
           	                                   
53067      	output [2:0]  Tx_Rsp_Opc          ;
           	                                   
53068      	input         Tx_Rsp_Rdy          ;
           	                                   
53069      	output [3:0]  Tx_Rsp_SeqId        ;
           	                                   
53070      	output        Tx_Rsp_SeqUnOrdered ;
           	                                   
53071      	output [1:0]  Tx_Rsp_Status       ;
           	                                   
53072      	output        Tx_Rsp_Vld          ;
           	                                   
53073      	reg  [63:0] u_7c15     ;
           	                        
53074      	reg         Cnt        ;
           	                        
53075      	wire        CntClr     ;
           	                        
53076      	wire        CntInc     ;
           	                        
53077      	reg         CurAddr    ;
           	                        
53078      	reg         CurRatio   ;
           	                        
53079      	wire        IllStrmRsp ;
           	                        
53080      	wire        MaxCnt     ;
           	                        
53081      	wire        RegCe      ;
           	                        
53082      	wire        RegSel     ;
           	                        
53083      	reg         StrmBusy   ;
           	                        
53084      	wire        Wide       ;
           	                        
53085      	reg         dontStop   ;
           	                        
53086      	assign Wide = StrmRatio;
           	                        
53087      	assign CntInc = Wide & Rx_Rsp_Vld & Rx_Rsp_Rdy;
           	                                               
53088      	assign MaxCnt = StrmRatio ? 1'b1 : 1'b0;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53046      	input  [63:0] Rx_Rsp_Data         ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53053      	input         Rx_Rsp_Vld          ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53034      ,	Sys_Clk_Tm
           <font color = "green">-1-</font> 	          
53035      ,	Sys_Pwr_Idle
           <font color = "green">==></font>
53036      ,	Sys_Pwr_WakeUp
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53042      ,	Tx_Rsp_SeqUnOrdered
           <font color = "green">-1-</font> 	                   
53043      ,	Tx_Rsp_Status
           <font color = "green">==></font>
53044      ,	Tx_Rsp_Vld
           <font color = "red">-2-</font> 	          
53045      );
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53049      	output        Rx_Rsp_Rdy          ;
           	<font color = "green">-1-</font>                                   
53050      	input  [3:0]  Rx_Rsp_SeqId        ;
           <font color = "green">	==></font>
53051      	input         Rx_Rsp_SeqUnOrdered ;
           	<font color = "red">-2-</font>                                   
53052      	input  [1:0]  Rx_Rsp_Status       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
53056      	input         Sys_Clk             ;
           	<font color = "green">-1-</font>                                   
53057      	input         Sys_Clk_ClkS        ;
           <font color = "green">	==></font>
53058      	input         Sys_Clk_En          ;
           	<font color = "red">-2-</font>                                   
53059      	input         Sys_Clk_EnS         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_252749">
    <li>
      <a href="#inst_tag_252749_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_252749_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_252749_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_252749_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_252750">
    <li>
      <a href="#inst_tag_252750_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_252750_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_252750_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_252750_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_0f5d69ac_A640180">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
