INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/homework/ex08/Regfiles.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/homework/ex08/Regfiles.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/homework/ex08/Regfiles.srcs/sources_1/new/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/homework/ex08/Regfiles.srcs/sources_1/new/selector321.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector321
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/homework/ex08/Regfiles.srcs/sources_1/new/Regfiles_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfiles_tb
