\subsection{arch Architecture Reference}
\label{classpackets2data__top_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=200pt]{d2/dda/classpackets2data__top_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+557}{\bfseries  ( {\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+558}{\bfseries  ( {\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+smpl\+\_\+buff\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf out\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+smpl\+\_\+buff\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+data\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+wrusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf decomp\+\_\+fifo\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf max\+\_\+fifo\+\_\+words} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf decomp\+\_\+fifo\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+limit} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf decomp\+\_\+fifo\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+full\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf packets2data\+\_\+inst0}  {\bfseries entity packets2data}   
\item 
{\bf bit\+\_\+unpack\+\_\+64\+\_\+inst1}  {\bfseries entity bit\+\_\+unpack\+\_\+64}   
\item 
{\bf fifo\+\_\+inst\+\_\+isnt2}  {\bfseries entity fifo\+\_\+inst}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 65} of file {\bf packets2data\+\_\+top.\+vhd}.



\subsubsection{Member Function Documentation}
\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+557@{P\+R\+O\+C\+E\+S\+S\+\_\+557}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+557@{P\+R\+O\+C\+E\+S\+S\+\_\+557}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+557rclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+557(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpackets2data__top_1_1arch_a3411de3c51cc46847f45588c1616c76d}


Definition at line {\bf 88} of file {\bf packets2data\+\_\+top.\+vhd}.

\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+558@{P\+R\+O\+C\+E\+S\+S\+\_\+558}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+558@{P\+R\+O\+C\+E\+S\+S\+\_\+558}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+558rclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+558(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpackets2data__top_1_1arch_a108368887e52bdb0b8c1766aeb861c0c}


Definition at line {\bf 98} of file {\bf packets2data\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!bit\+\_\+unpack\+\_\+64\+\_\+inst1@{bit\+\_\+unpack\+\_\+64\+\_\+inst1}}
\index{bit\+\_\+unpack\+\_\+64\+\_\+inst1@{bit\+\_\+unpack\+\_\+64\+\_\+inst1}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{bit\+\_\+unpack\+\_\+64\+\_\+inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bit\+\_\+unpack\+\_\+64\+\_\+inst1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{bit\+\_\+unpack\+\_\+64}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data__top_1_1arch_a8f221a49ed4020b3718596514f28f622}


Definition at line {\bf 162} of file {\bf packets2data\+\_\+top.\+vhd}.

\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!fifo\+\_\+full\+\_\+sig@{fifo\+\_\+full\+\_\+sig}}
\index{fifo\+\_\+full\+\_\+sig@{fifo\+\_\+full\+\_\+sig}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{fifo\+\_\+full\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+full\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data__top_1_1arch_a3ac98d178cc3d86ce70a67df39d55a45}


Definition at line {\bf 81} of file {\bf packets2data\+\_\+top.\+vhd}.

\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!fifo\+\_\+inst\+\_\+isnt2@{fifo\+\_\+inst\+\_\+isnt2}}
\index{fifo\+\_\+inst\+\_\+isnt2@{fifo\+\_\+inst\+\_\+isnt2}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{fifo\+\_\+inst\+\_\+isnt2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+inst\+\_\+isnt2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data__top_1_1arch_a3c63a73c9de8dac6a2c6e04ecf5b7cea}


Definition at line {\bf 188} of file {\bf packets2data\+\_\+top.\+vhd}.

\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!fifo\+\_\+limit@{fifo\+\_\+limit}}
\index{fifo\+\_\+limit@{fifo\+\_\+limit}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{fifo\+\_\+limit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+limit} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf decomp\+\_\+fifo\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data__top_1_1arch_a6d8540a655de3bf4f404173caf5f6011}


Definition at line {\bf 80} of file {\bf packets2data\+\_\+top.\+vhd}.

\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!inst0\+\_\+smpl\+\_\+buff\+\_\+q@{inst0\+\_\+smpl\+\_\+buff\+\_\+q}}
\index{inst0\+\_\+smpl\+\_\+buff\+\_\+q@{inst0\+\_\+smpl\+\_\+buff\+\_\+q}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+smpl\+\_\+buff\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+smpl\+\_\+buff\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf out\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data__top_1_1arch_af40d9c9519c2a521be3145fca7a7078f}


Definition at line {\bf 69} of file {\bf packets2data\+\_\+top.\+vhd}.

\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!inst0\+\_\+smpl\+\_\+buff\+\_\+valid@{inst0\+\_\+smpl\+\_\+buff\+\_\+valid}}
\index{inst0\+\_\+smpl\+\_\+buff\+\_\+valid@{inst0\+\_\+smpl\+\_\+buff\+\_\+valid}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+smpl\+\_\+buff\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+smpl\+\_\+buff\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data__top_1_1arch_a0556e3cfeedfdb2fd33d92100a7bbf47}


Definition at line {\bf 70} of file {\bf packets2data\+\_\+top.\+vhd}.

\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!inst1\+\_\+data\+\_\+out@{inst1\+\_\+data\+\_\+out}}
\index{inst1\+\_\+data\+\_\+out@{inst1\+\_\+data\+\_\+out}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+data\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data__top_1_1arch_af0cab03b7952621ec17bb452740c9603}


Definition at line {\bf 73} of file {\bf packets2data\+\_\+top.\+vhd}.

\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!inst1\+\_\+data\+\_\+out\+\_\+valid@{inst1\+\_\+data\+\_\+out\+\_\+valid}}
\index{inst1\+\_\+data\+\_\+out\+\_\+valid@{inst1\+\_\+data\+\_\+out\+\_\+valid}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data__top_1_1arch_ac0f1f24476ec7bf7524fe55498a730c0}


Definition at line {\bf 74} of file {\bf packets2data\+\_\+top.\+vhd}.

\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!inst2\+\_\+wrusedw@{inst2\+\_\+wrusedw}}
\index{inst2\+\_\+wrusedw@{inst2\+\_\+wrusedw}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+wrusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf decomp\+\_\+fifo\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data__top_1_1arch_a15f966b995db46bf44e4df4c2cb5dd9d}


Definition at line {\bf 77} of file {\bf packets2data\+\_\+top.\+vhd}.

\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!max\+\_\+fifo\+\_\+words@{max\+\_\+fifo\+\_\+words}}
\index{max\+\_\+fifo\+\_\+words@{max\+\_\+fifo\+\_\+words}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{max\+\_\+fifo\+\_\+words}]{\setlength{\rightskip}{0pt plus 5cm}{\bf max\+\_\+fifo\+\_\+words} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf decomp\+\_\+fifo\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data__top_1_1arch_a0bae996bc58ac304caffd0033c4af708}


Definition at line {\bf 79} of file {\bf packets2data\+\_\+top.\+vhd}.

\index{packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}!packets2data\+\_\+inst0@{packets2data\+\_\+inst0}}
\index{packets2data\+\_\+inst0@{packets2data\+\_\+inst0}!packets2data\+\_\+top\+::arch@{packets2data\+\_\+top\+::arch}}
\paragraph[{packets2data\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf packets2data\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{packets2data}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data__top_1_1arch_a54ce22454660953ddb623ab123ea56bf}


Definition at line {\bf 150} of file {\bf packets2data\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/packets2data/synth/{\bf packets2data\+\_\+top.\+vhd}\end{DoxyCompactItemize}
