#include "ethernetif.h"

#include "lwip/opt.h"
#include "lwip/mem.h"
#include "lwip/timeouts.h"
#include "lwip/ethip6.h"
#include "netif/etharp.h"
#include "netif/ethernet.h"
#include "lwip/memp.h"
#include <string.h>



__ALIGN_BEGIN  ETH_DMADescTypeDef DMARxDscrTab[ETH_RXBUFNB]  __ALIGN_END;
__ALIGN_BEGIN  ETH_DMADescTypeDef DMATxDscrTab[ETH_TXBUFNB]  __ALIGN_END;
__ALIGN_BEGIN  uint8_t Rx_Buff[ETH_RXBUFNB][ETH_RX_BUF_SIZE] __ALIGN_END;
__ALIGN_BEGIN  uint8_t Tx_Buff[ETH_TXBUFNB][ETH_TX_BUF_SIZE] __ALIGN_END;


ETH_HandleTypeDef heth;


static void process_error(void);


void HAL_ETH_MspInit( ETH_HandleTypeDef * ethHandle )
{
	GPIO_InitTypeDef GPIO_InitStruct = {0};

	if(ethHandle->Instance ==  ETH)
	{
		/*See page89 of datasheet for these pins */

		/**ETH GPIO Configuration
		PC1     ------> ETH_MDC
		PA1     ------> ETH_REF_CLK
		PA2     ------> ETH_MDIO
		PA7     ------> ETH_CRS_DV
		PC4     ------> ETH_RXD0
		PC5     ------> ETH_RXD1
		PB13     ------> ETH_TXD1
		PG11     ------> ETH_TX_EN
		PG13     ------> ETH_TXD0
		*/

		__HAL_RCC_GPIOC_CLK_ENABLE();
		__HAL_RCC_GPIOA_CLK_ENABLE();
		__HAL_RCC_GPIOB_CLK_ENABLE();
		__HAL_RCC_GPIOG_CLK_ENABLE();

		__HAL_RCC_ETH_CLK_ENABLE();


		GPIO_InitStruct.Pin   = GPIO_PIN_1 |GPIO_PIN_4|GPIO_PIN_5;
		GPIO_InitStruct.Mode  = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

		GPIO_InitStruct.Pin   = GPIO_PIN_1 |GPIO_PIN_2|GPIO_PIN_7;
		GPIO_InitStruct.Mode  = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

		GPIO_InitStruct.Pin   = GPIO_PIN_13;
		GPIO_InitStruct.Mode  = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);


		GPIO_InitStruct.Pin   = GPIO_PIN_11 |GPIO_PIN_13;
		GPIO_InitStruct.Mode  = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
		HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);

		/*Set ETH interrupt priority*/

		HAL_NVIC_SetPriority(ETH_IRQn,0,0);

		/*Enable ETH interrupt*/
		HAL_NVIC_EnableIRQ(ETH_IRQn);

	}

}



static void low_level_init(struct netif *netif)
{
  uint32_t regvalue = 0;

  HAL_StatusTypeDef 	hal_eth_init_status;

  uint8_t MACAddr[6];

  heth.Instance = ETH;
  heth.Init.AutoNegotiation =  ETH_AUTONEGOTIATION_ENABLE;
  heth.Init.Speed =  ETH_SPEED_100M;
  heth.Init.DuplexMode =  ETH_MODE_FULLDUPLEX;
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;

  MACAddr[0] = 0x00;
  MACAddr[1] = 0xAB;
  MACAddr[2] = 0xCD;
  MACAddr[3] = 0x00;
  MACAddr[4] = 0x00;
  MACAddr[5] = 0x00;

  heth.Init.MACAddr = &MACAddr[0];
  heth.Init.RxMode  =  ETH_RXPOLLING_MODE;

  heth.Init.ChecksumMode =  ETH_CHECKSUM_BY_HARDWARE;
  heth.Init.MediaInterface =  ETH_MEDIA_INTERFACE_RMII;

  hal_eth_init_status = HAL_ETH_Init(&heth);

  if(hal_eth_init_status ==  HAL_OK)
  {
	  netif->flags |= NETIF_FLAG_LINK_UP;
  }

  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0],ETH_TXBUFNB);

  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0],ETH_RXBUFNB);

  /*set MAC address len*/
  netif->hwaddr_len =  ETH_HWADDR_LEN;

  netif->hwaddr[0] = heth.Init.MACAddr[0];
  netif->hwaddr[1] = heth.Init.MACAddr[1];
  netif->hwaddr[2] = heth.Init.MACAddr[2];
  netif->hwaddr[3] = heth.Init.MACAddr[3];
  netif->hwaddr[4] = heth.Init.MACAddr[4];
  netif->hwaddr[5] = heth.Init.MACAddr[5];


   /*Set MTU : Maximum transfer unit*/
  netif->mtu = 1500;

  /*Enable broadcasting and ARP*/
  netif->flags  |= NETIF_FLAG_BROADCAST |NETIF_FLAG_ETHARP;

  /*Start MAC and DMA transmission and reception*/

  HAL_ETH_Start(&heth);


  /*Enable link down interupt*/
  HAL_ETH_ReadPHYRegister(&heth,PHY_ISFR,&regvalue);
  regvalue |= PHY_ISFR_INT4;

  HAL_ETH_WritePHYRegister(&heth,PHY_ISFR,regvalue);

  HAL_ETH_ReadPHYRegister(&heth,PHY_ISFR,&regvalue);



}


static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
	err_t errval;
	struct pbuf *q;
	__IO ETH_DMADescTypeDef	*DmaTxDesc;
	uint8_t *buffer =  (uint8_t *)(heth.TxDesc->Buffer1Addr);
	DmaTxDesc  = heth.TxDesc;

	uint32_t framelength = 0;
	uint32_t bufferoffset = 0;
	uint32_t byteslefttocopy = 0;
	uint32_t payloadoffset = 0;


	/*Copy frames from pbufs ro ETH buff*/

	for(q = p; q != NULL; q =  q->next )
	{
		/*Check if buffer is available*/
		if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) !=  (uint32_t)RESET)
		{
			errval =  ERR_USE;
			process_error();
		}

	    byteslefttocopy = q->len;
	    payloadoffset = 0;

	    /*Copy and update size variables when data length is larger than TX BUFF Size*/
	    while((byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE)
	    {
	    	/*Copy data to TX buffer*/
	    	memcpy((uint8_t *)((uint8_t *)buffer +bufferoffset),
	    			(uint8_t *)((uint8_t *)q->payload + payloadoffset),
					(ETH_TX_BUF_SIZE - bufferoffset));

	    	/*Point to the next descriptor*/
	    	DmaTxDesc  =  (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);

			/*Check if buffer is available*/
			if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) !=  (uint32_t)RESET)
			{
				errval =  ERR_USE;
				process_error();
			}

			buffer  =  (uint8_t *)(DmaTxDesc->Buffer1Addr);

			byteslefttocopy  = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset );
			payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset );
			framelength =  framelength + (ETH_TX_BUF_SIZE - bufferoffset );

			bufferoffset = 0;
	    }

	    /*Copy the rest of bytes*/
	    memcpy((uint8_t *)((uint8_t *)buffer +bufferoffset),
    			(uint8_t *)((uint8_t *)q->payload + payloadoffset),
				byteslefttocopy);

    	bufferoffset  =  bufferoffset + byteslefttocopy;
    	framelength   =  framelength + byteslefttocopy;




	}

	/*Prep TX descriptors to give to DMA*/
	HAL_ETH_TransmitFrame(&heth,framelength);

	errval = ERR_OK;

	/*Check if Transmit Underflow Status (TUS) is set*/
	if((heth.Instance->DMASR & ETH_DMASR_TUS) !=  (uint32_t)RESET)
	{
		 /*Clear  Transmit Underflow Status (TUS)*/
		heth.Instance->DMASR =  ETH_DMASR_TUS;

		/*Resume DMA Transmission*/
		heth.Instance->DMATPDR = 0;
	}


	return errval;


}



static void process_error(void)
{

	/*Check if Transmit Underflow Status (TUS) is set*/
	if((heth.Instance->DMASR & ETH_DMASR_TUS) !=  (uint32_t)RESET)
	{
		 /*Clear  Transmit Underflow Status (TUS)*/
		heth.Instance->DMASR =  ETH_DMASR_TUS;

		/*Resume DMA Transmission*/
		heth.Instance->DMATPDR = 0;
	}
}



static struct pbuf * low_level_input(struct netif * netif)
{
	__IO ETH_DMADescTypeDef  *dmarxdesc;
	uint8_t * buffer;
	struct pbuf *p = NULL;
	struct pbuf *q = NULL;
	uint16_t len   = 0;

	uint32_t bufferoffset    =  0;
	uint32_t payloadoffset   =  0;
	uint32_t byteslefttocopy = 0;


	/*Get received frame*/
	if(HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
	{
		return NULL;
	}


	/*Get size of packet*/
	len =  heth.RxFrameInfos.length;

	buffer = (uint8_t *)heth.RxFrameInfos.buffer;

	if( len > 0)
	{
		/*Allocate pbuf from lwip buffer pool*/
		p  = pbuf_alloc(PBUF_RAW,len,PBUF_POOL);

	}
		if( p != NULL)
		{
			dmarxdesc = heth.RxFrameInfos.FSRxDesc;
			bufferoffset =  0;

			for( q = p; q != NULL; q = q->next)
			{
				byteslefttocopy =  q->len;
				payloadoffset = 0;

			    /*Copy and update size variables when data length is larger than RX BUFF Size*/


				while( (byteslefttocopy + bufferoffset) >  ETH_RX_BUF_SIZE)
				{

					/*Copy data to pbuf*/

					memcpy((uint8_t *)((uint8_t *)q->payload + payloadoffset),
							((uint8_t *)((uint8_t *)buffer +  bufferoffset)),
							(ETH_RX_BUF_SIZE -  bufferoffset));

					/*Poin to the next descriptor*/
					dmarxdesc =  (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);

					buffer = (uint8_t *) dmarxdesc->Buffer1Addr;

					byteslefttocopy =  byteslefttocopy - (ETH_RX_BUF_SIZE -  bufferoffset);

					payloadoffset =  payloadoffset + (ETH_RX_BUF_SIZE -  bufferoffset);

				}

				/*Copy remaining dat in pbuf*/

				memcpy((uint8_t *)((uint8_t *)q->payload + payloadoffset),
						((uint8_t *)((uint8_t *)buffer +  bufferoffset)),
						byteslefttocopy);


				bufferoffset  = bufferoffset + byteslefttocopy;
			}
		}



		/*Point to first descriptor*/

		dmarxdesc =  heth.RxFrameInfos.FSRxDesc;

		/*Set OWN bit in RX descriptors*/
		for(int i = 0; i<heth.RxFrameInfos.SegCount; i++)
		{
			dmarxdesc->Status |= ETH_DMARXDESC_OWN;
			dmarxdesc =  (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
		}

		/*Clear Segment Count*/

		heth.RxFrameInfos.SegCount =  0;

		/*Check if RX Buffer unavailable flag is set,
		 * if so, clear and resume reception*/

		if((heth.Instance->DMASR & ETH_DMASR_RBUS) !=  (uint32_t)RESET)
		{
			/*Clear the RBUS flag*/
			heth.Instance->DMASR  = ETH_DMASR_RBUS;

			/*Resume reception*/
			heth.Instance->DMARPDR = 0;
		}

	return p;
}
