<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/attribute_info/p10_runn_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2018,2019                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_RUNN_MODE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Set to indicate clock-start/instruction execution in cache-contained
    or chip-contained mode will be managed by runn
    Provided by: platform (FW platforms init to OFF)
  </description>
  <valueType>uint8</valueType>
  <platInit/>
  <enum>
    OFF = 0x0,
    ON = 0x1
  </enum>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_RUNN_CYCLE_COUNT</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
    Base number of clock cycles to execute in runn mode
    In cache-contained, this is the base number of clock cycles to execute per quad
    In chip-contained, this is the base number of clock cycles to execute per chip
    Consumed by: p10_runn HWP (Cronus platform only, chip/cache-contained mode)
    Provided by: platform (FW platforms init to 0)
  </description>
  <valueType>uint64</valueType>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_RUNN_CHIP_CYCLE_OFFSET</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
    Number of clock cycles to offset each chip from the base value in chip/cache-contained
    Consumed by: p10_runn HWP (Cronus platform only, chip/cache-contained mode)
    Provided by: platform (FW platforms init to 0)
  </description>
  <valueType>uint64</valueType>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_RUNN_QUAD_CYCLE_OFFSET</id>
  <targetType>TARGET_TYPE_EQ</targetType>
  <description>
    Number of clock cycles to offset each quad from the base value in cache-contained
    Consumed by: p10_runn HWP (Cronus platform only, cache-contained mode)
    Provided by: platform (FW platforms init to 0)
  </description>
  <valueType>uint64</valueType>
  <initToZero/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_RUNN_CORE_CYCLE_OFFSET</id>
  <targetType>TARGET_TYPE_CORE</targetType>
  <description>
    Number of clock cycles to offset each core within a quad in cache-contained
    Consumed by: p10_runn HWP (Cronus platform only, cache-contained mode)
    Provided by: platform (FW platforms init to 0)
  </description>
  <valueType>uint8</valueType>
  <initToZero/>
  <enum>
    0_CYCLES = 0x0,
    1_CYCLE  = 0x1,
    2_CYCLES = 0x2,
    3_CYCLES = 0x3
  </enum>
</attribute>
<!-- ********************************************************************** -->
</attributes>
