INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/vivado/langlang_half_add/langlang_half_add.srcs/sources_1/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/vivado/langlang_half_add/langlang_half_add.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LANGLANG/Desktop/vivado/langlang_half_add/langlang_half_add.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
