<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>SERDES - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="serdes"><a class="header" href="#serdes">SERDES</a></h1>
<h2 id="tile-serdes"><a class="header" href="#tile-serdes">Tile SERDES</a></h2>
<p>Cells: 36</p>
<h3 id="bel-serdes"><a class="header" href="#bel-serdes">Bel SERDES</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SERDES bel SERDES</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CIN0</td><td>input</td><td>TCELL18:IMUX_C5</td></tr>
<tr><td>CIN1</td><td>input</td><td>TCELL18:IMUX_B5</td></tr>
<tr><td>CIN10</td><td>input</td><td>TCELL18:IMUX_A3</td></tr>
<tr><td>CIN11</td><td>input</td><td>TCELL18:IMUX_D2</td></tr>
<tr><td>CIN2</td><td>input</td><td>TCELL18:IMUX_A5</td></tr>
<tr><td>CIN3</td><td>input</td><td>TCELL18:IMUX_D4</td></tr>
<tr><td>CIN4</td><td>input</td><td>TCELL18:IMUX_C4</td></tr>
<tr><td>CIN5</td><td>input</td><td>TCELL18:IMUX_B4</td></tr>
<tr><td>CIN6</td><td>input</td><td>TCELL18:IMUX_A4</td></tr>
<tr><td>CIN7</td><td>input</td><td>TCELL18:IMUX_D3</td></tr>
<tr><td>CIN8</td><td>input</td><td>TCELL18:IMUX_C3</td></tr>
<tr><td>CIN9</td><td>input</td><td>TCELL18:IMUX_B3</td></tr>
<tr><td>COUT0</td><td>output</td><td>TCELL20:OUT_F2</td></tr>
<tr><td>COUT1</td><td>output</td><td>TCELL20:OUT_F1</td></tr>
<tr><td>COUT10</td><td>output</td><td>TCELL19:OUT_Q0</td></tr>
<tr><td>COUT11</td><td>output</td><td>TCELL19:OUT_F5</td></tr>
<tr><td>COUT12</td><td>output</td><td>TCELL19:OUT_F4</td></tr>
<tr><td>COUT13</td><td>output</td><td>TCELL19:OUT_F3</td></tr>
<tr><td>COUT14</td><td>output</td><td>TCELL19:OUT_F2</td></tr>
<tr><td>COUT15</td><td>output</td><td>TCELL19:OUT_F1</td></tr>
<tr><td>COUT16</td><td>output</td><td>TCELL19:OUT_F0</td></tr>
<tr><td>COUT17</td><td>output</td><td>TCELL18:OUT_Q7</td></tr>
<tr><td>COUT18</td><td>output</td><td>TCELL18:OUT_Q6</td></tr>
<tr><td>COUT19</td><td>output</td><td>TCELL18:OUT_Q5</td></tr>
<tr><td>COUT2</td><td>output</td><td>TCELL20:OUT_F0</td></tr>
<tr><td>COUT3</td><td>output</td><td>TCELL19:OUT_Q7</td></tr>
<tr><td>COUT4</td><td>output</td><td>TCELL19:OUT_Q6</td></tr>
<tr><td>COUT5</td><td>output</td><td>TCELL19:OUT_Q5</td></tr>
<tr><td>COUT6</td><td>output</td><td>TCELL19:OUT_Q4</td></tr>
<tr><td>COUT7</td><td>output</td><td>TCELL19:OUT_Q3</td></tr>
<tr><td>COUT8</td><td>output</td><td>TCELL19:OUT_Q2</td></tr>
<tr><td>COUT9</td><td>output</td><td>TCELL19:OUT_Q1</td></tr>
<tr><td>CYAWSTN</td><td>input</td><td>TCELL18:IMUX_D1</td></tr>
<tr><td>FFC_CK_CORE_RX_0</td><td>input</td><td>TCELL30:IMUX_CLK1</td></tr>
<tr><td>FFC_CK_CORE_RX_1</td><td>input</td><td>TCELL26:IMUX_CLK0</td></tr>
<tr><td>FFC_CK_CORE_RX_2</td><td>input</td><td>TCELL9:IMUX_CLK1</td></tr>
<tr><td>FFC_CK_CORE_RX_3</td><td>input</td><td>TCELL5:IMUX_CLK0</td></tr>
<tr><td>FFC_CK_CORE_TX</td><td>input</td><td>TCELL16:IMUX_CLK0</td></tr>
<tr><td>FFC_DIV11_MODE_RX_0</td><td>input</td><td>TCELL33:IMUX_C4</td></tr>
<tr><td>FFC_DIV11_MODE_RX_1</td><td>input</td><td>TCELL23:IMUX_D0</td></tr>
<tr><td>FFC_DIV11_MODE_RX_2</td><td>input</td><td>TCELL12:IMUX_C4</td></tr>
<tr><td>FFC_DIV11_MODE_RX_3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>FFC_DIV11_MODE_TX_0</td><td>input</td><td>TCELL33:IMUX_B4</td></tr>
<tr><td>FFC_DIV11_MODE_TX_1</td><td>input</td><td>TCELL23:IMUX_A1</td></tr>
<tr><td>FFC_DIV11_MODE_TX_2</td><td>input</td><td>TCELL12:IMUX_B4</td></tr>
<tr><td>FFC_DIV11_MODE_TX_3</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>FFC_EI_EN_0</td><td>input</td><td>TCELL34:IMUX_D1</td></tr>
<tr><td>FFC_EI_EN_1</td><td>input</td><td>TCELL22:IMUX_B1</td></tr>
<tr><td>FFC_EI_EN_2</td><td>input</td><td>TCELL13:IMUX_B4</td></tr>
<tr><td>FFC_EI_EN_3</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>FFC_ENABLE_CGALIGN_0</td><td>input</td><td>TCELL33:IMUX_B5</td></tr>
<tr><td>FFC_ENABLE_CGALIGN_1</td><td>input</td><td>TCELL23:IMUX_A0</td></tr>
<tr><td>FFC_ENABLE_CGALIGN_2</td><td>input</td><td>TCELL12:IMUX_B5</td></tr>
<tr><td>FFC_ENABLE_CGALIGN_3</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>FFC_FB_LOOPBACK_0</td><td>input</td><td>TCELL34:IMUX_B1</td></tr>
<tr><td>FFC_FB_LOOPBACK_1</td><td>input</td><td>TCELL22:IMUX_B2</td></tr>
<tr><td>FFC_FB_LOOPBACK_2</td><td>input</td><td>TCELL13:IMUX_B3</td></tr>
<tr><td>FFC_FB_LOOPBACK_3</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>FFC_LANE_RX_RST_0</td><td>input</td><td>TCELL34:IMUX_LSR1</td></tr>
<tr><td>FFC_LANE_RX_RST_1</td><td>input</td><td>TCELL22:IMUX_LSR0</td></tr>
<tr><td>FFC_LANE_RX_RST_2</td><td>input</td><td>TCELL13:IMUX_LSR0</td></tr>
<tr><td>FFC_LANE_RX_RST_3</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>FFC_LANE_TX_RST_0</td><td>input</td><td>TCELL30:IMUX_LSR2</td></tr>
<tr><td>FFC_LANE_TX_RST_1</td><td>input</td><td>TCELL26:IMUX_LSR1</td></tr>
<tr><td>FFC_LANE_TX_RST_2</td><td>input</td><td>TCELL9:IMUX_LSR0</td></tr>
<tr><td>FFC_LANE_TX_RST_3</td><td>input</td><td>TCELL5:IMUX_LSR0</td></tr>
<tr><td>FFC_LDR_CORE2TX_EN_0</td><td>input</td><td>TCELL31:IMUX_D4</td></tr>
<tr><td>FFC_LDR_CORE2TX_EN_1</td><td>input</td><td>TCELL25:IMUX_D4</td></tr>
<tr><td>FFC_LDR_CORE2TX_EN_2</td><td>input</td><td>TCELL10:IMUX_C4</td></tr>
<tr><td>FFC_LDR_CORE2TX_EN_3</td><td>input</td><td>TCELL4:IMUX_C4</td></tr>
<tr><td>FFC_MACRO_RST</td><td>input</td><td>TCELL18:IMUX_LSR0</td></tr>
<tr><td>FFC_PCIE_CT_0</td><td>input</td><td>TCELL34:IMUX_D0</td></tr>
<tr><td>FFC_PCIE_CT_1</td><td>input</td><td>TCELL22:IMUX_B3</td></tr>
<tr><td>FFC_PCIE_CT_2</td><td>input</td><td>TCELL13:IMUX_B2</td></tr>
<tr><td>FFC_PCIE_CT_3</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>FFC_PCI_DET_EN_0</td><td>input</td><td>TCELL34:IMUX_D4</td></tr>
<tr><td>FFC_PCI_DET_EN_1</td><td>input</td><td>TCELL21:IMUX_B1</td></tr>
<tr><td>FFC_PCI_DET_EN_2</td><td>input</td><td>TCELL14:IMUX_B4</td></tr>
<tr><td>FFC_PCI_DET_EN_3</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>FFC_PFIFO_CLR_0</td><td>input</td><td>TCELL34:IMUX_B0</td></tr>
<tr><td>FFC_PFIFO_CLR_1</td><td>input</td><td>TCELL22:IMUX_B4</td></tr>
<tr><td>FFC_PFIFO_CLR_2</td><td>input</td><td>TCELL13:IMUX_B1</td></tr>
<tr><td>FFC_PFIFO_CLR_3</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>FFC_QUAD_RST</td><td>input</td><td>TCELL18:IMUX_LSR1</td></tr>
<tr><td>FFC_RATE_MODE_RX_0</td><td>input</td><td>TCELL33:IMUX_A5</td></tr>
<tr><td>FFC_RATE_MODE_RX_1</td><td>input</td><td>TCELL23:IMUX_B0</td></tr>
<tr><td>FFC_RATE_MODE_RX_2</td><td>input</td><td>TCELL12:IMUX_A5</td></tr>
<tr><td>FFC_RATE_MODE_RX_3</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>FFC_RATE_MODE_TX_0</td><td>input</td><td>TCELL33:IMUX_D4</td></tr>
<tr><td>FFC_RATE_MODE_TX_1</td><td>input</td><td>TCELL23:IMUX_C0</td></tr>
<tr><td>FFC_RATE_MODE_TX_2</td><td>input</td><td>TCELL12:IMUX_D4</td></tr>
<tr><td>FFC_RATE_MODE_TX_3</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>FFC_RRST_0</td><td>input</td><td>TCELL20:IMUX_LSR2</td></tr>
<tr><td>FFC_RRST_1</td><td>input</td><td>TCELL19:IMUX_LSR2</td></tr>
<tr><td>FFC_RRST_2</td><td>input</td><td>TCELL16:IMUX_LSR1</td></tr>
<tr><td>FFC_RRST_3</td><td>input</td><td>TCELL15:IMUX_LSR0</td></tr>
<tr><td>FFC_RXPWDNB_0</td><td>input</td><td>TCELL34:IMUX_B5</td></tr>
<tr><td>FFC_RXPWDNB_1</td><td>input</td><td>TCELL21:IMUX_B0</td></tr>
<tr><td>FFC_RXPWDNB_2</td><td>input</td><td>TCELL14:IMUX_B5</td></tr>
<tr><td>FFC_RXPWDNB_3</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>FFC_SB_INV_RX_0</td><td>input</td><td>TCELL34:IMUX_B4</td></tr>
<tr><td>FFC_SB_INV_RX_1</td><td>input</td><td>TCELL21:IMUX_B2</td></tr>
<tr><td>FFC_SB_INV_RX_2</td><td>input</td><td>TCELL14:IMUX_B3</td></tr>
<tr><td>FFC_SB_INV_RX_3</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>FFC_SB_PFIFO_LP_0</td><td>input</td><td>TCELL34:IMUX_D3</td></tr>
<tr><td>FFC_SB_PFIFO_LP_1</td><td>input</td><td>TCELL21:IMUX_B3</td></tr>
<tr><td>FFC_SB_PFIFO_LP_2</td><td>input</td><td>TCELL14:IMUX_B2</td></tr>
<tr><td>FFC_SB_PFIFO_LP_3</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>FFC_SIGNAL_DETECT_0</td><td>input</td><td>TCELL34:IMUX_B3</td></tr>
<tr><td>FFC_SIGNAL_DETECT_1</td><td>input</td><td>TCELL21:IMUX_B4</td></tr>
<tr><td>FFC_SIGNAL_DETECT_2</td><td>input</td><td>TCELL14:IMUX_B1</td></tr>
<tr><td>FFC_SIGNAL_DETECT_3</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>FFC_SYNC_TOGGLE</td><td>input</td><td>TCELL18:IMUX_A2</td></tr>
<tr><td>FFC_TRST</td><td>input</td><td>TCELL18:IMUX_LSR2</td></tr>
<tr><td>FFC_TXPWDNB_0</td><td>input</td><td>TCELL30:IMUX_B3</td></tr>
<tr><td>FFC_TXPWDNB_1</td><td>input</td><td>TCELL26:IMUX_B0</td></tr>
<tr><td>FFC_TXPWDNB_2</td><td>input</td><td>TCELL9:IMUX_A3</td></tr>
<tr><td>FFC_TXPWDNB_3</td><td>input</td><td>TCELL5:IMUX_B0</td></tr>
<tr><td>FFS_BIST_RPT_0</td><td>output</td><td>TCELL18:OUT_Q4</td></tr>
<tr><td>FFS_BIST_RPT_1</td><td>output</td><td>TCELL18:OUT_Q3</td></tr>
<tr><td>FFS_BIST_RPT_10</td><td>output</td><td>TCELL18:OUT_F0</td></tr>
<tr><td>FFS_BIST_RPT_11</td><td>output</td><td>TCELL17:OUT_Q7</td></tr>
<tr><td>FFS_BIST_RPT_12</td><td>output</td><td>TCELL17:OUT_Q6</td></tr>
<tr><td>FFS_BIST_RPT_13</td><td>output</td><td>TCELL17:OUT_Q5</td></tr>
<tr><td>FFS_BIST_RPT_14</td><td>output</td><td>TCELL17:OUT_Q4</td></tr>
<tr><td>FFS_BIST_RPT_15</td><td>output</td><td>TCELL17:OUT_Q3</td></tr>
<tr><td>FFS_BIST_RPT_2</td><td>output</td><td>TCELL18:OUT_Q2</td></tr>
<tr><td>FFS_BIST_RPT_3</td><td>output</td><td>TCELL18:OUT_Q1</td></tr>
<tr><td>FFS_BIST_RPT_4</td><td>output</td><td>TCELL18:OUT_Q0</td></tr>
<tr><td>FFS_BIST_RPT_5</td><td>output</td><td>TCELL18:OUT_F5</td></tr>
<tr><td>FFS_BIST_RPT_6</td><td>output</td><td>TCELL18:OUT_F4</td></tr>
<tr><td>FFS_BIST_RPT_7</td><td>output</td><td>TCELL18:OUT_F3</td></tr>
<tr><td>FFS_BIST_RPT_8</td><td>output</td><td>TCELL18:OUT_F2</td></tr>
<tr><td>FFS_BIST_RPT_9</td><td>output</td><td>TCELL18:OUT_F1</td></tr>
<tr><td>FFS_CC_OVERRUN_0</td><td>output</td><td>TCELL31:OUT_F3</td></tr>
<tr><td>FFS_CC_OVERRUN_1</td><td>output</td><td>TCELL25:OUT_Q1</td></tr>
<tr><td>FFS_CC_OVERRUN_2</td><td>output</td><td>TCELL10:OUT_Q2</td></tr>
<tr><td>FFS_CC_OVERRUN_3</td><td>output</td><td>TCELL4:OUT_Q1</td></tr>
<tr><td>FFS_CC_UNDERRUN_0</td><td>output</td><td>TCELL30:OUT_F3</td></tr>
<tr><td>FFS_CC_UNDERRUN_1</td><td>output</td><td>TCELL26:OUT_F4</td></tr>
<tr><td>FFS_CC_UNDERRUN_2</td><td>output</td><td>TCELL9:OUT_F2</td></tr>
<tr><td>FFS_CC_UNDERRUN_3</td><td>output</td><td>TCELL5:OUT_F4</td></tr>
<tr><td>FFS_CDR_TRAIN_DONE_0</td><td>output</td><td>TCELL31:OUT_F0</td></tr>
<tr><td>FFS_CDR_TRAIN_DONE_1</td><td>output</td><td>TCELL25:OUT_Q7</td></tr>
<tr><td>FFS_CDR_TRAIN_DONE_2</td><td>output</td><td>TCELL10:OUT_F0</td></tr>
<tr><td>FFS_CDR_TRAIN_DONE_3</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>FFS_LS_SYNC_STATUS_0</td><td>output</td><td>TCELL31:OUT_F2</td></tr>
<tr><td>FFS_LS_SYNC_STATUS_1</td><td>output</td><td>TCELL25:OUT_Q3</td></tr>
<tr><td>FFS_LS_SYNC_STATUS_2</td><td>output</td><td>TCELL10:OUT_F4</td></tr>
<tr><td>FFS_LS_SYNC_STATUS_3</td><td>output</td><td>TCELL4:OUT_Q3</td></tr>
<tr><td>FFS_PCIE_CON_0</td><td>output</td><td>TCELL28:OUT_Q3</td></tr>
<tr><td>FFS_PCIE_CON_1</td><td>output</td><td>TCELL28:OUT_F0</td></tr>
<tr><td>FFS_PCIE_CON_2</td><td>output</td><td>TCELL7:OUT_Q7</td></tr>
<tr><td>FFS_PCIE_CON_3</td><td>output</td><td>TCELL7:OUT_F0</td></tr>
<tr><td>FFS_PCIE_DONE_0</td><td>output</td><td>TCELL28:OUT_Q2</td></tr>
<tr><td>FFS_PCIE_DONE_1</td><td>output</td><td>TCELL28:OUT_F1</td></tr>
<tr><td>FFS_PCIE_DONE_2</td><td>output</td><td>TCELL7:OUT_Q5</td></tr>
<tr><td>FFS_PCIE_DONE_3</td><td>output</td><td>TCELL7:OUT_F2</td></tr>
<tr><td>FFS_PLOL</td><td>output</td><td>TCELL20:OUT_F3</td></tr>
<tr><td>FFS_RLOL_0</td><td>output</td><td>TCELL32:OUT_F4</td></tr>
<tr><td>FFS_RLOL_1</td><td>output</td><td>TCELL24:OUT_F4</td></tr>
<tr><td>FFS_RLOL_2</td><td>output</td><td>TCELL11:OUT_Q1</td></tr>
<tr><td>FFS_RLOL_3</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>FFS_RLOS_HI_0</td><td>output</td><td>TCELL32:OUT_Q3</td></tr>
<tr><td>FFS_RLOS_HI_1</td><td>output</td><td>TCELL24:OUT_F0</td></tr>
<tr><td>FFS_RLOS_HI_2</td><td>output</td><td>TCELL11:OUT_Q5</td></tr>
<tr><td>FFS_RLOS_HI_3</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>FFS_RLOS_LO_0</td><td>output</td><td>TCELL32:OUT_Q1</td></tr>
<tr><td>FFS_RLOS_LO_1</td><td>output</td><td>TCELL24:OUT_F2</td></tr>
<tr><td>FFS_RLOS_LO_2</td><td>output</td><td>TCELL11:OUT_Q3</td></tr>
<tr><td>FFS_RLOS_LO_3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>FFS_RXFBFIFO_ERROR_0</td><td>output</td><td>TCELL28:OUT_Q0</td></tr>
<tr><td>FFS_RXFBFIFO_ERROR_1</td><td>output</td><td>TCELL28:OUT_F3</td></tr>
<tr><td>FFS_RXFBFIFO_ERROR_2</td><td>output</td><td>TCELL7:OUT_Q1</td></tr>
<tr><td>FFS_RXFBFIFO_ERROR_3</td><td>output</td><td>TCELL7:OUT_Q0</td></tr>
<tr><td>FFS_SKP_ADDED_0</td><td>output</td><td>TCELL29:OUT_F2</td></tr>
<tr><td>FFS_SKP_ADDED_1</td><td>output</td><td>TCELL27:OUT_F4</td></tr>
<tr><td>FFS_SKP_ADDED_2</td><td>output</td><td>TCELL8:OUT_F4</td></tr>
<tr><td>FFS_SKP_ADDED_3</td><td>output</td><td>TCELL6:OUT_Q1</td></tr>
<tr><td>FFS_SKP_DELETED_0</td><td>output</td><td>TCELL29:OUT_F0</td></tr>
<tr><td>FFS_SKP_DELETED_1</td><td>output</td><td>TCELL27:OUT_Q1</td></tr>
<tr><td>FFS_SKP_DELETED_2</td><td>output</td><td>TCELL8:OUT_F1</td></tr>
<tr><td>FFS_SKP_DELETED_3</td><td>output</td><td>TCELL6:OUT_Q5</td></tr>
<tr><td>FFS_TXFBFIFO_ERROR_0</td><td>output</td><td>TCELL28:OUT_Q1</td></tr>
<tr><td>FFS_TXFBFIFO_ERROR_1</td><td>output</td><td>TCELL28:OUT_F2</td></tr>
<tr><td>FFS_TXFBFIFO_ERROR_2</td><td>output</td><td>TCELL7:OUT_Q3</td></tr>
<tr><td>FFS_TXFBFIFO_ERROR_3</td><td>output</td><td>TCELL7:OUT_F4</td></tr>
<tr><td>FF_EBRD_CLK_0</td><td>input</td><td>TCELL34:IMUX_CLK1</td></tr>
<tr><td>FF_EBRD_CLK_1</td><td>input</td><td>TCELL21:IMUX_CLK0</td></tr>
<tr><td>FF_EBRD_CLK_2</td><td>input</td><td>TCELL14:IMUX_CLK0</td></tr>
<tr><td>FF_EBRD_CLK_3</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>FF_RXI_CLK_0</td><td>input</td><td>TCELL33:IMUX_CLK0</td></tr>
<tr><td>FF_RXI_CLK_1</td><td>input</td><td>TCELL22:IMUX_CLK0</td></tr>
<tr><td>FF_RXI_CLK_2</td><td>input</td><td>TCELL13:IMUX_CLK0</td></tr>
<tr><td>FF_RXI_CLK_3</td><td>input</td><td>TCELL2:IMUX_CLK0</td></tr>
<tr><td>FF_RX_D_0_0</td><td>output</td><td>TCELL31:OUT_Q0</td></tr>
<tr><td>FF_RX_D_0_1</td><td>output</td><td>TCELL31:OUT_Q1</td></tr>
<tr><td>FF_RX_D_0_10</td><td>output</td><td>TCELL34:OUT_F0</td></tr>
<tr><td>FF_RX_D_0_11</td><td>output</td><td>TCELL34:OUT_F1</td></tr>
<tr><td>FF_RX_D_0_12</td><td>output</td><td>TCELL34:OUT_F2</td></tr>
<tr><td>FF_RX_D_0_13</td><td>output</td><td>TCELL34:OUT_F3</td></tr>
<tr><td>FF_RX_D_0_14</td><td>output</td><td>TCELL34:OUT_F4</td></tr>
<tr><td>FF_RX_D_0_15</td><td>output</td><td>TCELL34:OUT_F5</td></tr>
<tr><td>FF_RX_D_0_16</td><td>output</td><td>TCELL34:OUT_Q0</td></tr>
<tr><td>FF_RX_D_0_17</td><td>output</td><td>TCELL34:OUT_Q1</td></tr>
<tr><td>FF_RX_D_0_18</td><td>output</td><td>TCELL34:OUT_Q2</td></tr>
<tr><td>FF_RX_D_0_19</td><td>output</td><td>TCELL34:OUT_Q3</td></tr>
<tr><td>FF_RX_D_0_2</td><td>output</td><td>TCELL31:OUT_Q3</td></tr>
<tr><td>FF_RX_D_0_20</td><td>output</td><td>TCELL34:OUT_Q4</td></tr>
<tr><td>FF_RX_D_0_21</td><td>output</td><td>TCELL34:OUT_Q5</td></tr>
<tr><td>FF_RX_D_0_22</td><td>output</td><td>TCELL34:OUT_Q6</td></tr>
<tr><td>FF_RX_D_0_23</td><td>output</td><td>TCELL34:OUT_Q7</td></tr>
<tr><td>FF_RX_D_0_3</td><td>output</td><td>TCELL31:OUT_Q4</td></tr>
<tr><td>FF_RX_D_0_4</td><td>output</td><td>TCELL31:OUT_Q6</td></tr>
<tr><td>FF_RX_D_0_5</td><td>output</td><td>TCELL31:OUT_Q7</td></tr>
<tr><td>FF_RX_D_0_6</td><td>output</td><td>TCELL32:OUT_F0</td></tr>
<tr><td>FF_RX_D_0_7</td><td>output</td><td>TCELL32:OUT_F2</td></tr>
<tr><td>FF_RX_D_0_8</td><td>output</td><td>TCELL33:OUT_Q4</td></tr>
<tr><td>FF_RX_D_0_9</td><td>output</td><td>TCELL33:OUT_Q6</td></tr>
<tr><td>FF_RX_D_1_0</td><td>output</td><td>TCELL25:OUT_F3</td></tr>
<tr><td>FF_RX_D_1_1</td><td>output</td><td>TCELL25:OUT_F2</td></tr>
<tr><td>FF_RX_D_1_10</td><td>output</td><td>TCELL22:OUT_Q4</td></tr>
<tr><td>FF_RX_D_1_11</td><td>output</td><td>TCELL22:OUT_Q2</td></tr>
<tr><td>FF_RX_D_1_12</td><td>output</td><td>TCELL22:OUT_Q0</td></tr>
<tr><td>FF_RX_D_1_13</td><td>output</td><td>TCELL22:OUT_F4</td></tr>
<tr><td>FF_RX_D_1_14</td><td>output</td><td>TCELL22:OUT_F2</td></tr>
<tr><td>FF_RX_D_1_15</td><td>output</td><td>TCELL22:OUT_F0</td></tr>
<tr><td>FF_RX_D_1_16</td><td>output</td><td>TCELL21:OUT_Q7</td></tr>
<tr><td>FF_RX_D_1_17</td><td>output</td><td>TCELL21:OUT_Q5</td></tr>
<tr><td>FF_RX_D_1_18</td><td>output</td><td>TCELL21:OUT_Q3</td></tr>
<tr><td>FF_RX_D_1_19</td><td>output</td><td>TCELL21:OUT_Q1</td></tr>
<tr><td>FF_RX_D_1_2</td><td>output</td><td>TCELL25:OUT_F1</td></tr>
<tr><td>FF_RX_D_1_20</td><td>output</td><td>TCELL21:OUT_Q0</td></tr>
<tr><td>FF_RX_D_1_21</td><td>output</td><td>TCELL21:OUT_F4</td></tr>
<tr><td>FF_RX_D_1_22</td><td>output</td><td>TCELL21:OUT_F2</td></tr>
<tr><td>FF_RX_D_1_23</td><td>output</td><td>TCELL21:OUT_F0</td></tr>
<tr><td>FF_RX_D_1_3</td><td>output</td><td>TCELL25:OUT_F0</td></tr>
<tr><td>FF_RX_D_1_4</td><td>output</td><td>TCELL24:OUT_Q7</td></tr>
<tr><td>FF_RX_D_1_5</td><td>output</td><td>TCELL24:OUT_Q5</td></tr>
<tr><td>FF_RX_D_1_6</td><td>output</td><td>TCELL24:OUT_Q3</td></tr>
<tr><td>FF_RX_D_1_7</td><td>output</td><td>TCELL24:OUT_Q1</td></tr>
<tr><td>FF_RX_D_1_8</td><td>output</td><td>TCELL22:OUT_Q7</td></tr>
<tr><td>FF_RX_D_1_9</td><td>output</td><td>TCELL22:OUT_Q6</td></tr>
<tr><td>FF_RX_D_2_0</td><td>output</td><td>TCELL10:OUT_Q4</td></tr>
<tr><td>FF_RX_D_2_1</td><td>output</td><td>TCELL10:OUT_Q5</td></tr>
<tr><td>FF_RX_D_2_10</td><td>output</td><td>TCELL13:OUT_F4</td></tr>
<tr><td>FF_RX_D_2_11</td><td>output</td><td>TCELL13:OUT_Q0</td></tr>
<tr><td>FF_RX_D_2_12</td><td>output</td><td>TCELL13:OUT_Q2</td></tr>
<tr><td>FF_RX_D_2_13</td><td>output</td><td>TCELL13:OUT_Q4</td></tr>
<tr><td>FF_RX_D_2_14</td><td>output</td><td>TCELL13:OUT_Q6</td></tr>
<tr><td>FF_RX_D_2_15</td><td>output</td><td>TCELL13:OUT_Q7</td></tr>
<tr><td>FF_RX_D_2_16</td><td>output</td><td>TCELL14:OUT_F0</td></tr>
<tr><td>FF_RX_D_2_17</td><td>output</td><td>TCELL14:OUT_F2</td></tr>
<tr><td>FF_RX_D_2_18</td><td>output</td><td>TCELL14:OUT_F4</td></tr>
<tr><td>FF_RX_D_2_19</td><td>output</td><td>TCELL14:OUT_Q0</td></tr>
<tr><td>FF_RX_D_2_2</td><td>output</td><td>TCELL10:OUT_Q6</td></tr>
<tr><td>FF_RX_D_2_20</td><td>output</td><td>TCELL14:OUT_Q2</td></tr>
<tr><td>FF_RX_D_2_21</td><td>output</td><td>TCELL14:OUT_Q4</td></tr>
<tr><td>FF_RX_D_2_22</td><td>output</td><td>TCELL14:OUT_Q6</td></tr>
<tr><td>FF_RX_D_2_23</td><td>output</td><td>TCELL14:OUT_Q7</td></tr>
<tr><td>FF_RX_D_2_3</td><td>output</td><td>TCELL10:OUT_Q7</td></tr>
<tr><td>FF_RX_D_2_4</td><td>output</td><td>TCELL11:OUT_F0</td></tr>
<tr><td>FF_RX_D_2_5</td><td>output</td><td>TCELL11:OUT_F1</td></tr>
<tr><td>FF_RX_D_2_6</td><td>output</td><td>TCELL11:OUT_F2</td></tr>
<tr><td>FF_RX_D_2_7</td><td>output</td><td>TCELL11:OUT_F3</td></tr>
<tr><td>FF_RX_D_2_8</td><td>output</td><td>TCELL13:OUT_F0</td></tr>
<tr><td>FF_RX_D_2_9</td><td>output</td><td>TCELL13:OUT_F2</td></tr>
<tr><td>FF_RX_D_3_0</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>FF_RX_D_3_1</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>FF_RX_D_3_10</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>FF_RX_D_3_11</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>FF_RX_D_3_12</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>FF_RX_D_3_13</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>FF_RX_D_3_14</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>FF_RX_D_3_15</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>FF_RX_D_3_16</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>FF_RX_D_3_17</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>FF_RX_D_3_18</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>FF_RX_D_3_19</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>FF_RX_D_3_2</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>FF_RX_D_3_20</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>FF_RX_D_3_21</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>FF_RX_D_3_22</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>FF_RX_D_3_23</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>FF_RX_D_3_3</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>FF_RX_D_3_4</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>FF_RX_D_3_5</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>FF_RX_D_3_6</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>FF_RX_D_3_7</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>FF_RX_D_3_8</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>FF_RX_D_3_9</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>FF_RX_F_CLK_0</td><td>output</td><td>TCELL33:OUT_F7</td></tr>
<tr><td>FF_RX_F_CLK_1</td><td>output</td><td>TCELL23:OUT_F6</td></tr>
<tr><td>FF_RX_F_CLK_2</td><td>output</td><td>TCELL12:OUT_F7</td></tr>
<tr><td>FF_RX_F_CLK_3</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>FF_RX_H_CLK_0</td><td>output</td><td>TCELL33:OUT_F6</td></tr>
<tr><td>FF_RX_H_CLK_1</td><td>output</td><td>TCELL23:OUT_F7</td></tr>
<tr><td>FF_RX_H_CLK_2</td><td>output</td><td>TCELL12:OUT_F6</td></tr>
<tr><td>FF_RX_H_CLK_3</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>FF_TXI_CLK_0</td><td>input</td><td>TCELL30:IMUX_CLK0</td></tr>
<tr><td>FF_TXI_CLK_1</td><td>input</td><td>TCELL26:IMUX_CLK1</td></tr>
<tr><td>FF_TXI_CLK_2</td><td>input</td><td>TCELL9:IMUX_CLK0</td></tr>
<tr><td>FF_TXI_CLK_3</td><td>input</td><td>TCELL5:IMUX_CLK1</td></tr>
<tr><td>FF_TX_D_0_0</td><td>input</td><td>TCELL31:IMUX_D0</td></tr>
<tr><td>FF_TX_D_0_1</td><td>input</td><td>TCELL31:IMUX_B1</td></tr>
<tr><td>FF_TX_D_0_10</td><td>input</td><td>TCELL32:IMUX_B1</td></tr>
<tr><td>FF_TX_D_0_11</td><td>input</td><td>TCELL32:IMUX_D1</td></tr>
<tr><td>FF_TX_D_0_12</td><td>input</td><td>TCELL32:IMUX_B2</td></tr>
<tr><td>FF_TX_D_0_13</td><td>input</td><td>TCELL32:IMUX_D2</td></tr>
<tr><td>FF_TX_D_0_14</td><td>input</td><td>TCELL32:IMUX_B3</td></tr>
<tr><td>FF_TX_D_0_15</td><td>input</td><td>TCELL32:IMUX_D3</td></tr>
<tr><td>FF_TX_D_0_16</td><td>input</td><td>TCELL33:IMUX_B0</td></tr>
<tr><td>FF_TX_D_0_17</td><td>input</td><td>TCELL33:IMUX_D0</td></tr>
<tr><td>FF_TX_D_0_18</td><td>input</td><td>TCELL33:IMUX_B1</td></tr>
<tr><td>FF_TX_D_0_19</td><td>input</td><td>TCELL33:IMUX_D1</td></tr>
<tr><td>FF_TX_D_0_2</td><td>input</td><td>TCELL31:IMUX_D1</td></tr>
<tr><td>FF_TX_D_0_20</td><td>input</td><td>TCELL33:IMUX_B2</td></tr>
<tr><td>FF_TX_D_0_21</td><td>input</td><td>TCELL33:IMUX_D2</td></tr>
<tr><td>FF_TX_D_0_22</td><td>input</td><td>TCELL33:IMUX_B3</td></tr>
<tr><td>FF_TX_D_0_23</td><td>input</td><td>TCELL33:IMUX_D3</td></tr>
<tr><td>FF_TX_D_0_3</td><td>input</td><td>TCELL31:IMUX_B2</td></tr>
<tr><td>FF_TX_D_0_4</td><td>input</td><td>TCELL31:IMUX_D2</td></tr>
<tr><td>FF_TX_D_0_5</td><td>input</td><td>TCELL31:IMUX_B3</td></tr>
<tr><td>FF_TX_D_0_6</td><td>input</td><td>TCELL31:IMUX_D3</td></tr>
<tr><td>FF_TX_D_0_7</td><td>input</td><td>TCELL31:IMUX_B4</td></tr>
<tr><td>FF_TX_D_0_8</td><td>input</td><td>TCELL32:IMUX_B0</td></tr>
<tr><td>FF_TX_D_0_9</td><td>input</td><td>TCELL32:IMUX_D0</td></tr>
<tr><td>FF_TX_D_1_0</td><td>input</td><td>TCELL25:IMUX_D3</td></tr>
<tr><td>FF_TX_D_1_1</td><td>input</td><td>TCELL25:IMUX_B3</td></tr>
<tr><td>FF_TX_D_1_10</td><td>input</td><td>TCELL24:IMUX_D2</td></tr>
<tr><td>FF_TX_D_1_11</td><td>input</td><td>TCELL24:IMUX_B2</td></tr>
<tr><td>FF_TX_D_1_12</td><td>input</td><td>TCELL24:IMUX_D1</td></tr>
<tr><td>FF_TX_D_1_13</td><td>input</td><td>TCELL24:IMUX_B1</td></tr>
<tr><td>FF_TX_D_1_14</td><td>input</td><td>TCELL24:IMUX_D0</td></tr>
<tr><td>FF_TX_D_1_15</td><td>input</td><td>TCELL24:IMUX_B0</td></tr>
<tr><td>FF_TX_D_1_16</td><td>input</td><td>TCELL23:IMUX_B5</td></tr>
<tr><td>FF_TX_D_1_17</td><td>input</td><td>TCELL23:IMUX_D4</td></tr>
<tr><td>FF_TX_D_1_18</td><td>input</td><td>TCELL23:IMUX_B4</td></tr>
<tr><td>FF_TX_D_1_19</td><td>input</td><td>TCELL23:IMUX_D3</td></tr>
<tr><td>FF_TX_D_1_2</td><td>input</td><td>TCELL25:IMUX_D2</td></tr>
<tr><td>FF_TX_D_1_20</td><td>input</td><td>TCELL23:IMUX_B3</td></tr>
<tr><td>FF_TX_D_1_21</td><td>input</td><td>TCELL23:IMUX_D2</td></tr>
<tr><td>FF_TX_D_1_22</td><td>input</td><td>TCELL23:IMUX_B2</td></tr>
<tr><td>FF_TX_D_1_23</td><td>input</td><td>TCELL23:IMUX_D1</td></tr>
<tr><td>FF_TX_D_1_3</td><td>input</td><td>TCELL25:IMUX_B2</td></tr>
<tr><td>FF_TX_D_1_4</td><td>input</td><td>TCELL25:IMUX_D1</td></tr>
<tr><td>FF_TX_D_1_5</td><td>input</td><td>TCELL25:IMUX_B1</td></tr>
<tr><td>FF_TX_D_1_6</td><td>input</td><td>TCELL25:IMUX_D0</td></tr>
<tr><td>FF_TX_D_1_7</td><td>input</td><td>TCELL25:IMUX_B0</td></tr>
<tr><td>FF_TX_D_1_8</td><td>input</td><td>TCELL24:IMUX_D3</td></tr>
<tr><td>FF_TX_D_1_9</td><td>input</td><td>TCELL24:IMUX_B3</td></tr>
<tr><td>FF_TX_D_2_0</td><td>input</td><td>TCELL10:IMUX_C0</td></tr>
<tr><td>FF_TX_D_2_1</td><td>input</td><td>TCELL10:IMUX_A1</td></tr>
<tr><td>FF_TX_D_2_10</td><td>input</td><td>TCELL11:IMUX_A1</td></tr>
<tr><td>FF_TX_D_2_11</td><td>input</td><td>TCELL11:IMUX_C1</td></tr>
<tr><td>FF_TX_D_2_12</td><td>input</td><td>TCELL11:IMUX_A2</td></tr>
<tr><td>FF_TX_D_2_13</td><td>input</td><td>TCELL11:IMUX_C2</td></tr>
<tr><td>FF_TX_D_2_14</td><td>input</td><td>TCELL11:IMUX_A3</td></tr>
<tr><td>FF_TX_D_2_15</td><td>input</td><td>TCELL11:IMUX_C3</td></tr>
<tr><td>FF_TX_D_2_16</td><td>input</td><td>TCELL12:IMUX_B0</td></tr>
<tr><td>FF_TX_D_2_17</td><td>input</td><td>TCELL12:IMUX_D0</td></tr>
<tr><td>FF_TX_D_2_18</td><td>input</td><td>TCELL12:IMUX_B1</td></tr>
<tr><td>FF_TX_D_2_19</td><td>input</td><td>TCELL12:IMUX_D1</td></tr>
<tr><td>FF_TX_D_2_2</td><td>input</td><td>TCELL10:IMUX_C1</td></tr>
<tr><td>FF_TX_D_2_20</td><td>input</td><td>TCELL12:IMUX_B2</td></tr>
<tr><td>FF_TX_D_2_21</td><td>input</td><td>TCELL12:IMUX_D2</td></tr>
<tr><td>FF_TX_D_2_22</td><td>input</td><td>TCELL12:IMUX_B3</td></tr>
<tr><td>FF_TX_D_2_23</td><td>input</td><td>TCELL12:IMUX_D3</td></tr>
<tr><td>FF_TX_D_2_3</td><td>input</td><td>TCELL10:IMUX_A2</td></tr>
<tr><td>FF_TX_D_2_4</td><td>input</td><td>TCELL10:IMUX_C2</td></tr>
<tr><td>FF_TX_D_2_5</td><td>input</td><td>TCELL10:IMUX_A3</td></tr>
<tr><td>FF_TX_D_2_6</td><td>input</td><td>TCELL10:IMUX_C3</td></tr>
<tr><td>FF_TX_D_2_7</td><td>input</td><td>TCELL10:IMUX_A4</td></tr>
<tr><td>FF_TX_D_2_8</td><td>input</td><td>TCELL11:IMUX_A0</td></tr>
<tr><td>FF_TX_D_2_9</td><td>input</td><td>TCELL11:IMUX_C0</td></tr>
<tr><td>FF_TX_D_3_0</td><td>input</td><td>TCELL4:IMUX_C3</td></tr>
<tr><td>FF_TX_D_3_1</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
<tr><td>FF_TX_D_3_10</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>FF_TX_D_3_11</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>FF_TX_D_3_12</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>FF_TX_D_3_13</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>FF_TX_D_3_14</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>FF_TX_D_3_15</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>FF_TX_D_3_16</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>FF_TX_D_3_17</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>FF_TX_D_3_18</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>FF_TX_D_3_19</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>FF_TX_D_3_2</td><td>input</td><td>TCELL4:IMUX_C2</td></tr>
<tr><td>FF_TX_D_3_20</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>FF_TX_D_3_21</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>FF_TX_D_3_22</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>FF_TX_D_3_23</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>FF_TX_D_3_3</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
<tr><td>FF_TX_D_3_4</td><td>input</td><td>TCELL4:IMUX_C1</td></tr>
<tr><td>FF_TX_D_3_5</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
<tr><td>FF_TX_D_3_6</td><td>input</td><td>TCELL4:IMUX_C0</td></tr>
<tr><td>FF_TX_D_3_7</td><td>input</td><td>TCELL4:IMUX_A0</td></tr>
<tr><td>FF_TX_D_3_8</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>FF_TX_D_3_9</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>FF_TX_F_CLK_0</td><td>output</td><td>TCELL31:OUT_F7</td></tr>
<tr><td>FF_TX_F_CLK_1</td><td>output</td><td>TCELL25:OUT_F6</td></tr>
<tr><td>FF_TX_F_CLK_2</td><td>output</td><td>TCELL10:OUT_F7</td></tr>
<tr><td>FF_TX_F_CLK_3</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>FF_TX_H_CLK_0</td><td>output</td><td>TCELL31:OUT_F6</td></tr>
<tr><td>FF_TX_H_CLK_1</td><td>output</td><td>TCELL25:OUT_F7</td></tr>
<tr><td>FF_TX_H_CLK_2</td><td>output</td><td>TCELL10:OUT_F6</td></tr>
<tr><td>FF_TX_H_CLK_3</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>LDR_CORE2TX_0</td><td>input</td><td>TCELL31:IMUX_B0</td></tr>
<tr><td>LDR_CORE2TX_1</td><td>input</td><td>TCELL25:IMUX_B4</td></tr>
<tr><td>LDR_CORE2TX_2</td><td>input</td><td>TCELL10:IMUX_A0</td></tr>
<tr><td>LDR_CORE2TX_3</td><td>input</td><td>TCELL4:IMUX_A4</td></tr>
<tr><td>LDR_RX2CORE_0</td><td>output</td><td>TCELL31:OUT_F1</td></tr>
<tr><td>LDR_RX2CORE_1</td><td>output</td><td>TCELL25:OUT_Q5</td></tr>
<tr><td>LDR_RX2CORE_2</td><td>output</td><td>TCELL10:OUT_F2</td></tr>
<tr><td>LDR_RX2CORE_3</td><td>output</td><td>TCELL4:OUT_Q5</td></tr>
<tr><td>PCIE_PHYSTATUS_0</td><td>output</td><td>TCELL29:OUT_Q1</td></tr>
<tr><td>PCIE_PHYSTATUS_1</td><td>output</td><td>TCELL27:OUT_F2</td></tr>
<tr><td>PCIE_PHYSTATUS_2</td><td>output</td><td>TCELL8:OUT_Q2</td></tr>
<tr><td>PCIE_PHYSTATUS_3</td><td>output</td><td>TCELL6:OUT_F3</td></tr>
<tr><td>PCIE_POWERDOWN_0_0</td><td>input</td><td>TCELL29:IMUX_B3</td></tr>
<tr><td>PCIE_POWERDOWN_0_1</td><td>input</td><td>TCELL29:IMUX_B4</td></tr>
<tr><td>PCIE_POWERDOWN_1_0</td><td>input</td><td>TCELL27:IMUX_B1</td></tr>
<tr><td>PCIE_POWERDOWN_1_1</td><td>input</td><td>TCELL27:IMUX_B0</td></tr>
<tr><td>PCIE_POWERDOWN_2_0</td><td>input</td><td>TCELL8:IMUX_A3</td></tr>
<tr><td>PCIE_POWERDOWN_2_1</td><td>input</td><td>TCELL8:IMUX_A4</td></tr>
<tr><td>PCIE_POWERDOWN_3_0</td><td>input</td><td>TCELL6:IMUX_A1</td></tr>
<tr><td>PCIE_POWERDOWN_3_1</td><td>input</td><td>TCELL6:IMUX_B0</td></tr>
<tr><td>PCIE_RXPOLARITY_0</td><td>input</td><td>TCELL29:IMUX_B2</td></tr>
<tr><td>PCIE_RXPOLARITY_1</td><td>input</td><td>TCELL27:IMUX_B2</td></tr>
<tr><td>PCIE_RXPOLARITY_2</td><td>input</td><td>TCELL8:IMUX_A2</td></tr>
<tr><td>PCIE_RXPOLARITY_3</td><td>input</td><td>TCELL6:IMUX_D1</td></tr>
<tr><td>PCIE_RXVALID_0</td><td>output</td><td>TCELL29:OUT_Q3</td></tr>
<tr><td>PCIE_RXVALID_1</td><td>output</td><td>TCELL27:OUT_F0</td></tr>
<tr><td>PCIE_RXVALID_2</td><td>output</td><td>TCELL8:OUT_Q5</td></tr>
<tr><td>PCIE_RXVALID_3</td><td>output</td><td>TCELL6:OUT_F0</td></tr>
<tr><td>PCIE_TXCOMPLIANCE_0</td><td>input</td><td>TCELL29:IMUX_B1</td></tr>
<tr><td>PCIE_TXCOMPLIANCE_1</td><td>input</td><td>TCELL27:IMUX_B3</td></tr>
<tr><td>PCIE_TXCOMPLIANCE_2</td><td>input</td><td>TCELL8:IMUX_A1</td></tr>
<tr><td>PCIE_TXCOMPLIANCE_3</td><td>input</td><td>TCELL6:IMUX_C2</td></tr>
<tr><td>PCIE_TXDETRX_PR2TLB_0</td><td>input</td><td>TCELL29:IMUX_B0</td></tr>
<tr><td>PCIE_TXDETRX_PR2TLB_1</td><td>input</td><td>TCELL27:IMUX_B4</td></tr>
<tr><td>PCIE_TXDETRX_PR2TLB_2</td><td>input</td><td>TCELL8:IMUX_A0</td></tr>
<tr><td>PCIE_TXDETRX_PR2TLB_3</td><td>input</td><td>TCELL6:IMUX_B3</td></tr>
<tr><td>REFCK2CORE</td><td>output</td><td>TCELL20:OUT_F6</td></tr>
<tr><td>SCIADDR0</td><td>input</td><td>TCELL17:IMUX_C2</td></tr>
<tr><td>SCIADDR1</td><td>input</td><td>TCELL17:IMUX_A2</td></tr>
<tr><td>SCIADDR2</td><td>input</td><td>TCELL17:IMUX_C1</td></tr>
<tr><td>SCIADDR3</td><td>input</td><td>TCELL17:IMUX_A1</td></tr>
<tr><td>SCIADDR4</td><td>input</td><td>TCELL17:IMUX_C0</td></tr>
<tr><td>SCIADDR5</td><td>input</td><td>TCELL17:IMUX_A0</td></tr>
<tr><td>SCIENAUX</td><td>input</td><td>TCELL18:IMUX_B2</td></tr>
<tr><td>SCIENCH0</td><td>input</td><td>TCELL20:IMUX_B1</td></tr>
<tr><td>SCIENCH1</td><td>input</td><td>TCELL19:IMUX_B1</td></tr>
<tr><td>SCIENCH2</td><td>input</td><td>TCELL16:IMUX_B2</td></tr>
<tr><td>SCIENCH3</td><td>input</td><td>TCELL15:IMUX_B1</td></tr>
<tr><td>SCIINT</td><td>output</td><td>TCELL17:OUT_F0</td></tr>
<tr><td>SCIRD</td><td>input</td><td>TCELL17:IMUX_A3</td></tr>
<tr><td>SCIRDATA0</td><td>output</td><td>TCELL17:OUT_Q2</td></tr>
<tr><td>SCIRDATA1</td><td>output</td><td>TCELL17:OUT_Q1</td></tr>
<tr><td>SCIRDATA2</td><td>output</td><td>TCELL17:OUT_Q0</td></tr>
<tr><td>SCIRDATA3</td><td>output</td><td>TCELL17:OUT_F5</td></tr>
<tr><td>SCIRDATA4</td><td>output</td><td>TCELL17:OUT_F4</td></tr>
<tr><td>SCIRDATA5</td><td>output</td><td>TCELL17:OUT_F3</td></tr>
<tr><td>SCIRDATA6</td><td>output</td><td>TCELL17:OUT_F2</td></tr>
<tr><td>SCIRDATA7</td><td>output</td><td>TCELL17:OUT_F1</td></tr>
<tr><td>SCISELAUX</td><td>input</td><td>TCELL18:IMUX_C2</td></tr>
<tr><td>SCISELCH0</td><td>input</td><td>TCELL20:IMUX_B0</td></tr>
<tr><td>SCISELCH1</td><td>input</td><td>TCELL19:IMUX_B0</td></tr>
<tr><td>SCISELCH2</td><td>input</td><td>TCELL16:IMUX_B3</td></tr>
<tr><td>SCISELCH3</td><td>input</td><td>TCELL15:IMUX_B2</td></tr>
<tr><td>SCIWDATA0</td><td>input</td><td>TCELL18:IMUX_C0</td></tr>
<tr><td>SCIWDATA1</td><td>input</td><td>TCELL18:IMUX_B0</td></tr>
<tr><td>SCIWDATA2</td><td>input</td><td>TCELL18:IMUX_A0</td></tr>
<tr><td>SCIWDATA3</td><td>input</td><td>TCELL17:IMUX_C5</td></tr>
<tr><td>SCIWDATA4</td><td>input</td><td>TCELL17:IMUX_A5</td></tr>
<tr><td>SCIWDATA5</td><td>input</td><td>TCELL17:IMUX_C4</td></tr>
<tr><td>SCIWDATA6</td><td>input</td><td>TCELL17:IMUX_A4</td></tr>
<tr><td>SCIWDATA7</td><td>input</td><td>TCELL17:IMUX_C3</td></tr>
<tr><td>SCIWSTN</td><td>input</td><td>TCELL18:IMUX_D0</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SERDES bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_A1</td><td>SERDES.FFC_PCI_DET_EN_3</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>SERDES.FFC_SB_PFIFO_LP_3</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>SERDES.FFC_EI_EN_3</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>SERDES.FFC_PCIE_CT_3</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>SERDES.FFC_RXPWDNB_3</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>SERDES.FFC_SB_INV_RX_3</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>SERDES.FFC_SIGNAL_DETECT_3</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>SERDES.FFC_FB_LOOPBACK_3</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>SERDES.FFC_PFIFO_CLR_3</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>SERDES.FF_EBRD_CLK_3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>SERDES.FFC_LANE_RX_RST_3</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>SERDES.FF_RX_D_3_23</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>SERDES.FF_RX_D_3_22</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>SERDES.FF_RX_D_3_21</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>SERDES.FF_RX_D_3_20</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>SERDES.FF_RX_D_3_19</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>SERDES.FF_RX_D_3_18</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>SERDES.FF_RX_D_3_17</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>SERDES.FF_RX_D_3_16</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>SERDES.FF_RX_D_3_15</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>SERDES.FF_RX_D_3_14</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>SERDES.FF_RX_D_3_13</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>SERDES.FF_RX_D_3_12</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>SERDES.FF_RX_D_3_11</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>SERDES.FF_RX_D_3_10</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>SERDES.FFC_RATE_MODE_TX_3</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>SERDES.FF_TX_D_3_23</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>SERDES.FF_TX_D_3_21</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>SERDES.FF_TX_D_3_19</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>SERDES.FF_TX_D_3_17</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>SERDES.FFC_DIV11_MODE_RX_3</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>SERDES.FFC_ENABLE_CGALIGN_3</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>SERDES.FFC_DIV11_MODE_TX_3</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>SERDES.FF_TX_D_3_22</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>SERDES.FF_TX_D_3_20</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>SERDES.FF_TX_D_3_18</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>SERDES.FF_TX_D_3_16</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>SERDES.FFC_RATE_MODE_RX_3</td></tr>
<tr><td>TCELL2:IMUX_CLK0</td><td>SERDES.FF_RXI_CLK_3</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>SERDES.FF_RX_D_3_9</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>SERDES.FF_RX_D_3_8</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>SERDES.FF_RX_F_CLK_3</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>SERDES.FF_RX_H_CLK_3</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>SERDES.FF_TX_D_3_15</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>SERDES.FF_TX_D_3_13</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>SERDES.FF_TX_D_3_11</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>SERDES.FF_TX_D_3_9</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>SERDES.FF_TX_D_3_14</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>SERDES.FF_TX_D_3_12</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>SERDES.FF_TX_D_3_10</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>SERDES.FF_TX_D_3_8</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>SERDES.FFS_RLOS_HI_3</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>SERDES.FFS_RLOS_LO_3</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>SERDES.FFS_RLOL_3</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>SERDES.FF_RX_D_3_7</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>SERDES.FF_RX_D_3_6</td></tr>
<tr><td>TCELL4:IMUX_A0</td><td>SERDES.FF_TX_D_3_7</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>SERDES.FF_TX_D_3_5</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>SERDES.FF_TX_D_3_3</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>SERDES.FF_TX_D_3_1</td></tr>
<tr><td>TCELL4:IMUX_A4</td><td>SERDES.LDR_CORE2TX_3</td></tr>
<tr><td>TCELL4:IMUX_C0</td><td>SERDES.FF_TX_D_3_6</td></tr>
<tr><td>TCELL4:IMUX_C1</td><td>SERDES.FF_TX_D_3_4</td></tr>
<tr><td>TCELL4:IMUX_C2</td><td>SERDES.FF_TX_D_3_2</td></tr>
<tr><td>TCELL4:IMUX_C3</td><td>SERDES.FF_TX_D_3_0</td></tr>
<tr><td>TCELL4:IMUX_C4</td><td>SERDES.FFC_LDR_CORE2TX_EN_3</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>SERDES.FF_RX_D_3_5</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>SERDES.FF_RX_D_3_4</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>SERDES.FF_RX_D_3_3</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>SERDES.FF_RX_D_3_2</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>SERDES.FF_RX_D_3_1</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>SERDES.FF_RX_D_3_0</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>SERDES.FF_TX_F_CLK_3</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>SERDES.FF_TX_H_CLK_3</td></tr>
<tr><td>TCELL4:OUT_Q1</td><td>SERDES.FFS_CC_OVERRUN_3</td></tr>
<tr><td>TCELL4:OUT_Q3</td><td>SERDES.FFS_LS_SYNC_STATUS_3</td></tr>
<tr><td>TCELL4:OUT_Q5</td><td>SERDES.LDR_RX2CORE_3</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>SERDES.FFS_CDR_TRAIN_DONE_3</td></tr>
<tr><td>TCELL5:IMUX_B0</td><td>SERDES.FFC_TXPWDNB_3</td></tr>
<tr><td>TCELL5:IMUX_CLK0</td><td>SERDES.FFC_CK_CORE_RX_3</td></tr>
<tr><td>TCELL5:IMUX_CLK1</td><td>SERDES.FF_TXI_CLK_3</td></tr>
<tr><td>TCELL5:IMUX_LSR0</td><td>SERDES.FFC_LANE_TX_RST_3</td></tr>
<tr><td>TCELL5:OUT_F4</td><td>SERDES.FFS_CC_UNDERRUN_3</td></tr>
<tr><td>TCELL6:IMUX_A1</td><td>SERDES.PCIE_POWERDOWN_3_0</td></tr>
<tr><td>TCELL6:IMUX_B0</td><td>SERDES.PCIE_POWERDOWN_3_1</td></tr>
<tr><td>TCELL6:IMUX_B3</td><td>SERDES.PCIE_TXDETRX_PR2TLB_3</td></tr>
<tr><td>TCELL6:IMUX_C2</td><td>SERDES.PCIE_TXCOMPLIANCE_3</td></tr>
<tr><td>TCELL6:IMUX_D1</td><td>SERDES.PCIE_RXPOLARITY_3</td></tr>
<tr><td>TCELL6:OUT_F0</td><td>SERDES.PCIE_RXVALID_3</td></tr>
<tr><td>TCELL6:OUT_F3</td><td>SERDES.PCIE_PHYSTATUS_3</td></tr>
<tr><td>TCELL6:OUT_Q1</td><td>SERDES.FFS_SKP_ADDED_3</td></tr>
<tr><td>TCELL6:OUT_Q5</td><td>SERDES.FFS_SKP_DELETED_3</td></tr>
<tr><td>TCELL7:OUT_F0</td><td>SERDES.FFS_PCIE_CON_3</td></tr>
<tr><td>TCELL7:OUT_F2</td><td>SERDES.FFS_PCIE_DONE_3</td></tr>
<tr><td>TCELL7:OUT_F4</td><td>SERDES.FFS_TXFBFIFO_ERROR_3</td></tr>
<tr><td>TCELL7:OUT_Q0</td><td>SERDES.FFS_RXFBFIFO_ERROR_3</td></tr>
<tr><td>TCELL7:OUT_Q1</td><td>SERDES.FFS_RXFBFIFO_ERROR_2</td></tr>
<tr><td>TCELL7:OUT_Q3</td><td>SERDES.FFS_TXFBFIFO_ERROR_2</td></tr>
<tr><td>TCELL7:OUT_Q5</td><td>SERDES.FFS_PCIE_DONE_2</td></tr>
<tr><td>TCELL7:OUT_Q7</td><td>SERDES.FFS_PCIE_CON_2</td></tr>
<tr><td>TCELL8:IMUX_A0</td><td>SERDES.PCIE_TXDETRX_PR2TLB_2</td></tr>
<tr><td>TCELL8:IMUX_A1</td><td>SERDES.PCIE_TXCOMPLIANCE_2</td></tr>
<tr><td>TCELL8:IMUX_A2</td><td>SERDES.PCIE_RXPOLARITY_2</td></tr>
<tr><td>TCELL8:IMUX_A3</td><td>SERDES.PCIE_POWERDOWN_2_0</td></tr>
<tr><td>TCELL8:IMUX_A4</td><td>SERDES.PCIE_POWERDOWN_2_1</td></tr>
<tr><td>TCELL8:OUT_F1</td><td>SERDES.FFS_SKP_DELETED_2</td></tr>
<tr><td>TCELL8:OUT_F4</td><td>SERDES.FFS_SKP_ADDED_2</td></tr>
<tr><td>TCELL8:OUT_Q2</td><td>SERDES.PCIE_PHYSTATUS_2</td></tr>
<tr><td>TCELL8:OUT_Q5</td><td>SERDES.PCIE_RXVALID_2</td></tr>
<tr><td>TCELL9:IMUX_A3</td><td>SERDES.FFC_TXPWDNB_2</td></tr>
<tr><td>TCELL9:IMUX_CLK0</td><td>SERDES.FF_TXI_CLK_2</td></tr>
<tr><td>TCELL9:IMUX_CLK1</td><td>SERDES.FFC_CK_CORE_RX_2</td></tr>
<tr><td>TCELL9:IMUX_LSR0</td><td>SERDES.FFC_LANE_TX_RST_2</td></tr>
<tr><td>TCELL9:OUT_F2</td><td>SERDES.FFS_CC_UNDERRUN_2</td></tr>
<tr><td>TCELL10:IMUX_A0</td><td>SERDES.LDR_CORE2TX_2</td></tr>
<tr><td>TCELL10:IMUX_A1</td><td>SERDES.FF_TX_D_2_1</td></tr>
<tr><td>TCELL10:IMUX_A2</td><td>SERDES.FF_TX_D_2_3</td></tr>
<tr><td>TCELL10:IMUX_A3</td><td>SERDES.FF_TX_D_2_5</td></tr>
<tr><td>TCELL10:IMUX_A4</td><td>SERDES.FF_TX_D_2_7</td></tr>
<tr><td>TCELL10:IMUX_C0</td><td>SERDES.FF_TX_D_2_0</td></tr>
<tr><td>TCELL10:IMUX_C1</td><td>SERDES.FF_TX_D_2_2</td></tr>
<tr><td>TCELL10:IMUX_C2</td><td>SERDES.FF_TX_D_2_4</td></tr>
<tr><td>TCELL10:IMUX_C3</td><td>SERDES.FF_TX_D_2_6</td></tr>
<tr><td>TCELL10:IMUX_C4</td><td>SERDES.FFC_LDR_CORE2TX_EN_2</td></tr>
<tr><td>TCELL10:OUT_F0</td><td>SERDES.FFS_CDR_TRAIN_DONE_2</td></tr>
<tr><td>TCELL10:OUT_F2</td><td>SERDES.LDR_RX2CORE_2</td></tr>
<tr><td>TCELL10:OUT_F4</td><td>SERDES.FFS_LS_SYNC_STATUS_2</td></tr>
<tr><td>TCELL10:OUT_F6</td><td>SERDES.FF_TX_H_CLK_2</td></tr>
<tr><td>TCELL10:OUT_F7</td><td>SERDES.FF_TX_F_CLK_2</td></tr>
<tr><td>TCELL10:OUT_Q2</td><td>SERDES.FFS_CC_OVERRUN_2</td></tr>
<tr><td>TCELL10:OUT_Q4</td><td>SERDES.FF_RX_D_2_0</td></tr>
<tr><td>TCELL10:OUT_Q5</td><td>SERDES.FF_RX_D_2_1</td></tr>
<tr><td>TCELL10:OUT_Q6</td><td>SERDES.FF_RX_D_2_2</td></tr>
<tr><td>TCELL10:OUT_Q7</td><td>SERDES.FF_RX_D_2_3</td></tr>
<tr><td>TCELL11:IMUX_A0</td><td>SERDES.FF_TX_D_2_8</td></tr>
<tr><td>TCELL11:IMUX_A1</td><td>SERDES.FF_TX_D_2_10</td></tr>
<tr><td>TCELL11:IMUX_A2</td><td>SERDES.FF_TX_D_2_12</td></tr>
<tr><td>TCELL11:IMUX_A3</td><td>SERDES.FF_TX_D_2_14</td></tr>
<tr><td>TCELL11:IMUX_C0</td><td>SERDES.FF_TX_D_2_9</td></tr>
<tr><td>TCELL11:IMUX_C1</td><td>SERDES.FF_TX_D_2_11</td></tr>
<tr><td>TCELL11:IMUX_C2</td><td>SERDES.FF_TX_D_2_13</td></tr>
<tr><td>TCELL11:IMUX_C3</td><td>SERDES.FF_TX_D_2_15</td></tr>
<tr><td>TCELL11:OUT_F0</td><td>SERDES.FF_RX_D_2_4</td></tr>
<tr><td>TCELL11:OUT_F1</td><td>SERDES.FF_RX_D_2_5</td></tr>
<tr><td>TCELL11:OUT_F2</td><td>SERDES.FF_RX_D_2_6</td></tr>
<tr><td>TCELL11:OUT_F3</td><td>SERDES.FF_RX_D_2_7</td></tr>
<tr><td>TCELL11:OUT_Q1</td><td>SERDES.FFS_RLOL_2</td></tr>
<tr><td>TCELL11:OUT_Q3</td><td>SERDES.FFS_RLOS_LO_2</td></tr>
<tr><td>TCELL11:OUT_Q5</td><td>SERDES.FFS_RLOS_HI_2</td></tr>
<tr><td>TCELL12:IMUX_A5</td><td>SERDES.FFC_RATE_MODE_RX_2</td></tr>
<tr><td>TCELL12:IMUX_B0</td><td>SERDES.FF_TX_D_2_16</td></tr>
<tr><td>TCELL12:IMUX_B1</td><td>SERDES.FF_TX_D_2_18</td></tr>
<tr><td>TCELL12:IMUX_B2</td><td>SERDES.FF_TX_D_2_20</td></tr>
<tr><td>TCELL12:IMUX_B3</td><td>SERDES.FF_TX_D_2_22</td></tr>
<tr><td>TCELL12:IMUX_B4</td><td>SERDES.FFC_DIV11_MODE_TX_2</td></tr>
<tr><td>TCELL12:IMUX_B5</td><td>SERDES.FFC_ENABLE_CGALIGN_2</td></tr>
<tr><td>TCELL12:IMUX_C4</td><td>SERDES.FFC_DIV11_MODE_RX_2</td></tr>
<tr><td>TCELL12:IMUX_D0</td><td>SERDES.FF_TX_D_2_17</td></tr>
<tr><td>TCELL12:IMUX_D1</td><td>SERDES.FF_TX_D_2_19</td></tr>
<tr><td>TCELL12:IMUX_D2</td><td>SERDES.FF_TX_D_2_21</td></tr>
<tr><td>TCELL12:IMUX_D3</td><td>SERDES.FF_TX_D_2_23</td></tr>
<tr><td>TCELL12:IMUX_D4</td><td>SERDES.FFC_RATE_MODE_TX_2</td></tr>
<tr><td>TCELL12:OUT_F6</td><td>SERDES.FF_RX_H_CLK_2</td></tr>
<tr><td>TCELL12:OUT_F7</td><td>SERDES.FF_RX_F_CLK_2</td></tr>
<tr><td>TCELL13:IMUX_B1</td><td>SERDES.FFC_PFIFO_CLR_2</td></tr>
<tr><td>TCELL13:IMUX_B2</td><td>SERDES.FFC_PCIE_CT_2</td></tr>
<tr><td>TCELL13:IMUX_B3</td><td>SERDES.FFC_FB_LOOPBACK_2</td></tr>
<tr><td>TCELL13:IMUX_B4</td><td>SERDES.FFC_EI_EN_2</td></tr>
<tr><td>TCELL13:IMUX_CLK0</td><td>SERDES.FF_RXI_CLK_2</td></tr>
<tr><td>TCELL13:IMUX_LSR0</td><td>SERDES.FFC_LANE_RX_RST_2</td></tr>
<tr><td>TCELL13:OUT_F0</td><td>SERDES.FF_RX_D_2_8</td></tr>
<tr><td>TCELL13:OUT_F2</td><td>SERDES.FF_RX_D_2_9</td></tr>
<tr><td>TCELL13:OUT_F4</td><td>SERDES.FF_RX_D_2_10</td></tr>
<tr><td>TCELL13:OUT_Q0</td><td>SERDES.FF_RX_D_2_11</td></tr>
<tr><td>TCELL13:OUT_Q2</td><td>SERDES.FF_RX_D_2_12</td></tr>
<tr><td>TCELL13:OUT_Q4</td><td>SERDES.FF_RX_D_2_13</td></tr>
<tr><td>TCELL13:OUT_Q6</td><td>SERDES.FF_RX_D_2_14</td></tr>
<tr><td>TCELL13:OUT_Q7</td><td>SERDES.FF_RX_D_2_15</td></tr>
<tr><td>TCELL14:IMUX_B1</td><td>SERDES.FFC_SIGNAL_DETECT_2</td></tr>
<tr><td>TCELL14:IMUX_B2</td><td>SERDES.FFC_SB_PFIFO_LP_2</td></tr>
<tr><td>TCELL14:IMUX_B3</td><td>SERDES.FFC_SB_INV_RX_2</td></tr>
<tr><td>TCELL14:IMUX_B4</td><td>SERDES.FFC_PCI_DET_EN_2</td></tr>
<tr><td>TCELL14:IMUX_B5</td><td>SERDES.FFC_RXPWDNB_2</td></tr>
<tr><td>TCELL14:IMUX_CLK0</td><td>SERDES.FF_EBRD_CLK_2</td></tr>
<tr><td>TCELL14:OUT_F0</td><td>SERDES.FF_RX_D_2_16</td></tr>
<tr><td>TCELL14:OUT_F2</td><td>SERDES.FF_RX_D_2_17</td></tr>
<tr><td>TCELL14:OUT_F4</td><td>SERDES.FF_RX_D_2_18</td></tr>
<tr><td>TCELL14:OUT_Q0</td><td>SERDES.FF_RX_D_2_19</td></tr>
<tr><td>TCELL14:OUT_Q2</td><td>SERDES.FF_RX_D_2_20</td></tr>
<tr><td>TCELL14:OUT_Q4</td><td>SERDES.FF_RX_D_2_21</td></tr>
<tr><td>TCELL14:OUT_Q6</td><td>SERDES.FF_RX_D_2_22</td></tr>
<tr><td>TCELL14:OUT_Q7</td><td>SERDES.FF_RX_D_2_23</td></tr>
<tr><td>TCELL15:IMUX_B1</td><td>SERDES.SCIENCH3</td></tr>
<tr><td>TCELL15:IMUX_B2</td><td>SERDES.SCISELCH3</td></tr>
<tr><td>TCELL15:IMUX_LSR0</td><td>SERDES.FFC_RRST_3</td></tr>
<tr><td>TCELL16:IMUX_B2</td><td>SERDES.SCIENCH2</td></tr>
<tr><td>TCELL16:IMUX_B3</td><td>SERDES.SCISELCH2</td></tr>
<tr><td>TCELL16:IMUX_CLK0</td><td>SERDES.FFC_CK_CORE_TX</td></tr>
<tr><td>TCELL16:IMUX_LSR1</td><td>SERDES.FFC_RRST_2</td></tr>
<tr><td>TCELL17:IMUX_A0</td><td>SERDES.SCIADDR5</td></tr>
<tr><td>TCELL17:IMUX_A1</td><td>SERDES.SCIADDR3</td></tr>
<tr><td>TCELL17:IMUX_A2</td><td>SERDES.SCIADDR1</td></tr>
<tr><td>TCELL17:IMUX_A3</td><td>SERDES.SCIRD</td></tr>
<tr><td>TCELL17:IMUX_A4</td><td>SERDES.SCIWDATA6</td></tr>
<tr><td>TCELL17:IMUX_A5</td><td>SERDES.SCIWDATA4</td></tr>
<tr><td>TCELL17:IMUX_C0</td><td>SERDES.SCIADDR4</td></tr>
<tr><td>TCELL17:IMUX_C1</td><td>SERDES.SCIADDR2</td></tr>
<tr><td>TCELL17:IMUX_C2</td><td>SERDES.SCIADDR0</td></tr>
<tr><td>TCELL17:IMUX_C3</td><td>SERDES.SCIWDATA7</td></tr>
<tr><td>TCELL17:IMUX_C4</td><td>SERDES.SCIWDATA5</td></tr>
<tr><td>TCELL17:IMUX_C5</td><td>SERDES.SCIWDATA3</td></tr>
<tr><td>TCELL17:OUT_F0</td><td>SERDES.SCIINT</td></tr>
<tr><td>TCELL17:OUT_F1</td><td>SERDES.SCIRDATA7</td></tr>
<tr><td>TCELL17:OUT_F2</td><td>SERDES.SCIRDATA6</td></tr>
<tr><td>TCELL17:OUT_F3</td><td>SERDES.SCIRDATA5</td></tr>
<tr><td>TCELL17:OUT_F4</td><td>SERDES.SCIRDATA4</td></tr>
<tr><td>TCELL17:OUT_F5</td><td>SERDES.SCIRDATA3</td></tr>
<tr><td>TCELL17:OUT_Q0</td><td>SERDES.SCIRDATA2</td></tr>
<tr><td>TCELL17:OUT_Q1</td><td>SERDES.SCIRDATA1</td></tr>
<tr><td>TCELL17:OUT_Q2</td><td>SERDES.SCIRDATA0</td></tr>
<tr><td>TCELL17:OUT_Q3</td><td>SERDES.FFS_BIST_RPT_15</td></tr>
<tr><td>TCELL17:OUT_Q4</td><td>SERDES.FFS_BIST_RPT_14</td></tr>
<tr><td>TCELL17:OUT_Q5</td><td>SERDES.FFS_BIST_RPT_13</td></tr>
<tr><td>TCELL17:OUT_Q6</td><td>SERDES.FFS_BIST_RPT_12</td></tr>
<tr><td>TCELL17:OUT_Q7</td><td>SERDES.FFS_BIST_RPT_11</td></tr>
<tr><td>TCELL18:IMUX_A0</td><td>SERDES.SCIWDATA2</td></tr>
<tr><td>TCELL18:IMUX_A2</td><td>SERDES.FFC_SYNC_TOGGLE</td></tr>
<tr><td>TCELL18:IMUX_A3</td><td>SERDES.CIN10</td></tr>
<tr><td>TCELL18:IMUX_A4</td><td>SERDES.CIN6</td></tr>
<tr><td>TCELL18:IMUX_A5</td><td>SERDES.CIN2</td></tr>
<tr><td>TCELL18:IMUX_B0</td><td>SERDES.SCIWDATA1</td></tr>
<tr><td>TCELL18:IMUX_B2</td><td>SERDES.SCIENAUX</td></tr>
<tr><td>TCELL18:IMUX_B3</td><td>SERDES.CIN9</td></tr>
<tr><td>TCELL18:IMUX_B4</td><td>SERDES.CIN5</td></tr>
<tr><td>TCELL18:IMUX_B5</td><td>SERDES.CIN1</td></tr>
<tr><td>TCELL18:IMUX_C0</td><td>SERDES.SCIWDATA0</td></tr>
<tr><td>TCELL18:IMUX_C2</td><td>SERDES.SCISELAUX</td></tr>
<tr><td>TCELL18:IMUX_C3</td><td>SERDES.CIN8</td></tr>
<tr><td>TCELL18:IMUX_C4</td><td>SERDES.CIN4</td></tr>
<tr><td>TCELL18:IMUX_C5</td><td>SERDES.CIN0</td></tr>
<tr><td>TCELL18:IMUX_D0</td><td>SERDES.SCIWSTN</td></tr>
<tr><td>TCELL18:IMUX_D1</td><td>SERDES.CYAWSTN</td></tr>
<tr><td>TCELL18:IMUX_D2</td><td>SERDES.CIN11</td></tr>
<tr><td>TCELL18:IMUX_D3</td><td>SERDES.CIN7</td></tr>
<tr><td>TCELL18:IMUX_D4</td><td>SERDES.CIN3</td></tr>
<tr><td>TCELL18:IMUX_LSR0</td><td>SERDES.FFC_MACRO_RST</td></tr>
<tr><td>TCELL18:IMUX_LSR1</td><td>SERDES.FFC_QUAD_RST</td></tr>
<tr><td>TCELL18:IMUX_LSR2</td><td>SERDES.FFC_TRST</td></tr>
<tr><td>TCELL18:OUT_F0</td><td>SERDES.FFS_BIST_RPT_10</td></tr>
<tr><td>TCELL18:OUT_F1</td><td>SERDES.FFS_BIST_RPT_9</td></tr>
<tr><td>TCELL18:OUT_F2</td><td>SERDES.FFS_BIST_RPT_8</td></tr>
<tr><td>TCELL18:OUT_F3</td><td>SERDES.FFS_BIST_RPT_7</td></tr>
<tr><td>TCELL18:OUT_F4</td><td>SERDES.FFS_BIST_RPT_6</td></tr>
<tr><td>TCELL18:OUT_F5</td><td>SERDES.FFS_BIST_RPT_5</td></tr>
<tr><td>TCELL18:OUT_Q0</td><td>SERDES.FFS_BIST_RPT_4</td></tr>
<tr><td>TCELL18:OUT_Q1</td><td>SERDES.FFS_BIST_RPT_3</td></tr>
<tr><td>TCELL18:OUT_Q2</td><td>SERDES.FFS_BIST_RPT_2</td></tr>
<tr><td>TCELL18:OUT_Q3</td><td>SERDES.FFS_BIST_RPT_1</td></tr>
<tr><td>TCELL18:OUT_Q4</td><td>SERDES.FFS_BIST_RPT_0</td></tr>
<tr><td>TCELL18:OUT_Q5</td><td>SERDES.COUT19</td></tr>
<tr><td>TCELL18:OUT_Q6</td><td>SERDES.COUT18</td></tr>
<tr><td>TCELL18:OUT_Q7</td><td>SERDES.COUT17</td></tr>
<tr><td>TCELL19:IMUX_B0</td><td>SERDES.SCISELCH1</td></tr>
<tr><td>TCELL19:IMUX_B1</td><td>SERDES.SCIENCH1</td></tr>
<tr><td>TCELL19:IMUX_LSR2</td><td>SERDES.FFC_RRST_1</td></tr>
<tr><td>TCELL19:OUT_F0</td><td>SERDES.COUT16</td></tr>
<tr><td>TCELL19:OUT_F1</td><td>SERDES.COUT15</td></tr>
<tr><td>TCELL19:OUT_F2</td><td>SERDES.COUT14</td></tr>
<tr><td>TCELL19:OUT_F3</td><td>SERDES.COUT13</td></tr>
<tr><td>TCELL19:OUT_F4</td><td>SERDES.COUT12</td></tr>
<tr><td>TCELL19:OUT_F5</td><td>SERDES.COUT11</td></tr>
<tr><td>TCELL19:OUT_Q0</td><td>SERDES.COUT10</td></tr>
<tr><td>TCELL19:OUT_Q1</td><td>SERDES.COUT9</td></tr>
<tr><td>TCELL19:OUT_Q2</td><td>SERDES.COUT8</td></tr>
<tr><td>TCELL19:OUT_Q3</td><td>SERDES.COUT7</td></tr>
<tr><td>TCELL19:OUT_Q4</td><td>SERDES.COUT6</td></tr>
<tr><td>TCELL19:OUT_Q5</td><td>SERDES.COUT5</td></tr>
<tr><td>TCELL19:OUT_Q6</td><td>SERDES.COUT4</td></tr>
<tr><td>TCELL19:OUT_Q7</td><td>SERDES.COUT3</td></tr>
<tr><td>TCELL20:IMUX_B0</td><td>SERDES.SCISELCH0</td></tr>
<tr><td>TCELL20:IMUX_B1</td><td>SERDES.SCIENCH0</td></tr>
<tr><td>TCELL20:IMUX_LSR2</td><td>SERDES.FFC_RRST_0</td></tr>
<tr><td>TCELL20:OUT_F0</td><td>SERDES.COUT2</td></tr>
<tr><td>TCELL20:OUT_F1</td><td>SERDES.COUT1</td></tr>
<tr><td>TCELL20:OUT_F2</td><td>SERDES.COUT0</td></tr>
<tr><td>TCELL20:OUT_F3</td><td>SERDES.FFS_PLOL</td></tr>
<tr><td>TCELL20:OUT_F6</td><td>SERDES.REFCK2CORE</td></tr>
<tr><td>TCELL21:IMUX_B0</td><td>SERDES.FFC_RXPWDNB_1</td></tr>
<tr><td>TCELL21:IMUX_B1</td><td>SERDES.FFC_PCI_DET_EN_1</td></tr>
<tr><td>TCELL21:IMUX_B2</td><td>SERDES.FFC_SB_INV_RX_1</td></tr>
<tr><td>TCELL21:IMUX_B3</td><td>SERDES.FFC_SB_PFIFO_LP_1</td></tr>
<tr><td>TCELL21:IMUX_B4</td><td>SERDES.FFC_SIGNAL_DETECT_1</td></tr>
<tr><td>TCELL21:IMUX_CLK0</td><td>SERDES.FF_EBRD_CLK_1</td></tr>
<tr><td>TCELL21:OUT_F0</td><td>SERDES.FF_RX_D_1_23</td></tr>
<tr><td>TCELL21:OUT_F2</td><td>SERDES.FF_RX_D_1_22</td></tr>
<tr><td>TCELL21:OUT_F4</td><td>SERDES.FF_RX_D_1_21</td></tr>
<tr><td>TCELL21:OUT_Q0</td><td>SERDES.FF_RX_D_1_20</td></tr>
<tr><td>TCELL21:OUT_Q1</td><td>SERDES.FF_RX_D_1_19</td></tr>
<tr><td>TCELL21:OUT_Q3</td><td>SERDES.FF_RX_D_1_18</td></tr>
<tr><td>TCELL21:OUT_Q5</td><td>SERDES.FF_RX_D_1_17</td></tr>
<tr><td>TCELL21:OUT_Q7</td><td>SERDES.FF_RX_D_1_16</td></tr>
<tr><td>TCELL22:IMUX_B1</td><td>SERDES.FFC_EI_EN_1</td></tr>
<tr><td>TCELL22:IMUX_B2</td><td>SERDES.FFC_FB_LOOPBACK_1</td></tr>
<tr><td>TCELL22:IMUX_B3</td><td>SERDES.FFC_PCIE_CT_1</td></tr>
<tr><td>TCELL22:IMUX_B4</td><td>SERDES.FFC_PFIFO_CLR_1</td></tr>
<tr><td>TCELL22:IMUX_CLK0</td><td>SERDES.FF_RXI_CLK_1</td></tr>
<tr><td>TCELL22:IMUX_LSR0</td><td>SERDES.FFC_LANE_RX_RST_1</td></tr>
<tr><td>TCELL22:OUT_F0</td><td>SERDES.FF_RX_D_1_15</td></tr>
<tr><td>TCELL22:OUT_F2</td><td>SERDES.FF_RX_D_1_14</td></tr>
<tr><td>TCELL22:OUT_F4</td><td>SERDES.FF_RX_D_1_13</td></tr>
<tr><td>TCELL22:OUT_Q0</td><td>SERDES.FF_RX_D_1_12</td></tr>
<tr><td>TCELL22:OUT_Q2</td><td>SERDES.FF_RX_D_1_11</td></tr>
<tr><td>TCELL22:OUT_Q4</td><td>SERDES.FF_RX_D_1_10</td></tr>
<tr><td>TCELL22:OUT_Q6</td><td>SERDES.FF_RX_D_1_9</td></tr>
<tr><td>TCELL22:OUT_Q7</td><td>SERDES.FF_RX_D_1_8</td></tr>
<tr><td>TCELL23:IMUX_A0</td><td>SERDES.FFC_ENABLE_CGALIGN_1</td></tr>
<tr><td>TCELL23:IMUX_A1</td><td>SERDES.FFC_DIV11_MODE_TX_1</td></tr>
<tr><td>TCELL23:IMUX_B0</td><td>SERDES.FFC_RATE_MODE_RX_1</td></tr>
<tr><td>TCELL23:IMUX_B2</td><td>SERDES.FF_TX_D_1_22</td></tr>
<tr><td>TCELL23:IMUX_B3</td><td>SERDES.FF_TX_D_1_20</td></tr>
<tr><td>TCELL23:IMUX_B4</td><td>SERDES.FF_TX_D_1_18</td></tr>
<tr><td>TCELL23:IMUX_B5</td><td>SERDES.FF_TX_D_1_16</td></tr>
<tr><td>TCELL23:IMUX_C0</td><td>SERDES.FFC_RATE_MODE_TX_1</td></tr>
<tr><td>TCELL23:IMUX_D0</td><td>SERDES.FFC_DIV11_MODE_RX_1</td></tr>
<tr><td>TCELL23:IMUX_D1</td><td>SERDES.FF_TX_D_1_23</td></tr>
<tr><td>TCELL23:IMUX_D2</td><td>SERDES.FF_TX_D_1_21</td></tr>
<tr><td>TCELL23:IMUX_D3</td><td>SERDES.FF_TX_D_1_19</td></tr>
<tr><td>TCELL23:IMUX_D4</td><td>SERDES.FF_TX_D_1_17</td></tr>
<tr><td>TCELL23:OUT_F6</td><td>SERDES.FF_RX_F_CLK_1</td></tr>
<tr><td>TCELL23:OUT_F7</td><td>SERDES.FF_RX_H_CLK_1</td></tr>
<tr><td>TCELL24:IMUX_B0</td><td>SERDES.FF_TX_D_1_15</td></tr>
<tr><td>TCELL24:IMUX_B1</td><td>SERDES.FF_TX_D_1_13</td></tr>
<tr><td>TCELL24:IMUX_B2</td><td>SERDES.FF_TX_D_1_11</td></tr>
<tr><td>TCELL24:IMUX_B3</td><td>SERDES.FF_TX_D_1_9</td></tr>
<tr><td>TCELL24:IMUX_D0</td><td>SERDES.FF_TX_D_1_14</td></tr>
<tr><td>TCELL24:IMUX_D1</td><td>SERDES.FF_TX_D_1_12</td></tr>
<tr><td>TCELL24:IMUX_D2</td><td>SERDES.FF_TX_D_1_10</td></tr>
<tr><td>TCELL24:IMUX_D3</td><td>SERDES.FF_TX_D_1_8</td></tr>
<tr><td>TCELL24:OUT_F0</td><td>SERDES.FFS_RLOS_HI_1</td></tr>
<tr><td>TCELL24:OUT_F2</td><td>SERDES.FFS_RLOS_LO_1</td></tr>
<tr><td>TCELL24:OUT_F4</td><td>SERDES.FFS_RLOL_1</td></tr>
<tr><td>TCELL24:OUT_Q1</td><td>SERDES.FF_RX_D_1_7</td></tr>
<tr><td>TCELL24:OUT_Q3</td><td>SERDES.FF_RX_D_1_6</td></tr>
<tr><td>TCELL24:OUT_Q5</td><td>SERDES.FF_RX_D_1_5</td></tr>
<tr><td>TCELL24:OUT_Q7</td><td>SERDES.FF_RX_D_1_4</td></tr>
<tr><td>TCELL25:IMUX_B0</td><td>SERDES.FF_TX_D_1_7</td></tr>
<tr><td>TCELL25:IMUX_B1</td><td>SERDES.FF_TX_D_1_5</td></tr>
<tr><td>TCELL25:IMUX_B2</td><td>SERDES.FF_TX_D_1_3</td></tr>
<tr><td>TCELL25:IMUX_B3</td><td>SERDES.FF_TX_D_1_1</td></tr>
<tr><td>TCELL25:IMUX_B4</td><td>SERDES.LDR_CORE2TX_1</td></tr>
<tr><td>TCELL25:IMUX_D0</td><td>SERDES.FF_TX_D_1_6</td></tr>
<tr><td>TCELL25:IMUX_D1</td><td>SERDES.FF_TX_D_1_4</td></tr>
<tr><td>TCELL25:IMUX_D2</td><td>SERDES.FF_TX_D_1_2</td></tr>
<tr><td>TCELL25:IMUX_D3</td><td>SERDES.FF_TX_D_1_0</td></tr>
<tr><td>TCELL25:IMUX_D4</td><td>SERDES.FFC_LDR_CORE2TX_EN_1</td></tr>
<tr><td>TCELL25:OUT_F0</td><td>SERDES.FF_RX_D_1_3</td></tr>
<tr><td>TCELL25:OUT_F1</td><td>SERDES.FF_RX_D_1_2</td></tr>
<tr><td>TCELL25:OUT_F2</td><td>SERDES.FF_RX_D_1_1</td></tr>
<tr><td>TCELL25:OUT_F3</td><td>SERDES.FF_RX_D_1_0</td></tr>
<tr><td>TCELL25:OUT_F6</td><td>SERDES.FF_TX_F_CLK_1</td></tr>
<tr><td>TCELL25:OUT_F7</td><td>SERDES.FF_TX_H_CLK_1</td></tr>
<tr><td>TCELL25:OUT_Q1</td><td>SERDES.FFS_CC_OVERRUN_1</td></tr>
<tr><td>TCELL25:OUT_Q3</td><td>SERDES.FFS_LS_SYNC_STATUS_1</td></tr>
<tr><td>TCELL25:OUT_Q5</td><td>SERDES.LDR_RX2CORE_1</td></tr>
<tr><td>TCELL25:OUT_Q7</td><td>SERDES.FFS_CDR_TRAIN_DONE_1</td></tr>
<tr><td>TCELL26:IMUX_B0</td><td>SERDES.FFC_TXPWDNB_1</td></tr>
<tr><td>TCELL26:IMUX_CLK0</td><td>SERDES.FFC_CK_CORE_RX_1</td></tr>
<tr><td>TCELL26:IMUX_CLK1</td><td>SERDES.FF_TXI_CLK_1</td></tr>
<tr><td>TCELL26:IMUX_LSR1</td><td>SERDES.FFC_LANE_TX_RST_1</td></tr>
<tr><td>TCELL26:OUT_F4</td><td>SERDES.FFS_CC_UNDERRUN_1</td></tr>
<tr><td>TCELL27:IMUX_B0</td><td>SERDES.PCIE_POWERDOWN_1_1</td></tr>
<tr><td>TCELL27:IMUX_B1</td><td>SERDES.PCIE_POWERDOWN_1_0</td></tr>
<tr><td>TCELL27:IMUX_B2</td><td>SERDES.PCIE_RXPOLARITY_1</td></tr>
<tr><td>TCELL27:IMUX_B3</td><td>SERDES.PCIE_TXCOMPLIANCE_1</td></tr>
<tr><td>TCELL27:IMUX_B4</td><td>SERDES.PCIE_TXDETRX_PR2TLB_1</td></tr>
<tr><td>TCELL27:OUT_F0</td><td>SERDES.PCIE_RXVALID_1</td></tr>
<tr><td>TCELL27:OUT_F2</td><td>SERDES.PCIE_PHYSTATUS_1</td></tr>
<tr><td>TCELL27:OUT_F4</td><td>SERDES.FFS_SKP_ADDED_1</td></tr>
<tr><td>TCELL27:OUT_Q1</td><td>SERDES.FFS_SKP_DELETED_1</td></tr>
<tr><td>TCELL28:OUT_F0</td><td>SERDES.FFS_PCIE_CON_1</td></tr>
<tr><td>TCELL28:OUT_F1</td><td>SERDES.FFS_PCIE_DONE_1</td></tr>
<tr><td>TCELL28:OUT_F2</td><td>SERDES.FFS_TXFBFIFO_ERROR_1</td></tr>
<tr><td>TCELL28:OUT_F3</td><td>SERDES.FFS_RXFBFIFO_ERROR_1</td></tr>
<tr><td>TCELL28:OUT_Q0</td><td>SERDES.FFS_RXFBFIFO_ERROR_0</td></tr>
<tr><td>TCELL28:OUT_Q1</td><td>SERDES.FFS_TXFBFIFO_ERROR_0</td></tr>
<tr><td>TCELL28:OUT_Q2</td><td>SERDES.FFS_PCIE_DONE_0</td></tr>
<tr><td>TCELL28:OUT_Q3</td><td>SERDES.FFS_PCIE_CON_0</td></tr>
<tr><td>TCELL29:IMUX_B0</td><td>SERDES.PCIE_TXDETRX_PR2TLB_0</td></tr>
<tr><td>TCELL29:IMUX_B1</td><td>SERDES.PCIE_TXCOMPLIANCE_0</td></tr>
<tr><td>TCELL29:IMUX_B2</td><td>SERDES.PCIE_RXPOLARITY_0</td></tr>
<tr><td>TCELL29:IMUX_B3</td><td>SERDES.PCIE_POWERDOWN_0_0</td></tr>
<tr><td>TCELL29:IMUX_B4</td><td>SERDES.PCIE_POWERDOWN_0_1</td></tr>
<tr><td>TCELL29:OUT_F0</td><td>SERDES.FFS_SKP_DELETED_0</td></tr>
<tr><td>TCELL29:OUT_F2</td><td>SERDES.FFS_SKP_ADDED_0</td></tr>
<tr><td>TCELL29:OUT_Q1</td><td>SERDES.PCIE_PHYSTATUS_0</td></tr>
<tr><td>TCELL29:OUT_Q3</td><td>SERDES.PCIE_RXVALID_0</td></tr>
<tr><td>TCELL30:IMUX_B3</td><td>SERDES.FFC_TXPWDNB_0</td></tr>
<tr><td>TCELL30:IMUX_CLK0</td><td>SERDES.FF_TXI_CLK_0</td></tr>
<tr><td>TCELL30:IMUX_CLK1</td><td>SERDES.FFC_CK_CORE_RX_0</td></tr>
<tr><td>TCELL30:IMUX_LSR2</td><td>SERDES.FFC_LANE_TX_RST_0</td></tr>
<tr><td>TCELL30:OUT_F3</td><td>SERDES.FFS_CC_UNDERRUN_0</td></tr>
<tr><td>TCELL31:IMUX_B0</td><td>SERDES.LDR_CORE2TX_0</td></tr>
<tr><td>TCELL31:IMUX_B1</td><td>SERDES.FF_TX_D_0_1</td></tr>
<tr><td>TCELL31:IMUX_B2</td><td>SERDES.FF_TX_D_0_3</td></tr>
<tr><td>TCELL31:IMUX_B3</td><td>SERDES.FF_TX_D_0_5</td></tr>
<tr><td>TCELL31:IMUX_B4</td><td>SERDES.FF_TX_D_0_7</td></tr>
<tr><td>TCELL31:IMUX_D0</td><td>SERDES.FF_TX_D_0_0</td></tr>
<tr><td>TCELL31:IMUX_D1</td><td>SERDES.FF_TX_D_0_2</td></tr>
<tr><td>TCELL31:IMUX_D2</td><td>SERDES.FF_TX_D_0_4</td></tr>
<tr><td>TCELL31:IMUX_D3</td><td>SERDES.FF_TX_D_0_6</td></tr>
<tr><td>TCELL31:IMUX_D4</td><td>SERDES.FFC_LDR_CORE2TX_EN_0</td></tr>
<tr><td>TCELL31:OUT_F0</td><td>SERDES.FFS_CDR_TRAIN_DONE_0</td></tr>
<tr><td>TCELL31:OUT_F1</td><td>SERDES.LDR_RX2CORE_0</td></tr>
<tr><td>TCELL31:OUT_F2</td><td>SERDES.FFS_LS_SYNC_STATUS_0</td></tr>
<tr><td>TCELL31:OUT_F3</td><td>SERDES.FFS_CC_OVERRUN_0</td></tr>
<tr><td>TCELL31:OUT_F6</td><td>SERDES.FF_TX_H_CLK_0</td></tr>
<tr><td>TCELL31:OUT_F7</td><td>SERDES.FF_TX_F_CLK_0</td></tr>
<tr><td>TCELL31:OUT_Q0</td><td>SERDES.FF_RX_D_0_0</td></tr>
<tr><td>TCELL31:OUT_Q1</td><td>SERDES.FF_RX_D_0_1</td></tr>
<tr><td>TCELL31:OUT_Q3</td><td>SERDES.FF_RX_D_0_2</td></tr>
<tr><td>TCELL31:OUT_Q4</td><td>SERDES.FF_RX_D_0_3</td></tr>
<tr><td>TCELL31:OUT_Q6</td><td>SERDES.FF_RX_D_0_4</td></tr>
<tr><td>TCELL31:OUT_Q7</td><td>SERDES.FF_RX_D_0_5</td></tr>
<tr><td>TCELL32:IMUX_B0</td><td>SERDES.FF_TX_D_0_8</td></tr>
<tr><td>TCELL32:IMUX_B1</td><td>SERDES.FF_TX_D_0_10</td></tr>
<tr><td>TCELL32:IMUX_B2</td><td>SERDES.FF_TX_D_0_12</td></tr>
<tr><td>TCELL32:IMUX_B3</td><td>SERDES.FF_TX_D_0_14</td></tr>
<tr><td>TCELL32:IMUX_D0</td><td>SERDES.FF_TX_D_0_9</td></tr>
<tr><td>TCELL32:IMUX_D1</td><td>SERDES.FF_TX_D_0_11</td></tr>
<tr><td>TCELL32:IMUX_D2</td><td>SERDES.FF_TX_D_0_13</td></tr>
<tr><td>TCELL32:IMUX_D3</td><td>SERDES.FF_TX_D_0_15</td></tr>
<tr><td>TCELL32:OUT_F0</td><td>SERDES.FF_RX_D_0_6</td></tr>
<tr><td>TCELL32:OUT_F2</td><td>SERDES.FF_RX_D_0_7</td></tr>
<tr><td>TCELL32:OUT_F4</td><td>SERDES.FFS_RLOL_0</td></tr>
<tr><td>TCELL32:OUT_Q1</td><td>SERDES.FFS_RLOS_LO_0</td></tr>
<tr><td>TCELL32:OUT_Q3</td><td>SERDES.FFS_RLOS_HI_0</td></tr>
<tr><td>TCELL33:IMUX_A5</td><td>SERDES.FFC_RATE_MODE_RX_0</td></tr>
<tr><td>TCELL33:IMUX_B0</td><td>SERDES.FF_TX_D_0_16</td></tr>
<tr><td>TCELL33:IMUX_B1</td><td>SERDES.FF_TX_D_0_18</td></tr>
<tr><td>TCELL33:IMUX_B2</td><td>SERDES.FF_TX_D_0_20</td></tr>
<tr><td>TCELL33:IMUX_B3</td><td>SERDES.FF_TX_D_0_22</td></tr>
<tr><td>TCELL33:IMUX_B4</td><td>SERDES.FFC_DIV11_MODE_TX_0</td></tr>
<tr><td>TCELL33:IMUX_B5</td><td>SERDES.FFC_ENABLE_CGALIGN_0</td></tr>
<tr><td>TCELL33:IMUX_C4</td><td>SERDES.FFC_DIV11_MODE_RX_0</td></tr>
<tr><td>TCELL33:IMUX_D0</td><td>SERDES.FF_TX_D_0_17</td></tr>
<tr><td>TCELL33:IMUX_D1</td><td>SERDES.FF_TX_D_0_19</td></tr>
<tr><td>TCELL33:IMUX_D2</td><td>SERDES.FF_TX_D_0_21</td></tr>
<tr><td>TCELL33:IMUX_D3</td><td>SERDES.FF_TX_D_0_23</td></tr>
<tr><td>TCELL33:IMUX_D4</td><td>SERDES.FFC_RATE_MODE_TX_0</td></tr>
<tr><td>TCELL33:IMUX_CLK0</td><td>SERDES.FF_RXI_CLK_0</td></tr>
<tr><td>TCELL33:OUT_F6</td><td>SERDES.FF_RX_H_CLK_0</td></tr>
<tr><td>TCELL33:OUT_F7</td><td>SERDES.FF_RX_F_CLK_0</td></tr>
<tr><td>TCELL33:OUT_Q4</td><td>SERDES.FF_RX_D_0_8</td></tr>
<tr><td>TCELL33:OUT_Q6</td><td>SERDES.FF_RX_D_0_9</td></tr>
<tr><td>TCELL34:IMUX_B0</td><td>SERDES.FFC_PFIFO_CLR_0</td></tr>
<tr><td>TCELL34:IMUX_B1</td><td>SERDES.FFC_FB_LOOPBACK_0</td></tr>
<tr><td>TCELL34:IMUX_B3</td><td>SERDES.FFC_SIGNAL_DETECT_0</td></tr>
<tr><td>TCELL34:IMUX_B4</td><td>SERDES.FFC_SB_INV_RX_0</td></tr>
<tr><td>TCELL34:IMUX_B5</td><td>SERDES.FFC_RXPWDNB_0</td></tr>
<tr><td>TCELL34:IMUX_D0</td><td>SERDES.FFC_PCIE_CT_0</td></tr>
<tr><td>TCELL34:IMUX_D1</td><td>SERDES.FFC_EI_EN_0</td></tr>
<tr><td>TCELL34:IMUX_D3</td><td>SERDES.FFC_SB_PFIFO_LP_0</td></tr>
<tr><td>TCELL34:IMUX_D4</td><td>SERDES.FFC_PCI_DET_EN_0</td></tr>
<tr><td>TCELL34:IMUX_CLK1</td><td>SERDES.FF_EBRD_CLK_0</td></tr>
<tr><td>TCELL34:IMUX_LSR1</td><td>SERDES.FFC_LANE_RX_RST_0</td></tr>
<tr><td>TCELL34:OUT_F0</td><td>SERDES.FF_RX_D_0_10</td></tr>
<tr><td>TCELL34:OUT_F1</td><td>SERDES.FF_RX_D_0_11</td></tr>
<tr><td>TCELL34:OUT_F2</td><td>SERDES.FF_RX_D_0_12</td></tr>
<tr><td>TCELL34:OUT_F3</td><td>SERDES.FF_RX_D_0_13</td></tr>
<tr><td>TCELL34:OUT_F4</td><td>SERDES.FF_RX_D_0_14</td></tr>
<tr><td>TCELL34:OUT_F5</td><td>SERDES.FF_RX_D_0_15</td></tr>
<tr><td>TCELL34:OUT_Q0</td><td>SERDES.FF_RX_D_0_16</td></tr>
<tr><td>TCELL34:OUT_Q1</td><td>SERDES.FF_RX_D_0_17</td></tr>
<tr><td>TCELL34:OUT_Q2</td><td>SERDES.FF_RX_D_0_18</td></tr>
<tr><td>TCELL34:OUT_Q3</td><td>SERDES.FF_RX_D_0_19</td></tr>
<tr><td>TCELL34:OUT_Q4</td><td>SERDES.FF_RX_D_0_20</td></tr>
<tr><td>TCELL34:OUT_Q5</td><td>SERDES.FF_RX_D_0_21</td></tr>
<tr><td>TCELL34:OUT_Q6</td><td>SERDES.FF_RX_D_0_22</td></tr>
<tr><td>TCELL34:OUT_Q7</td><td>SERDES.FF_RX_D_0_23</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../ecp3/pll.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../ecp3/config.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../ecp3/pll.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../ecp3/config.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
