# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2.xci
# IP: The module: 'design_1_auto_cc_2' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_auto_cc_2'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_auto_cc_2'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2.xci
# IP: The module: 'design_1_auto_cc_2' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_auto_cc_2'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_auto_cc_2'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
