; This source code in this file is licensed to You by Castle Technology
; Limited ("Castle") and its licensors on contractual terms and conditions
; ("Licence") which entitle you freely to modify and/or to distribute this
; source code subject to Your compliance with the terms of the Licence.
;
; This source code has been made available to You without any warranties
; whatsoever. Consequently, Your use, modification and distribution of this
; source code is entirely at Your own risk and neither Castle, its licensors
; nor any other person who has contributed to this source code shall be
; liable to You for any loss or damage which You may suffer as a result of
; Your use, modification or distribution of this source code.
;
; Full details of Your rights and obligations are set out in the Licence.
; You should have received a copy of the Licence with this source code file.
; If You have not received a copy, the text of the Licence is available
; online at www.castle-technology.co.uk/riscosbaselicence.htm

;Section taken from iMx6 iMx6qReg.
;Needs to be rewritten to suit AWH3 hardware properly.
;#########################################
;# ARM INTERRUPT CONTROLLER
;#########################################
ICDDCR          * (IC_DISTRIBUTOR_BASE_ADDR + 0x000)
ICDICTR         * (IC_DISTRIBUTOR_BASE_ADDR + 0x004)
ICDIIDR         * (IC_DISTRIBUTOR_BASE_ADDR + 0x008)
ICDISR          * (IC_DISTRIBUTOR_BASE_ADDR + 0x080)
ICDISER         * (IC_DISTRIBUTOR_BASE_ADDR + 0x100)
ICDICER         * (IC_DISTRIBUTOR_BASE_ADDR + 0x180)
ICDISPR         * (IC_DISTRIBUTOR_BASE_ADDR + 0x200)
ICDICPR         * (IC_DISTRIBUTOR_BASE_ADDR + 0x280)
ICDABR          * (IC_DISTRIBUTOR_BASE_ADDR + 0x300)
ICDIPR          * (IC_DISTRIBUTOR_BASE_ADDR + 0x400)
ICDIPTR         * (IC_DISTRIBUTOR_BASE_ADDR + 0x800)
ICDICFR         * (IC_DISTRIBUTOR_BASE_ADDR + 0xC00)
ICD_PPI_STAT    * (IC_DISTRIBUTOR_BASE_ADDR + 0xD00)
ICD_SPI_STAT_0  * (IC_DISTRIBUTOR_BASE_ADDR + 0xD04)
ICD_SPI_STAT_1  * (IC_DISTRIBUTOR_BASE_ADDR + 0xD08)
ICD_SPI_STAT_2  * (IC_DISTRIBUTOR_BASE_ADDR + 0xD0C)
ICD_SPI_STAT_3  * (IC_DISTRIBUTOR_BASE_ADDR + 0xD10)
ICDSGIR         * (IC_DISTRIBUTOR_BASE_ADDR + 0xF00)
ICCICR          * (IC_INTERFACES_BASE_ADDR + 0x000)
ICCPMR          * (IC_INTERFACES_BASE_ADDR + 0x004)
ICCBPR          * (IC_INTERFACES_BASE_ADDR + 0x008)
ICCIAR          * (IC_INTERFACES_BASE_ADDR + 0x00c)
ICCEOIR         * (IC_INTERFACES_BASE_ADDR + 0x010)
ICCRPR          * (IC_INTERFACES_BASE_ADDR + 0x014)
ICCHPIR         * (IC_INTERFACES_BASE_ADDR + 0x018)
ICCABPR         * (IC_INTERFACES_BASE_ADDR + 0x01C)
ICCIIDR         * (IC_INTERFACES_BASE_ADDR + 0x0FC)





INTERRUPT_MAX     *     157 ;yes 156 + 1

IMX_INTERRUPT_COUNT     *        INTERRUPT_MAX
ARM_PERIPHBASE          *        SCU_BASE_ADDR
IC_DISTRIBUTOR_BASE_ADDR *       GIC_DIST
;ARM_PERIPHBASE	*	         SCU_BASE_ADDR
IC_INTERFACES_BASE_ADDR *       (ARM_PERIPHBASE+0x0100)





	END
