{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689857739688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689857739695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 20:55:39 2023 " "Processing started: Thu Jul 20 20:55:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689857739695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857739695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CortexM3 -c CortexM3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CortexM3 -c CortexM3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857739695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689857740240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689857740240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/cortexm3.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/cortexm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CortexM3 " "Found entity 1: CortexM3" {  } { { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857750888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857750888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/buzzer/custom_apb_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/buzzer/custom_apb_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_apb_buzzer " "Found entity 1: custom_apb_buzzer" {  } { { "../RTL/peripheral/buzzer/custom_apb_buzzer.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857750891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857750891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/led/custom_apb_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/led/custom_apb_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_apb_led " "Found entity 1: custom_apb_led" {  } { { "../RTL/peripheral/led/custom_apb_led.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857750894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857750894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/key/custom_apb_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/key/custom_apb_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_apb_key " "Found entity 1: custom_apb_key" {  } { { "../RTL/peripheral/key/custom_apb_key.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/key/custom_apb_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857750897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857750897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/lcd/custom_apb_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/lcd/custom_apb_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_apb_lcd " "Found entity 1: custom_apb_lcd" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857750901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857750901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/timer/cmsdk_apb_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/timer/cmsdk_apb_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_timer " "Found entity 1: cmsdk_apb_timer" {  } { { "../RTL/peripheral/timer/cmsdk_apb_timer.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/timer/cmsdk_apb_timer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857750905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857750905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/uart/cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/uart/cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "../RTL/peripheral/uart/cmsdk_apb_uart.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857750909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857750909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/sram/cmsdk_fpga_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/sram/cmsdk_fpga_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_fpga_sram " "Found entity 1: cmsdk_fpga_sram" {  } { { "../RTL/peripheral/sram/cmsdk_fpga_sram.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_fpga_sram.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857750911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857750911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/peripheral/sram/cmsdk_ahb_to_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/peripheral/sram/cmsdk_ahb_to_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_sram " "Found entity 1: cmsdk_ahb_to_sram" {  } { { "../RTL/peripheral/sram/cmsdk_ahb_to_sram.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_ahb_to_sram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857750915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857750915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/core/cortexm3ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/core/cortexm3ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm3ds_logic " "Found entity 1: cortexm3ds_logic" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/apb/cmsdk_apb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/apb/cmsdk_apb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_slave_mux " "Found entity 1: cmsdk_apb_slave_mux" {  } { { "../RTL/bus/Apb/cmsdk_apb_slave_mux.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/Apb/cmsdk_apb_slave_mux.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/apb/cmsdk_ahb_to_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/apb/cmsdk_ahb_to_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb " "Found entity 1: cmsdk_ahb_to_apb" {  } { { "../RTL/bus/Apb/cmsdk_ahb_to_apb.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/Apb/cmsdk_ahb_to_apb.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm2.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxOutStgM2 " "Found entity 1: AhbMtxOutStgM2" {  } { { "../RTL/bus/AhbMtx/AhbMtxOutStgM2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm1.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxOutStgM1 " "Found entity 1: AhbMtxOutStgM1" {  } { { "../RTL/bus/AhbMtx/AhbMtxOutStgM1.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM1.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm0.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxoutstgm0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxOutStgM0 " "Found entity 1: AhbMtxOutStgM0" {  } { { "../RTL/bus/AhbMtx/AhbMtxOutStgM0.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxinstg.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxinstg.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxInStg " "Found entity 1: AhbMtxInStg" {  } { { "../RTL/bus/AhbMtx/AhbMtxInStg.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxInStg.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs2.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs2.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxDecS2 " "Found entity 1: AhbMtxDecS2" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs1.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxDecS1 " "Found entity 1: AhbMtxDecS1" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS1.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS1.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs0.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxdecs0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxDecS0 " "Found entity 1: AhbMtxDecS0" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS0.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS0.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm2.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxArbM2 " "Found entity 1: AhbMtxArbM2" {  } { { "../RTL/bus/AhbMtx/AhbMtxArbM2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm1.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxArbM1 " "Found entity 1: AhbMtxArbM1" {  } { { "../RTL/bus/AhbMtx/AhbMtxArbM1.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm0.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtxarbm0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtxArbM0 " "Found entity 1: AhbMtxArbM0" {  } { { "../RTL/bus/AhbMtx/AhbMtxArbM0.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtx_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtx_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtx_default_slave " "Found entity 1: AhbMtx_default_slave" {  } { { "../RTL/bus/AhbMtx/AhbMtx_default_slave.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx_default_slave.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/cortexm3/rtl/bus/ahbmtx/ahbmtx.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/cortexm3/rtl/bus/ahbmtx/ahbmtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 AhbMtx " "Found entity 1: AhbMtx" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufg/bufg/synthesis/bufg.v 1 1 " "Found 1 design units, including 1 entities, in source file bufg/bufg/synthesis/bufg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFG " "Found entity 1: BUFG" {  } { { "BUFG/BUFG/synthesis/BUFG.v" "" { Text "D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/BUFG.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufg/bufg/synthesis/submodules/bufg_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file bufg/bufg/synthesis/submodules/bufg_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFG_altclkctrl_0_sub " "Found entity 1: BUFG_altclkctrl_0_sub" {  } { { "BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" "" { Text "D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751216 ""} { "Info" "ISGN_ENTITY_NAME" "2 BUFG_altclkctrl_0 " "Found entity 2: BUFG_altclkctrl_0" {  } { { "BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" "" { Text "D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.v" "" { Text "D:/Desktop/CortexM3/Quartus/PLL/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TXEN CortexM3.v(788) " "Verilog HDL Implicit Net warning at CortexM3.v(788): created implicit net for \"TXEN\"" {  } { { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 788 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751220 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BAUDTICK CortexM3.v(789) " "Verilog HDL Implicit Net warning at CortexM3.v(789): created implicit net for \"BAUDTICK\"" {  } { { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 789 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751220 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_en custom_apb_buzzer.v(36) " "Verilog HDL Implicit Net warning at custom_apb_buzzer.v(36): created implicit net for \"read_en\"" {  } { { "../RTL/peripheral/buzzer/custom_apb_buzzer.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751221 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_en custom_apb_buzzer.v(37) " "Verilog HDL Implicit Net warning at custom_apb_buzzer.v(37): created implicit net for \"write_en\"" {  } { { "../RTL/peripheral/buzzer/custom_apb_buzzer.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751221 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_en custom_apb_led.v(36) " "Verilog HDL Implicit Net warning at custom_apb_led.v(36): created implicit net for \"read_en\"" {  } { { "../RTL/peripheral/led/custom_apb_led.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751221 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_en custom_apb_led.v(37) " "Verilog HDL Implicit Net warning at custom_apb_led.v(37): created implicit net for \"write_en\"" {  } { { "../RTL/peripheral/led/custom_apb_led.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751221 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_en custom_apb_key.v(36) " "Verilog HDL Implicit Net warning at custom_apb_key.v(36): created implicit net for \"read_en\"" {  } { { "../RTL/peripheral/key/custom_apb_key.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/key/custom_apb_key.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751221 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_en custom_apb_lcd.v(42) " "Verilog HDL Implicit Net warning at custom_apb_lcd.v(42): created implicit net for \"read_en\"" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751221 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_en custom_apb_lcd.v(43) " "Verilog HDL Implicit Net warning at custom_apb_lcd.v(43): created implicit net for \"write_en\"" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CortexM3 " "Elaborating entity \"CortexM3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689857751584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFG BUFG:SynClockQuartus.sw_clk " "Elaborating entity \"BUFG\" for hierarchy \"BUFG:SynClockQuartus.sw_clk\"" {  } { { "../RTL/CortexM3.v" "SynClockQuartus.sw_clk" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFG_altclkctrl_0 BUFG:SynClockQuartus.sw_clk\|BUFG_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"BUFG_altclkctrl_0\" for hierarchy \"BUFG:SynClockQuartus.sw_clk\|BUFG_altclkctrl_0:altclkctrl_0\"" {  } { { "BUFG/BUFG/synthesis/BUFG.v" "altclkctrl_0" { Text "D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/BUFG.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFG_altclkctrl_0_sub BUFG:SynClockQuartus.sw_clk\|BUFG_altclkctrl_0:altclkctrl_0\|BUFG_altclkctrl_0_sub:BUFG_altclkctrl_0_sub_component " "Elaborating entity \"BUFG_altclkctrl_0_sub\" for hierarchy \"BUFG:SynClockQuartus.sw_clk\|BUFG_altclkctrl_0:altclkctrl_0\|BUFG_altclkctrl_0_sub:BUFG_altclkctrl_0_sub_component\"" {  } { { "BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" "BUFG_altclkctrl_0_sub_component" { Text "D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:SynClockQuartus.PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:SynClockQuartus.PLL\"" {  } { { "../RTL/CortexM3.v" "SynClockQuartus.PLL" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:SynClockQuartus.PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:SynClockQuartus.PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "altpll_component" { Text "D:/Desktop/CortexM3/Quartus/PLL/PLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:SynClockQuartus.PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:SynClockQuartus.PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "" { Text "D:/Desktop/CortexM3/Quartus/PLL/PLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:SynClockQuartus.PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:SynClockQuartus.PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857751688 ""}  } { { "PLL/PLL.v" "" { Text "D:/Desktop/CortexM3/Quartus/PLL/PLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689857751688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/CortexM3/Quartus/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857751742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857751742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:SynClockQuartus.PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:SynClockQuartus.PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm3ds_logic cortexm3ds_logic:ulogic " "Elaborating entity \"cortexm3ds_logic\" for hierarchy \"cortexm3ds_logic:ulogic\"" {  } { { "../RTL/CortexM3.v" "ulogic" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751753 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Aka7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Xka7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ula7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Ula7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rma7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Rma7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ona7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ona7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Loa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ipa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ipa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fqa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Fqa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Cra7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Zra7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xsa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Xsa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vta7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Vta7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tua7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Tua7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rva7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Rva7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pwa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Pwa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nxa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Nxa7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751895 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lya7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Lya7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jza7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Jza7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H0b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"H0b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"F1b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"D2b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"B3b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Z3b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X4b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"X4b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V5b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"V5b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T6b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"T6b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"R7b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P8b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"P8b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N9b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"N9b7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lab7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Lab7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jbb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Jbb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hcb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Hcb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fdb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Fdb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Deb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Bfb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Zfb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xgb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Xgb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vhb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Vhb7z6\" assigned a value but never read" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(12998) " "Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 12998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13001) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13008) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751896 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 12 cortexm3ds_logic.v(13043) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13067) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 30 cortexm3ds_logic.v(13072) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13110) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13119) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13128) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13134) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13142) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13146) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13157) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13170) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13185) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13187) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13223) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13233) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13240) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13244) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13253) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13255) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32)" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689857751897 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtx AhbMtx:AhbMtx " "Elaborating entity \"AhbMtx\" for hierarchy \"AhbMtx:AhbMtx\"" {  } { { "../RTL/CortexM3.v" "AhbMtx" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751903 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCANOUTHCLK AhbMtx.v(337) " "Output port \"SCANOUTHCLK\" at AhbMtx.v(337) has no driver" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 337 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689857751913 "|CortexM3|AhbMtx:AhbMtx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxInStg AhbMtx:AhbMtx\|AhbMtxInStg:u_AhbMtxInStg_0 " "Elaborating entity \"AhbMtxInStg\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxInStg:u_AhbMtxInStg_0\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_AhbMtxInStg_0" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxDecS0 AhbMtx:AhbMtx\|AhbMtxDecS0:u_ahbmtxdecs0 " "Elaborating entity \"AhbMtxDecS0\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxDecS0:u_ahbmtxdecs0\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_ahbmtxdecs0" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtx_default_slave AhbMtx:AhbMtx\|AhbMtxDecS0:u_ahbmtxdecs0\|AhbMtx_default_slave:u_AhbMtx_default_slave " "Elaborating entity \"AhbMtx_default_slave\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxDecS0:u_ahbmtxdecs0\|AhbMtx_default_slave:u_AhbMtx_default_slave\"" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS0.v" "u_AhbMtx_default_slave" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxDecS1 AhbMtx:AhbMtx\|AhbMtxDecS1:u_ahbmtxdecs1 " "Elaborating entity \"AhbMtxDecS1\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxDecS1:u_ahbmtxdecs1\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_ahbmtxdecs1" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxDecS2 AhbMtx:AhbMtx\|AhbMtxDecS2:u_ahbmtxdecs2 " "Elaborating entity \"AhbMtxDecS2\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxDecS2:u_ahbmtxdecs2\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_ahbmtxdecs2" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751932 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AhbMtxDecS2.v(284) " "Verilog HDL Case Statement information at AhbMtxDecS2.v(284): all case item expressions in this case statement are onehot" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v" 284 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1689857751934 "|CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AhbMtxDecS2.v(300) " "Verilog HDL Case Statement information at AhbMtxDecS2.v(300): all case item expressions in this case statement are onehot" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v" 300 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1689857751934 "|CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AhbMtxDecS2.v(315) " "Verilog HDL Case Statement information at AhbMtxDecS2.v(315): all case item expressions in this case statement are onehot" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v" 315 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1689857751934 "|CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AhbMtxDecS2.v(330) " "Verilog HDL Case Statement information at AhbMtxDecS2.v(330): all case item expressions in this case statement are onehot" {  } { { "../RTL/bus/AhbMtx/AhbMtxDecS2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxDecS2.v" 330 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1689857751934 "|CortexM3|AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxOutStgM0 AhbMtx:AhbMtx\|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0 " "Elaborating entity \"AhbMtxOutStgM0\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_ahbmtxoutstgm0_0" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxArbM0 AhbMtx:AhbMtx\|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0\|AhbMtxArbM0:u_output_arb " "Elaborating entity \"AhbMtxArbM0\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxOutStgM0:u_ahbmtxoutstgm0_0\|AhbMtxArbM0:u_output_arb\"" {  } { { "../RTL/bus/AhbMtx/AhbMtxOutStgM0.v" "u_output_arb" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM0.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxOutStgM1 AhbMtx:AhbMtx\|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1 " "Elaborating entity \"AhbMtxOutStgM1\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_ahbmtxoutstgm1_1" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxArbM1 AhbMtx:AhbMtx\|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1\|AhbMtxArbM1:u_output_arb " "Elaborating entity \"AhbMtxArbM1\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1\|AhbMtxArbM1:u_output_arb\"" {  } { { "../RTL/bus/AhbMtx/AhbMtxOutStgM1.v" "u_output_arb" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM1.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxOutStgM2 AhbMtx:AhbMtx\|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2 " "Elaborating entity \"AhbMtxOutStgM2\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2\"" {  } { { "../RTL/bus/AhbMtx/AhbMtx.v" "u_ahbmtxoutstgm2_2" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AhbMtxArbM2 AhbMtx:AhbMtx\|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2\|AhbMtxArbM2:u_output_arb " "Elaborating entity \"AhbMtxArbM2\" for hierarchy \"AhbMtx:AhbMtx\|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2\|AhbMtxArbM2:u_output_arb\"" {  } { { "../RTL/bus/AhbMtx/AhbMtxOutStgM2.v" "u_output_arb" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxOutStgM2.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_sram cmsdk_ahb_to_sram:AhbItcm " "Elaborating entity \"cmsdk_ahb_to_sram\" for hierarchy \"cmsdk_ahb_to_sram:AhbItcm\"" {  } { { "../RTL/CortexM3.v" "AhbItcm" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_fpga_sram cmsdk_fpga_sram:ITCM " "Elaborating entity \"cmsdk_fpga_sram\" for hierarchy \"cmsdk_fpga_sram:ITCM\"" {  } { { "../RTL/CortexM3.v" "ITCM" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857751959 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2961 0 16383 cmsdk_fpga_sram.v(55) " "Verilog HDL warning at cmsdk_fpga_sram.v(55): number of words (2961) in memory file does not match the number of elements in the address range \[0:16383\]" {  } { { "../RTL/peripheral/sram/cmsdk_fpga_sram.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_fpga_sram.v" 55 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1689857754590 "|CortexM3|cmsdk_fpga_sram:ITCM"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "BRAM cmsdk_fpga_sram.v(54) " "Verilog HDL warning at cmsdk_fpga_sram.v(54): initial value for variable BRAM should be constant" {  } { { "../RTL/peripheral/sram/cmsdk_fpga_sram.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/sram/cmsdk_fpga_sram.v" 54 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1689857754590 "|CortexM3|cmsdk_fpga_sram:ITCM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857754687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857754688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1 " "Instantiated megafunction \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857754688 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689857754688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6h1 " "Found entity 1: altsyncram_m6h1" {  } { { "db/altsyncram_m6h1.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/altsyncram_m6h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857754743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857754743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6h1 cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_m6h1:auto_generated " "Elaborating entity \"altsyncram_m6h1\" for hierarchy \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_m6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857754743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857754800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857754800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_m6h1:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_m6h1:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_m6h1.tdf" "decode2" { Text "D:/Desktop/CortexM3/Quartus/db/altsyncram_m6h1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857754801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857754851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857754851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_m6h1:auto_generated\|mux_3nb:mux3 " "Elaborating entity \"mux_3nb\" for hierarchy \"cmsdk_fpga_sram:ITCM\|altsyncram:BRAM\[0\]\[31\]__1\|altsyncram_m6h1:auto_generated\|mux_3nb:mux3\"" {  } { { "db/altsyncram_m6h1.tdf" "mux3" { Text "D:/Desktop/CortexM3/Quartus/db/altsyncram_m6h1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857754852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb cmsdk_ahb_to_apb:ApbBridge " "Elaborating entity \"cmsdk_ahb_to_apb\" for hierarchy \"cmsdk_ahb_to_apb:ApbBridge\"" {  } { { "../RTL/CortexM3.v" "ApbBridge" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857756405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_slave_mux cmsdk_apb_slave_mux:ApbSystem " "Elaborating entity \"cmsdk_apb_slave_mux\" for hierarchy \"cmsdk_apb_slave_mux:ApbSystem\"" {  } { { "../RTL/CortexM3.v" "ApbSystem" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857756411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_uart cmsdk_apb_uart:UART " "Elaborating entity \"cmsdk_apb_uart\" for hierarchy \"cmsdk_apb_uart:UART\"" {  } { { "../RTL/CortexM3.v" "UART" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857756415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_timer cmsdk_apb_timer:Timer " "Elaborating entity \"cmsdk_apb_timer\" for hierarchy \"cmsdk_apb_timer:Timer\"" {  } { { "../RTL/CortexM3.v" "Timer" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857756419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_apb_lcd custom_apb_lcd:LCD " "Elaborating entity \"custom_apb_lcd\" for hierarchy \"custom_apb_lcd:LCD\"" {  } { { "../RTL/CortexM3.v" "LCD" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857756423 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PADDR custom_apb_lcd.v(147) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(147): variable \"PADDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_CS custom_apb_lcd.v(148) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(148): variable \"data_LCD_CS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_RS custom_apb_lcd.v(149) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(149): variable \"data_LCD_RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_WR custom_apb_lcd.v(150) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(150): variable \"data_LCD_WR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_RD custom_apb_lcd.v(151) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(151): variable \"data_LCD_RD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_RST custom_apb_lcd.v(152) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(152): variable \"data_LCD_RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_BL_CTR custom_apb_lcd.v(153) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(153): variable \"data_LCD_BL_CTR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(154) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(154): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(155) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(155): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(156) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(156): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(157) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(157): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(158) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(158): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(159) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(159): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(160) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(160): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(161) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(161): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(162) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(162): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(163) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(163): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(164) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(164): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(165) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(165): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(166) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(166): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(167) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(167): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(168) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(168): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_LCD_DATA custom_apb_lcd.v(169) " "Verilog HDL Always Construct warning at custom_apb_lcd.v(169): variable \"data_LCD_DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/lcd/custom_apb_lcd.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/lcd/custom_apb_lcd.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756426 "|CortexM3|custom_apb_lcd:LCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_apb_key custom_apb_key:Key " "Elaborating entity \"custom_apb_key\" for hierarchy \"custom_apb_key:Key\"" {  } { { "../RTL/CortexM3.v" "Key" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857756427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_apb_led custom_apb_led:LED " "Elaborating entity \"custom_apb_led\" for hierarchy \"custom_apb_led:LED\"" {  } { { "../RTL/CortexM3.v" "LED" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857756430 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PADDR custom_apb_led.v(67) " "Verilog HDL Always Construct warning at custom_apb_led.v(67): variable \"PADDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/led/custom_apb_led.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756431 "|CortexM3|custom_apb_led:LED"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_led custom_apb_led.v(68) " "Verilog HDL Always Construct warning at custom_apb_led.v(68): variable \"data_led\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/led/custom_apb_led.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/led/custom_apb_led.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756432 "|CortexM3|custom_apb_led:LED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_apb_buzzer custom_apb_buzzer:Buzzer " "Elaborating entity \"custom_apb_buzzer\" for hierarchy \"custom_apb_buzzer:Buzzer\"" {  } { { "../RTL/CortexM3.v" "Buzzer" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857756433 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PADDR custom_apb_buzzer.v(67) " "Verilog HDL Always Construct warning at custom_apb_buzzer.v(67): variable \"PADDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/buzzer/custom_apb_buzzer.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756434 "|CortexM3|custom_apb_buzzer:Buzzer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_buzzer custom_apb_buzzer.v(68) " "Verilog HDL Always Construct warning at custom_apb_buzzer.v(68): variable \"data_buzzer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/peripheral/buzzer/custom_apb_buzzer.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/buzzer/custom_apb_buzzer.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689857756434 "|CortexM3|custom_apb_buzzer:Buzzer"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cortexm3ds_logic:ulogic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cortexm3ds_logic:ulogic\|Mult0\"" {  } { { "../RTL/core/cortexm3ds_logic.v" "Mult0" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689857842662 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cortexm3ds_logic:ulogic\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cortexm3ds_logic:ulogic\|Add25\"" {  } { { "../RTL/core/cortexm3ds_logic.v" "Add25" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689857842662 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1689857842662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\"" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857842747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0 " "Instantiated megafunction \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842747 ""}  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689857842747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857842819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857842819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm3ds_logic:ulogic\|lpm_add_sub:Add25 " "Elaborated megafunction instantiation \"cortexm3ds_logic:ulogic\|lpm_add_sub:Add25\"" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857842876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm3ds_logic:ulogic\|lpm_add_sub:Add25 " "Instantiated megafunction \"cortexm3ds_logic:ulogic\|lpm_add_sub:Add25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689857842876 ""}  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689857842876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689857842939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857842939 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13205 -1 0 } } { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689857843688 "|CortexM3|cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Desktop/CortexM3/Quartus/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 13205 -1 0 } } { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689857843688 "|CortexM3|cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1689857843688 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1689857843688 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1689857846718 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1689857846960 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1689857846960 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/peripheral/uart/cmsdk_apb_uart.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v" 475 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6588 -1 0 } } { "../RTL/bus/AhbMtx/AhbMtxArbM2.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM2.v" 78 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6592 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6631 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6943 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6564 -1 0 } } { "../RTL/bus/AhbMtx/AhbMtx_default_slave.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtx_default_slave.v" 124 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6732 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6611 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6655 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6759 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 85711 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6578 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6788 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79345 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79351 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79357 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6721 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6853 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6720 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79327 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79363 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6840 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 84791 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 84611 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6575 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 7053 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 7054 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 7055 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 84200 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6838 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6758 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6852 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6565 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6589 -1 0 } } { "../RTL/bus/AhbMtx/AhbMtxArbM1.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM1.v" 78 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6553 -1 0 } } { "../RTL/bus/AhbMtx/AhbMtxArbM0.v" "" { Text "D:/Desktop/CortexM3/RTL/bus/AhbMtx/AhbMtxArbM0.v" 76 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6719 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 93639 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6556 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6573 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 7027 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 74273 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6637 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6653 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 84266 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 76431 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6619 -1 0 } } { "../RTL/peripheral/uart/cmsdk_apb_uart.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v" 511 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6842 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79387 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79339 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 91049 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 91055 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 91061 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 91043 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 91067 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 74230 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6972 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 79996 -1 0 } } { "../RTL/peripheral/uart/cmsdk_apb_uart.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v" 497 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 7021 -1 0 } } { "../RTL/peripheral/uart/cmsdk_apb_uart.v" "" { Text "D:/Desktop/CortexM3/RTL/peripheral/uart/cmsdk_apb_uart.v" 168 -1 0 } } { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6743 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1689857847747 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1689857847747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689857888121 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689857918538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689857920394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689857920394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25427 " "Implemented 25427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689857921586 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689857921586 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1689857921586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25256 " "Implemented 25256 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689857921586 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1689857921586 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1689857921586 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1689857921586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689857921586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6694 " "Peak virtual memory: 6694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689857921628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 20:58:41 2023 " "Processing ended: Thu Jul 20 20:58:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689857921628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:02 " "Elapsed time: 00:03:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689857921628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:15 " "Total CPU time (on all processors): 00:03:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689857921628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689857921628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1689857923286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689857923295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 20:58:42 2023 " "Processing started: Thu Jul 20 20:58:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689857923295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1689857923295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CortexM3 -c CortexM3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CortexM3 -c CortexM3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1689857923295 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1689857923422 ""}
{ "Info" "0" "" "Project  = CortexM3" {  } {  } 0 0 "Project  = CortexM3" 0 0 "Fitter" 0 0 1689857923423 ""}
{ "Info" "0" "" "Revision = CortexM3" {  } {  } 0 0 "Revision = CortexM3" 0 0 "Fitter" 0 0 1689857923423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1689857923738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1689857923738 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CortexM3 EP4CE55F23I7 " "Selected device EP4CE55F23I7 for design \"CortexM3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1689857923875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689857923924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689857923925 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:SynClockQuartus.PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:SynClockQuartus.PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:SynClockQuartus.PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:SynClockQuartus.PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/CortexM3/Quartus/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 15468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1689857923974 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/CortexM3/Quartus/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 15468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1689857923974 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1689857924270 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689857924684 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1689857924684 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 41865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689857924720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 41867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689857924720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 41869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689857924720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 41871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689857924720 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1689857924720 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1689857924731 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1689857926269 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CortexM3.sdc " "Synopsys Design Constraints File file not found: 'CortexM3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1689857929106 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1689857929106 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1689857929146 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1689857929433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1689857929433 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1689857929436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:SynClockQuartus.PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:SynClockQuartus.PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689857931475 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/CortexM3/Quartus/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 15468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689857931475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "SWCLK~input  " "Promoted node SWCLK~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "BUFG:SynClockQuartus.sw_clk\|BUFG_altclkctrl_0:altclkctrl_0\|BUFG_altclkctrl_0_sub:BUFG_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted BUFG:SynClockQuartus.sw_clk\|BUFG_altclkctrl_0:altclkctrl_0\|BUFG_altclkctrl_0_sub:BUFG_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" "" { Text "D:/Desktop/CortexM3/Quartus/BUFG/BUFG/synthesis/submodules/BUFG_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 15489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689857931475 ""}  } { { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 41856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689857931475 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "SWCLK~input Global Clock " "Pin SWCLK~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 41856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1689857931475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:ulogic\|H8bdt6~0  " "Automatically promoted node cortexm3ds_logic:ulogic\|H8bdt6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689857931475 ""}  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 18284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689857931475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:ulogic\|Ik2nz6  " "Automatically promoted node cortexm3ds_logic:ulogic\|Ik2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689857931475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cortexm3ds_logic:ulogic\|H8bdt6~0 " "Destination node cortexm3ds_logic:ulogic\|H8bdt6~0" {  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 18284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689857931475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1689857931475 ""}  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 10537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689857931475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuresetn  " "Automatically promoted node cpuresetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689857931475 ""}  } { { "../RTL/CortexM3.v" "" { Text "D:/Desktop/CortexM3/RTL/CortexM3.v" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 15493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689857931475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:ulogic\|Ym2nz6  " "Automatically promoted node cortexm3ds_logic:ulogic\|Ym2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689857931476 ""}  } { { "../RTL/core/cortexm3ds_logic.v" "" { Text "D:/Desktop/CortexM3/RTL/core/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 0 { 0 ""} 0 10541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689857931476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1689857933339 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689857933358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689857933361 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689857933388 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689857933416 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1689857933454 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1689857934578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1689857934592 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1689857934592 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689857936340 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1689857936366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1689857939167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689857947869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1689857948051 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1689858039151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:31 " "Fitter placement operations ending: elapsed time is 00:01:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689858039152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1689858042143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Router estimated average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "62 X44_Y21 X54_Y31 " "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31" {  } { { "loc" "" { Generic "D:/Desktop/CortexM3/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31"} { { 12 { 0 ""} 44 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1689858062995 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1689858062995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1689858186480 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1689858186480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:22 " "Fitter routing operations ending: elapsed time is 00:02:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689858186486 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 50.58 " "Total time spent on timing analysis during the Fitter is 50.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1689858187188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689858187363 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689858190624 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689858190633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689858194626 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689858199106 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/CortexM3/Quartus/output_files/CortexM3.fit.smsg " "Generated suppressed messages file D:/Desktop/CortexM3/Quartus/output_files/CortexM3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1689858202428 ""}
