
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.1.288.0

// backanno -o FPGA_Intan_Driver_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset C:/Users/david/Desktop/WiFiHeadstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/promote.xml FPGA_Intan_Driver_impl_1.udb 
// Netlist created on Thu Feb  5 12:33:07 2026
// Netlist written on Thu Feb  5 12:33:24 2026
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top_level ( o_STM32_SPI4_CS_n, o_STM32_SPI4_Clk, o_STM32_SPI4_MOSI, 
                   CTRL0_IN, i_RHD2216_SPI_MISO, i_RHD2132_SPI_MISO, i_clk, 
                   o_reset, o_Controller_Mode, LED4_OUT, LED3_OUT, LED2_OUT, 
                   LED1_OUT, o_BOOST_ENABLE, o_RHD2216_SPI_CS_n, 
                   o_RHD2216_SPI_Clk, o_RHD2216_SPI_MOSI, o_RHD2132_SPI_CS_n, 
                   o_RHD2132_SPI_Clk, o_RHD2132_SPI_MOSI, i_STM32_SPI4_MISO, 
                   RGB1_OUT, RGB0_OUT, RGB2_OUT );
  input  CTRL0_IN, i_RHD2216_SPI_MISO, i_RHD2132_SPI_MISO, i_clk;
  output o_reset;
  output [3:0] o_Controller_Mode;
  output LED4_OUT, LED3_OUT, LED2_OUT, LED1_OUT, o_BOOST_ENABLE, 
         o_RHD2216_SPI_CS_n, o_RHD2216_SPI_Clk, o_RHD2216_SPI_MOSI, 
         o_RHD2132_SPI_CS_n, o_RHD2132_SPI_Clk, o_RHD2132_SPI_MOSI, 
         i_STM32_SPI4_MISO, RGB1_OUT, RGB0_OUT, RGB2_OUT;
  inout  o_STM32_SPI4_CS_n, o_STM32_SPI4_Clk, o_STM32_SPI4_MOSI;
  wire   \reset_counter_27__N_513[27] , n21428, n14853, \reset_counter[27] , 
         pll_clk_int, \reset_counter_27__N_513[26] , 
         \reset_counter_27__N_513[25] , n21425, \reset_counter[26] , n14851, 
         \reset_counter[25] , \reset_counter_27__N_513[24] , 
         \reset_counter_27__N_513[23] , n21422, \reset_counter[24] , n14849, 
         \reset_counter[23] , \reset_counter_27__N_513[22] , 
         \reset_counter_27__N_513[21] , n21419, \reset_counter[22] , n14847, 
         \reset_counter[21] , \reset_counter_27__N_513[20] , 
         \reset_counter_27__N_513[19] , n21416, \reset_counter[20] , n14845, 
         \reset_counter[19] , \reset_counter_27__N_513[18] , 
         \reset_counter_27__N_513[17] , n21413, \reset_counter[18] , n14843, 
         \reset_counter[17] , \reset_counter_27__N_513[16] , 
         \reset_counter_27__N_513[15] , n21410, \reset_counter[16] , n14841, 
         \reset_counter[15] , \reset_counter_27__N_513[14] , 
         \reset_counter_27__N_513[13] , n21407, \reset_counter[14] , n14839, 
         \reset_counter[13] , \reset_counter_27__N_513[12] , 
         \reset_counter_27__N_513[11] , n21404, \reset_counter[12] , n14837, 
         \reset_counter[11] , \reset_counter_27__N_513[10] , 
         \reset_counter_27__N_513[9] , n21401, \reset_counter[10] , n14835, 
         \reset_counter[9] , \reset_counter_27__N_513[8] , 
         \reset_counter_27__N_513[7] , n21398, \reset_counter[8] , n14833, 
         \reset_counter[7] , \reset_counter_27__N_513[6] , 
         \reset_counter_27__N_513[5] , n21395, \reset_counter[6] , n14831, 
         \reset_counter[5] , \reset_counter_27__N_513[4] , 
         \reset_counter_27__N_513[3] , n21392, \reset_counter[4] , n14829, 
         \reset_counter[3] , \reset_counter_27__N_513[2] , n144, n21389, 
         \reset_counter[2] , n14827, n27, n145, n21143, n28_adj_2235, n5382, 
         \Controller_inst.n21029 , \Controller_inst.NUM_DATA[17] , 
         \Controller_inst.n14655 , \Controller_inst.NUM_DATA[16] , 
         \Controller_inst.n33 , \Controller_inst.n35 , 
         \Controller_inst.n14657 , \Controller_inst.n21020 , 
         \Controller_inst.NUM_DATA[15] , \Controller_inst.n14653 , 
         \Controller_inst.NUM_DATA[14] , \Controller_inst.n29 , 
         \Controller_inst.n31 , \Controller_inst.n21254 , 
         \Controller_inst.full_cycle_count[12] , \Controller_inst.n14733 , 
         \Controller_inst.full_cycle_count[11] , \Controller_inst.n133[11] , 
         \Controller_inst.n133[12] , \Controller_inst.n14735 , 
         \Controller_inst.n21251 , \Controller_inst.full_cycle_count[10] , 
         \Controller_inst.n14731 , \Controller_inst.full_cycle_count[9] , 
         \Controller_inst.n133[9] , \Controller_inst.n133[10] , 
         \Controller_inst.n21011 , \Controller_inst.NUM_DATA[13] , 
         \Controller_inst.n14651 , \Controller_inst.NUM_DATA[12] , 
         \Controller_inst.n25 , \Controller_inst.n27_adj_2072 , 
         \Controller_inst.n21248 , \Controller_inst.full_cycle_count[8] , 
         \Controller_inst.n14729 , \Controller_inst.full_cycle_count[7] , 
         \Controller_inst.n133[7] , \Controller_inst.n133[8] , 
         \Controller_inst.n21002 , \Controller_inst.NUM_DATA[11] , 
         \Controller_inst.n14649 , \Controller_inst.NUM_DATA[10] , 
         \Controller_inst.n21 , \Controller_inst.n23 , 
         \Controller_inst.n21245 , \Controller_inst.full_cycle_count[6] , 
         \Controller_inst.n14727 , \Controller_inst.full_cycle_count[5] , 
         \Controller_inst.n133[5] , \Controller_inst.n133[6] , 
         \Controller_inst.n20993 , \Controller_inst.NUM_DATA[9] , 
         \Controller_inst.n14647 , \Controller_inst.NUM_DATA[8] , 
         \Controller_inst.n17 , \Controller_inst.n19 , 
         \Controller_inst.n21242 , \Controller_inst.full_cycle_count[4] , 
         \Controller_inst.n14725 , \Controller_inst.full_cycle_count[3] , 
         \Controller_inst.n133[3] , \Controller_inst.n133[4] , 
         \Controller_inst.n20984 , \Controller_inst.NUM_DATA[7] , 
         \Controller_inst.n14645 , \Controller_inst.NUM_DATA[6] , 
         \Controller_inst.n162[5] , \Controller_inst.n162[6] , 
         \Controller_inst.n21239 , \Controller_inst.full_cycle_count[2] , 
         \Controller_inst.n14723 , \Controller_inst.full_cycle_count[1] , 
         \Controller_inst.n133[1] , \Controller_inst.n133[2] , 
         \Controller_inst.n21326 , \Controller_inst.rhd_index[24] , 
         \Controller_inst.n14783 , \Controller_inst.rhd_index[23] , 
         \Controller_inst.n133_adj_2231[23] , 
         \Controller_inst.n133_adj_2231[24] , \Controller_inst.n14785 , 
         \Controller_inst.n21131 , \Controller_inst.full_cycle_count[0] , 
         VCC_net, \Controller_inst.n133[0] , \Controller_inst.n20966 , 
         \Controller_inst.NUM_DATA[3] , \Controller_inst.n14641 , 
         \Controller_inst.NUM_DATA[2] , \Controller_inst.n162[1] , 
         \Controller_inst.n162[2] , \Controller_inst.n14643 , 
         \Controller_inst.n20960 , \Controller_inst.NUM_DATA[1] , 
         \Controller_inst.n162[0] , \Controller_inst.n21323 , 
         \Controller_inst.rhd_index[22] , \Controller_inst.n14781 , 
         \Controller_inst.rhd_index[21] , \Controller_inst.n133_adj_2231[21] , 
         \Controller_inst.n133_adj_2231[22] , \Controller_inst.n21320 , 
         \Controller_inst.rhd_index[20] , \Controller_inst.n14779 , 
         \Controller_inst.rhd_index[19] , \Controller_inst.n133_adj_2231[19] , 
         \Controller_inst.n133_adj_2231[20] , \Controller_inst.n21317 , 
         \Controller_inst.rhd_index[18] , \Controller_inst.n14777 , 
         \Controller_inst.rhd_index[17] , \Controller_inst.n133_adj_2231[17] , 
         \Controller_inst.n133_adj_2231[18] , \Controller_inst.n21314 , 
         \Controller_inst.rhd_index[16] , \Controller_inst.n14775 , 
         \Controller_inst.rhd_index[15] , \Controller_inst.n133_adj_2231[15] , 
         \Controller_inst.n133_adj_2231[16] , \Controller_inst.n21311 , 
         \Controller_inst.rhd_index[14] , \Controller_inst.n14773 , 
         \Controller_inst.rhd_index[13] , \Controller_inst.n133_adj_2231[13] , 
         \Controller_inst.n133_adj_2231[14] , \Controller_inst.n21308 , 
         \Controller_inst.rhd_index[12] , \Controller_inst.n14771 , 
         \Controller_inst.rhd_index[11] , \Controller_inst.n133_adj_2231[11] , 
         \Controller_inst.n133_adj_2231[12] , \Controller_inst.n21305 , 
         \Controller_inst.rhd_index[10] , \Controller_inst.n14769 , 
         \Controller_inst.rhd_index[9] , \Controller_inst.n133_adj_2231[9] , 
         \Controller_inst.n133_adj_2231[10] , \Controller_inst.n21302 , 
         \Controller_inst.rhd_index[8] , \Controller_inst.n14767 , 
         \Controller_inst.rhd_index[7] , \Controller_inst.n133_adj_2231[7] , 
         \Controller_inst.n133_adj_2231[8] , \Controller_inst.n21299 , 
         \Controller_inst.rhd_index[6] , \Controller_inst.n14765 , 
         \Controller_inst.rhd_index[5] , \Controller_inst.n133_adj_2231[5] , 
         \Controller_inst.n133_adj_2231[6] , \Controller_inst.n21296 , 
         \Controller_inst.rhd_index[4] , \Controller_inst.n14763 , 
         \Controller_inst.rhd_index[3] , \Controller_inst.n133_adj_2231[3] , 
         \Controller_inst.n133_adj_2231[4] , \Controller_inst.n21293 , 
         \Controller_inst.rhd_index[2] , \Controller_inst.n14761 , 
         \Controller_inst.rhd_index[1] , \Controller_inst.n133_adj_2231[1] , 
         \Controller_inst.n133_adj_2231[2] , \Controller_inst.n21137 , 
         \Controller_inst.rhd_index[0] , \Controller_inst.n133_adj_2231[0] , 
         \Controller_inst.n21_2[3] , \Controller_inst.n21290 , 
         \Controller_inst.n14758 , \Controller_inst.data_array_send_count[3] , 
         \Controller_inst.n5425 , o_reset_c, \Controller_inst.n21_2[2] , 
         \Controller_inst.n21_2[1] , \Controller_inst.n21287 , 
         \Controller_inst.data_array_send_count[2] , \Controller_inst.n14756 , 
         \Controller_inst.data_array_send_count[1] , 
         \Controller_inst.n21_2[0] , \Controller_inst.n21134 , 
         \Controller_inst.data_array_send_count[0] , \Controller_inst.n11138 , 
         \Controller_inst.n21284 , \Controller_inst.n14753 , 
         \Controller_inst.full_cycle_count[31] , \Controller_inst.n133[31] , 
         \Controller_inst.n21281 , \Controller_inst.full_cycle_count[30] , 
         \Controller_inst.n14751 , \Controller_inst.full_cycle_count[29] , 
         \Controller_inst.n133[29] , \Controller_inst.n133[30] , 
         \Controller_inst.n21278 , \Controller_inst.full_cycle_count[28] , 
         \Controller_inst.n14749 , \Controller_inst.full_cycle_count[27] , 
         \Controller_inst.n133[27] , \Controller_inst.n133[28] , 
         \Controller_inst.n21275 , \Controller_inst.full_cycle_count[26] , 
         \Controller_inst.n14747 , \Controller_inst.full_cycle_count[25] , 
         \Controller_inst.n133[25] , \Controller_inst.n133[26] , 
         \Controller_inst.n21272 , \Controller_inst.full_cycle_count[24] , 
         \Controller_inst.n14745 , \Controller_inst.full_cycle_count[23] , 
         \Controller_inst.n133[23] , \Controller_inst.n133[24] , 
         \Controller_inst.n21269 , \Controller_inst.full_cycle_count[22] , 
         \Controller_inst.n14743 , \Controller_inst.full_cycle_count[21] , 
         \Controller_inst.n133[21] , \Controller_inst.n133[22] , 
         \Controller_inst.n21266 , \Controller_inst.full_cycle_count[20] , 
         \Controller_inst.n14741 , \Controller_inst.full_cycle_count[19] , 
         \Controller_inst.n133[19] , \Controller_inst.n133[20] , 
         \Controller_inst.n21263 , \Controller_inst.full_cycle_count[18] , 
         \Controller_inst.n14739 , \Controller_inst.full_cycle_count[17] , 
         \Controller_inst.n133[17] , \Controller_inst.n133[18] , 
         \Controller_inst.n21260 , \Controller_inst.full_cycle_count[16] , 
         \Controller_inst.n14737 , \Controller_inst.full_cycle_count[15] , 
         \Controller_inst.n133[15] , \Controller_inst.n133[16] , 
         \Controller_inst.n21257 , \Controller_inst.full_cycle_count[14] , 
         \Controller_inst.full_cycle_count[13] , \Controller_inst.n133[13] , 
         \Controller_inst.n133[14] , \Controller_inst.n21386 , 
         \Controller_inst.n14824 , \Controller_inst.stm32_counter[31] , 
         \Controller_inst.n133_adj_2233[31] , \Controller_inst.n21383 , 
         \Controller_inst.stm32_counter[30] , \Controller_inst.n14822 , 
         \Controller_inst.stm32_counter[29] , 
         \Controller_inst.n133_adj_2233[29] , 
         \Controller_inst.n133_adj_2233[30] , \Controller_inst.n21380 , 
         \Controller_inst.stm32_counter[28] , \Controller_inst.n14820 , 
         \Controller_inst.stm32_counter[27] , 
         \Controller_inst.n133_adj_2233[27] , 
         \Controller_inst.n133_adj_2233[28] , \Controller_inst.n21377 , 
         \Controller_inst.stm32_counter[26] , \Controller_inst.n14818 , 
         \Controller_inst.stm32_counter[25] , 
         \Controller_inst.n133_adj_2233[25] , 
         \Controller_inst.n133_adj_2233[26] , \Controller_inst.n21374 , 
         \Controller_inst.stm32_counter[24] , \Controller_inst.n14816 , 
         \Controller_inst.stm32_counter[23] , 
         \Controller_inst.n133_adj_2233[23] , 
         \Controller_inst.n133_adj_2233[24] , \Controller_inst.n21371 , 
         \Controller_inst.stm32_counter[22] , \Controller_inst.n14814 , 
         \Controller_inst.stm32_counter[21] , 
         \Controller_inst.n133_adj_2233[21] , 
         \Controller_inst.n133_adj_2233[22] , \Controller_inst.n21368 , 
         \Controller_inst.stm32_counter[20] , \Controller_inst.n14812 , 
         \Controller_inst.stm32_counter[19] , 
         \Controller_inst.n133_adj_2233[19] , 
         \Controller_inst.n133_adj_2233[20] , \Controller_inst.n21365 , 
         \Controller_inst.stm32_counter[18] , \Controller_inst.n14810 , 
         \Controller_inst.stm32_counter[17] , 
         \Controller_inst.n133_adj_2233[17] , 
         \Controller_inst.n133_adj_2233[18] , \Controller_inst.n21362 , 
         \Controller_inst.stm32_counter[16] , \Controller_inst.n14808 , 
         \Controller_inst.stm32_counter[15] , 
         \Controller_inst.n133_adj_2233[15] , 
         \Controller_inst.n133_adj_2233[16] , \Controller_inst.n21359 , 
         \Controller_inst.stm32_counter[14] , \Controller_inst.n14806 , 
         \Controller_inst.stm32_counter[13] , 
         \Controller_inst.n133_adj_2233[13] , 
         \Controller_inst.n133_adj_2233[14] , \Controller_inst.n21356 , 
         \Controller_inst.stm32_counter[12] , \Controller_inst.n14804 , 
         \Controller_inst.stm32_counter[11] , 
         \Controller_inst.n133_adj_2233[11] , 
         \Controller_inst.n133_adj_2233[12] , \Controller_inst.n21353 , 
         \Controller_inst.stm32_counter[10] , \Controller_inst.n14802 , 
         \Controller_inst.stm32_counter[9] , 
         \Controller_inst.n133_adj_2233[9] , 
         \Controller_inst.n133_adj_2233[10] , \Controller_inst.n21350 , 
         \Controller_inst.stm32_counter[8] , \Controller_inst.n14800 , 
         \Controller_inst.stm32_counter[7] , 
         \Controller_inst.n133_adj_2233[7] , 
         \Controller_inst.n133_adj_2233[8] , \Controller_inst.n21347 , 
         \Controller_inst.stm32_counter[6] , \Controller_inst.n14798 , 
         \Controller_inst.stm32_counter[5] , 
         \Controller_inst.n133_adj_2233[5] , 
         \Controller_inst.n133_adj_2233[6] , \Controller_inst.n21344 , 
         \Controller_inst.n28_adj_2224 , \Controller_inst.n14796 , 
         \Controller_inst.stm32_counter[3] , 
         \Controller_inst.n133_adj_2233[3] , 
         \Controller_inst.n133_adj_2233[4] , \Controller_inst.n21341 , 
         \Controller_inst.stm32_counter[2] , \Controller_inst.n14794 , 
         \Controller_inst.stm32_counter[1] , 
         \Controller_inst.n133_adj_2233[1] , 
         \Controller_inst.n133_adj_2233[2] , \Controller_inst.n20975 , 
         \Controller_inst.NUM_DATA[5] , \Controller_inst.NUM_DATA[4] , 
         \Controller_inst.n162[3] , \Controller_inst.n162[4] , 
         \Controller_inst.n21140 , \Controller_inst.stm32_counter[0] , 
         \Controller_inst.n133_adj_2233[0] , \Controller_inst.n21338 , 
         \Controller_inst.n14791 , \Controller_inst.rhd_index[31] , 
         \Controller_inst.n133_adj_2231[31] , \Controller_inst.n21092 , 
         \Controller_inst.NUM_DATA[31] , \Controller_inst.n14669 , 
         \Controller_inst.NUM_DATA[30] , \Controller_inst.n61 , 
         \Controller_inst.n162[30] , \Controller_inst.n21335 , 
         \Controller_inst.rhd_index[30] , \Controller_inst.n14789 , 
         \Controller_inst.rhd_index[29] , \Controller_inst.n133_adj_2231[29] , 
         \Controller_inst.n133_adj_2231[30] , \Controller_inst.n21083 , 
         \Controller_inst.NUM_DATA[29] , \Controller_inst.n14667 , 
         \Controller_inst.NUM_DATA[28] , \Controller_inst.n57 , 
         \Controller_inst.n59 , \Controller_inst.n21332 , 
         \Controller_inst.rhd_index[28] , \Controller_inst.n14787 , 
         \Controller_inst.rhd_index[27] , \Controller_inst.n133_adj_2231[27] , 
         \Controller_inst.n133_adj_2231[28] , \Controller_inst.n21074 , 
         \Controller_inst.NUM_DATA[27] , \Controller_inst.n14665 , 
         \Controller_inst.NUM_DATA[26] , \Controller_inst.n53 , 
         \Controller_inst.n55 , \Controller_inst.n21329 , 
         \Controller_inst.rhd_index[26] , \Controller_inst.rhd_index[25] , 
         \Controller_inst.n133_adj_2231[25] , 
         \Controller_inst.n133_adj_2231[26] , \Controller_inst.n21065 , 
         \Controller_inst.NUM_DATA[25] , \Controller_inst.n14663 , 
         \Controller_inst.NUM_DATA[24] , \Controller_inst.n49 , 
         \Controller_inst.n51 , \Controller_inst.n21056 , 
         \Controller_inst.NUM_DATA[23] , \Controller_inst.n14661 , 
         \Controller_inst.NUM_DATA[22] , \Controller_inst.n45 , 
         \Controller_inst.n47_adj_2101 , \Controller_inst.n21047 , 
         \Controller_inst.NUM_DATA[21] , \Controller_inst.n14659 , 
         \Controller_inst.NUM_DATA[20] , \Controller_inst.n41_adj_2103 , 
         \Controller_inst.n43_adj_2100 , \Controller_inst.n21038 , 
         \Controller_inst.NUM_DATA[19] , \Controller_inst.NUM_DATA[18] , 
         \Controller_inst.n37_adj_2104 , \Controller_inst.n39_adj_2106 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n21236 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n14719 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n21233 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n14717 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n21230 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n14715 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n21227 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n14713 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n21128 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.int_STM32_TX_Ready_N_2015 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n21152 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n14702 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n21149 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n14700 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n21146 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n14698 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n20939 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n13 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21173 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14635 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14637 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21167 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14631 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14633 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20954 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20948 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14618 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14620 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20945 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14616 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20936 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14614 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20933 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14612 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21176 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20951 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[10] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21170 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20930 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21164 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14695 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[6] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21161 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[5] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14693 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[4] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[6] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21158 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14691 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n20957 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21182 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14628 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21179 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14626 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] 
         , \Controller_inst.n37_2[3] , \Controller_inst.n37_2[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21155 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14624 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] 
         , \Controller_inst.n37_2[1] , \Controller_inst.n37_2[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21122 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] 
         , \Controller_inst.n37_2[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21224 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7233 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14709 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7235 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[6] 
         , maxfan_replicated_net_952, \Controller_inst.int_FIFO_COUNT[6] , 
         \Controller_inst.int_FIFO_COUNT[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21221 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7237 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14707 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7239 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[4] 
         , \Controller_inst.int_FIFO_COUNT[4] , 
         \Controller_inst.int_FIFO_COUNT[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21218 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7241 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14705 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7243 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[2] 
         , \Controller_inst.int_FIFO_COUNT[2] , 
         \Controller_inst.int_FIFO_COUNT[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21125 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7245 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7230 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21215 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14688 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21212 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14686 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21209 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14684 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21206 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14682 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21119 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21116 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14679 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21113 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14677 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21110 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14675 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21107 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14673 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21104 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] 
         , \CTRL0_IN_c.sig_000.FeedThruLUT , n1146, CTRL0_IN_c, n11266, 
         o_Controller_Mode_c_0, o_Controller_Mode_c_1, \n11266$n0 , 
         \n11266$n1 , n15926, 
         \Controller_inst.temp_buffer[155].sig_001.FeedThruLUT , 
         \Controller_inst.temp_buffer[155] , \Controller_inst.n5421 , 
         \Controller_inst.int_STM32_TX_Byte[155] , 
         \Controller_inst.temp_buffer[74].sig_1022.FeedThruLUT , 
         \Controller_inst.temp_buffer[73].sig_002.FeedThruLUT , 
         \Controller_inst.temp_buffer[74] , \Controller_inst.temp_buffer[73] , 
         \Controller_inst.int_STM32_TX_Byte[73] , 
         \Controller_inst.int_STM32_TX_Byte[74] , 
         \Controller_inst.temp_buffer[1].sig_1021.FeedThruLUT , 
         \Controller_inst.temp_buffer[0].sig_003.FeedThruLUT , 
         \Controller_inst.temp_buffer[1] , \Controller_inst.temp_buffer[0] , 
         \Controller_inst.int_STM32_TX_Byte[0] , 
         \Controller_inst.int_STM32_TX_Byte[1] , 
         \Controller_inst.int_FIFO_Q[1].sig_590.FeedThruLUT , 
         \Controller_inst.n15909 , \Controller_inst.int_FIFO_Q[1] , 
         \Controller_inst.n8715 , 
         \Controller_inst.temp_buffer[71].sig_008.FeedThruLUT , 
         \Controller_inst.temp_buffer[72].sig_004.FeedThruLUT , 
         \Controller_inst.temp_buffer[71] , \Controller_inst.temp_buffer[72] , 
         \Controller_inst.int_STM32_TX_Byte[72] , 
         \Controller_inst.int_STM32_TX_Byte[71] , 
         \Controller_inst.temp_buffer[153].sig_006.FeedThruLUT , 
         \Controller_inst.temp_buffer[154].sig_005.FeedThruLUT , 
         \Controller_inst.temp_buffer[153] , 
         \Controller_inst.temp_buffer[154] , 
         \Controller_inst.int_STM32_TX_Byte[154] , 
         \Controller_inst.int_STM32_TX_Byte[153] , 
         \Controller_inst.temp_buffer[151].sig_009.FeedThruLUT , 
         \Controller_inst.temp_buffer[152].sig_007.FeedThruLUT , 
         \Controller_inst.temp_buffer[151] , 
         \Controller_inst.temp_buffer[152] , 
         \Controller_inst.int_STM32_TX_Byte[152] , 
         \Controller_inst.int_STM32_TX_Byte[151] , 
         \Controller_inst.temp_buffer[69].sig_012.FeedThruLUT , 
         \Controller_inst.temp_buffer[70].sig_010.FeedThruLUT , 
         \Controller_inst.temp_buffer[69] , \Controller_inst.temp_buffer[70] , 
         \Controller_inst.int_STM32_TX_Byte[70] , 
         \Controller_inst.int_STM32_TX_Byte[69] , 
         \Controller_inst.temp_buffer[40].sig_1023.FeedThruLUT , 
         \Controller_inst.temp_buffer[41].sig_011.FeedThruLUT , 
         \Controller_inst.temp_buffer[40] , \Controller_inst.temp_buffer[41] , 
         \Controller_inst.int_STM32_TX_Byte[41] , 
         \Controller_inst.int_STM32_TX_Byte[40] , 
         \Controller_inst.temp_buffer[67].sig_014.FeedThruLUT , 
         \Controller_inst.temp_buffer[68].sig_013.FeedThruLUT , 
         \Controller_inst.temp_buffer[67] , \Controller_inst.temp_buffer[68] , 
         \Controller_inst.int_STM32_TX_Byte[68] , 
         \Controller_inst.int_STM32_TX_Byte[67] , 
         \Controller_inst.temp_buffer[65].sig_016.FeedThruLUT , 
         \Controller_inst.temp_buffer[66].sig_015.FeedThruLUT , 
         \Controller_inst.temp_buffer[65] , \Controller_inst.temp_buffer[66] , 
         \Controller_inst.int_STM32_TX_Byte[66] , 
         \Controller_inst.int_STM32_TX_Byte[65] , 
         \Controller_inst.temp_buffer[149].sig_019.FeedThruLUT , 
         \Controller_inst.temp_buffer[150].sig_017.FeedThruLUT , 
         \Controller_inst.temp_buffer[149] , 
         \Controller_inst.temp_buffer[150] , 
         \Controller_inst.int_STM32_TX_Byte[150] , 
         \Controller_inst.int_STM32_TX_Byte[149] , 
         \Controller_inst.temp_buffer[63].sig_020.FeedThruLUT , 
         \Controller_inst.temp_buffer[64].sig_018.FeedThruLUT , 
         \Controller_inst.temp_buffer[63] , \Controller_inst.temp_buffer[64] , 
         \Controller_inst.int_STM32_TX_Byte[64] , 
         \Controller_inst.int_STM32_TX_Byte[63] , 
         \Controller_inst.temp_buffer[61].sig_022.FeedThruLUT , 
         \Controller_inst.temp_buffer[62].sig_021.FeedThruLUT , 
         \Controller_inst.temp_buffer[61] , \Controller_inst.temp_buffer[62] , 
         \Controller_inst.int_STM32_TX_Byte[62] , 
         \Controller_inst.int_STM32_TX_Byte[61] , 
         \Controller_inst.temp_buffer[59].sig_024.FeedThruLUT , 
         \Controller_inst.temp_buffer[60].sig_023.FeedThruLUT , 
         \Controller_inst.temp_buffer[59] , \Controller_inst.temp_buffer[60] , 
         \Controller_inst.int_STM32_TX_Byte[60] , 
         \Controller_inst.int_STM32_TX_Byte[59] , \Controller_inst.n8469 , 
         \Controller_inst.n16061 , \Controller_inst.n16215 , 
         \Controller_inst.n8534 , \Controller_inst.n1218 , 
         \Controller_inst.first_packet , \Controller_inst.n16884 , 
         \Controller_inst.n1223[0] , \Controller_inst.n10_adj_2122 , n8727, 
         \stm32_state[0] , \stm32_state[1] , 
         \Controller_inst.temp_buffer[57].sig_026.FeedThruLUT , 
         \Controller_inst.temp_buffer[58].sig_025.FeedThruLUT , 
         \Controller_inst.temp_buffer[57] , \Controller_inst.temp_buffer[58] , 
         \Controller_inst.int_STM32_TX_Byte[58] , 
         \Controller_inst.int_STM32_TX_Byte[57] , 
         \Controller_inst.temp_buffer[55].sig_028.FeedThruLUT , 
         \Controller_inst.temp_buffer[56].sig_027.FeedThruLUT , 
         \Controller_inst.temp_buffer[55] , \Controller_inst.temp_buffer[56] , 
         \Controller_inst.int_STM32_TX_Byte[56] , 
         \Controller_inst.int_STM32_TX_Byte[55] , 
         \Controller_inst.temp_buffer[53].sig_032.FeedThruLUT , 
         \Controller_inst.temp_buffer[54].sig_029.FeedThruLUT , 
         \Controller_inst.temp_buffer[53] , \Controller_inst.temp_buffer[54] , 
         \Controller_inst.int_STM32_TX_Byte[54] , 
         \Controller_inst.int_STM32_TX_Byte[53] , 
         \Controller_inst.temp_buffer[156].sig_1643.FeedThruLUT , 
         \Controller_inst.temp_buffer[157].sig_030.FeedThruLUT , 
         \Controller_inst.temp_buffer[156] , 
         \Controller_inst.temp_buffer[157] , 
         \Controller_inst.int_STM32_TX_Byte[157] , 
         \Controller_inst.int_STM32_TX_Byte[156] , 
         \Controller_inst.temp_buffer[147].sig_043.FeedThruLUT , 
         \Controller_inst.temp_buffer[148].sig_031.FeedThruLUT , 
         \Controller_inst.temp_buffer[147] , 
         \Controller_inst.temp_buffer[148] , 
         \Controller_inst.int_STM32_TX_Byte[148] , 
         \Controller_inst.int_STM32_TX_Byte[147] , RGB1_OUT_c_N_2000, 
         RGB1_OUT_c, \Controller_inst.temp_buffer[52].sig_033.FeedThruLUT , 
         \Controller_inst.temp_buffer[52] , 
         \Controller_inst.int_STM32_TX_Byte[52] , 
         \Controller_inst.temp_buffer[50].sig_035.FeedThruLUT , 
         \Controller_inst.temp_buffer[51].sig_034.FeedThruLUT , 
         \Controller_inst.temp_buffer[50] , \Controller_inst.temp_buffer[51] , 
         \Controller_inst.int_STM32_TX_Byte[51] , 
         \Controller_inst.int_STM32_TX_Byte[50] , 
         \Controller_inst.temp_buffer[48].sig_037.FeedThruLUT , 
         \Controller_inst.temp_buffer[49].sig_036.FeedThruLUT , 
         \Controller_inst.temp_buffer[48] , \Controller_inst.temp_buffer[49] , 
         \Controller_inst.int_STM32_TX_Byte[49] , 
         \Controller_inst.int_STM32_TX_Byte[48] , 
         \Controller_inst.temp_buffer[46].sig_039.FeedThruLUT , 
         \Controller_inst.temp_buffer[47].sig_038.FeedThruLUT , 
         \Controller_inst.temp_buffer[46] , \Controller_inst.temp_buffer[47] , 
         \Controller_inst.int_STM32_TX_Byte[47] , 
         \Controller_inst.int_STM32_TX_Byte[46] , 
         \Controller_inst.temp_buffer[44].sig_041.FeedThruLUT , 
         \Controller_inst.temp_buffer[45].sig_040.FeedThruLUT , 
         \Controller_inst.temp_buffer[44] , \Controller_inst.temp_buffer[45] , 
         \Controller_inst.int_STM32_TX_Byte[45] , 
         \Controller_inst.int_STM32_TX_Byte[44] , 
         \Controller_inst.temp_buffer[42].sig_044.FeedThruLUT , 
         \Controller_inst.temp_buffer[43].sig_042.FeedThruLUT , 
         \Controller_inst.temp_buffer[42] , \Controller_inst.temp_buffer[43] , 
         \Controller_inst.int_STM32_TX_Byte[43] , 
         \Controller_inst.int_STM32_TX_Byte[42] , \Controller_inst.n11297 , 
         \Controller_inst.rhd_index[0].sig_045.FeedThruLUT , 
         \Controller_inst.n5429 , \Controller_inst.int_RHD_TX_Byte[8] , 
         \Controller_inst.int_RHD_TX_Byte[9] , 
         \Controller_inst.temp_buffer[145].sig_047.FeedThruLUT , 
         \Controller_inst.temp_buffer[146].sig_046.FeedThruLUT , 
         \Controller_inst.temp_buffer[145] , 
         \Controller_inst.temp_buffer[146] , 
         \Controller_inst.int_STM32_TX_Byte[146] , 
         \Controller_inst.int_STM32_TX_Byte[145] , \Controller_inst.n16123 , 
         \Controller_inst.n16109 , \rhd_state[0] , \rhd_state[1] , 
         int_RHD_TX_Ready, \Controller_inst.int_RHD_TX_DV , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10248 , n8513, 
         \Controller_inst.temp_buffer[144].sig_048.FeedThruLUT , 
         \Controller_inst.temp_buffer[144] , 
         \Controller_inst.int_STM32_TX_Byte[144] , 
         \Controller_inst.temp_buffer[142].sig_050.FeedThruLUT , 
         \Controller_inst.temp_buffer[143].sig_049.FeedThruLUT , 
         \Controller_inst.temp_buffer[142] , 
         \Controller_inst.temp_buffer[143] , 
         \Controller_inst.int_STM32_TX_Byte[143] , 
         \Controller_inst.int_STM32_TX_Byte[142] , \Controller_inst.n167[0] , 
         n7053, \Controller_inst.n3 , \Controller_inst.n167_adj_2232[1] , 
         \Controller_inst.n167_adj_2232[0] , n6997, 
         \Controller_inst.n2_adj_2085 , \Controller_inst.n167_adj_2234[0] , 
         n1228, \Controller_inst.n5423 , 
         \Controller_inst.temp_buffer[141].sig_051.FeedThruLUT , 
         \Controller_inst.temp_buffer[141] , 
         \Controller_inst.int_STM32_TX_Byte[141] , 
         \Controller_inst.temp_buffer[494].sig_053.FeedThruLUT , 
         \Controller_inst.temp_buffer[495].sig_052.FeedThruLUT , 
         \Controller_inst.temp_buffer[494] , 
         \Controller_inst.temp_buffer[495] , 
         \Controller_inst.temp_buffer[511] , 
         \Controller_inst.temp_buffer[510] , 
         \Controller_inst.temp_buffer[493].sig_054.FeedThruLUT , 
         \Controller_inst.temp_buffer[493] , 
         \Controller_inst.temp_buffer[509] , 
         \Controller_inst.temp_buffer[491].sig_056.FeedThruLUT , 
         \Controller_inst.temp_buffer[492].sig_055.FeedThruLUT , 
         \Controller_inst.temp_buffer[491] , 
         \Controller_inst.temp_buffer[492] , 
         \Controller_inst.temp_buffer[508] , 
         \Controller_inst.temp_buffer[507] , 
         \Controller_inst.temp_buffer[489].sig_058.FeedThruLUT , 
         \Controller_inst.temp_buffer[490].sig_057.FeedThruLUT , 
         \Controller_inst.temp_buffer[489] , 
         \Controller_inst.temp_buffer[490] , 
         \Controller_inst.temp_buffer[506] , 
         \Controller_inst.temp_buffer[505] , 
         \Controller_inst.temp_buffer[487].sig_060.FeedThruLUT , 
         \Controller_inst.temp_buffer[488].sig_059.FeedThruLUT , 
         \Controller_inst.temp_buffer[487] , 
         \Controller_inst.temp_buffer[488] , 
         \Controller_inst.temp_buffer[504] , 
         \Controller_inst.temp_buffer[503] , 
         \Controller_inst.temp_buffer[485].sig_062.FeedThruLUT , 
         \Controller_inst.temp_buffer[486].sig_061.FeedThruLUT , 
         \Controller_inst.temp_buffer[485] , 
         \Controller_inst.temp_buffer[486] , 
         \Controller_inst.temp_buffer[502] , 
         \Controller_inst.temp_buffer[501] , 
         \Controller_inst.temp_buffer[483].sig_064.FeedThruLUT , 
         \Controller_inst.temp_buffer[484].sig_063.FeedThruLUT , 
         \Controller_inst.temp_buffer[483] , 
         \Controller_inst.temp_buffer[484] , 
         \Controller_inst.temp_buffer[500] , 
         \Controller_inst.temp_buffer[499] , 
         \Controller_inst.temp_buffer[481].sig_066.FeedThruLUT , 
         \Controller_inst.temp_buffer[482].sig_065.FeedThruLUT , 
         \Controller_inst.temp_buffer[481] , 
         \Controller_inst.temp_buffer[482] , 
         \Controller_inst.temp_buffer[498] , 
         \Controller_inst.temp_buffer[497] , 
         \Controller_inst.temp_buffer[479].sig_068.FeedThruLUT , 
         \Controller_inst.temp_buffer[480].sig_067.FeedThruLUT , 
         \Controller_inst.temp_buffer[479] , 
         \Controller_inst.temp_buffer[480] , 
         \Controller_inst.temp_buffer[496] , 
         \Controller_inst.temp_buffer[477].sig_070.FeedThruLUT , 
         \Controller_inst.temp_buffer[478].sig_069.FeedThruLUT , 
         \Controller_inst.temp_buffer[477] , 
         \Controller_inst.temp_buffer[478] , 
         \Controller_inst.temp_buffer[475].sig_072.FeedThruLUT , 
         \Controller_inst.temp_buffer[476].sig_071.FeedThruLUT , 
         \Controller_inst.temp_buffer[475] , 
         \Controller_inst.temp_buffer[476] , 
         \Controller_inst.temp_buffer[473].sig_074.FeedThruLUT , 
         \Controller_inst.temp_buffer[474].sig_073.FeedThruLUT , 
         \Controller_inst.temp_buffer[473] , 
         \Controller_inst.temp_buffer[474] , 
         \Controller_inst.temp_buffer[471].sig_076.FeedThruLUT , 
         \Controller_inst.temp_buffer[472].sig_075.FeedThruLUT , 
         \Controller_inst.temp_buffer[471] , 
         \Controller_inst.temp_buffer[472] , 
         \Controller_inst.temp_buffer[469].sig_078.FeedThruLUT , 
         \Controller_inst.temp_buffer[470].sig_077.FeedThruLUT , 
         \Controller_inst.temp_buffer[469] , 
         \Controller_inst.temp_buffer[470] , 
         \Controller_inst.temp_buffer[467].sig_080.FeedThruLUT , 
         \Controller_inst.temp_buffer[468].sig_079.FeedThruLUT , 
         \Controller_inst.temp_buffer[467] , 
         \Controller_inst.temp_buffer[468] , 
         \Controller_inst.temp_buffer[465].sig_082.FeedThruLUT , 
         \Controller_inst.temp_buffer[466].sig_081.FeedThruLUT , 
         \Controller_inst.temp_buffer[465] , 
         \Controller_inst.temp_buffer[466] , 
         \Controller_inst.temp_buffer[463].sig_084.FeedThruLUT , 
         \Controller_inst.temp_buffer[464].sig_083.FeedThruLUT , 
         \Controller_inst.temp_buffer[463] , 
         \Controller_inst.temp_buffer[464] , 
         \Controller_inst.temp_buffer[461].sig_086.FeedThruLUT , 
         \Controller_inst.temp_buffer[462].sig_085.FeedThruLUT , 
         \Controller_inst.temp_buffer[461] , 
         \Controller_inst.temp_buffer[462] , 
         \Controller_inst.temp_buffer[459].sig_088.FeedThruLUT , 
         \Controller_inst.temp_buffer[460].sig_087.FeedThruLUT , 
         \Controller_inst.temp_buffer[459] , 
         \Controller_inst.temp_buffer[460] , 
         \Controller_inst.temp_buffer[457].sig_090.FeedThruLUT , 
         \Controller_inst.temp_buffer[458].sig_089.FeedThruLUT , 
         \Controller_inst.temp_buffer[457] , 
         \Controller_inst.temp_buffer[458] , 
         \Controller_inst.temp_buffer[455].sig_092.FeedThruLUT , 
         \Controller_inst.temp_buffer[456].sig_091.FeedThruLUT , 
         \Controller_inst.temp_buffer[455] , 
         \Controller_inst.temp_buffer[456] , 
         \Controller_inst.temp_buffer[453].sig_094.FeedThruLUT , 
         \Controller_inst.temp_buffer[454].sig_093.FeedThruLUT , 
         \Controller_inst.temp_buffer[453] , 
         \Controller_inst.temp_buffer[454] , 
         \Controller_inst.temp_buffer[451].sig_096.FeedThruLUT , 
         \Controller_inst.temp_buffer[452].sig_095.FeedThruLUT , 
         \Controller_inst.temp_buffer[451] , 
         \Controller_inst.temp_buffer[452] , 
         \Controller_inst.temp_buffer[449].sig_098.FeedThruLUT , 
         \Controller_inst.temp_buffer[450].sig_097.FeedThruLUT , 
         \Controller_inst.temp_buffer[449] , 
         \Controller_inst.temp_buffer[450] , 
         \Controller_inst.temp_buffer[447].sig_100.FeedThruLUT , 
         \Controller_inst.temp_buffer[448].sig_099.FeedThruLUT , 
         \Controller_inst.temp_buffer[447] , 
         \Controller_inst.temp_buffer[448] , 
         \Controller_inst.temp_buffer[445].sig_102.FeedThruLUT , 
         \Controller_inst.temp_buffer[446].sig_101.FeedThruLUT , 
         \Controller_inst.temp_buffer[445] , 
         \Controller_inst.temp_buffer[446] , 
         \Controller_inst.temp_buffer[443].sig_104.FeedThruLUT , 
         \Controller_inst.temp_buffer[444].sig_103.FeedThruLUT , 
         \Controller_inst.temp_buffer[443] , 
         \Controller_inst.temp_buffer[444] , 
         \Controller_inst.temp_buffer[441].sig_106.FeedThruLUT , 
         \Controller_inst.temp_buffer[442].sig_105.FeedThruLUT , 
         \Controller_inst.temp_buffer[441] , 
         \Controller_inst.temp_buffer[442] , 
         \Controller_inst.temp_buffer[439].sig_108.FeedThruLUT , 
         \Controller_inst.temp_buffer[440].sig_107.FeedThruLUT , 
         \Controller_inst.temp_buffer[439] , 
         \Controller_inst.temp_buffer[440] , 
         \Controller_inst.temp_buffer[437].sig_110.FeedThruLUT , 
         \Controller_inst.temp_buffer[438].sig_109.FeedThruLUT , 
         \Controller_inst.temp_buffer[437] , 
         \Controller_inst.temp_buffer[438] , 
         \Controller_inst.temp_buffer[435].sig_112.FeedThruLUT , 
         \Controller_inst.temp_buffer[436].sig_111.FeedThruLUT , 
         \Controller_inst.temp_buffer[435] , 
         \Controller_inst.temp_buffer[436] , 
         \Controller_inst.temp_buffer[433].sig_114.FeedThruLUT , 
         \Controller_inst.temp_buffer[434].sig_113.FeedThruLUT , 
         \Controller_inst.temp_buffer[433] , 
         \Controller_inst.temp_buffer[434] , 
         \Controller_inst.temp_buffer[431].sig_116.FeedThruLUT , 
         \Controller_inst.temp_buffer[432].sig_115.FeedThruLUT , 
         \Controller_inst.temp_buffer[431] , 
         \Controller_inst.temp_buffer[432] , 
         \Controller_inst.temp_buffer[429].sig_118.FeedThruLUT , 
         \Controller_inst.temp_buffer[430].sig_117.FeedThruLUT , 
         \Controller_inst.temp_buffer[429] , 
         \Controller_inst.temp_buffer[430] , 
         \Controller_inst.temp_buffer[427].sig_120.FeedThruLUT , 
         \Controller_inst.temp_buffer[428].sig_119.FeedThruLUT , 
         \Controller_inst.temp_buffer[427] , 
         \Controller_inst.temp_buffer[428] , 
         \Controller_inst.temp_buffer[425].sig_122.FeedThruLUT , 
         \Controller_inst.temp_buffer[426].sig_121.FeedThruLUT , 
         \Controller_inst.temp_buffer[425] , 
         \Controller_inst.temp_buffer[426] , 
         \Controller_inst.temp_buffer[423].sig_124.FeedThruLUT , 
         \Controller_inst.temp_buffer[424].sig_123.FeedThruLUT , 
         \Controller_inst.temp_buffer[423] , 
         \Controller_inst.temp_buffer[424] , 
         \Controller_inst.temp_buffer[421].sig_126.FeedThruLUT , 
         \Controller_inst.temp_buffer[422].sig_125.FeedThruLUT , 
         \Controller_inst.temp_buffer[421] , 
         \Controller_inst.temp_buffer[422] , 
         \Controller_inst.temp_buffer[419].sig_128.FeedThruLUT , 
         \Controller_inst.temp_buffer[420].sig_127.FeedThruLUT , 
         \Controller_inst.temp_buffer[419] , 
         \Controller_inst.temp_buffer[420] , 
         \Controller_inst.temp_buffer[417].sig_130.FeedThruLUT , 
         \Controller_inst.temp_buffer[418].sig_129.FeedThruLUT , 
         \Controller_inst.temp_buffer[417] , 
         \Controller_inst.temp_buffer[418] , 
         \Controller_inst.temp_buffer[415].sig_132.FeedThruLUT , 
         \Controller_inst.temp_buffer[416].sig_131.FeedThruLUT , 
         \Controller_inst.temp_buffer[415] , 
         \Controller_inst.temp_buffer[416] , 
         \Controller_inst.temp_buffer[413].sig_134.FeedThruLUT , 
         \Controller_inst.temp_buffer[414].sig_133.FeedThruLUT , 
         \Controller_inst.temp_buffer[413] , 
         \Controller_inst.temp_buffer[414] , 
         \Controller_inst.temp_buffer[411].sig_136.FeedThruLUT , 
         \Controller_inst.temp_buffer[412].sig_135.FeedThruLUT , 
         \Controller_inst.temp_buffer[411] , 
         \Controller_inst.temp_buffer[412] , 
         \Controller_inst.temp_buffer[409].sig_138.FeedThruLUT , 
         \Controller_inst.temp_buffer[410].sig_137.FeedThruLUT , 
         \Controller_inst.temp_buffer[409] , 
         \Controller_inst.temp_buffer[410] , 
         \Controller_inst.temp_buffer[407].sig_140.FeedThruLUT , 
         \Controller_inst.temp_buffer[408].sig_139.FeedThruLUT , 
         \Controller_inst.temp_buffer[407] , 
         \Controller_inst.temp_buffer[408] , 
         \Controller_inst.temp_buffer[405].sig_142.FeedThruLUT , 
         \Controller_inst.temp_buffer[406].sig_141.FeedThruLUT , 
         \Controller_inst.temp_buffer[405] , 
         \Controller_inst.temp_buffer[406] , 
         \Controller_inst.temp_buffer[403].sig_144.FeedThruLUT , 
         \Controller_inst.temp_buffer[404].sig_143.FeedThruLUT , 
         \Controller_inst.temp_buffer[403] , 
         \Controller_inst.temp_buffer[404] , 
         \Controller_inst.temp_buffer[401].sig_146.FeedThruLUT , 
         \Controller_inst.temp_buffer[402].sig_145.FeedThruLUT , 
         \Controller_inst.temp_buffer[401] , 
         \Controller_inst.temp_buffer[402] , 
         \Controller_inst.temp_buffer[399].sig_148.FeedThruLUT , 
         \Controller_inst.temp_buffer[400].sig_147.FeedThruLUT , 
         \Controller_inst.temp_buffer[399] , 
         \Controller_inst.temp_buffer[400] , 
         \Controller_inst.temp_buffer[397].sig_150.FeedThruLUT , 
         \Controller_inst.temp_buffer[398].sig_149.FeedThruLUT , 
         \Controller_inst.temp_buffer[397] , 
         \Controller_inst.temp_buffer[398] , 
         \Controller_inst.temp_buffer[395].sig_152.FeedThruLUT , 
         \Controller_inst.temp_buffer[396].sig_151.FeedThruLUT , 
         \Controller_inst.temp_buffer[395] , 
         \Controller_inst.temp_buffer[396] , 
         \Controller_inst.temp_buffer[393].sig_154.FeedThruLUT , 
         \Controller_inst.temp_buffer[394].sig_153.FeedThruLUT , 
         \Controller_inst.temp_buffer[393] , 
         \Controller_inst.temp_buffer[394] , 
         \Controller_inst.temp_buffer[391].sig_156.FeedThruLUT , 
         \Controller_inst.temp_buffer[392].sig_155.FeedThruLUT , 
         \Controller_inst.temp_buffer[391] , 
         \Controller_inst.temp_buffer[392] , 
         \Controller_inst.temp_buffer[389].sig_158.FeedThruLUT , 
         \Controller_inst.temp_buffer[390].sig_157.FeedThruLUT , 
         \Controller_inst.temp_buffer[389] , 
         \Controller_inst.temp_buffer[390] , 
         \Controller_inst.temp_buffer[387].sig_160.FeedThruLUT , 
         \Controller_inst.temp_buffer[388].sig_159.FeedThruLUT , 
         \Controller_inst.temp_buffer[387] , 
         \Controller_inst.temp_buffer[388] , 
         \Controller_inst.temp_buffer[385].sig_162.FeedThruLUT , 
         \Controller_inst.temp_buffer[386].sig_161.FeedThruLUT , 
         \Controller_inst.temp_buffer[385] , 
         \Controller_inst.temp_buffer[386] , 
         \Controller_inst.temp_buffer[383].sig_164.FeedThruLUT , 
         \Controller_inst.temp_buffer[384].sig_163.FeedThruLUT , 
         \Controller_inst.temp_buffer[383] , 
         \Controller_inst.temp_buffer[384] , 
         \Controller_inst.temp_buffer[381].sig_166.FeedThruLUT , 
         \Controller_inst.temp_buffer[382].sig_165.FeedThruLUT , 
         \Controller_inst.temp_buffer[381] , 
         \Controller_inst.temp_buffer[382] , 
         \Controller_inst.temp_buffer[379].sig_168.FeedThruLUT , 
         \Controller_inst.temp_buffer[380].sig_167.FeedThruLUT , 
         \Controller_inst.temp_buffer[379] , 
         \Controller_inst.temp_buffer[380] , 
         \Controller_inst.temp_buffer[377].sig_170.FeedThruLUT , 
         \Controller_inst.temp_buffer[378].sig_169.FeedThruLUT , 
         \Controller_inst.temp_buffer[377] , 
         \Controller_inst.temp_buffer[378] , 
         \Controller_inst.temp_buffer[375].sig_172.FeedThruLUT , 
         \Controller_inst.temp_buffer[376].sig_171.FeedThruLUT , 
         \Controller_inst.temp_buffer[375] , 
         \Controller_inst.temp_buffer[376] , 
         \Controller_inst.temp_buffer[373].sig_174.FeedThruLUT , 
         \Controller_inst.temp_buffer[374].sig_173.FeedThruLUT , 
         \Controller_inst.temp_buffer[373] , 
         \Controller_inst.temp_buffer[374] , 
         \Controller_inst.temp_buffer[371].sig_176.FeedThruLUT , 
         \Controller_inst.temp_buffer[372].sig_175.FeedThruLUT , 
         \Controller_inst.temp_buffer[371] , 
         \Controller_inst.temp_buffer[372] , 
         \Controller_inst.temp_buffer[369].sig_178.FeedThruLUT , 
         \Controller_inst.temp_buffer[370].sig_177.FeedThruLUT , 
         \Controller_inst.temp_buffer[369] , 
         \Controller_inst.temp_buffer[370] , 
         \Controller_inst.temp_buffer[367].sig_180.FeedThruLUT , 
         \Controller_inst.temp_buffer[368].sig_179.FeedThruLUT , 
         \Controller_inst.temp_buffer[367] , 
         \Controller_inst.temp_buffer[368] , 
         \Controller_inst.temp_buffer[365].sig_182.FeedThruLUT , 
         \Controller_inst.temp_buffer[366].sig_181.FeedThruLUT , 
         \Controller_inst.temp_buffer[365] , 
         \Controller_inst.temp_buffer[366] , 
         \Controller_inst.temp_buffer[363].sig_184.FeedThruLUT , 
         \Controller_inst.temp_buffer[364].sig_183.FeedThruLUT , 
         \Controller_inst.temp_buffer[363] , 
         \Controller_inst.temp_buffer[364] , 
         \Controller_inst.temp_buffer[361].sig_186.FeedThruLUT , 
         \Controller_inst.temp_buffer[362].sig_185.FeedThruLUT , 
         \Controller_inst.temp_buffer[361] , 
         \Controller_inst.temp_buffer[362] , 
         \Controller_inst.temp_buffer[359].sig_188.FeedThruLUT , 
         \Controller_inst.temp_buffer[360].sig_187.FeedThruLUT , 
         \Controller_inst.temp_buffer[359] , 
         \Controller_inst.temp_buffer[360] , 
         \Controller_inst.temp_buffer[357].sig_190.FeedThruLUT , 
         \Controller_inst.temp_buffer[358].sig_189.FeedThruLUT , 
         \Controller_inst.temp_buffer[357] , 
         \Controller_inst.temp_buffer[358] , 
         \Controller_inst.temp_buffer[355].sig_192.FeedThruLUT , 
         \Controller_inst.temp_buffer[356].sig_191.FeedThruLUT , 
         \Controller_inst.temp_buffer[355] , 
         \Controller_inst.temp_buffer[356] , 
         \Controller_inst.temp_buffer[353].sig_194.FeedThruLUT , 
         \Controller_inst.temp_buffer[354].sig_193.FeedThruLUT , 
         \Controller_inst.temp_buffer[353] , 
         \Controller_inst.temp_buffer[354] , 
         \Controller_inst.temp_buffer[351].sig_196.FeedThruLUT , 
         \Controller_inst.temp_buffer[352].sig_195.FeedThruLUT , 
         \Controller_inst.temp_buffer[351] , 
         \Controller_inst.temp_buffer[352] , 
         \Controller_inst.temp_buffer[349].sig_198.FeedThruLUT , 
         \Controller_inst.temp_buffer[350].sig_197.FeedThruLUT , 
         \Controller_inst.temp_buffer[349] , 
         \Controller_inst.temp_buffer[350] , 
         \Controller_inst.temp_buffer[347].sig_200.FeedThruLUT , 
         \Controller_inst.temp_buffer[348].sig_199.FeedThruLUT , 
         \Controller_inst.temp_buffer[347] , 
         \Controller_inst.temp_buffer[348] , 
         \Controller_inst.temp_buffer[345].sig_202.FeedThruLUT , 
         \Controller_inst.temp_buffer[346].sig_201.FeedThruLUT , 
         \Controller_inst.temp_buffer[345] , 
         \Controller_inst.temp_buffer[346] , 
         \Controller_inst.temp_buffer[343].sig_204.FeedThruLUT , 
         \Controller_inst.temp_buffer[344].sig_203.FeedThruLUT , 
         \Controller_inst.temp_buffer[343] , 
         \Controller_inst.temp_buffer[344] , 
         \Controller_inst.temp_buffer[341].sig_206.FeedThruLUT , 
         \Controller_inst.temp_buffer[342].sig_205.FeedThruLUT , 
         \Controller_inst.temp_buffer[341] , 
         \Controller_inst.temp_buffer[342] , 
         \Controller_inst.temp_buffer[339].sig_208.FeedThruLUT , 
         \Controller_inst.temp_buffer[340].sig_207.FeedThruLUT , 
         \Controller_inst.temp_buffer[339] , 
         \Controller_inst.temp_buffer[340] , 
         \Controller_inst.temp_buffer[337].sig_210.FeedThruLUT , 
         \Controller_inst.temp_buffer[338].sig_209.FeedThruLUT , 
         \Controller_inst.temp_buffer[337] , 
         \Controller_inst.temp_buffer[338] , 
         \Controller_inst.temp_buffer[335].sig_212.FeedThruLUT , 
         \Controller_inst.temp_buffer[336].sig_211.FeedThruLUT , 
         \Controller_inst.temp_buffer[335] , 
         \Controller_inst.temp_buffer[336] , 
         \Controller_inst.temp_buffer[333].sig_214.FeedThruLUT , 
         \Controller_inst.temp_buffer[334].sig_213.FeedThruLUT , 
         \Controller_inst.temp_buffer[333] , 
         \Controller_inst.temp_buffer[334] , 
         \Controller_inst.temp_buffer[331].sig_216.FeedThruLUT , 
         \Controller_inst.temp_buffer[332].sig_215.FeedThruLUT , 
         \Controller_inst.temp_buffer[331] , 
         \Controller_inst.temp_buffer[332] , 
         \Controller_inst.temp_buffer[329].sig_218.FeedThruLUT , 
         \Controller_inst.temp_buffer[330].sig_217.FeedThruLUT , 
         \Controller_inst.temp_buffer[329] , 
         \Controller_inst.temp_buffer[330] , 
         \Controller_inst.temp_buffer[327].sig_220.FeedThruLUT , 
         \Controller_inst.temp_buffer[328].sig_219.FeedThruLUT , 
         \Controller_inst.temp_buffer[327] , 
         \Controller_inst.temp_buffer[328] , 
         \Controller_inst.temp_buffer[325].sig_222.FeedThruLUT , 
         \Controller_inst.temp_buffer[326].sig_221.FeedThruLUT , 
         \Controller_inst.temp_buffer[325] , 
         \Controller_inst.temp_buffer[326] , 
         \Controller_inst.temp_buffer[323].sig_224.FeedThruLUT , 
         \Controller_inst.temp_buffer[324].sig_223.FeedThruLUT , 
         \Controller_inst.temp_buffer[323] , 
         \Controller_inst.temp_buffer[324] , 
         \Controller_inst.temp_buffer[321].sig_226.FeedThruLUT , 
         \Controller_inst.temp_buffer[322].sig_225.FeedThruLUT , 
         \Controller_inst.temp_buffer[321] , 
         \Controller_inst.temp_buffer[322] , 
         \Controller_inst.temp_buffer[319].sig_228.FeedThruLUT , 
         \Controller_inst.temp_buffer[320].sig_227.FeedThruLUT , 
         \Controller_inst.temp_buffer[319] , 
         \Controller_inst.temp_buffer[320] , 
         \Controller_inst.temp_buffer[317].sig_230.FeedThruLUT , 
         \Controller_inst.temp_buffer[318].sig_229.FeedThruLUT , 
         \Controller_inst.temp_buffer[317] , 
         \Controller_inst.temp_buffer[318] , 
         \Controller_inst.temp_buffer[315].sig_232.FeedThruLUT , 
         \Controller_inst.temp_buffer[316].sig_231.FeedThruLUT , 
         \Controller_inst.temp_buffer[315] , 
         \Controller_inst.temp_buffer[316] , 
         \Controller_inst.temp_buffer[313].sig_234.FeedThruLUT , 
         \Controller_inst.temp_buffer[314].sig_233.FeedThruLUT , 
         \Controller_inst.temp_buffer[313] , 
         \Controller_inst.temp_buffer[314] , 
         \Controller_inst.temp_buffer[311].sig_236.FeedThruLUT , 
         \Controller_inst.temp_buffer[312].sig_235.FeedThruLUT , 
         \Controller_inst.temp_buffer[311] , 
         \Controller_inst.temp_buffer[312] , 
         \Controller_inst.temp_buffer[309].sig_238.FeedThruLUT , 
         \Controller_inst.temp_buffer[310].sig_237.FeedThruLUT , 
         \Controller_inst.temp_buffer[309] , 
         \Controller_inst.temp_buffer[310] , 
         \Controller_inst.temp_buffer[307].sig_240.FeedThruLUT , 
         \Controller_inst.temp_buffer[308].sig_239.FeedThruLUT , 
         \Controller_inst.temp_buffer[307] , 
         \Controller_inst.temp_buffer[308] , 
         \Controller_inst.temp_buffer[305].sig_242.FeedThruLUT , 
         \Controller_inst.temp_buffer[306].sig_241.FeedThruLUT , 
         \Controller_inst.temp_buffer[305] , 
         \Controller_inst.temp_buffer[306] , 
         \Controller_inst.temp_buffer[303].sig_244.FeedThruLUT , 
         \Controller_inst.temp_buffer[304].sig_243.FeedThruLUT , 
         \Controller_inst.temp_buffer[303] , 
         \Controller_inst.temp_buffer[304] , 
         \Controller_inst.temp_buffer[301].sig_246.FeedThruLUT , 
         \Controller_inst.temp_buffer[302].sig_245.FeedThruLUT , 
         \Controller_inst.temp_buffer[301] , 
         \Controller_inst.temp_buffer[302] , 
         \Controller_inst.temp_buffer[299].sig_248.FeedThruLUT , 
         \Controller_inst.temp_buffer[300].sig_247.FeedThruLUT , 
         \Controller_inst.temp_buffer[299] , 
         \Controller_inst.temp_buffer[300] , 
         \Controller_inst.temp_buffer[297].sig_250.FeedThruLUT , 
         \Controller_inst.temp_buffer[298].sig_249.FeedThruLUT , 
         \Controller_inst.temp_buffer[297] , 
         \Controller_inst.temp_buffer[298] , 
         \Controller_inst.temp_buffer[295].sig_252.FeedThruLUT , 
         \Controller_inst.temp_buffer[296].sig_251.FeedThruLUT , 
         \Controller_inst.temp_buffer[295] , 
         \Controller_inst.temp_buffer[296] , 
         \Controller_inst.temp_buffer[293].sig_254.FeedThruLUT , 
         \Controller_inst.temp_buffer[294].sig_253.FeedThruLUT , 
         \Controller_inst.temp_buffer[293] , 
         \Controller_inst.temp_buffer[294] , 
         \Controller_inst.temp_buffer[291].sig_256.FeedThruLUT , 
         \Controller_inst.temp_buffer[292].sig_255.FeedThruLUT , 
         \Controller_inst.temp_buffer[291] , 
         \Controller_inst.temp_buffer[292] , 
         \Controller_inst.temp_buffer[289].sig_258.FeedThruLUT , 
         \Controller_inst.temp_buffer[290].sig_257.FeedThruLUT , 
         \Controller_inst.temp_buffer[289] , 
         \Controller_inst.temp_buffer[290] , 
         \Controller_inst.temp_buffer[287].sig_260.FeedThruLUT , 
         \Controller_inst.temp_buffer[288].sig_259.FeedThruLUT , 
         \Controller_inst.temp_buffer[287] , 
         \Controller_inst.temp_buffer[288] , 
         \Controller_inst.temp_buffer[285].sig_262.FeedThruLUT , 
         \Controller_inst.temp_buffer[286].sig_261.FeedThruLUT , 
         \Controller_inst.temp_buffer[285] , 
         \Controller_inst.temp_buffer[286] , 
         \Controller_inst.temp_buffer[283].sig_264.FeedThruLUT , 
         \Controller_inst.temp_buffer[284].sig_263.FeedThruLUT , 
         \Controller_inst.temp_buffer[283] , 
         \Controller_inst.temp_buffer[284] , 
         \Controller_inst.temp_buffer[281].sig_266.FeedThruLUT , 
         \Controller_inst.temp_buffer[282].sig_265.FeedThruLUT , 
         \Controller_inst.temp_buffer[281] , 
         \Controller_inst.temp_buffer[282] , 
         \Controller_inst.temp_buffer[140].sig_267.FeedThruLUT , 
         \Controller_inst.temp_buffer[140] , 
         \Controller_inst.int_STM32_TX_Byte[140] , 
         \Controller_inst.temp_buffer[279].sig_270.FeedThruLUT , 
         \Controller_inst.temp_buffer[280].sig_268.FeedThruLUT , 
         \Controller_inst.temp_buffer[279] , 
         \Controller_inst.temp_buffer[280] , 
         \Controller_inst.temp_buffer[139].sig_269.FeedThruLUT , 
         \Controller_inst.temp_buffer[139] , 
         \Controller_inst.int_STM32_TX_Byte[139] , 
         \Controller_inst.temp_buffer[278].sig_271.FeedThruLUT , 
         \Controller_inst.temp_buffer[278] , 
         \Controller_inst.temp_buffer[277].sig_272.FeedThruLUT , 
         \Controller_inst.temp_buffer[277] , 
         \Controller_inst.temp_buffer[275].sig_274.FeedThruLUT , 
         \Controller_inst.temp_buffer[276].sig_273.FeedThruLUT , 
         \Controller_inst.temp_buffer[275] , 
         \Controller_inst.temp_buffer[276] , 
         \Controller_inst.temp_buffer[273].sig_276.FeedThruLUT , 
         \Controller_inst.temp_buffer[274].sig_275.FeedThruLUT , 
         \Controller_inst.temp_buffer[273] , 
         \Controller_inst.temp_buffer[274] , 
         \Controller_inst.temp_buffer[271].sig_278.FeedThruLUT , 
         \Controller_inst.temp_buffer[272].sig_277.FeedThruLUT , 
         \Controller_inst.temp_buffer[271] , 
         \Controller_inst.temp_buffer[272] , 
         \Controller_inst.temp_buffer[269].sig_280.FeedThruLUT , 
         \Controller_inst.temp_buffer[270].sig_279.FeedThruLUT , 
         \Controller_inst.temp_buffer[269] , 
         \Controller_inst.temp_buffer[270] , 
         \Controller_inst.temp_buffer[267].sig_282.FeedThruLUT , 
         \Controller_inst.temp_buffer[268].sig_281.FeedThruLUT , 
         \Controller_inst.temp_buffer[267] , 
         \Controller_inst.temp_buffer[268] , 
         \Controller_inst.temp_buffer[265].sig_284.FeedThruLUT , 
         \Controller_inst.temp_buffer[266].sig_283.FeedThruLUT , 
         \Controller_inst.temp_buffer[265] , 
         \Controller_inst.temp_buffer[266] , 
         \Controller_inst.temp_buffer[263].sig_286.FeedThruLUT , 
         \Controller_inst.temp_buffer[264].sig_285.FeedThruLUT , 
         \Controller_inst.temp_buffer[263] , 
         \Controller_inst.temp_buffer[264] , 
         \Controller_inst.temp_buffer[261].sig_288.FeedThruLUT , 
         \Controller_inst.temp_buffer[262].sig_287.FeedThruLUT , 
         \Controller_inst.temp_buffer[261] , 
         \Controller_inst.temp_buffer[262] , 
         \Controller_inst.temp_buffer[259].sig_290.FeedThruLUT , 
         \Controller_inst.temp_buffer[260].sig_289.FeedThruLUT , 
         \Controller_inst.temp_buffer[259] , 
         \Controller_inst.temp_buffer[260] , 
         \Controller_inst.temp_buffer[257].sig_292.FeedThruLUT , 
         \Controller_inst.temp_buffer[258].sig_291.FeedThruLUT , 
         \Controller_inst.temp_buffer[257] , 
         \Controller_inst.temp_buffer[258] , 
         \Controller_inst.temp_buffer[138].sig_293.FeedThruLUT , 
         \Controller_inst.temp_buffer[138] , 
         \Controller_inst.int_STM32_TX_Byte[138] , 
         \Controller_inst.temp_buffer[255].sig_296.FeedThruLUT , 
         \Controller_inst.temp_buffer[256].sig_294.FeedThruLUT , 
         \Controller_inst.temp_buffer[255] , 
         \Controller_inst.temp_buffer[256] , 
         \Controller_inst.temp_buffer[137].sig_295.FeedThruLUT , 
         \Controller_inst.temp_buffer[137] , 
         \Controller_inst.int_STM32_TX_Byte[137] , 
         \Controller_inst.temp_buffer[135].sig_299.FeedThruLUT , 
         \Controller_inst.temp_buffer[136].sig_297.FeedThruLUT , 
         \Controller_inst.temp_buffer[135] , 
         \Controller_inst.temp_buffer[136] , 
         \Controller_inst.int_STM32_TX_Byte[136] , 
         \Controller_inst.int_STM32_TX_Byte[135] , 
         \Controller_inst.temp_buffer[253].sig_300.FeedThruLUT , 
         \Controller_inst.temp_buffer[254].sig_298.FeedThruLUT , 
         \Controller_inst.temp_buffer[253] , 
         \Controller_inst.temp_buffer[254] , 
         \Controller_inst.temp_buffer[236].sig_317.FeedThruLUT , 
         \Controller_inst.temp_buffer[252].sig_301.FeedThruLUT , 
         \Controller_inst.temp_buffer[236] , 
         \Controller_inst.temp_buffer[252] , 
         \Controller_inst.temp_buffer[235].sig_318.FeedThruLUT , 
         \Controller_inst.temp_buffer[251].sig_302.FeedThruLUT , 
         \Controller_inst.temp_buffer[235] , 
         \Controller_inst.temp_buffer[251] , 
         \Controller_inst.temp_buffer[249].sig_304.FeedThruLUT , 
         \Controller_inst.temp_buffer[250].sig_303.FeedThruLUT , 
         \Controller_inst.temp_buffer[249] , 
         \Controller_inst.temp_buffer[250] , 
         \Controller_inst.temp_buffer[247].sig_306.FeedThruLUT , 
         \Controller_inst.temp_buffer[248].sig_305.FeedThruLUT , 
         \Controller_inst.temp_buffer[247] , 
         \Controller_inst.temp_buffer[248] , 
         \Controller_inst.temp_buffer[245].sig_308.FeedThruLUT , 
         \Controller_inst.temp_buffer[246].sig_307.FeedThruLUT , 
         \Controller_inst.temp_buffer[245] , 
         \Controller_inst.temp_buffer[246] , 
         \Controller_inst.temp_buffer[243].sig_310.FeedThruLUT , 
         \Controller_inst.temp_buffer[244].sig_309.FeedThruLUT , 
         \Controller_inst.temp_buffer[243] , 
         \Controller_inst.temp_buffer[244] , 
         \Controller_inst.temp_buffer[241].sig_312.FeedThruLUT , 
         \Controller_inst.temp_buffer[242].sig_311.FeedThruLUT , 
         \Controller_inst.temp_buffer[241] , 
         \Controller_inst.temp_buffer[242] , 
         \Controller_inst.temp_buffer[239].sig_314.FeedThruLUT , 
         \Controller_inst.temp_buffer[240].sig_313.FeedThruLUT , 
         \Controller_inst.temp_buffer[239] , 
         \Controller_inst.temp_buffer[240] , 
         \Controller_inst.temp_buffer[237].sig_316.FeedThruLUT , 
         \Controller_inst.temp_buffer[238].sig_315.FeedThruLUT , 
         \Controller_inst.temp_buffer[237] , 
         \Controller_inst.temp_buffer[238] , 
         \Controller_inst.temp_buffer[233].sig_320.FeedThruLUT , 
         \Controller_inst.temp_buffer[234].sig_319.FeedThruLUT , 
         \Controller_inst.temp_buffer[233] , 
         \Controller_inst.temp_buffer[234] , 
         \Controller_inst.temp_buffer[134].sig_321.FeedThruLUT , 
         \Controller_inst.temp_buffer[134] , 
         \Controller_inst.int_STM32_TX_Byte[134] , 
         \Controller_inst.temp_buffer[231].sig_324.FeedThruLUT , 
         \Controller_inst.temp_buffer[232].sig_322.FeedThruLUT , 
         \Controller_inst.temp_buffer[231] , 
         \Controller_inst.temp_buffer[232] , 
         \Controller_inst.temp_buffer[132].sig_325.FeedThruLUT , 
         \Controller_inst.temp_buffer[133].sig_323.FeedThruLUT , 
         \Controller_inst.temp_buffer[132] , 
         \Controller_inst.temp_buffer[133] , 
         \Controller_inst.int_STM32_TX_Byte[133] , 
         \Controller_inst.int_STM32_TX_Byte[132] , 
         \Controller_inst.temp_buffer[229].sig_328.FeedThruLUT , 
         \Controller_inst.temp_buffer[230].sig_326.FeedThruLUT , 
         \Controller_inst.temp_buffer[229] , 
         \Controller_inst.temp_buffer[230] , 
         \Controller_inst.temp_buffer[130].sig_329.FeedThruLUT , 
         \Controller_inst.temp_buffer[131].sig_327.FeedThruLUT , 
         \Controller_inst.temp_buffer[130] , 
         \Controller_inst.temp_buffer[131] , 
         \Controller_inst.int_STM32_TX_Byte[131] , 
         \Controller_inst.int_STM32_TX_Byte[130] , 
         \Controller_inst.temp_buffer[227].sig_332.FeedThruLUT , 
         \Controller_inst.temp_buffer[228].sig_330.FeedThruLUT , 
         \Controller_inst.temp_buffer[227] , 
         \Controller_inst.temp_buffer[228] , 
         \Controller_inst.temp_buffer[128].sig_333.FeedThruLUT , 
         \Controller_inst.temp_buffer[129].sig_331.FeedThruLUT , 
         \Controller_inst.temp_buffer[128] , 
         \Controller_inst.temp_buffer[129] , 
         \Controller_inst.int_STM32_TX_Byte[129] , 
         \Controller_inst.int_STM32_TX_Byte[128] , 
         \Controller_inst.temp_buffer[210].sig_365.FeedThruLUT , 
         \Controller_inst.temp_buffer[226].sig_334.FeedThruLUT , 
         \Controller_inst.temp_buffer[210] , 
         \Controller_inst.temp_buffer[226] , 
         \Controller_inst.temp_buffer[126].sig_337.FeedThruLUT , 
         \Controller_inst.temp_buffer[127].sig_335.FeedThruLUT , 
         \Controller_inst.temp_buffer[126] , 
         \Controller_inst.temp_buffer[127] , 
         \Controller_inst.int_STM32_TX_Byte[127] , 
         \Controller_inst.int_STM32_TX_Byte[126] , 
         \Controller_inst.temp_buffer[225].sig_336.FeedThruLUT , 
         \Controller_inst.temp_buffer[225] , 
         \Controller_inst.temp_buffer[223].sig_340.FeedThruLUT , 
         \Controller_inst.temp_buffer[224].sig_338.FeedThruLUT , 
         \Controller_inst.temp_buffer[223] , 
         \Controller_inst.temp_buffer[224] , 
         \Controller_inst.temp_buffer[124].sig_341.FeedThruLUT , 
         \Controller_inst.temp_buffer[125].sig_339.FeedThruLUT , 
         \Controller_inst.temp_buffer[124] , 
         \Controller_inst.temp_buffer[125] , 
         \Controller_inst.int_STM32_TX_Byte[125] , 
         \Controller_inst.int_STM32_TX_Byte[124] , 
         \Controller_inst.temp_buffer[221].sig_344.FeedThruLUT , 
         \Controller_inst.temp_buffer[222].sig_342.FeedThruLUT , 
         \Controller_inst.temp_buffer[221] , 
         \Controller_inst.temp_buffer[222] , 
         \Controller_inst.temp_buffer[122].sig_345.FeedThruLUT , 
         \Controller_inst.temp_buffer[123].sig_343.FeedThruLUT , 
         \Controller_inst.temp_buffer[122] , 
         \Controller_inst.temp_buffer[123] , 
         \Controller_inst.int_STM32_TX_Byte[123] , 
         \Controller_inst.int_STM32_TX_Byte[122] , 
         \Controller_inst.temp_buffer[219].sig_348.FeedThruLUT , 
         \Controller_inst.temp_buffer[220].sig_346.FeedThruLUT , 
         \Controller_inst.temp_buffer[219] , 
         \Controller_inst.temp_buffer[220] , 
         \Controller_inst.temp_buffer[120].sig_349.FeedThruLUT , 
         \Controller_inst.temp_buffer[121].sig_347.FeedThruLUT , 
         \Controller_inst.temp_buffer[120] , 
         \Controller_inst.temp_buffer[121] , 
         \Controller_inst.int_STM32_TX_Byte[121] , 
         \Controller_inst.int_STM32_TX_Byte[120] , 
         \Controller_inst.temp_buffer[217].sig_352.FeedThruLUT , 
         \Controller_inst.temp_buffer[218].sig_350.FeedThruLUT , 
         \Controller_inst.temp_buffer[217] , 
         \Controller_inst.temp_buffer[218] , 
         \Controller_inst.temp_buffer[118].sig_353.FeedThruLUT , 
         \Controller_inst.temp_buffer[119].sig_351.FeedThruLUT , 
         \Controller_inst.temp_buffer[118] , 
         \Controller_inst.temp_buffer[119] , 
         \Controller_inst.int_STM32_TX_Byte[119] , 
         \Controller_inst.int_STM32_TX_Byte[118] , 
         \Controller_inst.temp_buffer[215].sig_356.FeedThruLUT , 
         \Controller_inst.temp_buffer[216].sig_354.FeedThruLUT , 
         \Controller_inst.temp_buffer[215] , 
         \Controller_inst.temp_buffer[216] , 
         \Controller_inst.temp_buffer[116].sig_357.FeedThruLUT , 
         \Controller_inst.temp_buffer[117].sig_355.FeedThruLUT , 
         \Controller_inst.temp_buffer[116] , 
         \Controller_inst.temp_buffer[117] , 
         \Controller_inst.int_STM32_TX_Byte[117] , 
         \Controller_inst.int_STM32_TX_Byte[116] , 
         \Controller_inst.temp_buffer[213].sig_360.FeedThruLUT , 
         \Controller_inst.temp_buffer[214].sig_358.FeedThruLUT , 
         \Controller_inst.temp_buffer[213] , 
         \Controller_inst.temp_buffer[214] , 
         \Controller_inst.temp_buffer[114].sig_361.FeedThruLUT , 
         \Controller_inst.temp_buffer[115].sig_359.FeedThruLUT , 
         \Controller_inst.temp_buffer[114] , 
         \Controller_inst.temp_buffer[115] , 
         \Controller_inst.int_STM32_TX_Byte[115] , 
         \Controller_inst.int_STM32_TX_Byte[114] , 
         \Controller_inst.temp_buffer[211].sig_364.FeedThruLUT , 
         \Controller_inst.temp_buffer[212].sig_362.FeedThruLUT , 
         \Controller_inst.temp_buffer[211] , 
         \Controller_inst.temp_buffer[212] , 
         \Controller_inst.temp_buffer[112].sig_946.FeedThruLUT , 
         \Controller_inst.temp_buffer[113].sig_363.FeedThruLUT , 
         \Controller_inst.temp_buffer[112] , 
         \Controller_inst.temp_buffer[113] , 
         \Controller_inst.int_STM32_TX_Byte[113] , 
         \Controller_inst.int_STM32_TX_Byte[112] , 
         \Controller_inst.temp_buffer[208].sig_367.FeedThruLUT , 
         \Controller_inst.temp_buffer[209].sig_366.FeedThruLUT , 
         \Controller_inst.temp_buffer[208] , 
         \Controller_inst.temp_buffer[209] , 
         \Controller_inst.temp_buffer[206].sig_369.FeedThruLUT , 
         \Controller_inst.temp_buffer[207].sig_368.FeedThruLUT , 
         \Controller_inst.temp_buffer[206] , 
         \Controller_inst.temp_buffer[207] , 
         \Controller_inst.temp_buffer[204].sig_371.FeedThruLUT , 
         \Controller_inst.temp_buffer[205].sig_370.FeedThruLUT , 
         \Controller_inst.temp_buffer[204] , 
         \Controller_inst.temp_buffer[205] , 
         \Controller_inst.temp_buffer[202].sig_373.FeedThruLUT , 
         \Controller_inst.temp_buffer[203].sig_372.FeedThruLUT , 
         \Controller_inst.temp_buffer[202] , 
         \Controller_inst.temp_buffer[203] , 
         \Controller_inst.temp_buffer[200].sig_375.FeedThruLUT , 
         \Controller_inst.temp_buffer[201].sig_374.FeedThruLUT , 
         \Controller_inst.temp_buffer[200] , 
         \Controller_inst.temp_buffer[201] , 
         \Controller_inst.temp_buffer[198].sig_377.FeedThruLUT , 
         \Controller_inst.temp_buffer[199].sig_376.FeedThruLUT , 
         \Controller_inst.temp_buffer[198] , 
         \Controller_inst.temp_buffer[199] , 
         \Controller_inst.temp_buffer[196].sig_379.FeedThruLUT , 
         \Controller_inst.temp_buffer[197].sig_378.FeedThruLUT , 
         \Controller_inst.temp_buffer[196] , 
         \Controller_inst.temp_buffer[197] , 
         \Controller_inst.temp_buffer[194].sig_381.FeedThruLUT , 
         \Controller_inst.temp_buffer[195].sig_380.FeedThruLUT , 
         \Controller_inst.temp_buffer[194] , 
         \Controller_inst.temp_buffer[195] , 
         \Controller_inst.temp_buffer[192].sig_383.FeedThruLUT , 
         \Controller_inst.temp_buffer[193].sig_382.FeedThruLUT , 
         \Controller_inst.temp_buffer[192] , 
         \Controller_inst.temp_buffer[193] , 
         \Controller_inst.temp_buffer[190].sig_385.FeedThruLUT , 
         \Controller_inst.temp_buffer[191].sig_384.FeedThruLUT , 
         \Controller_inst.temp_buffer[190] , 
         \Controller_inst.temp_buffer[191] , 
         \Controller_inst.temp_buffer[188].sig_387.FeedThruLUT , 
         \Controller_inst.temp_buffer[189].sig_386.FeedThruLUT , 
         \Controller_inst.temp_buffer[188] , 
         \Controller_inst.temp_buffer[189] , 
         \Controller_inst.temp_buffer[186].sig_389.FeedThruLUT , 
         \Controller_inst.temp_buffer[187].sig_388.FeedThruLUT , 
         \Controller_inst.temp_buffer[186] , 
         \Controller_inst.temp_buffer[187] , 
         \Controller_inst.temp_buffer[184].sig_391.FeedThruLUT , 
         \Controller_inst.temp_buffer[185].sig_390.FeedThruLUT , 
         \Controller_inst.temp_buffer[184] , 
         \Controller_inst.temp_buffer[185] , 
         \Controller_inst.temp_buffer[182].sig_393.FeedThruLUT , 
         \Controller_inst.temp_buffer[183].sig_392.FeedThruLUT , 
         \Controller_inst.temp_buffer[182] , 
         \Controller_inst.temp_buffer[183] , 
         \Controller_inst.temp_buffer[180].sig_395.FeedThruLUT , 
         \Controller_inst.temp_buffer[181].sig_394.FeedThruLUT , 
         \Controller_inst.temp_buffer[180] , 
         \Controller_inst.temp_buffer[181] , 
         \Controller_inst.temp_buffer[178].sig_397.FeedThruLUT , 
         \Controller_inst.temp_buffer[179].sig_396.FeedThruLUT , 
         \Controller_inst.temp_buffer[178] , 
         \Controller_inst.temp_buffer[179] , 
         \Controller_inst.temp_buffer[176].sig_399.FeedThruLUT , 
         \Controller_inst.temp_buffer[177].sig_398.FeedThruLUT , 
         \Controller_inst.temp_buffer[176] , 
         \Controller_inst.temp_buffer[177] , 
         \Controller_inst.temp_buffer[174].sig_401.FeedThruLUT , 
         \Controller_inst.temp_buffer[175].sig_400.FeedThruLUT , 
         \Controller_inst.temp_buffer[174] , 
         \Controller_inst.temp_buffer[175] , 
         \Controller_inst.temp_buffer[172].sig_403.FeedThruLUT , 
         \Controller_inst.temp_buffer[173].sig_402.FeedThruLUT , 
         \Controller_inst.temp_buffer[172] , 
         \Controller_inst.temp_buffer[173] , 
         \Controller_inst.temp_buffer[170].sig_405.FeedThruLUT , 
         \Controller_inst.temp_buffer[171].sig_404.FeedThruLUT , 
         \Controller_inst.temp_buffer[170] , 
         \Controller_inst.temp_buffer[171] , 
         \Controller_inst.temp_buffer[168].sig_407.FeedThruLUT , 
         \Controller_inst.temp_buffer[169].sig_406.FeedThruLUT , 
         \Controller_inst.temp_buffer[168] , 
         \Controller_inst.temp_buffer[169] , 
         \Controller_inst.temp_buffer[166].sig_409.FeedThruLUT , 
         \Controller_inst.temp_buffer[167].sig_408.FeedThruLUT , 
         \Controller_inst.temp_buffer[166] , 
         \Controller_inst.temp_buffer[167] , 
         \Controller_inst.temp_buffer[164].sig_411.FeedThruLUT , 
         \Controller_inst.temp_buffer[165].sig_410.FeedThruLUT , 
         \Controller_inst.temp_buffer[164] , 
         \Controller_inst.temp_buffer[165] , 
         \Controller_inst.temp_buffer[162].sig_413.FeedThruLUT , 
         \Controller_inst.temp_buffer[163].sig_412.FeedThruLUT , 
         \Controller_inst.temp_buffer[162] , 
         \Controller_inst.temp_buffer[163] , 
         \Controller_inst.temp_buffer[160].sig_415.FeedThruLUT , 
         \Controller_inst.temp_buffer[161].sig_414.FeedThruLUT , 
         \Controller_inst.temp_buffer[160] , 
         \Controller_inst.temp_buffer[161] , 
         \Controller_inst.temp_buffer[158].sig_417.FeedThruLUT , 
         \Controller_inst.temp_buffer[159].sig_416.FeedThruLUT , 
         \Controller_inst.temp_buffer[158] , 
         \Controller_inst.temp_buffer[159] , 
         \Controller_inst.temp_buffer[156].sig_419.FeedThruLUT , 
         \Controller_inst.temp_buffer[157].sig_418.FeedThruLUT , 
         \Controller_inst.temp_buffer[154].sig_421.FeedThruLUT , 
         \Controller_inst.temp_buffer[155].sig_420.FeedThruLUT , 
         \Controller_inst.temp_buffer[152].sig_423.FeedThruLUT , 
         \Controller_inst.temp_buffer[153].sig_422.FeedThruLUT , 
         \Controller_inst.temp_buffer[150].sig_425.FeedThruLUT , 
         \Controller_inst.temp_buffer[151].sig_424.FeedThruLUT , 
         \Controller_inst.temp_buffer[148].sig_427.FeedThruLUT , 
         \Controller_inst.temp_buffer[149].sig_426.FeedThruLUT , 
         \Controller_inst.temp_buffer[146].sig_429.FeedThruLUT , 
         \Controller_inst.temp_buffer[147].sig_428.FeedThruLUT , 
         \Controller_inst.temp_buffer[144].sig_431.FeedThruLUT , 
         \Controller_inst.temp_buffer[145].sig_430.FeedThruLUT , 
         \Controller_inst.temp_buffer[142].sig_433.FeedThruLUT , 
         \Controller_inst.temp_buffer[143].sig_432.FeedThruLUT , 
         \Controller_inst.temp_buffer[140].sig_435.FeedThruLUT , 
         \Controller_inst.temp_buffer[141].sig_434.FeedThruLUT , 
         \Controller_inst.temp_buffer[138].sig_437.FeedThruLUT , 
         \Controller_inst.temp_buffer[139].sig_436.FeedThruLUT , 
         \Controller_inst.temp_buffer[136].sig_439.FeedThruLUT , 
         \Controller_inst.temp_buffer[137].sig_438.FeedThruLUT , 
         \Controller_inst.temp_buffer[134].sig_441.FeedThruLUT , 
         \Controller_inst.temp_buffer[135].sig_440.FeedThruLUT , 
         \Controller_inst.temp_buffer[132].sig_443.FeedThruLUT , 
         \Controller_inst.temp_buffer[133].sig_442.FeedThruLUT , 
         \Controller_inst.temp_buffer[130].sig_445.FeedThruLUT , 
         \Controller_inst.temp_buffer[131].sig_444.FeedThruLUT , 
         \Controller_inst.temp_buffer[128].sig_447.FeedThruLUT , 
         \Controller_inst.temp_buffer[129].sig_446.FeedThruLUT , 
         \Controller_inst.temp_buffer[126].sig_449.FeedThruLUT , 
         \Controller_inst.temp_buffer[127].sig_448.FeedThruLUT , 
         \Controller_inst.temp_buffer[124].sig_451.FeedThruLUT , 
         \Controller_inst.temp_buffer[125].sig_450.FeedThruLUT , 
         \Controller_inst.temp_buffer[122].sig_453.FeedThruLUT , 
         \Controller_inst.temp_buffer[123].sig_452.FeedThruLUT , 
         \Controller_inst.temp_buffer[120].sig_455.FeedThruLUT , 
         \Controller_inst.temp_buffer[121].sig_454.FeedThruLUT , 
         \Controller_inst.temp_buffer[118].sig_457.FeedThruLUT , 
         \Controller_inst.temp_buffer[119].sig_456.FeedThruLUT , 
         \Controller_inst.temp_buffer[116].sig_459.FeedThruLUT , 
         \Controller_inst.temp_buffer[117].sig_458.FeedThruLUT , 
         \Controller_inst.temp_buffer[114].sig_461.FeedThruLUT , 
         \Controller_inst.temp_buffer[115].sig_460.FeedThruLUT , 
         \Controller_inst.temp_buffer[112].sig_463.FeedThruLUT , 
         \Controller_inst.temp_buffer[113].sig_462.FeedThruLUT , 
         \Controller_inst.temp_buffer[110].sig_465.FeedThruLUT , 
         \Controller_inst.temp_buffer[111].sig_464.FeedThruLUT , 
         \Controller_inst.temp_buffer[110] , 
         \Controller_inst.temp_buffer[111] , 
         \Controller_inst.temp_buffer[108].sig_467.FeedThruLUT , 
         \Controller_inst.temp_buffer[109].sig_466.FeedThruLUT , 
         \Controller_inst.temp_buffer[108] , 
         \Controller_inst.temp_buffer[109] , 
         \Controller_inst.temp_buffer[106].sig_469.FeedThruLUT , 
         \Controller_inst.temp_buffer[107].sig_468.FeedThruLUT , 
         \Controller_inst.temp_buffer[106] , 
         \Controller_inst.temp_buffer[107] , 
         \Controller_inst.temp_buffer[104].sig_471.FeedThruLUT , 
         \Controller_inst.temp_buffer[105].sig_470.FeedThruLUT , 
         \Controller_inst.temp_buffer[104] , 
         \Controller_inst.temp_buffer[105] , 
         \Controller_inst.temp_buffer[102].sig_473.FeedThruLUT , 
         \Controller_inst.temp_buffer[103].sig_472.FeedThruLUT , 
         \Controller_inst.temp_buffer[102] , 
         \Controller_inst.temp_buffer[103] , 
         \Controller_inst.temp_buffer[100].sig_475.FeedThruLUT , 
         \Controller_inst.temp_buffer[101].sig_474.FeedThruLUT , 
         \Controller_inst.temp_buffer[100] , 
         \Controller_inst.temp_buffer[101] , 
         \Controller_inst.temp_buffer[98].sig_477.FeedThruLUT , 
         \Controller_inst.temp_buffer[99].sig_476.FeedThruLUT , 
         \Controller_inst.temp_buffer[98] , \Controller_inst.temp_buffer[99] , 
         \Controller_inst.temp_buffer[96].sig_479.FeedThruLUT , 
         \Controller_inst.temp_buffer[97].sig_478.FeedThruLUT , 
         \Controller_inst.temp_buffer[96] , \Controller_inst.temp_buffer[97] , 
         \Controller_inst.temp_buffer[94].sig_481.FeedThruLUT , 
         \Controller_inst.temp_buffer[95].sig_480.FeedThruLUT , 
         \Controller_inst.temp_buffer[94] , \Controller_inst.temp_buffer[95] , 
         \Controller_inst.temp_buffer[92].sig_483.FeedThruLUT , 
         \Controller_inst.temp_buffer[93].sig_482.FeedThruLUT , 
         \Controller_inst.temp_buffer[92] , \Controller_inst.temp_buffer[93] , 
         \Controller_inst.temp_buffer[90].sig_485.FeedThruLUT , 
         \Controller_inst.temp_buffer[91].sig_484.FeedThruLUT , 
         \Controller_inst.temp_buffer[90] , \Controller_inst.temp_buffer[91] , 
         \Controller_inst.temp_buffer[88].sig_487.FeedThruLUT , 
         \Controller_inst.temp_buffer[89].sig_486.FeedThruLUT , 
         \Controller_inst.temp_buffer[88] , \Controller_inst.temp_buffer[89] , 
         \Controller_inst.temp_buffer[86].sig_489.FeedThruLUT , 
         \Controller_inst.temp_buffer[87].sig_488.FeedThruLUT , 
         \Controller_inst.temp_buffer[86] , \Controller_inst.temp_buffer[87] , 
         \Controller_inst.temp_buffer[84].sig_491.FeedThruLUT , 
         \Controller_inst.temp_buffer[85].sig_490.FeedThruLUT , 
         \Controller_inst.temp_buffer[84] , \Controller_inst.temp_buffer[85] , 
         \Controller_inst.temp_buffer[82].sig_493.FeedThruLUT , 
         \Controller_inst.temp_buffer[83].sig_492.FeedThruLUT , 
         \Controller_inst.temp_buffer[82] , \Controller_inst.temp_buffer[83] , 
         \Controller_inst.temp_buffer[80].sig_495.FeedThruLUT , 
         \Controller_inst.temp_buffer[81].sig_494.FeedThruLUT , 
         \Controller_inst.temp_buffer[80] , \Controller_inst.temp_buffer[81] , 
         \Controller_inst.temp_buffer[78].sig_497.FeedThruLUT , 
         \Controller_inst.temp_buffer[79].sig_496.FeedThruLUT , 
         \Controller_inst.temp_buffer[78] , \Controller_inst.temp_buffer[79] , 
         \Controller_inst.temp_buffer[76].sig_499.FeedThruLUT , 
         \Controller_inst.temp_buffer[77].sig_498.FeedThruLUT , 
         \Controller_inst.temp_buffer[76] , \Controller_inst.temp_buffer[77] , 
         \Controller_inst.temp_buffer[74].sig_501.FeedThruLUT , 
         \Controller_inst.temp_buffer[75].sig_500.FeedThruLUT , 
         \Controller_inst.temp_buffer[75] , 
         \Controller_inst.temp_buffer[72].sig_503.FeedThruLUT , 
         \Controller_inst.temp_buffer[73].sig_502.FeedThruLUT , 
         \Controller_inst.temp_buffer[70].sig_505.FeedThruLUT , 
         \Controller_inst.temp_buffer[71].sig_504.FeedThruLUT , 
         \Controller_inst.temp_buffer[68].sig_507.FeedThruLUT , 
         \Controller_inst.temp_buffer[69].sig_506.FeedThruLUT , 
         \Controller_inst.temp_buffer[66].sig_509.FeedThruLUT , 
         \Controller_inst.temp_buffer[67].sig_508.FeedThruLUT , 
         \Controller_inst.temp_buffer[64].sig_511.FeedThruLUT , 
         \Controller_inst.temp_buffer[65].sig_510.FeedThruLUT , 
         \Controller_inst.temp_buffer[62].sig_513.FeedThruLUT , 
         \Controller_inst.temp_buffer[63].sig_512.FeedThruLUT , 
         \Controller_inst.temp_buffer[60].sig_515.FeedThruLUT , 
         \Controller_inst.temp_buffer[61].sig_514.FeedThruLUT , 
         \Controller_inst.temp_buffer[58].sig_517.FeedThruLUT , 
         \Controller_inst.temp_buffer[59].sig_516.FeedThruLUT , 
         \Controller_inst.temp_buffer[56].sig_519.FeedThruLUT , 
         \Controller_inst.temp_buffer[57].sig_518.FeedThruLUT , 
         \Controller_inst.temp_buffer[54].sig_521.FeedThruLUT , 
         \Controller_inst.temp_buffer[55].sig_520.FeedThruLUT , 
         \Controller_inst.temp_buffer[52].sig_523.FeedThruLUT , 
         \Controller_inst.temp_buffer[53].sig_522.FeedThruLUT , 
         \Controller_inst.temp_buffer[50].sig_525.FeedThruLUT , 
         \Controller_inst.temp_buffer[51].sig_524.FeedThruLUT , 
         \Controller_inst.temp_buffer[48].sig_527.FeedThruLUT , 
         \Controller_inst.temp_buffer[49].sig_526.FeedThruLUT , 
         \Controller_inst.temp_buffer[46].sig_529.FeedThruLUT , 
         \Controller_inst.temp_buffer[47].sig_528.FeedThruLUT , 
         \Controller_inst.temp_buffer[44].sig_531.FeedThruLUT , 
         \Controller_inst.temp_buffer[45].sig_530.FeedThruLUT , 
         \Controller_inst.temp_buffer[42].sig_533.FeedThruLUT , 
         \Controller_inst.temp_buffer[43].sig_532.FeedThruLUT , 
         \Controller_inst.temp_buffer[40].sig_535.FeedThruLUT , 
         \Controller_inst.temp_buffer[41].sig_534.FeedThruLUT , 
         \Controller_inst.temp_buffer[38].sig_537.FeedThruLUT , 
         \Controller_inst.temp_buffer[39].sig_536.FeedThruLUT , 
         \Controller_inst.temp_buffer[38] , \Controller_inst.temp_buffer[39] , 
         \Controller_inst.temp_buffer[36].sig_539.FeedThruLUT , 
         \Controller_inst.temp_buffer[37].sig_538.FeedThruLUT , 
         \Controller_inst.temp_buffer[36] , \Controller_inst.temp_buffer[37] , 
         \Controller_inst.temp_buffer[34].sig_541.FeedThruLUT , 
         \Controller_inst.temp_buffer[35].sig_540.FeedThruLUT , 
         \Controller_inst.temp_buffer[34] , \Controller_inst.temp_buffer[35] , 
         \Controller_inst.temp_buffer[32].sig_543.FeedThruLUT , 
         \Controller_inst.temp_buffer[33].sig_542.FeedThruLUT , 
         \Controller_inst.temp_buffer[32] , \Controller_inst.temp_buffer[33] , 
         \Controller_inst.temp_buffer[30].sig_545.FeedThruLUT , 
         \Controller_inst.temp_buffer[31].sig_544.FeedThruLUT , 
         \Controller_inst.temp_buffer[30] , \Controller_inst.temp_buffer[31] , 
         \Controller_inst.temp_buffer[28].sig_547.FeedThruLUT , 
         \Controller_inst.temp_buffer[29].sig_546.FeedThruLUT , 
         \Controller_inst.temp_buffer[28] , \Controller_inst.temp_buffer[29] , 
         \Controller_inst.temp_buffer[26].sig_549.FeedThruLUT , 
         \Controller_inst.temp_buffer[27].sig_548.FeedThruLUT , 
         \Controller_inst.temp_buffer[26] , \Controller_inst.temp_buffer[27] , 
         \Controller_inst.temp_buffer[24].sig_551.FeedThruLUT , 
         \Controller_inst.temp_buffer[25].sig_550.FeedThruLUT , 
         \Controller_inst.temp_buffer[24] , \Controller_inst.temp_buffer[25] , 
         \Controller_inst.temp_buffer[22].sig_553.FeedThruLUT , 
         \Controller_inst.temp_buffer[23].sig_552.FeedThruLUT , 
         \Controller_inst.temp_buffer[22] , \Controller_inst.temp_buffer[23] , 
         \Controller_inst.temp_buffer[20].sig_555.FeedThruLUT , 
         \Controller_inst.temp_buffer[21].sig_554.FeedThruLUT , 
         \Controller_inst.temp_buffer[20] , \Controller_inst.temp_buffer[21] , 
         \Controller_inst.temp_buffer[18].sig_557.FeedThruLUT , 
         \Controller_inst.temp_buffer[19].sig_556.FeedThruLUT , 
         \Controller_inst.temp_buffer[18] , \Controller_inst.temp_buffer[19] , 
         \Controller_inst.temp_buffer[16].sig_559.FeedThruLUT , 
         \Controller_inst.temp_buffer[17].sig_558.FeedThruLUT , 
         \Controller_inst.temp_buffer[16] , \Controller_inst.temp_buffer[17] , 
         \Controller_inst.temp_buffer[14].sig_561.FeedThruLUT , 
         \Controller_inst.temp_buffer[15].sig_560.FeedThruLUT , 
         \Controller_inst.temp_buffer[14] , \Controller_inst.temp_buffer[15] , 
         \Controller_inst.temp_buffer[12].sig_563.FeedThruLUT , 
         \Controller_inst.temp_buffer[13].sig_562.FeedThruLUT , 
         \Controller_inst.temp_buffer[12] , \Controller_inst.temp_buffer[13] , 
         \Controller_inst.temp_buffer[10].sig_565.FeedThruLUT , 
         \Controller_inst.temp_buffer[11].sig_564.FeedThruLUT , 
         \Controller_inst.temp_buffer[10] , \Controller_inst.temp_buffer[11] , 
         \Controller_inst.temp_buffer[8].sig_567.FeedThruLUT , 
         \Controller_inst.temp_buffer[9].sig_566.FeedThruLUT , 
         \Controller_inst.temp_buffer[8] , \Controller_inst.temp_buffer[9] , 
         \Controller_inst.temp_buffer[6].sig_569.FeedThruLUT , 
         \Controller_inst.temp_buffer[7].sig_568.FeedThruLUT , 
         \Controller_inst.temp_buffer[6] , \Controller_inst.temp_buffer[7] , 
         \Controller_inst.temp_buffer[4].sig_571.FeedThruLUT , 
         \Controller_inst.temp_buffer[5].sig_570.FeedThruLUT , 
         \Controller_inst.temp_buffer[4] , \Controller_inst.temp_buffer[5] , 
         \Controller_inst.temp_buffer[2].sig_573.FeedThruLUT , 
         \Controller_inst.temp_buffer[3].sig_572.FeedThruLUT , 
         \Controller_inst.temp_buffer[2] , \Controller_inst.temp_buffer[3] , 
         \Controller_inst.temp_buffer[0].sig_575.FeedThruLUT , 
         \Controller_inst.temp_buffer[1].sig_574.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_577.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_576.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14] , \Controller_inst.int_FIFO_Q[15] , 
         \Controller_inst.int_FIFO_Q[12].sig_579.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_578.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12] , \Controller_inst.int_FIFO_Q[13] , 
         \Controller_inst.int_FIFO_Q[10].sig_581.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_580.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10] , \Controller_inst.int_FIFO_Q[11] , 
         \Controller_inst.int_FIFO_Q[8].sig_583.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_582.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8] , \Controller_inst.int_FIFO_Q[9] , 
         \Controller_inst.int_FIFO_Q[6].sig_585.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_584.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6] , \Controller_inst.int_FIFO_Q[7] , 
         \Controller_inst.int_FIFO_Q[4].sig_587.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_586.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4] , \Controller_inst.int_FIFO_Q[5] , 
         \Controller_inst.int_FIFO_Q[2].sig_589.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_588.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2] , \Controller_inst.int_FIFO_Q[3] , 
         \Controller_inst.temp_buffer[510].sig_592.FeedThruLUT , 
         \Controller_inst.temp_buffer[511].sig_591.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[511] , 
         \Controller_inst.int_STM32_TX_Byte[510] , 
         \Controller_inst.temp_buffer[509].sig_593.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[509] , 
         \Controller_inst.temp_buffer[507].sig_595.FeedThruLUT , 
         \Controller_inst.temp_buffer[508].sig_594.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[508] , 
         \Controller_inst.int_STM32_TX_Byte[507] , 
         \Controller_inst.temp_buffer[505].sig_597.FeedThruLUT , 
         \Controller_inst.temp_buffer[506].sig_596.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[506] , 
         \Controller_inst.int_STM32_TX_Byte[505] , 
         \Controller_inst.temp_buffer[503].sig_599.FeedThruLUT , 
         \Controller_inst.temp_buffer[504].sig_598.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[504] , 
         \Controller_inst.int_STM32_TX_Byte[503] , 
         \Controller_inst.temp_buffer[501].sig_601.FeedThruLUT , 
         \Controller_inst.temp_buffer[502].sig_600.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[502] , 
         \Controller_inst.int_STM32_TX_Byte[501] , 
         \Controller_inst.temp_buffer[499].sig_603.FeedThruLUT , 
         \Controller_inst.temp_buffer[500].sig_602.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[500] , 
         \Controller_inst.int_STM32_TX_Byte[499] , 
         \Controller_inst.temp_buffer[497].sig_605.FeedThruLUT , 
         \Controller_inst.temp_buffer[498].sig_604.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[498] , 
         \Controller_inst.int_STM32_TX_Byte[497] , 
         \Controller_inst.temp_buffer[495].sig_607.FeedThruLUT , 
         \Controller_inst.temp_buffer[496].sig_606.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[496] , 
         \Controller_inst.int_STM32_TX_Byte[495] , 
         \Controller_inst.temp_buffer[493].sig_609.FeedThruLUT , 
         \Controller_inst.temp_buffer[494].sig_608.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[494] , 
         \Controller_inst.int_STM32_TX_Byte[493] , 
         \Controller_inst.temp_buffer[491].sig_611.FeedThruLUT , 
         \Controller_inst.temp_buffer[492].sig_610.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[492] , 
         \Controller_inst.int_STM32_TX_Byte[491] , 
         \Controller_inst.temp_buffer[489].sig_613.FeedThruLUT , 
         \Controller_inst.temp_buffer[490].sig_612.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[490] , 
         \Controller_inst.int_STM32_TX_Byte[489] , 
         \Controller_inst.temp_buffer[487].sig_615.FeedThruLUT , 
         \Controller_inst.temp_buffer[488].sig_614.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[488] , 
         \Controller_inst.int_STM32_TX_Byte[487] , 
         \Controller_inst.temp_buffer[485].sig_617.FeedThruLUT , 
         \Controller_inst.temp_buffer[486].sig_616.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[486] , 
         \Controller_inst.int_STM32_TX_Byte[485] , 
         \Controller_inst.temp_buffer[483].sig_619.FeedThruLUT , 
         \Controller_inst.temp_buffer[484].sig_618.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[484] , 
         \Controller_inst.int_STM32_TX_Byte[483] , 
         \Controller_inst.temp_buffer[481].sig_621.FeedThruLUT , 
         \Controller_inst.temp_buffer[482].sig_620.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[482] , 
         \Controller_inst.int_STM32_TX_Byte[481] , 
         \Controller_inst.temp_buffer[479].sig_623.FeedThruLUT , 
         \Controller_inst.temp_buffer[480].sig_622.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[480] , 
         \Controller_inst.int_STM32_TX_Byte[479] , 
         \Controller_inst.temp_buffer[477].sig_625.FeedThruLUT , 
         \Controller_inst.temp_buffer[478].sig_624.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[478] , 
         \Controller_inst.int_STM32_TX_Byte[477] , 
         \Controller_inst.temp_buffer[475].sig_627.FeedThruLUT , 
         \Controller_inst.temp_buffer[476].sig_626.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[476] , 
         \Controller_inst.int_STM32_TX_Byte[475] , 
         \Controller_inst.temp_buffer[473].sig_629.FeedThruLUT , 
         \Controller_inst.temp_buffer[474].sig_628.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[474] , 
         \Controller_inst.int_STM32_TX_Byte[473] , 
         \Controller_inst.temp_buffer[471].sig_631.FeedThruLUT , 
         \Controller_inst.temp_buffer[472].sig_630.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[472] , 
         \Controller_inst.int_STM32_TX_Byte[471] , 
         \Controller_inst.temp_buffer[469].sig_633.FeedThruLUT , 
         \Controller_inst.temp_buffer[470].sig_632.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[470] , 
         \Controller_inst.int_STM32_TX_Byte[469] , 
         \Controller_inst.temp_buffer[467].sig_635.FeedThruLUT , 
         \Controller_inst.temp_buffer[468].sig_634.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[468] , 
         \Controller_inst.int_STM32_TX_Byte[467] , 
         \Controller_inst.temp_buffer[465].sig_637.FeedThruLUT , 
         \Controller_inst.temp_buffer[466].sig_636.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[466] , 
         \Controller_inst.int_STM32_TX_Byte[465] , 
         \Controller_inst.temp_buffer[463].sig_639.FeedThruLUT , 
         \Controller_inst.temp_buffer[464].sig_638.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[464] , 
         \Controller_inst.int_STM32_TX_Byte[463] , 
         \Controller_inst.temp_buffer[461].sig_641.FeedThruLUT , 
         \Controller_inst.temp_buffer[462].sig_640.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[462] , 
         \Controller_inst.int_STM32_TX_Byte[461] , 
         \Controller_inst.temp_buffer[459].sig_643.FeedThruLUT , 
         \Controller_inst.temp_buffer[460].sig_642.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[460] , 
         \Controller_inst.int_STM32_TX_Byte[459] , 
         \Controller_inst.temp_buffer[457].sig_645.FeedThruLUT , 
         \Controller_inst.temp_buffer[458].sig_644.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[458] , 
         \Controller_inst.int_STM32_TX_Byte[457] , 
         \Controller_inst.temp_buffer[455].sig_647.FeedThruLUT , 
         \Controller_inst.temp_buffer[456].sig_646.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[456] , 
         \Controller_inst.int_STM32_TX_Byte[455] , 
         \Controller_inst.temp_buffer[453].sig_649.FeedThruLUT , 
         \Controller_inst.temp_buffer[454].sig_648.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[454] , 
         \Controller_inst.int_STM32_TX_Byte[453] , 
         \Controller_inst.temp_buffer[451].sig_651.FeedThruLUT , 
         \Controller_inst.temp_buffer[452].sig_650.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[452] , 
         \Controller_inst.int_STM32_TX_Byte[451] , 
         \Controller_inst.temp_buffer[449].sig_653.FeedThruLUT , 
         \Controller_inst.temp_buffer[450].sig_652.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[450] , 
         \Controller_inst.int_STM32_TX_Byte[449] , 
         \Controller_inst.temp_buffer[447].sig_655.FeedThruLUT , 
         \Controller_inst.temp_buffer[448].sig_654.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[448] , 
         \Controller_inst.int_STM32_TX_Byte[447] , 
         \Controller_inst.temp_buffer[445].sig_657.FeedThruLUT , 
         \Controller_inst.temp_buffer[446].sig_656.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[446] , 
         \Controller_inst.int_STM32_TX_Byte[445] , 
         \Controller_inst.temp_buffer[443].sig_659.FeedThruLUT , 
         \Controller_inst.temp_buffer[444].sig_658.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[444] , 
         \Controller_inst.int_STM32_TX_Byte[443] , 
         \Controller_inst.temp_buffer[441].sig_661.FeedThruLUT , 
         \Controller_inst.temp_buffer[442].sig_660.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[442] , 
         \Controller_inst.int_STM32_TX_Byte[441] , 
         \Controller_inst.temp_buffer[439].sig_663.FeedThruLUT , 
         \Controller_inst.temp_buffer[440].sig_662.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[440] , 
         \Controller_inst.int_STM32_TX_Byte[439] , 
         \Controller_inst.temp_buffer[437].sig_665.FeedThruLUT , 
         \Controller_inst.temp_buffer[438].sig_664.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[438] , 
         \Controller_inst.int_STM32_TX_Byte[437] , 
         \Controller_inst.temp_buffer[435].sig_667.FeedThruLUT , 
         \Controller_inst.temp_buffer[436].sig_666.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[436] , 
         \Controller_inst.int_STM32_TX_Byte[435] , 
         \Controller_inst.temp_buffer[433].sig_669.FeedThruLUT , 
         \Controller_inst.temp_buffer[434].sig_668.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[434] , 
         \Controller_inst.int_STM32_TX_Byte[433] , 
         \Controller_inst.temp_buffer[431].sig_671.FeedThruLUT , 
         \Controller_inst.temp_buffer[432].sig_670.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[432] , 
         \Controller_inst.int_STM32_TX_Byte[431] , 
         \Controller_inst.temp_buffer[429].sig_673.FeedThruLUT , 
         \Controller_inst.temp_buffer[430].sig_672.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[430] , 
         \Controller_inst.int_STM32_TX_Byte[429] , 
         \Controller_inst.temp_buffer[427].sig_675.FeedThruLUT , 
         \Controller_inst.temp_buffer[428].sig_674.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[428] , 
         \Controller_inst.int_STM32_TX_Byte[427] , 
         \Controller_inst.temp_buffer[425].sig_677.FeedThruLUT , 
         \Controller_inst.temp_buffer[426].sig_676.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[426] , 
         \Controller_inst.int_STM32_TX_Byte[425] , 
         \Controller_inst.temp_buffer[423].sig_679.FeedThruLUT , 
         \Controller_inst.temp_buffer[424].sig_678.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[424] , 
         \Controller_inst.int_STM32_TX_Byte[423] , 
         \Controller_inst.temp_buffer[421].sig_681.FeedThruLUT , 
         \Controller_inst.temp_buffer[422].sig_680.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[422] , 
         \Controller_inst.int_STM32_TX_Byte[421] , 
         \Controller_inst.temp_buffer[419].sig_683.FeedThruLUT , 
         \Controller_inst.temp_buffer[420].sig_682.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[420] , 
         \Controller_inst.int_STM32_TX_Byte[419] , 
         \Controller_inst.temp_buffer[417].sig_685.FeedThruLUT , 
         \Controller_inst.temp_buffer[418].sig_684.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[418] , 
         \Controller_inst.int_STM32_TX_Byte[417] , 
         \Controller_inst.temp_buffer[415].sig_687.FeedThruLUT , 
         \Controller_inst.temp_buffer[416].sig_686.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[416] , 
         \Controller_inst.int_STM32_TX_Byte[415] , 
         \Controller_inst.temp_buffer[413].sig_689.FeedThruLUT , 
         \Controller_inst.temp_buffer[414].sig_688.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[414] , 
         \Controller_inst.int_STM32_TX_Byte[413] , 
         \Controller_inst.temp_buffer[411].sig_691.FeedThruLUT , 
         \Controller_inst.temp_buffer[412].sig_690.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[412] , 
         \Controller_inst.int_STM32_TX_Byte[411] , 
         \Controller_inst.temp_buffer[409].sig_693.FeedThruLUT , 
         \Controller_inst.temp_buffer[410].sig_692.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[410] , 
         \Controller_inst.int_STM32_TX_Byte[409] , 
         \Controller_inst.temp_buffer[407].sig_695.FeedThruLUT , 
         \Controller_inst.temp_buffer[408].sig_694.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[408] , 
         \Controller_inst.int_STM32_TX_Byte[407] , 
         \Controller_inst.temp_buffer[405].sig_697.FeedThruLUT , 
         \Controller_inst.temp_buffer[406].sig_696.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[406] , 
         \Controller_inst.int_STM32_TX_Byte[405] , 
         \Controller_inst.temp_buffer[403].sig_699.FeedThruLUT , 
         \Controller_inst.temp_buffer[404].sig_698.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[404] , 
         \Controller_inst.int_STM32_TX_Byte[403] , 
         \Controller_inst.temp_buffer[401].sig_701.FeedThruLUT , 
         \Controller_inst.temp_buffer[402].sig_700.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[402] , 
         \Controller_inst.int_STM32_TX_Byte[401] , 
         \Controller_inst.temp_buffer[399].sig_703.FeedThruLUT , 
         \Controller_inst.temp_buffer[400].sig_702.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[400] , 
         \Controller_inst.int_STM32_TX_Byte[399] , 
         \Controller_inst.temp_buffer[397].sig_705.FeedThruLUT , 
         \Controller_inst.temp_buffer[398].sig_704.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[398] , 
         \Controller_inst.int_STM32_TX_Byte[397] , 
         \Controller_inst.temp_buffer[395].sig_707.FeedThruLUT , 
         \Controller_inst.temp_buffer[396].sig_706.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[396] , 
         \Controller_inst.int_STM32_TX_Byte[395] , 
         \Controller_inst.temp_buffer[393].sig_709.FeedThruLUT , 
         \Controller_inst.temp_buffer[394].sig_708.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[394] , 
         \Controller_inst.int_STM32_TX_Byte[393] , 
         \Controller_inst.temp_buffer[391].sig_711.FeedThruLUT , 
         \Controller_inst.temp_buffer[392].sig_710.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[392] , 
         \Controller_inst.int_STM32_TX_Byte[391] , 
         \Controller_inst.temp_buffer[389].sig_713.FeedThruLUT , 
         \Controller_inst.temp_buffer[390].sig_712.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[390] , 
         \Controller_inst.int_STM32_TX_Byte[389] , 
         \Controller_inst.temp_buffer[388].sig_714.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[388] , 
         \Controller_inst.temp_buffer[386].sig_716.FeedThruLUT , 
         \Controller_inst.temp_buffer[387].sig_715.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[387] , 
         \Controller_inst.int_STM32_TX_Byte[386] , 
         \Controller_inst.temp_buffer[384].sig_718.FeedThruLUT , 
         \Controller_inst.temp_buffer[385].sig_717.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[385] , 
         \Controller_inst.int_STM32_TX_Byte[384] , 
         \Controller_inst.temp_buffer[382].sig_720.FeedThruLUT , 
         \Controller_inst.temp_buffer[383].sig_719.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[383] , 
         \Controller_inst.int_STM32_TX_Byte[382] , 
         \Controller_inst.temp_buffer[380].sig_722.FeedThruLUT , 
         \Controller_inst.temp_buffer[381].sig_721.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[381] , 
         \Controller_inst.int_STM32_TX_Byte[380] , 
         \Controller_inst.temp_buffer[378].sig_724.FeedThruLUT , 
         \Controller_inst.temp_buffer[379].sig_723.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[379] , 
         \Controller_inst.int_STM32_TX_Byte[378] , 
         \Controller_inst.temp_buffer[376].sig_726.FeedThruLUT , 
         \Controller_inst.temp_buffer[377].sig_725.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[377] , 
         \Controller_inst.int_STM32_TX_Byte[376] , 
         \Controller_inst.temp_buffer[374].sig_728.FeedThruLUT , 
         \Controller_inst.temp_buffer[375].sig_727.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[375] , 
         \Controller_inst.int_STM32_TX_Byte[374] , 
         \Controller_inst.temp_buffer[372].sig_730.FeedThruLUT , 
         \Controller_inst.temp_buffer[373].sig_729.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[373] , 
         \Controller_inst.int_STM32_TX_Byte[372] , 
         \Controller_inst.temp_buffer[370].sig_732.FeedThruLUT , 
         \Controller_inst.temp_buffer[371].sig_731.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[371] , 
         \Controller_inst.int_STM32_TX_Byte[370] , 
         \Controller_inst.temp_buffer[368].sig_734.FeedThruLUT , 
         \Controller_inst.temp_buffer[369].sig_733.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[369] , 
         \Controller_inst.int_STM32_TX_Byte[368] , 
         \Controller_inst.temp_buffer[366].sig_736.FeedThruLUT , 
         \Controller_inst.temp_buffer[367].sig_735.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[367] , 
         \Controller_inst.int_STM32_TX_Byte[366] , 
         \Controller_inst.temp_buffer[364].sig_738.FeedThruLUT , 
         \Controller_inst.temp_buffer[365].sig_737.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[365] , 
         \Controller_inst.int_STM32_TX_Byte[364] , 
         \Controller_inst.temp_buffer[362].sig_740.FeedThruLUT , 
         \Controller_inst.temp_buffer[363].sig_739.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[363] , 
         \Controller_inst.int_STM32_TX_Byte[362] , 
         \Controller_inst.temp_buffer[360].sig_742.FeedThruLUT , 
         \Controller_inst.temp_buffer[361].sig_741.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[361] , 
         \Controller_inst.int_STM32_TX_Byte[360] , 
         \Controller_inst.temp_buffer[358].sig_744.FeedThruLUT , 
         \Controller_inst.temp_buffer[359].sig_743.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[359] , 
         \Controller_inst.int_STM32_TX_Byte[358] , 
         \Controller_inst.temp_buffer[356].sig_746.FeedThruLUT , 
         \Controller_inst.temp_buffer[357].sig_745.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[357] , 
         \Controller_inst.int_STM32_TX_Byte[356] , 
         \Controller_inst.temp_buffer[354].sig_748.FeedThruLUT , 
         \Controller_inst.temp_buffer[355].sig_747.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[355] , 
         \Controller_inst.int_STM32_TX_Byte[354] , 
         \Controller_inst.temp_buffer[352].sig_750.FeedThruLUT , 
         \Controller_inst.temp_buffer[353].sig_749.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[353] , 
         \Controller_inst.int_STM32_TX_Byte[352] , 
         \Controller_inst.temp_buffer[350].sig_752.FeedThruLUT , 
         \Controller_inst.temp_buffer[351].sig_751.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[351] , 
         \Controller_inst.int_STM32_TX_Byte[350] , 
         \Controller_inst.temp_buffer[348].sig_754.FeedThruLUT , 
         \Controller_inst.temp_buffer[349].sig_753.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[349] , 
         \Controller_inst.int_STM32_TX_Byte[348] , 
         \Controller_inst.temp_buffer[346].sig_756.FeedThruLUT , 
         \Controller_inst.temp_buffer[347].sig_755.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[347] , 
         \Controller_inst.int_STM32_TX_Byte[346] , 
         \Controller_inst.temp_buffer[344].sig_758.FeedThruLUT , 
         \Controller_inst.temp_buffer[345].sig_757.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[345] , 
         \Controller_inst.int_STM32_TX_Byte[344] , 
         \Controller_inst.temp_buffer[342].sig_760.FeedThruLUT , 
         \Controller_inst.temp_buffer[343].sig_759.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[343] , 
         \Controller_inst.int_STM32_TX_Byte[342] , 
         \Controller_inst.temp_buffer[340].sig_762.FeedThruLUT , 
         \Controller_inst.temp_buffer[341].sig_761.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[341] , 
         \Controller_inst.int_STM32_TX_Byte[340] , 
         \Controller_inst.temp_buffer[338].sig_764.FeedThruLUT , 
         \Controller_inst.temp_buffer[339].sig_763.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[339] , 
         \Controller_inst.int_STM32_TX_Byte[338] , 
         \Controller_inst.temp_buffer[336].sig_766.FeedThruLUT , 
         \Controller_inst.temp_buffer[337].sig_765.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[337] , 
         \Controller_inst.int_STM32_TX_Byte[336] , 
         \Controller_inst.temp_buffer[334].sig_768.FeedThruLUT , 
         \Controller_inst.temp_buffer[335].sig_767.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[335] , 
         \Controller_inst.int_STM32_TX_Byte[334] , 
         \Controller_inst.temp_buffer[332].sig_770.FeedThruLUT , 
         \Controller_inst.temp_buffer[333].sig_769.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[333] , 
         \Controller_inst.int_STM32_TX_Byte[332] , 
         \Controller_inst.temp_buffer[330].sig_772.FeedThruLUT , 
         \Controller_inst.temp_buffer[331].sig_771.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[331] , 
         \Controller_inst.int_STM32_TX_Byte[330] , 
         \Controller_inst.temp_buffer[328].sig_774.FeedThruLUT , 
         \Controller_inst.temp_buffer[329].sig_773.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[329] , 
         \Controller_inst.int_STM32_TX_Byte[328] , 
         \Controller_inst.temp_buffer[326].sig_776.FeedThruLUT , 
         \Controller_inst.temp_buffer[327].sig_775.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[327] , 
         \Controller_inst.int_STM32_TX_Byte[326] , 
         \Controller_inst.temp_buffer[324].sig_778.FeedThruLUT , 
         \Controller_inst.temp_buffer[325].sig_777.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[325] , 
         \Controller_inst.int_STM32_TX_Byte[324] , 
         \Controller_inst.temp_buffer[322].sig_780.FeedThruLUT , 
         \Controller_inst.temp_buffer[323].sig_779.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[323] , 
         \Controller_inst.int_STM32_TX_Byte[322] , 
         \Controller_inst.temp_buffer[320].sig_782.FeedThruLUT , 
         \Controller_inst.temp_buffer[321].sig_781.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[321] , 
         \Controller_inst.int_STM32_TX_Byte[320] , 
         \Controller_inst.temp_buffer[318].sig_784.FeedThruLUT , 
         \Controller_inst.temp_buffer[319].sig_783.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[319] , 
         \Controller_inst.int_STM32_TX_Byte[318] , 
         \Controller_inst.temp_buffer[316].sig_786.FeedThruLUT , 
         \Controller_inst.temp_buffer[317].sig_785.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[317] , 
         \Controller_inst.int_STM32_TX_Byte[316] , 
         \Controller_inst.temp_buffer[314].sig_788.FeedThruLUT , 
         \Controller_inst.temp_buffer[315].sig_787.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[315] , 
         \Controller_inst.int_STM32_TX_Byte[314] , 
         \Controller_inst.temp_buffer[312].sig_790.FeedThruLUT , 
         \Controller_inst.temp_buffer[313].sig_789.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[313] , 
         \Controller_inst.int_STM32_TX_Byte[312] , 
         \Controller_inst.temp_buffer[310].sig_792.FeedThruLUT , 
         \Controller_inst.temp_buffer[311].sig_791.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[311] , 
         \Controller_inst.int_STM32_TX_Byte[310] , 
         \Controller_inst.temp_buffer[308].sig_794.FeedThruLUT , 
         \Controller_inst.temp_buffer[309].sig_793.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[309] , 
         \Controller_inst.int_STM32_TX_Byte[308] , 
         \Controller_inst.temp_buffer[306].sig_796.FeedThruLUT , 
         \Controller_inst.temp_buffer[307].sig_795.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[307] , 
         \Controller_inst.int_STM32_TX_Byte[306] , 
         \Controller_inst.temp_buffer[304].sig_798.FeedThruLUT , 
         \Controller_inst.temp_buffer[305].sig_797.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[305] , 
         \Controller_inst.int_STM32_TX_Byte[304] , 
         \Controller_inst.temp_buffer[302].sig_800.FeedThruLUT , 
         \Controller_inst.temp_buffer[303].sig_799.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[303] , 
         \Controller_inst.int_STM32_TX_Byte[302] , 
         \Controller_inst.temp_buffer[300].sig_802.FeedThruLUT , 
         \Controller_inst.temp_buffer[301].sig_801.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[301] , 
         \Controller_inst.int_STM32_TX_Byte[300] , 
         \Controller_inst.temp_buffer[298].sig_804.FeedThruLUT , 
         \Controller_inst.temp_buffer[299].sig_803.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[299] , 
         \Controller_inst.int_STM32_TX_Byte[298] , 
         \Controller_inst.temp_buffer[296].sig_806.FeedThruLUT , 
         \Controller_inst.temp_buffer[297].sig_805.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[297] , 
         \Controller_inst.int_STM32_TX_Byte[296] , 
         \Controller_inst.temp_buffer[294].sig_808.FeedThruLUT , 
         \Controller_inst.temp_buffer[295].sig_807.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[295] , 
         \Controller_inst.int_STM32_TX_Byte[294] , 
         \Controller_inst.temp_buffer[292].sig_810.FeedThruLUT , 
         \Controller_inst.temp_buffer[293].sig_809.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[293] , 
         \Controller_inst.int_STM32_TX_Byte[292] , 
         \Controller_inst.temp_buffer[290].sig_812.FeedThruLUT , 
         \Controller_inst.temp_buffer[291].sig_811.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[291] , 
         \Controller_inst.int_STM32_TX_Byte[290] , 
         \Controller_inst.temp_buffer[288].sig_814.FeedThruLUT , 
         \Controller_inst.temp_buffer[289].sig_813.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[289] , 
         \Controller_inst.int_STM32_TX_Byte[288] , 
         \Controller_inst.temp_buffer[286].sig_816.FeedThruLUT , 
         \Controller_inst.temp_buffer[287].sig_815.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[287] , 
         \Controller_inst.int_STM32_TX_Byte[286] , 
         \Controller_inst.temp_buffer[284].sig_818.FeedThruLUT , 
         \Controller_inst.temp_buffer[285].sig_817.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[285] , 
         \Controller_inst.int_STM32_TX_Byte[284] , 
         \Controller_inst.temp_buffer[282].sig_820.FeedThruLUT , 
         \Controller_inst.temp_buffer[283].sig_819.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[283] , 
         \Controller_inst.int_STM32_TX_Byte[282] , 
         \Controller_inst.temp_buffer[280].sig_822.FeedThruLUT , 
         \Controller_inst.temp_buffer[281].sig_821.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[281] , 
         \Controller_inst.int_STM32_TX_Byte[280] , 
         \Controller_inst.temp_buffer[278].sig_824.FeedThruLUT , 
         \Controller_inst.temp_buffer[279].sig_823.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[279] , 
         \Controller_inst.int_STM32_TX_Byte[278] , 
         \Controller_inst.temp_buffer[276].sig_826.FeedThruLUT , 
         \Controller_inst.temp_buffer[277].sig_825.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[277] , 
         \Controller_inst.int_STM32_TX_Byte[276] , 
         \Controller_inst.temp_buffer[274].sig_828.FeedThruLUT , 
         \Controller_inst.temp_buffer[275].sig_827.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[275] , 
         \Controller_inst.int_STM32_TX_Byte[274] , 
         \Controller_inst.temp_buffer[272].sig_830.FeedThruLUT , 
         \Controller_inst.temp_buffer[273].sig_829.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[273] , 
         \Controller_inst.int_STM32_TX_Byte[272] , 
         \Controller_inst.temp_buffer[270].sig_832.FeedThruLUT , 
         \Controller_inst.temp_buffer[271].sig_831.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[271] , 
         \Controller_inst.int_STM32_TX_Byte[270] , 
         \Controller_inst.temp_buffer[268].sig_834.FeedThruLUT , 
         \Controller_inst.temp_buffer[269].sig_833.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[269] , 
         \Controller_inst.int_STM32_TX_Byte[268] , 
         \Controller_inst.temp_buffer[266].sig_836.FeedThruLUT , 
         \Controller_inst.temp_buffer[267].sig_835.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[267] , 
         \Controller_inst.int_STM32_TX_Byte[266] , 
         \Controller_inst.temp_buffer[264].sig_838.FeedThruLUT , 
         \Controller_inst.temp_buffer[265].sig_837.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[265] , 
         \Controller_inst.int_STM32_TX_Byte[264] , 
         \Controller_inst.temp_buffer[262].sig_840.FeedThruLUT , 
         \Controller_inst.temp_buffer[263].sig_839.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[263] , 
         \Controller_inst.int_STM32_TX_Byte[262] , 
         \Controller_inst.temp_buffer[260].sig_842.FeedThruLUT , 
         \Controller_inst.temp_buffer[261].sig_841.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[261] , 
         \Controller_inst.int_STM32_TX_Byte[260] , 
         \Controller_inst.temp_buffer[258].sig_844.FeedThruLUT , 
         \Controller_inst.temp_buffer[259].sig_843.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[259] , 
         \Controller_inst.int_STM32_TX_Byte[258] , 
         \Controller_inst.temp_buffer[256].sig_846.FeedThruLUT , 
         \Controller_inst.temp_buffer[257].sig_845.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[257] , 
         \Controller_inst.int_STM32_TX_Byte[256] , 
         \Controller_inst.temp_buffer[254].sig_848.FeedThruLUT , 
         \Controller_inst.temp_buffer[255].sig_847.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[255] , 
         \Controller_inst.int_STM32_TX_Byte[254] , 
         \Controller_inst.temp_buffer[252].sig_850.FeedThruLUT , 
         \Controller_inst.temp_buffer[253].sig_849.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[253] , 
         \Controller_inst.int_STM32_TX_Byte[252] , 
         \Controller_inst.temp_buffer[250].sig_852.FeedThruLUT , 
         \Controller_inst.temp_buffer[251].sig_851.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[251] , 
         \Controller_inst.int_STM32_TX_Byte[250] , 
         \Controller_inst.temp_buffer[248].sig_854.FeedThruLUT , 
         \Controller_inst.temp_buffer[249].sig_853.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[249] , 
         \Controller_inst.int_STM32_TX_Byte[248] , 
         \Controller_inst.temp_buffer[246].sig_856.FeedThruLUT , 
         \Controller_inst.temp_buffer[247].sig_855.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[247] , 
         \Controller_inst.int_STM32_TX_Byte[246] , 
         \Controller_inst.temp_buffer[244].sig_858.FeedThruLUT , 
         \Controller_inst.temp_buffer[245].sig_857.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[245] , 
         \Controller_inst.int_STM32_TX_Byte[244] , 
         \Controller_inst.temp_buffer[242].sig_860.FeedThruLUT , 
         \Controller_inst.temp_buffer[243].sig_859.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[243] , 
         \Controller_inst.int_STM32_TX_Byte[242] , 
         \Controller_inst.temp_buffer[240].sig_862.FeedThruLUT , 
         \Controller_inst.temp_buffer[241].sig_861.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[241] , 
         \Controller_inst.int_STM32_TX_Byte[240] , 
         \Controller_inst.temp_buffer[238].sig_864.FeedThruLUT , 
         \Controller_inst.temp_buffer[239].sig_863.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[239] , 
         \Controller_inst.int_STM32_TX_Byte[238] , 
         \Controller_inst.temp_buffer[236].sig_866.FeedThruLUT , 
         \Controller_inst.temp_buffer[237].sig_865.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[237] , 
         \Controller_inst.int_STM32_TX_Byte[236] , 
         \Controller_inst.temp_buffer[234].sig_868.FeedThruLUT , 
         \Controller_inst.temp_buffer[235].sig_867.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[235] , 
         \Controller_inst.int_STM32_TX_Byte[234] , 
         \Controller_inst.temp_buffer[232].sig_870.FeedThruLUT , 
         \Controller_inst.temp_buffer[233].sig_869.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[233] , 
         \Controller_inst.int_STM32_TX_Byte[232] , 
         \Controller_inst.temp_buffer[230].sig_872.FeedThruLUT , 
         \Controller_inst.temp_buffer[231].sig_871.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[231] , 
         \Controller_inst.int_STM32_TX_Byte[230] , 
         \Controller_inst.temp_buffer[228].sig_874.FeedThruLUT , 
         \Controller_inst.temp_buffer[229].sig_873.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[229] , 
         \Controller_inst.int_STM32_TX_Byte[228] , 
         \Controller_inst.temp_buffer[226].sig_876.FeedThruLUT , 
         \Controller_inst.temp_buffer[227].sig_875.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[227] , 
         \Controller_inst.int_STM32_TX_Byte[226] , 
         \Controller_inst.temp_buffer[224].sig_878.FeedThruLUT , 
         \Controller_inst.temp_buffer[225].sig_877.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[225] , 
         \Controller_inst.int_STM32_TX_Byte[224] , 
         \Controller_inst.temp_buffer[222].sig_880.FeedThruLUT , 
         \Controller_inst.temp_buffer[223].sig_879.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[223] , 
         \Controller_inst.int_STM32_TX_Byte[222] , 
         \Controller_inst.temp_buffer[220].sig_882.FeedThruLUT , 
         \Controller_inst.temp_buffer[221].sig_881.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[221] , 
         \Controller_inst.int_STM32_TX_Byte[220] , 
         \Controller_inst.temp_buffer[218].sig_884.FeedThruLUT , 
         \Controller_inst.temp_buffer[219].sig_883.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[219] , 
         \Controller_inst.int_STM32_TX_Byte[218] , 
         \Controller_inst.temp_buffer[216].sig_886.FeedThruLUT , 
         \Controller_inst.temp_buffer[217].sig_885.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[217] , 
         \Controller_inst.int_STM32_TX_Byte[216] , 
         \Controller_inst.temp_buffer[214].sig_888.FeedThruLUT , 
         \Controller_inst.temp_buffer[215].sig_887.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[215] , 
         \Controller_inst.int_STM32_TX_Byte[214] , 
         \Controller_inst.temp_buffer[212].sig_890.FeedThruLUT , 
         \Controller_inst.temp_buffer[213].sig_889.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[213] , 
         \Controller_inst.int_STM32_TX_Byte[212] , 
         \Controller_inst.temp_buffer[210].sig_892.FeedThruLUT , 
         \Controller_inst.temp_buffer[211].sig_891.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[211] , 
         \Controller_inst.int_STM32_TX_Byte[210] , 
         \Controller_inst.temp_buffer[208].sig_894.FeedThruLUT , 
         \Controller_inst.temp_buffer[209].sig_893.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[209] , 
         \Controller_inst.int_STM32_TX_Byte[208] , 
         \Controller_inst.temp_buffer[206].sig_896.FeedThruLUT , 
         \Controller_inst.temp_buffer[207].sig_895.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[207] , 
         \Controller_inst.int_STM32_TX_Byte[206] , 
         \Controller_inst.temp_buffer[204].sig_898.FeedThruLUT , 
         \Controller_inst.temp_buffer[205].sig_897.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[205] , 
         \Controller_inst.int_STM32_TX_Byte[204] , 
         \Controller_inst.temp_buffer[202].sig_900.FeedThruLUT , 
         \Controller_inst.temp_buffer[203].sig_899.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[203] , 
         \Controller_inst.int_STM32_TX_Byte[202] , 
         \Controller_inst.temp_buffer[200].sig_902.FeedThruLUT , 
         \Controller_inst.temp_buffer[201].sig_901.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[201] , 
         \Controller_inst.int_STM32_TX_Byte[200] , 
         \Controller_inst.temp_buffer[198].sig_904.FeedThruLUT , 
         \Controller_inst.temp_buffer[199].sig_903.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[199] , 
         \Controller_inst.int_STM32_TX_Byte[198] , 
         \Controller_inst.temp_buffer[196].sig_906.FeedThruLUT , 
         \Controller_inst.temp_buffer[197].sig_905.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[197] , 
         \Controller_inst.int_STM32_TX_Byte[196] , 
         \Controller_inst.temp_buffer[194].sig_908.FeedThruLUT , 
         \Controller_inst.temp_buffer[195].sig_907.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[195] , 
         \Controller_inst.int_STM32_TX_Byte[194] , 
         \Controller_inst.temp_buffer[192].sig_910.FeedThruLUT , 
         \Controller_inst.temp_buffer[193].sig_909.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[193] , 
         \Controller_inst.int_STM32_TX_Byte[192] , 
         \Controller_inst.temp_buffer[190].sig_912.FeedThruLUT , 
         \Controller_inst.temp_buffer[191].sig_911.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[191] , 
         \Controller_inst.int_STM32_TX_Byte[190] , 
         \Controller_inst.temp_buffer[188].sig_914.FeedThruLUT , 
         \Controller_inst.temp_buffer[189].sig_913.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[189] , 
         \Controller_inst.int_STM32_TX_Byte[188] , 
         \Controller_inst.temp_buffer[186].sig_916.FeedThruLUT , 
         \Controller_inst.temp_buffer[187].sig_915.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[187] , 
         \Controller_inst.int_STM32_TX_Byte[186] , 
         \Controller_inst.temp_buffer[184].sig_918.FeedThruLUT , 
         \Controller_inst.temp_buffer[185].sig_917.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[185] , 
         \Controller_inst.int_STM32_TX_Byte[184] , 
         \Controller_inst.temp_buffer[182].sig_920.FeedThruLUT , 
         \Controller_inst.temp_buffer[183].sig_919.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[183] , 
         \Controller_inst.int_STM32_TX_Byte[182] , 
         \Controller_inst.temp_buffer[180].sig_922.FeedThruLUT , 
         \Controller_inst.temp_buffer[181].sig_921.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[181] , 
         \Controller_inst.int_STM32_TX_Byte[180] , 
         \Controller_inst.temp_buffer[178].sig_924.FeedThruLUT , 
         \Controller_inst.temp_buffer[179].sig_923.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[179] , 
         \Controller_inst.int_STM32_TX_Byte[178] , 
         \Controller_inst.temp_buffer[176].sig_926.FeedThruLUT , 
         \Controller_inst.temp_buffer[177].sig_925.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[177] , 
         \Controller_inst.int_STM32_TX_Byte[176] , 
         \Controller_inst.temp_buffer[174].sig_928.FeedThruLUT , 
         \Controller_inst.temp_buffer[175].sig_927.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[175] , 
         \Controller_inst.int_STM32_TX_Byte[174] , 
         \Controller_inst.temp_buffer[172].sig_930.FeedThruLUT , 
         \Controller_inst.temp_buffer[173].sig_929.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[173] , 
         \Controller_inst.int_STM32_TX_Byte[172] , 
         \Controller_inst.temp_buffer[170].sig_932.FeedThruLUT , 
         \Controller_inst.temp_buffer[171].sig_931.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[171] , 
         \Controller_inst.int_STM32_TX_Byte[170] , 
         \Controller_inst.temp_buffer[168].sig_934.FeedThruLUT , 
         \Controller_inst.temp_buffer[169].sig_933.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[169] , 
         \Controller_inst.int_STM32_TX_Byte[168] , 
         \Controller_inst.temp_buffer[166].sig_936.FeedThruLUT , 
         \Controller_inst.temp_buffer[167].sig_935.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[167] , 
         \Controller_inst.int_STM32_TX_Byte[166] , 
         \Controller_inst.temp_buffer[164].sig_938.FeedThruLUT , 
         \Controller_inst.temp_buffer[165].sig_937.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[165] , 
         \Controller_inst.int_STM32_TX_Byte[164] , 
         \Controller_inst.temp_buffer[162].sig_940.FeedThruLUT , 
         \Controller_inst.temp_buffer[163].sig_939.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[163] , 
         \Controller_inst.int_STM32_TX_Byte[162] , 
         \Controller_inst.temp_buffer[160].sig_942.FeedThruLUT , 
         \Controller_inst.temp_buffer[161].sig_941.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[161] , 
         \Controller_inst.int_STM32_TX_Byte[160] , 
         \Controller_inst.temp_buffer[158].sig_944.FeedThruLUT , 
         \Controller_inst.temp_buffer[159].sig_943.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[159] , 
         \Controller_inst.int_STM32_TX_Byte[158] , 
         \Controller_inst.int_STM32_TX_DV.sig_1026.FeedThruLUT , 
         \Controller_inst.n9526 , \Controller_inst.int_STM32_TX_DV , 
         \Controller_inst.n16231 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV , 
         \Controller_inst.temp_buffer[38].sig_947.FeedThruLUT , 
         \Controller_inst.temp_buffer[39].sig_945.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[39] , 
         \Controller_inst.int_STM32_TX_Byte[38] , 
         \Controller_inst.temp_buffer[110].sig_950.FeedThruLUT , 
         \Controller_inst.temp_buffer[111].sig_948.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[111] , 
         \Controller_inst.int_STM32_TX_Byte[110] , 
         \Controller_inst.temp_buffer[36].sig_951.FeedThruLUT , 
         \Controller_inst.temp_buffer[37].sig_949.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[37] , 
         \Controller_inst.int_STM32_TX_Byte[36] , 
         \Controller_inst.temp_buffer[108].sig_954.FeedThruLUT , 
         \Controller_inst.temp_buffer[109].sig_952.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[109] , 
         \Controller_inst.int_STM32_TX_Byte[108] , 
         \Controller_inst.temp_buffer[34].sig_955.FeedThruLUT , 
         \Controller_inst.temp_buffer[35].sig_953.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[35] , 
         \Controller_inst.int_STM32_TX_Byte[34] , 
         \Controller_inst.temp_buffer[106].sig_958.FeedThruLUT , 
         \Controller_inst.temp_buffer[107].sig_956.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[107] , 
         \Controller_inst.int_STM32_TX_Byte[106] , 
         \Controller_inst.temp_buffer[32].sig_959.FeedThruLUT , 
         \Controller_inst.temp_buffer[33].sig_957.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[33] , 
         \Controller_inst.int_STM32_TX_Byte[32] , 
         \Controller_inst.temp_buffer[104].sig_962.FeedThruLUT , 
         \Controller_inst.temp_buffer[105].sig_960.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[105] , 
         \Controller_inst.int_STM32_TX_Byte[104] , 
         \Controller_inst.temp_buffer[30].sig_963.FeedThruLUT , 
         \Controller_inst.temp_buffer[31].sig_961.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[31] , 
         \Controller_inst.int_STM32_TX_Byte[30] , 
         \Controller_inst.temp_buffer[102].sig_966.FeedThruLUT , 
         \Controller_inst.temp_buffer[103].sig_964.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[103] , 
         \Controller_inst.int_STM32_TX_Byte[102] , 
         \Controller_inst.temp_buffer[28].sig_967.FeedThruLUT , 
         \Controller_inst.temp_buffer[29].sig_965.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[29] , 
         \Controller_inst.int_STM32_TX_Byte[28] , 
         \Controller_inst.temp_buffer[100].sig_970.FeedThruLUT , 
         \Controller_inst.temp_buffer[101].sig_968.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[101] , 
         \Controller_inst.int_STM32_TX_Byte[100] , 
         \Controller_inst.temp_buffer[26].sig_971.FeedThruLUT , 
         \Controller_inst.temp_buffer[27].sig_969.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[27] , 
         \Controller_inst.int_STM32_TX_Byte[26] , 
         \Controller_inst.temp_buffer[98].sig_974.FeedThruLUT , 
         \Controller_inst.temp_buffer[99].sig_972.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[99] , 
         \Controller_inst.int_STM32_TX_Byte[98] , 
         \Controller_inst.temp_buffer[24].sig_975.FeedThruLUT , 
         \Controller_inst.temp_buffer[25].sig_973.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[25] , 
         \Controller_inst.int_STM32_TX_Byte[24] , 
         \Controller_inst.temp_buffer[96].sig_978.FeedThruLUT , 
         \Controller_inst.temp_buffer[97].sig_976.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[97] , 
         \Controller_inst.int_STM32_TX_Byte[96] , 
         \Controller_inst.temp_buffer[22].sig_979.FeedThruLUT , 
         \Controller_inst.temp_buffer[23].sig_977.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[23] , 
         \Controller_inst.int_STM32_TX_Byte[22] , 
         \Controller_inst.temp_buffer[94].sig_982.FeedThruLUT , 
         \Controller_inst.temp_buffer[95].sig_980.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[95] , 
         \Controller_inst.int_STM32_TX_Byte[94] , 
         \Controller_inst.temp_buffer[20].sig_983.FeedThruLUT , 
         \Controller_inst.temp_buffer[21].sig_981.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[21] , 
         \Controller_inst.int_STM32_TX_Byte[20] , 
         \Controller_inst.temp_buffer[92].sig_986.FeedThruLUT , 
         \Controller_inst.temp_buffer[93].sig_984.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[93] , 
         \Controller_inst.int_STM32_TX_Byte[92] , 
         \Controller_inst.temp_buffer[18].sig_987.FeedThruLUT , 
         \Controller_inst.temp_buffer[19].sig_985.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[19] , 
         \Controller_inst.int_STM32_TX_Byte[18] , 
         \Controller_inst.temp_buffer[90].sig_990.FeedThruLUT , 
         \Controller_inst.temp_buffer[91].sig_988.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[91] , 
         \Controller_inst.int_STM32_TX_Byte[90] , 
         \Controller_inst.temp_buffer[16].sig_991.FeedThruLUT , 
         \Controller_inst.temp_buffer[17].sig_989.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[17] , 
         \Controller_inst.int_STM32_TX_Byte[16] , 
         \Controller_inst.temp_buffer[88].sig_994.FeedThruLUT , 
         \Controller_inst.temp_buffer[89].sig_992.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[89] , 
         \Controller_inst.int_STM32_TX_Byte[88] , 
         \Controller_inst.temp_buffer[14].sig_995.FeedThruLUT , 
         \Controller_inst.temp_buffer[15].sig_993.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[15] , 
         \Controller_inst.int_STM32_TX_Byte[14] , 
         \Controller_inst.temp_buffer[86].sig_998.FeedThruLUT , 
         \Controller_inst.temp_buffer[87].sig_996.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[87] , 
         \Controller_inst.int_STM32_TX_Byte[86] , 
         \Controller_inst.temp_buffer[12].sig_999.FeedThruLUT , 
         \Controller_inst.temp_buffer[13].sig_997.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[13] , 
         \Controller_inst.int_STM32_TX_Byte[12] , 
         \Controller_inst.temp_buffer[84].sig_1002.FeedThruLUT , 
         \Controller_inst.temp_buffer[85].sig_1000.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[85] , 
         \Controller_inst.int_STM32_TX_Byte[84] , 
         \Controller_inst.temp_buffer[10].sig_1003.FeedThruLUT , 
         \Controller_inst.temp_buffer[11].sig_1001.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[11] , 
         \Controller_inst.int_STM32_TX_Byte[10] , 
         \Controller_inst.temp_buffer[82].sig_1006.FeedThruLUT , 
         \Controller_inst.temp_buffer[83].sig_1004.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[83] , 
         \Controller_inst.int_STM32_TX_Byte[82] , 
         \Controller_inst.temp_buffer[9].sig_1005.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[9] , 
         \Controller_inst.temp_buffer[8].sig_1007.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[8] , 
         \Controller_inst.temp_buffer[80].sig_1010.FeedThruLUT , 
         \Controller_inst.temp_buffer[81].sig_1008.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[81] , 
         \Controller_inst.int_STM32_TX_Byte[80] , 
         \Controller_inst.temp_buffer[6].sig_1011.FeedThruLUT , 
         \Controller_inst.temp_buffer[7].sig_1009.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[7] , 
         \Controller_inst.int_STM32_TX_Byte[6] , 
         \Controller_inst.temp_buffer[78].sig_1014.FeedThruLUT , 
         \Controller_inst.temp_buffer[79].sig_1012.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[79] , 
         \Controller_inst.int_STM32_TX_Byte[78] , 
         \Controller_inst.temp_buffer[5].sig_1013.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[5] , 
         \Controller_inst.temp_buffer[4].sig_1015.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[4] , 
         \Controller_inst.temp_buffer[76].sig_1018.FeedThruLUT , 
         \Controller_inst.temp_buffer[77].sig_1016.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[77] , 
         \Controller_inst.int_STM32_TX_Byte[76] , 
         \Controller_inst.temp_buffer[2].sig_1019.FeedThruLUT , 
         \Controller_inst.temp_buffer[3].sig_1017.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[3] , 
         \Controller_inst.int_STM32_TX_Byte[2] , 
         \Controller_inst.temp_buffer[75].sig_1020.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[75] , \Controller_inst.n11300 , 
         \Controller_inst.int_RHD_TX_Byte[10] , \Controller_inst.n15 , 
         \Controller_inst.rhd_index[3].sig_1024.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[11] , 
         \Controller_inst.int_RHD_TX_Byte[15] , \Controller_inst.n167[2] , 
         \Controller_inst.n167[1] , \Controller_inst.n167[4] , 
         \Controller_inst.n167[3] , \Controller_inst.n167[6] , 
         \Controller_inst.n167[5] , \Controller_inst.n167[8] , 
         \Controller_inst.n167[7] , \Controller_inst.n167[10] , 
         \Controller_inst.n167[9] , \Controller_inst.n167[12] , 
         \Controller_inst.n167[11] , \Controller_inst.n167[14] , 
         \Controller_inst.n167[13] , \Controller_inst.n167[16] , 
         \Controller_inst.n167[15] , \Controller_inst.n167[18] , 
         \Controller_inst.n167[17] , \Controller_inst.n167[20] , 
         \Controller_inst.n167[19] , \Controller_inst.n167[22] , 
         \Controller_inst.n167[21] , \Controller_inst.n167[24] , 
         \Controller_inst.n167[23] , \Controller_inst.n167[26] , 
         \Controller_inst.n167[25] , \Controller_inst.n167[28] , 
         \Controller_inst.n167[27] , \Controller_inst.n167[31] , 
         \Controller_inst.n167[30] , \Controller_inst.n167_adj_2232[3] , 
         \Controller_inst.n167_adj_2232[2] , 
         \Controller_inst.n167_adj_2232[5] , 
         \Controller_inst.n167_adj_2232[4] , 
         \Controller_inst.n167_adj_2232[7] , 
         \Controller_inst.n167_adj_2232[6] , 
         \Controller_inst.n167_adj_2232[9] , 
         \Controller_inst.n167_adj_2232[8] , 
         \Controller_inst.n167_adj_2232[11] , 
         \Controller_inst.n167_adj_2232[10] , 
         \Controller_inst.n167_adj_2232[13] , 
         \Controller_inst.n167_adj_2232[12] , 
         \Controller_inst.n167_adj_2232[16] , 
         \Controller_inst.n167_adj_2232[14] , 
         \Controller_inst.n167_adj_2232[19] , 
         \Controller_inst.n167_adj_2232[18] , 
         \Controller_inst.n167_adj_2232[21] , 
         \Controller_inst.n167_adj_2232[20] , 
         \Controller_inst.n167_adj_2232[23] , 
         \Controller_inst.n167_adj_2232[22] , 
         \Controller_inst.n167_adj_2232[25] , 
         \Controller_inst.n167_adj_2232[24] , 
         \Controller_inst.n167_adj_2232[27] , 
         \Controller_inst.n167_adj_2232[26] , 
         \Controller_inst.n167_adj_2232[29] , 
         \Controller_inst.n167_adj_2232[28] , 
         \Controller_inst.n167_adj_2232[31] , 
         \Controller_inst.n167_adj_2232[30] , 
         \Controller_inst.n167_adj_2234[2] , 
         \Controller_inst.n167_adj_2234[1] , 
         \Controller_inst.n167_adj_2234[5] , 
         \Controller_inst.n167_adj_2234[3] , 
         \Controller_inst.n167_adj_2234[4] , 
         \Controller_inst.n167_adj_2234[7] , 
         \Controller_inst.n167_adj_2234[6] , 
         \Controller_inst.n167_adj_2234[9] , 
         \Controller_inst.n167_adj_2234[8] , 
         \Controller_inst.n167_adj_2234[11] , 
         \Controller_inst.n167_adj_2234[10] , 
         \Controller_inst.n167_adj_2234[13] , 
         \Controller_inst.n167_adj_2234[12] , 
         \Controller_inst.n167_adj_2234[15] , 
         \Controller_inst.n167_adj_2234[14] , 
         \Controller_inst.n167_adj_2234[17] , 
         \Controller_inst.n167_adj_2234[16] , 
         \Controller_inst.n167_adj_2234[19] , 
         \Controller_inst.n167_adj_2234[18] , 
         \Controller_inst.n167_adj_2234[21] , 
         \Controller_inst.n167_adj_2234[20] , 
         \Controller_inst.n167_adj_2234[23] , 
         \Controller_inst.n167_adj_2234[22] , 
         \Controller_inst.n167_adj_2234[25] , 
         \Controller_inst.n167_adj_2234[24] , 
         \Controller_inst.n167_adj_2234[27] , 
         \Controller_inst.n167_adj_2234[26] , 
         \Controller_inst.n167_adj_2234[29] , 
         \Controller_inst.n167_adj_2234[28] , 
         \Controller_inst.n167_adj_2234[31] , 
         \Controller_inst.n167_adj_2234[30] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1626[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n8763 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n7643 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n7641 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1547 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n7408 , 
         \Controller_inst.n1626[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1626[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n8504 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1563 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready , 
         \Controller_inst.SPI_Master_CS_STM32_1.n8754 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[7] , 
         \Controller_inst.int_STM32_TX_Byte[0].sig_1025.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9508 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9510 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14239 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9504 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9506 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9500 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9502 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_1271[10] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9498 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1210 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[511] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19230 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15869 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8735 , 
         int_STM32_SPI_MOSI, 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_1027.FeedThruLUT 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk , 
         int_STM32_SPI_Clk, 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n10326 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1934 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9514 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9489 , 
         \Controller_inst.int_STM32_TX_Byte[511].sig_1028.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[510].sig_1029.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[510] , 
         \Controller_inst.int_STM32_TX_Byte[508].sig_1031.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[509].sig_1030.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[509] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[508] , 
         \Controller_inst.int_STM32_TX_Byte[506].sig_1033.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[507].sig_1032.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[507] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[506] , 
         \Controller_inst.int_STM32_TX_Byte[504].sig_1035.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[505].sig_1034.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[505] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[504] , 
         \Controller_inst.int_STM32_TX_Byte[502].sig_1037.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[503].sig_1036.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[503] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[502] , 
         \Controller_inst.int_STM32_TX_Byte[500].sig_1039.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[501].sig_1038.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[501] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[500] , 
         \Controller_inst.int_STM32_TX_Byte[498].sig_1041.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[499].sig_1040.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[499] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[498] , 
         \Controller_inst.int_STM32_TX_Byte[496].sig_1043.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[497].sig_1042.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[497] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[496] , 
         \Controller_inst.int_STM32_TX_Byte[494].sig_1045.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[495].sig_1044.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[495] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[494] , 
         \Controller_inst.int_STM32_TX_Byte[492].sig_1047.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[493].sig_1046.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[493] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[492] , 
         \Controller_inst.int_STM32_TX_Byte[490].sig_1049.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[491].sig_1048.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[491] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[490] , 
         \Controller_inst.int_STM32_TX_Byte[488].sig_1051.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[489].sig_1050.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[489] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[488] , 
         \Controller_inst.int_STM32_TX_Byte[486].sig_1053.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[487].sig_1052.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[487] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[486] , 
         \Controller_inst.int_STM32_TX_Byte[484].sig_1055.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[485].sig_1054.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[485] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[484] , 
         \Controller_inst.int_STM32_TX_Byte[482].sig_1057.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[483].sig_1056.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[483] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[482] , 
         \Controller_inst.int_STM32_TX_Byte[480].sig_1059.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[481].sig_1058.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[481] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[480] , 
         \Controller_inst.int_STM32_TX_Byte[478].sig_1061.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[479].sig_1060.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[479] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[478] , 
         \Controller_inst.int_STM32_TX_Byte[476].sig_1063.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[477].sig_1062.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[477] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[476] , 
         \Controller_inst.int_STM32_TX_Byte[474].sig_1065.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[475].sig_1064.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[475] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[474] , 
         \Controller_inst.int_STM32_TX_Byte[472].sig_1067.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[473].sig_1066.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[473] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[472] , 
         \Controller_inst.int_STM32_TX_Byte[470].sig_1069.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[471].sig_1068.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[471] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[470] , 
         \Controller_inst.int_STM32_TX_Byte[468].sig_1071.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[469].sig_1070.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[469] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[468] , 
         \Controller_inst.int_STM32_TX_Byte[466].sig_1073.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[467].sig_1072.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[467] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[466] , 
         \Controller_inst.int_STM32_TX_Byte[464].sig_1075.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[465].sig_1074.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[465] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[464] , 
         \Controller_inst.int_STM32_TX_Byte[462].sig_1077.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[463].sig_1076.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[463] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[462] , 
         \Controller_inst.int_STM32_TX_Byte[460].sig_1079.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[461].sig_1078.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[461] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[460] , 
         \Controller_inst.int_STM32_TX_Byte[458].sig_1081.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[459].sig_1080.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[459] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[458] , 
         \Controller_inst.int_STM32_TX_Byte[456].sig_1083.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[457].sig_1082.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[457] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[456] , 
         \Controller_inst.int_STM32_TX_Byte[454].sig_1085.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[455].sig_1084.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[455] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[454] , 
         \Controller_inst.int_STM32_TX_Byte[452].sig_1087.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[453].sig_1086.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[453] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[452] , 
         \Controller_inst.int_STM32_TX_Byte[450].sig_1089.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[451].sig_1088.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[451] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[450] , 
         \Controller_inst.int_STM32_TX_Byte[448].sig_1091.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[449].sig_1090.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[449] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[448] , 
         \Controller_inst.int_STM32_TX_Byte[446].sig_1093.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[447].sig_1092.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[447] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[446] , 
         \Controller_inst.int_STM32_TX_Byte[444].sig_1095.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[445].sig_1094.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[445] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[444] , 
         \Controller_inst.int_STM32_TX_Byte[442].sig_1097.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[443].sig_1096.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[443] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[442] , 
         \Controller_inst.int_STM32_TX_Byte[440].sig_1099.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[441].sig_1098.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[441] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[440] , 
         \Controller_inst.int_STM32_TX_Byte[438].sig_1101.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[439].sig_1100.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[439] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[438] , 
         \Controller_inst.int_STM32_TX_Byte[436].sig_1103.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[437].sig_1102.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[437] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[436] , 
         \Controller_inst.int_STM32_TX_Byte[434].sig_1105.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[435].sig_1104.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[435] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[434] , 
         \Controller_inst.int_STM32_TX_Byte[432].sig_1107.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[433].sig_1106.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[433] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[432] , 
         \Controller_inst.int_STM32_TX_Byte[430].sig_1109.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[431].sig_1108.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[431] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[430] , 
         \Controller_inst.int_STM32_TX_Byte[428].sig_1111.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[429].sig_1110.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[429] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[428] , 
         \Controller_inst.int_STM32_TX_Byte[426].sig_1113.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[427].sig_1112.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[427] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[426] , 
         \Controller_inst.int_STM32_TX_Byte[424].sig_1115.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[425].sig_1114.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[425] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[424] , 
         \Controller_inst.int_STM32_TX_Byte[422].sig_1117.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[423].sig_1116.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[423] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[422] , 
         \Controller_inst.int_STM32_TX_Byte[420].sig_1119.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[421].sig_1118.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[421] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[420] , 
         \Controller_inst.int_STM32_TX_Byte[418].sig_1121.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[419].sig_1120.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[419] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[418] , 
         \Controller_inst.int_STM32_TX_Byte[416].sig_1123.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[417].sig_1122.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[417] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[416] , 
         \Controller_inst.int_STM32_TX_Byte[414].sig_1125.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[415].sig_1124.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[415] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[414] , 
         \Controller_inst.int_STM32_TX_Byte[412].sig_1127.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[413].sig_1126.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[413] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[412] , 
         \Controller_inst.int_STM32_TX_Byte[410].sig_1129.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[411].sig_1128.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[411] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[410] , 
         \Controller_inst.int_STM32_TX_Byte[408].sig_1131.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[409].sig_1130.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[409] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[408] , 
         \Controller_inst.int_STM32_TX_Byte[406].sig_1133.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[407].sig_1132.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[407] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[406] , 
         \Controller_inst.int_STM32_TX_Byte[404].sig_1135.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[405].sig_1134.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[405] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[404] , 
         \Controller_inst.int_STM32_TX_Byte[402].sig_1137.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[403].sig_1136.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[403] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[402] , 
         \Controller_inst.int_STM32_TX_Byte[400].sig_1139.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[401].sig_1138.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[401] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[400] , 
         \Controller_inst.int_STM32_TX_Byte[398].sig_1141.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[399].sig_1140.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[399] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[398] , 
         \Controller_inst.int_STM32_TX_Byte[396].sig_1143.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[397].sig_1142.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[397] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[396] , 
         \Controller_inst.int_STM32_TX_Byte[394].sig_1145.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[395].sig_1144.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[395] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[394] , 
         \Controller_inst.int_STM32_TX_Byte[392].sig_1147.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[393].sig_1146.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[393] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[392] , 
         \Controller_inst.int_STM32_TX_Byte[390].sig_1149.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[391].sig_1148.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[391] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[390] , 
         \Controller_inst.int_STM32_TX_Byte[388].sig_1151.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[389].sig_1150.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[389] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[388] , 
         \Controller_inst.int_STM32_TX_Byte[386].sig_1153.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[387].sig_1152.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[387] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[386] , 
         \Controller_inst.int_STM32_TX_Byte[384].sig_1155.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[385].sig_1154.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[385] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[384] , 
         \Controller_inst.int_STM32_TX_Byte[382].sig_1157.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[383].sig_1156.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[383] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[382] , 
         \Controller_inst.int_STM32_TX_Byte[380].sig_1159.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[381].sig_1158.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[381] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[380] , 
         \Controller_inst.int_STM32_TX_Byte[378].sig_1161.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[379].sig_1160.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[379] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[378] , 
         \Controller_inst.int_STM32_TX_Byte[376].sig_1163.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[377].sig_1162.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[377] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[376] , 
         \Controller_inst.int_STM32_TX_Byte[374].sig_1165.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[375].sig_1164.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[375] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[374] , 
         \Controller_inst.int_STM32_TX_Byte[372].sig_1167.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[373].sig_1166.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[373] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[372] , 
         \Controller_inst.int_STM32_TX_Byte[370].sig_1169.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[371].sig_1168.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[371] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[370] , 
         \Controller_inst.int_STM32_TX_Byte[368].sig_1171.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[369].sig_1170.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[369] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[368] , 
         \Controller_inst.int_STM32_TX_Byte[366].sig_1173.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[367].sig_1172.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[367] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[366] , 
         \Controller_inst.int_STM32_TX_Byte[364].sig_1175.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[365].sig_1174.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[365] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[364] , 
         \Controller_inst.int_STM32_TX_Byte[362].sig_1177.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[363].sig_1176.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[363] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[362] , 
         \Controller_inst.int_STM32_TX_Byte[360].sig_1179.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[361].sig_1178.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[361] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[360] , 
         \Controller_inst.int_STM32_TX_Byte[358].sig_1181.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[359].sig_1180.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[359] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[358] , 
         \Controller_inst.int_STM32_TX_Byte[356].sig_1183.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[357].sig_1182.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[357] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[356] , 
         \Controller_inst.int_STM32_TX_Byte[354].sig_1185.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[355].sig_1184.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[355] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[354] , 
         \Controller_inst.int_STM32_TX_Byte[352].sig_1187.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[353].sig_1186.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[353] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[352] , 
         \Controller_inst.int_STM32_TX_Byte[350].sig_1189.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[351].sig_1188.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[351] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[350] , 
         \Controller_inst.int_STM32_TX_Byte[348].sig_1191.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[349].sig_1190.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[349] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[348] , 
         \Controller_inst.int_STM32_TX_Byte[346].sig_1193.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[347].sig_1192.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[347] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[346] , 
         \Controller_inst.int_STM32_TX_Byte[344].sig_1195.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[345].sig_1194.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[345] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[344] , 
         \Controller_inst.int_STM32_TX_Byte[342].sig_1197.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[343].sig_1196.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[343] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[342] , 
         \Controller_inst.int_STM32_TX_Byte[340].sig_1199.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[341].sig_1198.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[341] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[340] , 
         \Controller_inst.int_STM32_TX_Byte[338].sig_1201.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[339].sig_1200.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[339] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[338] , 
         \Controller_inst.int_STM32_TX_Byte[336].sig_1203.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[337].sig_1202.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[337] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[336] , 
         \Controller_inst.int_STM32_TX_Byte[334].sig_1205.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[335].sig_1204.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[335] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[334] , 
         \Controller_inst.int_STM32_TX_Byte[332].sig_1207.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[333].sig_1206.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[333] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[332] , 
         \Controller_inst.int_STM32_TX_Byte[330].sig_1209.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[331].sig_1208.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[331] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[330] , 
         \Controller_inst.int_STM32_TX_Byte[328].sig_1211.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[329].sig_1210.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[329] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[328] , 
         \Controller_inst.int_STM32_TX_Byte[326].sig_1213.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[327].sig_1212.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[327] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[326] , 
         \Controller_inst.int_STM32_TX_Byte[324].sig_1215.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[325].sig_1214.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[325] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[324] , 
         \Controller_inst.int_STM32_TX_Byte[322].sig_1217.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[323].sig_1216.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[323] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[322] , 
         \Controller_inst.int_STM32_TX_Byte[320].sig_1219.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[321].sig_1218.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[321] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[320] , 
         \Controller_inst.int_STM32_TX_Byte[319].sig_1220.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[319] , 
         \Controller_inst.int_STM32_TX_Byte[318].sig_1221.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[318] , 
         \Controller_inst.int_STM32_TX_Byte[317].sig_1222.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[317] , 
         \Controller_inst.int_STM32_TX_Byte[315].sig_1224.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[316].sig_1223.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[316] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[315] , 
         \Controller_inst.int_STM32_TX_Byte[313].sig_1226.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[314].sig_1225.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[314] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[313] , 
         \Controller_inst.int_STM32_TX_Byte[311].sig_1228.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[312].sig_1227.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[312] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[311] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count_1__N_1269[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1269[0] 
         , \Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count[1] , 
         \Controller_inst.n14237 , 
         \Controller_inst.int_STM32_TX_Byte[309].sig_1230.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[310].sig_1229.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[310] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[309] , 
         \Controller_inst.int_STM32_TX_Byte[307].sig_1232.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[308].sig_1231.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[308] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[307] , 
         \Controller_inst.int_STM32_TX_Byte[305].sig_1234.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[306].sig_1233.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[306] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[305] , 
         \Controller_inst.int_STM32_TX_Byte[303].sig_1236.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[304].sig_1235.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[304] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[303] , 
         \Controller_inst.int_STM32_TX_Byte[301].sig_1238.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[302].sig_1237.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[302] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[301] , 
         \Controller_inst.int_STM32_TX_Byte[300].sig_1239.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[300] , 
         \Controller_inst.int_STM32_TX_Byte[299].sig_1240.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[299] , 
         \Controller_inst.int_STM32_TX_Byte[297].sig_1242.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[298].sig_1241.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[298] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[297] , 
         \Controller_inst.int_STM32_TX_Byte[295].sig_1244.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[296].sig_1243.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[296] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[295] , 
         \Controller_inst.int_STM32_TX_Byte[293].sig_1246.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[294].sig_1245.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[294] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[293] , 
         \Controller_inst.int_STM32_TX_Byte[292].sig_1247.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[292] , 
         \Controller_inst.int_STM32_TX_Byte[291].sig_1248.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[291] , 
         \Controller_inst.int_STM32_TX_Byte[289].sig_1250.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[290].sig_1249.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[290] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[289] , 
         \Controller_inst.int_STM32_TX_Byte[288].sig_1251.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[288] , 
         \Controller_inst.int_STM32_TX_Byte[287].sig_1252.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[287] , 
         \Controller_inst.int_STM32_TX_Byte[285].sig_1254.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[286].sig_1253.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[286] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[285] , 
         \Controller_inst.int_STM32_TX_Byte[284].sig_1255.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[284] , 
         \Controller_inst.int_STM32_TX_Byte[283].sig_1256.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[283] , 
         \Controller_inst.int_STM32_TX_Byte[281].sig_1258.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[282].sig_1257.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[282] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[281] , 
         \Controller_inst.int_STM32_TX_Byte[279].sig_1260.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[280].sig_1259.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[280] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[279] , 
         \Controller_inst.int_STM32_TX_Byte[277].sig_1262.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[278].sig_1261.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[278] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[277] , 
         \Controller_inst.int_STM32_TX_Byte[275].sig_1264.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[276].sig_1263.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[276] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[275] , 
         \Controller_inst.int_STM32_TX_Byte[273].sig_1266.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[274].sig_1265.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[274] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[273] , 
         \Controller_inst.int_STM32_TX_Byte[271].sig_1268.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[272].sig_1267.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[272] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[271] , 
         \Controller_inst.int_STM32_TX_Byte[269].sig_1270.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[270].sig_1269.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[270] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[269] , 
         \Controller_inst.int_STM32_TX_Byte[267].sig_1272.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[268].sig_1271.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[268] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[267] , 
         \Controller_inst.int_STM32_TX_Byte[265].sig_1274.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[266].sig_1273.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[266] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[265] , 
         \Controller_inst.int_STM32_TX_Byte[263].sig_1276.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[264].sig_1275.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[264] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[263] , 
         \Controller_inst.int_STM32_TX_Byte[261].sig_1278.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[262].sig_1277.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[262] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[261] , 
         \Controller_inst.int_STM32_TX_Byte[259].sig_1280.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[260].sig_1279.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[260] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[259] , 
         \Controller_inst.int_STM32_TX_Byte[257].sig_1282.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[258].sig_1281.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[258] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[257] , 
         \Controller_inst.int_STM32_TX_Byte[255].sig_1284.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[256].sig_1283.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[256] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[255] , 
         \Controller_inst.int_STM32_TX_Byte[253].sig_1286.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[254].sig_1285.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[254] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[253] , 
         \Controller_inst.int_STM32_TX_Byte[251].sig_1288.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[252].sig_1287.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[252] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[251] , 
         \Controller_inst.int_STM32_TX_Byte[249].sig_1290.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[250].sig_1289.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[250] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[249] , 
         \Controller_inst.int_STM32_TX_Byte[247].sig_1292.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[248].sig_1291.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[248] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[247] , 
         \Controller_inst.int_STM32_TX_Byte[245].sig_1294.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[246].sig_1293.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[246] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[245] , 
         \Controller_inst.int_STM32_TX_Byte[243].sig_1296.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[244].sig_1295.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[244] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[243] , 
         \Controller_inst.int_STM32_TX_Byte[241].sig_1298.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[242].sig_1297.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[242] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[241] , 
         \Controller_inst.int_STM32_TX_Byte[239].sig_1300.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[240].sig_1299.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[240] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[239] , 
         \Controller_inst.int_STM32_TX_Byte[237].sig_1302.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[238].sig_1301.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[238] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[237] , 
         \Controller_inst.int_STM32_TX_Byte[235].sig_1304.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[236].sig_1303.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[236] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[235] , 
         \Controller_inst.int_STM32_TX_Byte[233].sig_1306.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[234].sig_1305.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[234] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[233] , 
         \Controller_inst.int_STM32_TX_Byte[231].sig_1308.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[232].sig_1307.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[232] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[231] , 
         \Controller_inst.int_STM32_TX_Byte[229].sig_1310.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[230].sig_1309.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[230] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[229] , 
         \Controller_inst.int_STM32_TX_Byte[227].sig_1312.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[228].sig_1311.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[228] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[227] , 
         \Controller_inst.int_STM32_TX_Byte[225].sig_1314.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[226].sig_1313.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[226] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[225] , 
         \Controller_inst.int_STM32_TX_Byte[223].sig_1316.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[224].sig_1315.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[224] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[223] , 
         \Controller_inst.int_STM32_TX_Byte[221].sig_1318.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[222].sig_1317.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[222] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[221] , 
         \Controller_inst.int_STM32_TX_Byte[219].sig_1320.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[220].sig_1319.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[220] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[219] , 
         \Controller_inst.int_STM32_TX_Byte[217].sig_1322.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[218].sig_1321.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[218] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[217] , 
         \Controller_inst.int_STM32_TX_Byte[215].sig_1324.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[216].sig_1323.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[216] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[215] , 
         \Controller_inst.int_STM32_TX_Byte[213].sig_1326.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[214].sig_1325.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[214] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[213] , 
         \Controller_inst.int_STM32_TX_Byte[211].sig_1328.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[212].sig_1327.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[212] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[211] , 
         \Controller_inst.int_STM32_TX_Byte[209].sig_1330.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[210].sig_1329.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[210] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[209] , 
         \Controller_inst.int_STM32_TX_Byte[207].sig_1332.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[208].sig_1331.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[208] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[207] , 
         \Controller_inst.int_STM32_TX_Byte[205].sig_1334.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[206].sig_1333.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[206] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[205] , 
         \Controller_inst.int_STM32_TX_Byte[203].sig_1336.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[204].sig_1335.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[204] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[203] , 
         \Controller_inst.int_STM32_TX_Byte[201].sig_1338.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[202].sig_1337.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[202] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[201] , 
         \Controller_inst.int_STM32_TX_Byte[199].sig_1340.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[200].sig_1339.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[200] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[199] , 
         \Controller_inst.int_STM32_TX_Byte[197].sig_1342.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[198].sig_1341.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[198] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[197] , 
         \Controller_inst.int_STM32_TX_Byte[195].sig_1344.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[196].sig_1343.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[196] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[195] , 
         \Controller_inst.int_STM32_TX_Byte[193].sig_1346.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[194].sig_1345.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[194] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[193] , 
         \Controller_inst.int_STM32_TX_Byte[191].sig_1348.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[192].sig_1347.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[192] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[191] , 
         \Controller_inst.int_STM32_TX_Byte[189].sig_1350.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[190].sig_1349.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[190] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[189] , 
         \Controller_inst.int_STM32_TX_Byte[187].sig_1352.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[188].sig_1351.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[188] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[187] , 
         \Controller_inst.int_STM32_TX_Byte[185].sig_1354.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[186].sig_1353.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[186] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[185] , 
         \Controller_inst.int_STM32_TX_Byte[183].sig_1356.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[184].sig_1355.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[184] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[183] , 
         \Controller_inst.int_STM32_TX_Byte[181].sig_1358.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[182].sig_1357.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[182] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[181] , 
         \Controller_inst.int_STM32_TX_Byte[179].sig_1360.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[180].sig_1359.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[180] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[179] , 
         \Controller_inst.int_STM32_TX_Byte[177].sig_1362.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[178].sig_1361.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[178] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[177] , 
         \Controller_inst.int_STM32_TX_Byte[175].sig_1364.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[176].sig_1363.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[176] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[175] , 
         \Controller_inst.int_STM32_TX_Byte[173].sig_1366.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[174].sig_1365.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[174] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[173] , 
         \Controller_inst.int_STM32_TX_Byte[171].sig_1368.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[172].sig_1367.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[172] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[171] , 
         \Controller_inst.int_STM32_TX_Byte[169].sig_1370.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[170].sig_1369.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[170] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[169] , 
         \Controller_inst.int_STM32_TX_Byte[167].sig_1372.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[168].sig_1371.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[168] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[167] , 
         \Controller_inst.int_STM32_TX_Byte[165].sig_1374.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[166].sig_1373.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[166] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[165] , 
         \Controller_inst.int_STM32_TX_Byte[163].sig_1376.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[164].sig_1375.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[164] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[163] , 
         \Controller_inst.int_STM32_TX_Byte[161].sig_1378.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[162].sig_1377.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[162] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[161] , 
         \Controller_inst.int_STM32_TX_Byte[159].sig_1380.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[160].sig_1379.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[160] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[159] , 
         \Controller_inst.int_STM32_TX_Byte[157].sig_1382.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[158].sig_1381.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[158] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[157] , 
         \Controller_inst.int_STM32_TX_Byte[155].sig_1384.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[156].sig_1383.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[156] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[155] , 
         \Controller_inst.int_STM32_TX_Byte[153].sig_1386.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[154].sig_1385.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[154] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[153] , 
         \Controller_inst.int_STM32_TX_Byte[151].sig_1388.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[152].sig_1387.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[152] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[151] , 
         \Controller_inst.int_STM32_TX_Byte[149].sig_1390.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[150].sig_1389.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[150] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[149] , 
         \Controller_inst.int_STM32_TX_Byte[147].sig_1392.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[148].sig_1391.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[148] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[147] , 
         \Controller_inst.int_STM32_TX_Byte[145].sig_1394.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[146].sig_1393.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[146] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[145] , 
         \Controller_inst.int_STM32_TX_Byte[143].sig_1396.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[144].sig_1395.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[144] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[143] , 
         \Controller_inst.int_STM32_TX_Byte[141].sig_1398.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[142].sig_1397.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[142] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[141] , 
         \Controller_inst.int_STM32_TX_Byte[139].sig_1400.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[140].sig_1399.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[140] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[139] , 
         \Controller_inst.int_STM32_TX_Byte[137].sig_1402.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[138].sig_1401.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[138] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[137] , 
         \Controller_inst.int_STM32_TX_Byte[135].sig_1404.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[136].sig_1403.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[136] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[135] , 
         \Controller_inst.int_STM32_TX_Byte[133].sig_1406.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[134].sig_1405.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[134] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[133] , 
         \Controller_inst.int_STM32_TX_Byte[131].sig_1408.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[132].sig_1407.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[132] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[131] , 
         \Controller_inst.int_STM32_TX_Byte[129].sig_1410.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[130].sig_1409.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[130] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[129] , 
         \Controller_inst.int_STM32_TX_Byte[127].sig_1412.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[128].sig_1411.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[128] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[127] , 
         \Controller_inst.int_STM32_TX_Byte[125].sig_1414.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[126].sig_1413.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[126] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[125] , 
         \Controller_inst.int_STM32_TX_Byte[123].sig_1416.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[124].sig_1415.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[124] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[123] , 
         \Controller_inst.int_STM32_TX_Byte[121].sig_1418.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[122].sig_1417.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[122] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[121] , 
         \Controller_inst.int_STM32_TX_Byte[119].sig_1420.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[120].sig_1419.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[120] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[119] , 
         \Controller_inst.int_STM32_TX_Byte[117].sig_1422.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[118].sig_1421.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[118] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[117] , 
         \Controller_inst.int_STM32_TX_Byte[115].sig_1424.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[116].sig_1423.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[116] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[115] , 
         \Controller_inst.int_STM32_TX_Byte[113].sig_1426.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[114].sig_1425.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[114] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[113] , 
         \Controller_inst.int_STM32_TX_Byte[111].sig_1428.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[112].sig_1427.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[112] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[111] , 
         \Controller_inst.int_STM32_TX_Byte[109].sig_1430.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[110].sig_1429.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[110] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[109] , 
         \Controller_inst.int_STM32_TX_Byte[107].sig_1432.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[108].sig_1431.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[108] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[107] , 
         \Controller_inst.int_STM32_TX_Byte[105].sig_1434.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[106].sig_1433.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[106] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[105] , 
         \Controller_inst.int_STM32_TX_Byte[103].sig_1436.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[104].sig_1435.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[104] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[103] , 
         \Controller_inst.int_STM32_TX_Byte[101].sig_1438.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[102].sig_1437.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[102] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[101] , 
         \Controller_inst.int_STM32_TX_Byte[99].sig_1440.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[100].sig_1439.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[100] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[99] , 
         \Controller_inst.int_STM32_TX_Byte[97].sig_1442.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[98].sig_1441.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[98] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[97] , 
         \Controller_inst.int_STM32_TX_Byte[95].sig_1444.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[96].sig_1443.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[96] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[95] , 
         \Controller_inst.int_STM32_TX_Byte[93].sig_1446.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[94].sig_1445.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[94] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[93] , 
         \Controller_inst.int_STM32_TX_Byte[91].sig_1448.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[92].sig_1447.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[92] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[91] , 
         \Controller_inst.int_STM32_TX_Byte[89].sig_1450.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[90].sig_1449.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[90] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[89] , 
         \Controller_inst.int_STM32_TX_Byte[87].sig_1452.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[88].sig_1451.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[88] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[87] , 
         \Controller_inst.int_STM32_TX_Byte[85].sig_1454.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[86].sig_1453.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[86] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[85] , 
         \Controller_inst.int_STM32_TX_Byte[83].sig_1456.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[84].sig_1455.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[84] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[83] , 
         \Controller_inst.int_STM32_TX_Byte[81].sig_1458.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[82].sig_1457.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[82] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[81] , 
         \Controller_inst.int_STM32_TX_Byte[79].sig_1460.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[80].sig_1459.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[80] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[79] , 
         \Controller_inst.int_STM32_TX_Byte[77].sig_1462.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[78].sig_1461.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[78] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[77] , 
         \Controller_inst.int_STM32_TX_Byte[75].sig_1464.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[76].sig_1463.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[76] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[75] , 
         \Controller_inst.int_STM32_TX_Byte[73].sig_1466.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[74].sig_1465.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[74] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[73] , 
         \Controller_inst.int_STM32_TX_Byte[71].sig_1468.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[72].sig_1467.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[72] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[71] , 
         \Controller_inst.int_STM32_TX_Byte[69].sig_1470.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[70].sig_1469.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[70] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[69] , 
         \Controller_inst.int_STM32_TX_Byte[67].sig_1472.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[68].sig_1471.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[68] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[67] , 
         \Controller_inst.int_STM32_TX_Byte[65].sig_1474.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[66].sig_1473.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[66] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[65] , 
         \Controller_inst.int_STM32_TX_Byte[63].sig_1476.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[64].sig_1475.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[64] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[63] , 
         \Controller_inst.int_STM32_TX_Byte[61].sig_1478.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[62].sig_1477.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[62] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[61] , 
         \Controller_inst.int_STM32_TX_Byte[59].sig_1480.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[60].sig_1479.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[60] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[59] , 
         \Controller_inst.int_STM32_TX_Byte[57].sig_1482.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[58].sig_1481.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[58] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[57] , 
         \Controller_inst.int_STM32_TX_Byte[55].sig_1484.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[56].sig_1483.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[56] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[55] , 
         \Controller_inst.int_STM32_TX_Byte[53].sig_1486.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[54].sig_1485.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[54] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[53] , 
         \Controller_inst.int_STM32_TX_Byte[51].sig_1488.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[52].sig_1487.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[52] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[51] , 
         \Controller_inst.int_STM32_TX_Byte[49].sig_1490.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[50].sig_1489.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[50] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[49] , 
         \Controller_inst.int_STM32_TX_Byte[47].sig_1492.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[48].sig_1491.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[48] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[47] , 
         \Controller_inst.int_STM32_TX_Byte[45].sig_1494.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[46].sig_1493.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[46] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[45] , 
         \Controller_inst.int_STM32_TX_Byte[43].sig_1496.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[44].sig_1495.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[44] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[43] , 
         \Controller_inst.int_STM32_TX_Byte[41].sig_1498.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[42].sig_1497.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[42] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[41] , 
         \Controller_inst.int_STM32_TX_Byte[39].sig_1500.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[40].sig_1499.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[40] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[39] , 
         \Controller_inst.int_STM32_TX_Byte[37].sig_1502.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[38].sig_1501.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[38] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[37] , 
         \Controller_inst.int_STM32_TX_Byte[35].sig_1504.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[36].sig_1503.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[36] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[35] , 
         \Controller_inst.int_STM32_TX_Byte[33].sig_1506.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[34].sig_1505.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[34] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[33] , 
         \Controller_inst.int_STM32_TX_Byte[31].sig_1508.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[32].sig_1507.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[32] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[31] , 
         \Controller_inst.int_STM32_TX_Byte[29].sig_1510.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[30].sig_1509.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[30] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[29] , 
         \Controller_inst.int_STM32_TX_Byte[27].sig_1512.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[28].sig_1511.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[28] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[27] , 
         \Controller_inst.int_STM32_TX_Byte[25].sig_1514.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[26].sig_1513.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[26] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[25] , 
         \Controller_inst.int_STM32_TX_Byte[23].sig_1516.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[24].sig_1515.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[24] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[23] , 
         \Controller_inst.int_STM32_TX_Byte[21].sig_1518.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[22].sig_1517.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[22] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[21] , 
         \Controller_inst.int_STM32_TX_Byte[19].sig_1520.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[20].sig_1519.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[20] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[19] , 
         \Controller_inst.int_STM32_TX_Byte[17].sig_1522.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[18].sig_1521.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[18] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[17] , 
         \Controller_inst.int_STM32_TX_Byte[15].sig_1524.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[16].sig_1523.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[16] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[15] , 
         \Controller_inst.int_STM32_TX_Byte[13].sig_1526.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[14].sig_1525.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[14] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[13] , 
         \Controller_inst.int_STM32_TX_Byte[11].sig_1528.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[12].sig_1527.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[12] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[11] , 
         \Controller_inst.int_STM32_TX_Byte[9].sig_1530.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[10].sig_1529.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[10] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[9] , 
         \Controller_inst.int_STM32_TX_Byte[7].sig_1532.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[8].sig_1531.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[7] , 
         \Controller_inst.int_STM32_TX_Byte[5].sig_1534.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[6].sig_1533.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[5] , 
         \Controller_inst.int_STM32_TX_Byte[3].sig_1536.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[4].sig_1535.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[3] , 
         \Controller_inst.int_STM32_TX_Byte[1].sig_1538.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[2].sig_1537.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[7] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[8] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8797 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[5] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[6] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[3] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[4] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[1] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1].sig_1539.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.n1926 , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3].sig_1541.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2].sig_1540.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5].sig_1543.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4].sig_1542.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7].sig_1545.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6].sig_1544.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[6] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9].sig_1547.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8].sig_1546.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[8] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[9] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11].sig_1549.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10].sig_1548.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[10] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[11] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13].sig_1551.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12].sig_1550.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[12] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[13] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15].sig_1553.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14].sig_1552.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[14] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[15] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[0] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8777 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[3] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2_c , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8753 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14578 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9537 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9538 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8561 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_c 
         , int_RHD2132_SPI_MISO, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2035 
         , \Controller_inst.int_RHD_TX_DV.sig_1554.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_1555.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk 
         , int_RHD2132_SPI_Clk, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n163 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9210 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17656 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[15] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8729 
         , int_RHD2132_SPI_MOSI, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14088 
         , \Controller_inst.r_SPI_Clk_Count[0] , \Controller_inst.n7657 , 
         \Controller_inst.int_RHD_TX_Byte[8].sig_1556.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[8] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1815[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1815[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1]_2 
         , \Controller_inst.n14052 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9535 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9536 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8535 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8547 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2036 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9533 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9534 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8555 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9531 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9532 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10997 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9529 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9530 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8552 
         , \Controller_inst.n9518 , \Controller_inst.n9522 , 
         \Controller_inst.n14054 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7831 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7829 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2038 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8767 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1834[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1834[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7786 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8775 
         , \Controller_inst.n9520 , \Controller_inst.n9516 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1817[5] 
         , \Controller_inst.int_RHD_TX_Byte[10].sig_1558.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[9].sig_1557.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[9] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[10] 
         , \Controller_inst.int_RHD_TX_Byte[15].sig_1560.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[11].sig_1559.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[11] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9541 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9542 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8564 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9539 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9540 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2037 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n7639 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n42 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n16890 , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n5 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16223 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15891 
         , \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1579.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1561.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n14 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n8 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1562.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n13 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n7 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1586.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1563.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_1592.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_1564.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1853 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1599.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1565.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1606.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1566.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n32 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n11 
         , \Controller_inst.int_FIFO_RE , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n31 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n10 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n12 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n6 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1613.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1567.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n30 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n9 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1620.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1568.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_1627.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_1569.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n29 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n4 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0].sig_1570.FeedThruLUT 
         , \Controller_inst.int_FIFO_COUNT[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_1641.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_1572.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1845 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_1574.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_1573.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_1576.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_1575.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_1578.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_1577.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1581.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1580.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1583.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1582.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1585.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1584.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n20 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n17 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n26 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n23 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n19 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n16 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n25 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n22 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1588.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1587.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1590.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1589.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1591.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_1594.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_1593.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_1596.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_1595.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_1598.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_1597.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1601.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1600.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1603.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1602.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1605.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1604.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1608.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1607.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1610.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1609.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1612.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1611.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n38 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n35 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n44 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n41 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n37 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n34 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n43 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n40 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n18 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n15 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n24 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n21 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7]$n48 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n27 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1615.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1614.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1617.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1616.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1619.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1618.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n36 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n33 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n42 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n39 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7]$n49 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n45 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1622.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1621.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1624.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1623.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1626.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1625.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_1629.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_1628.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_1631.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_1630.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_1633.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_1632.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_1635.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_1634.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_1637.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_1636.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_1639.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_1638.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_1640.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1].sig_1571.FeedThruLUT 
         , \Controller_inst.int_FIFO_COUNT[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0].sig_1642.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[0] , 
         i_RHD2216_SPI_MISO_c, n8, i_STM32_SPI4_MISO_c, i_RHD2132_SPI_MISO_c, 
         o_RHD2132_SPI_CS_n_c, o_RHD2132_SPI_CS_n_c_N_1988, 
         int_RHD2132_SPI_CS_n, o_RHD2216_SPI_CS_n_c_N_1994, 
         o_RHD2132_SPI_MOSI_c, o_RHD2132_SPI_MOSI_c_N_1984, 
         o_RHD2216_SPI_MOSI_c_N_1990, o_RHD2132_SPI_Clk_c, 
         o_RHD2132_SPI_Clk_c_N_1986, o_RHD2216_SPI_Clk_c_N_1992, n9844, n16232, 
         n11073, n8742, \Controller_inst.n8573 , \Controller_inst.n8530 , 
         \stm32_state[2] , \Controller_inst.stm32_state[3] , n11301, 
         \Controller_inst.n16828 , \Controller_inst.n16856 , 
         \Controller_inst.n16838 , \Controller_inst.n1215 , 
         \Controller_inst.n46 , \Controller_inst.n16858 , 
         \Controller_inst.NUM_DATA[0] , \Controller_inst.n4_adj_2065 , 
         \Controller_inst.n4_adj_2088 , \Controller_inst.n17654 , 
         \Controller_inst.n5_adj_2063 , \Controller_inst.n5066[0] , 
         \Controller_inst.n6_adj_2089 , \Controller_inst.n8_adj_2090 , 
         \Controller_inst.n10 , \Controller_inst.n12_adj_2091 , 
         \Controller_inst.n14 , \Controller_inst.n16 , 
         \Controller_inst.n16830 , \Controller_inst.n37 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18903 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18906 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18789 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18792 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18843 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18846 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18897 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18900 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18837 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18840 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18891 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18894 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18831 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17646 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18885 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18888 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19785 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17396 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19779 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17397 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19773 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19776 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19482 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19098 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19767 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18798 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17403 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18990 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19578 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19137 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18879 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18882 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19761 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17651 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19755 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17406 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19326 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19260 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19749 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18810 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17409 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19350 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19236 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19179 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19743 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17412 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19737 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17415 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19731 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17418 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19725 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17421 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19719 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17424 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19713 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17427 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19707 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17430 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18828 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19701 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18864 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17433 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18822 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19353 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19695 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17436 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19689 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17439 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19683 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17442 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19677 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17445 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19671 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17448 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19665 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17451 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19659 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17454 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19653 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17457 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19647 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17460 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19641 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17463 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18876 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19635 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18870 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17466 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19629 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17469 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19623 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17472 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18912 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19617 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17475 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19611 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17478 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19605 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17481 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19599 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17484 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19593 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17487 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19587 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17490 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19581 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17493 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19575 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19569 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18996 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17499 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18858 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19437 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19563 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17502 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18924 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19557 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17505 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19008 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18918 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19263 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19551 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17508 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19545 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17514 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19539 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17517 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19533 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17520 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18966 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19527 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18960 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17523 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19521 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17526 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19038 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19515 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19056 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17529 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19026 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19389 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19509 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17532 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19503 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17535 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19497 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17538 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19020 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17511 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19491 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19080 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17541 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19014 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19317 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19485 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17544 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19479 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19473 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17553 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19467 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17556 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19461 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17559 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19455 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17562 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19116 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19449 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19086 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17565 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19443 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17568 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19380 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19200 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18804 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19197 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19440 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19110 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19431 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19074 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17574 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19425 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17577 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19413 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17580 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19407 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17652 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19401 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17583 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19395 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17586 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18948 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18816 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18945 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19392 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19383 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17592 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19104 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19377 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19050 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19371 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17598 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19164 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19365 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19212 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17601 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19158 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19221 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19359 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17604 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19296 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19278 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19188 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19275 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19356 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19347 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19341 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17613 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19335 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17616 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19329 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17619 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19323 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19044 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19041 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18936 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19320 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19311 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17645 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19305 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17642 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18825 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19299 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17628 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19248 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19293 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19242 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19287 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17634 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19281 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17633 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19218 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19269 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17627 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19266 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18930 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17626 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19257 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19251 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17618 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19245 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19239 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19233 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17608 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19224 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19227 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17590 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17572 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19140 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18873 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19128 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19062 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19125 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18819 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19215 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19134 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19209 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19122 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19203 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17597 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19191 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19194 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19185 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19146 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19002 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19143 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19182 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19173 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17585 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19167 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17643 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19161 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18867 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19155 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19149 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17576 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19032 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18813 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17547 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19092 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19089 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19131 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19068 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19119 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19113 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19107 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19101 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19095 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18861 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19083 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18984 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19077 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18978 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19071 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19065 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19059 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18807 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18972 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19053 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18954 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19047 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18942 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19035 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19029 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19023 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18855 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19017 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19011 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19005 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18801 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18999 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18993 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18987 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18981 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18975 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18969 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18963 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18957 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18951 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18939 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18933 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18852 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18927 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18849 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18795 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18921 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18915 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18909 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n5 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19419 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19422 
         , n17659, n8532, n16213, n16827, n16218, \Controller_inst.n8578 , 
         \Controller_inst.n15905 , n28, n38, n42, n36, n41, n40, n39, 
         \Controller_inst.rhd_done_config , \Controller_inst.n89 , 
         \Controller_inst.n18 , \Controller_inst.n30 , \Controller_inst.n28 , 
         \Controller_inst.n15899 , \Controller_inst.n15922 , 
         \Controller_inst.n29_adj_2056 , \Controller_inst.n27 , 
         \Controller_inst.n15875 , \Controller_inst.n8_c , 
         \Controller_inst.n6 , \Controller_inst.n5_c , \Controller_inst.n12 , 
         \Controller_inst.n4 , \Controller_inst.n16053 , \Controller_inst.n22 , 
         \Controller_inst.n5336 , \Controller_inst.n5112 , 
         \Controller_inst.n45_adj_2206 , \Controller_inst.n46_adj_2203 , 
         \Controller_inst.n50 , \Controller_inst.n6_adj_2092 , 
         \Controller_inst.n8_adj_2093 , \Controller_inst.n167_adj_2232[17] , 
         \Controller_inst.n42 , \Controller_inst.n40 , \Controller_inst.n39 , 
         \Controller_inst.n41 , \Controller_inst.n48 , \Controller_inst.n38 , 
         \Controller_inst.n43 , \Controller_inst.n47 , 
         \Controller_inst.n181_adj_2069 , \Controller_inst.n15882 , n7405, 
         RGB0_OUT_c, \Controller_inst.n20 , \Controller_inst.n8543 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 , 
         \Controller_inst.n10_adj_2095 , \Controller_inst.n12_adj_2097 , 
         \Controller_inst.n14_adj_2098 , \Controller_inst.n16_adj_2099 , 
         \Controller_inst.n16804 , \Controller_inst.n37_adj_2102 , 
         \Controller_inst.n16802 , \Controller_inst.n16806 , 
         \Controller_inst.n46_adj_2105 , \Controller_inst.n16870 , 
         \Controller_inst.n16868 , \Controller_inst.n6_adj_2066 , 
         \Controller_inst.n8518 , \Controller_inst.n8505 , 
         \Controller_inst.n8571 , \Controller_inst.n40_adj_2191 , 
         \Controller_inst.n44 , \Controller_inst.n41_adj_2202 , 
         \Controller_inst.n42_adj_2194 , \Controller_inst.n43_adj_2199 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1919 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n17 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n16 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1691 , int_STM32_SPI_CS_n, 
         \Controller_inst.SPI_Master_CS_STM32_1.n16758 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n12 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16_adj_2053 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20_adj_2054 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n502 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17401 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n7637 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n43_adj_2043 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8733 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n6 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n16888 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7650 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2040 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n1989 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15890 
         , \Controller_inst.n9496 , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4933 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7666 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16812 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16876 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16776 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16780 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16880 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n47 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15871 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16766 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16864 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16814 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n17 
         , o_RHD2216_SPI_CS_n_c, n5, 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n7635 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10245 , 
         \Controller_inst.n35_adj_2131 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge_N_2026 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1834[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7827 
         , o_RHD2216_SPI_Clk_c, o_RHD2216_SPI_MOSI_c, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.o_RHD_RX_DV_N_2009 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1806 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[0] , 
         n16129, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9528 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7833 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9524 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n38 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7649 
         , \Controller_inst.Controller_RHD_FIFO_1.n9491 , \Controller_inst.n2 , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n28 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16810 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n46 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] 
         , \Controller_inst.n9 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9512 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n15864 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16236 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[0] 
         , \Controller_inst.n7375 , \Controller_inst.init_FIFO_Read , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w 
         , \Controller_inst.n16057 , \Controller_inst.n167[29] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n7645 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n13_adj_2055 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n16852 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[6] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n3 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1834[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7774 
         , \Controller_inst.n9525 , n9527, stop_counting, GND_net, 
         \Controller_inst.n167_adj_2232[15] , \Controller_inst.n7628 , 
         \Controller_inst.n11303 , \Controller_inst.n8523 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[9] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n2 
         , i_clk_c, \pll_inst.lscc_pll_inst.feedback_w ;

  SLICE_0 SLICE_0( .DI0(\reset_counter_27__N_513[27] ), .D1(n21428), 
    .D0(n14853), .C0(\reset_counter[27] ), .CLK(pll_clk_int), .CIN0(n14853), 
    .CIN1(n21428), .Q0(\reset_counter[27] ), 
    .F0(\reset_counter_27__N_513[27] ), .COUT0(n21428));
  SLICE_1 SLICE_1( .DI1(\reset_counter_27__N_513[26] ), 
    .DI0(\reset_counter_27__N_513[25] ), .D1(n21425), .C1(\reset_counter[26] ), 
    .D0(n14851), .C0(\reset_counter[25] ), .CLK(pll_clk_int), .CIN0(n14851), 
    .CIN1(n21425), .Q0(\reset_counter[25] ), .Q1(\reset_counter[26] ), 
    .F0(\reset_counter_27__N_513[25] ), .F1(\reset_counter_27__N_513[26] ), 
    .COUT1(n14853), .COUT0(n21425));
  SLICE_2 SLICE_2( .DI1(\reset_counter_27__N_513[24] ), 
    .DI0(\reset_counter_27__N_513[23] ), .D1(n21422), .C1(\reset_counter[24] ), 
    .D0(n14849), .C0(\reset_counter[23] ), .CLK(pll_clk_int), .CIN0(n14849), 
    .CIN1(n21422), .Q0(\reset_counter[23] ), .Q1(\reset_counter[24] ), 
    .F0(\reset_counter_27__N_513[23] ), .F1(\reset_counter_27__N_513[24] ), 
    .COUT1(n14851), .COUT0(n21422));
  SLICE_3 SLICE_3( .DI1(\reset_counter_27__N_513[22] ), 
    .DI0(\reset_counter_27__N_513[21] ), .D1(n21419), .C1(\reset_counter[22] ), 
    .D0(n14847), .C0(\reset_counter[21] ), .CLK(pll_clk_int), .CIN0(n14847), 
    .CIN1(n21419), .Q0(\reset_counter[21] ), .Q1(\reset_counter[22] ), 
    .F0(\reset_counter_27__N_513[21] ), .F1(\reset_counter_27__N_513[22] ), 
    .COUT1(n14849), .COUT0(n21419));
  SLICE_4 SLICE_4( .DI1(\reset_counter_27__N_513[20] ), 
    .DI0(\reset_counter_27__N_513[19] ), .D1(n21416), .C1(\reset_counter[20] ), 
    .D0(n14845), .C0(\reset_counter[19] ), .CLK(pll_clk_int), .CIN0(n14845), 
    .CIN1(n21416), .Q0(\reset_counter[19] ), .Q1(\reset_counter[20] ), 
    .F0(\reset_counter_27__N_513[19] ), .F1(\reset_counter_27__N_513[20] ), 
    .COUT1(n14847), .COUT0(n21416));
  SLICE_5 SLICE_5( .DI1(\reset_counter_27__N_513[18] ), 
    .DI0(\reset_counter_27__N_513[17] ), .D1(n21413), .C1(\reset_counter[18] ), 
    .D0(n14843), .C0(\reset_counter[17] ), .CLK(pll_clk_int), .CIN0(n14843), 
    .CIN1(n21413), .Q0(\reset_counter[17] ), .Q1(\reset_counter[18] ), 
    .F0(\reset_counter_27__N_513[17] ), .F1(\reset_counter_27__N_513[18] ), 
    .COUT1(n14845), .COUT0(n21413));
  SLICE_6 SLICE_6( .DI1(\reset_counter_27__N_513[16] ), 
    .DI0(\reset_counter_27__N_513[15] ), .D1(n21410), .C1(\reset_counter[16] ), 
    .D0(n14841), .C0(\reset_counter[15] ), .CLK(pll_clk_int), .CIN0(n14841), 
    .CIN1(n21410), .Q0(\reset_counter[15] ), .Q1(\reset_counter[16] ), 
    .F0(\reset_counter_27__N_513[15] ), .F1(\reset_counter_27__N_513[16] ), 
    .COUT1(n14843), .COUT0(n21410));
  SLICE_7 SLICE_7( .DI1(\reset_counter_27__N_513[14] ), 
    .DI0(\reset_counter_27__N_513[13] ), .D1(n21407), .C1(\reset_counter[14] ), 
    .D0(n14839), .C0(\reset_counter[13] ), .CLK(pll_clk_int), .CIN0(n14839), 
    .CIN1(n21407), .Q0(\reset_counter[13] ), .Q1(\reset_counter[14] ), 
    .F0(\reset_counter_27__N_513[13] ), .F1(\reset_counter_27__N_513[14] ), 
    .COUT1(n14841), .COUT0(n21407));
  SLICE_8 SLICE_8( .DI1(\reset_counter_27__N_513[12] ), 
    .DI0(\reset_counter_27__N_513[11] ), .D1(n21404), .C1(\reset_counter[12] ), 
    .D0(n14837), .C0(\reset_counter[11] ), .CLK(pll_clk_int), .CIN0(n14837), 
    .CIN1(n21404), .Q0(\reset_counter[11] ), .Q1(\reset_counter[12] ), 
    .F0(\reset_counter_27__N_513[11] ), .F1(\reset_counter_27__N_513[12] ), 
    .COUT1(n14839), .COUT0(n21404));
  SLICE_9 SLICE_9( .DI1(\reset_counter_27__N_513[10] ), 
    .DI0(\reset_counter_27__N_513[9] ), .D1(n21401), .C1(\reset_counter[10] ), 
    .D0(n14835), .C0(\reset_counter[9] ), .CLK(pll_clk_int), .CIN0(n14835), 
    .CIN1(n21401), .Q0(\reset_counter[9] ), .Q1(\reset_counter[10] ), 
    .F0(\reset_counter_27__N_513[9] ), .F1(\reset_counter_27__N_513[10] ), 
    .COUT1(n14837), .COUT0(n21401));
  SLICE_10 SLICE_10( .DI1(\reset_counter_27__N_513[8] ), 
    .DI0(\reset_counter_27__N_513[7] ), .D1(n21398), .C1(\reset_counter[8] ), 
    .D0(n14833), .C0(\reset_counter[7] ), .CLK(pll_clk_int), .CIN0(n14833), 
    .CIN1(n21398), .Q0(\reset_counter[7] ), .Q1(\reset_counter[8] ), 
    .F0(\reset_counter_27__N_513[7] ), .F1(\reset_counter_27__N_513[8] ), 
    .COUT1(n14835), .COUT0(n21398));
  SLICE_11 SLICE_11( .DI1(\reset_counter_27__N_513[6] ), 
    .DI0(\reset_counter_27__N_513[5] ), .D1(n21395), .C1(\reset_counter[6] ), 
    .D0(n14831), .C0(\reset_counter[5] ), .CLK(pll_clk_int), .CIN0(n14831), 
    .CIN1(n21395), .Q0(\reset_counter[5] ), .Q1(\reset_counter[6] ), 
    .F0(\reset_counter_27__N_513[5] ), .F1(\reset_counter_27__N_513[6] ), 
    .COUT1(n14833), .COUT0(n21395));
  SLICE_12 SLICE_12( .DI1(\reset_counter_27__N_513[4] ), 
    .DI0(\reset_counter_27__N_513[3] ), .D1(n21392), .C1(\reset_counter[4] ), 
    .D0(n14829), .C0(\reset_counter[3] ), .CLK(pll_clk_int), .CIN0(n14829), 
    .CIN1(n21392), .Q0(\reset_counter[3] ), .Q1(\reset_counter[4] ), 
    .F0(\reset_counter_27__N_513[3] ), .F1(\reset_counter_27__N_513[4] ), 
    .COUT1(n14831), .COUT0(n21392));
  SLICE_13 SLICE_13( .DI1(\reset_counter_27__N_513[2] ), .DI0(n144), 
    .D1(n21389), .C1(\reset_counter[2] ), .D0(n14827), .C0(n27), 
    .CLK(pll_clk_int), .CIN0(n14827), .CIN1(n21389), .Q0(n27), 
    .Q1(\reset_counter[2] ), .F0(n144), .F1(\reset_counter_27__N_513[2] ), 
    .COUT1(n14829), .COUT0(n21389));
  SLICE_14 SLICE_14( .DI1(n145), .D1(n21143), .C1(n28_adj_2235), .B1(n5382), 
    .CLK(pll_clk_int), .CIN1(n21143), .Q1(n28_adj_2235), .F1(n145), 
    .COUT1(n14827), .COUT0(n21143));
  Controller_inst_SLICE_15 \Controller_inst.SLICE_15 ( 
    .D1(\Controller_inst.n21029 ), .B1(\Controller_inst.NUM_DATA[17] ), 
    .D0(\Controller_inst.n14655 ), .B0(\Controller_inst.NUM_DATA[16] ), 
    .CIN0(\Controller_inst.n14655 ), .CIN1(\Controller_inst.n21029 ), 
    .F0(\Controller_inst.n33 ), .F1(\Controller_inst.n35 ), 
    .COUT1(\Controller_inst.n14657 ), .COUT0(\Controller_inst.n21029 ));
  Controller_inst_SLICE_16 \Controller_inst.SLICE_16 ( 
    .D1(\Controller_inst.n21020 ), .B1(\Controller_inst.NUM_DATA[15] ), 
    .D0(\Controller_inst.n14653 ), .B0(\Controller_inst.NUM_DATA[14] ), 
    .CIN0(\Controller_inst.n14653 ), .CIN1(\Controller_inst.n21020 ), 
    .F0(\Controller_inst.n29 ), .F1(\Controller_inst.n31 ), 
    .COUT1(\Controller_inst.n14655 ), .COUT0(\Controller_inst.n21020 ));
  Controller_inst_SLICE_17 \Controller_inst.SLICE_17 ( 
    .D1(\Controller_inst.n21254 ), .C1(\Controller_inst.full_cycle_count[12] ), 
    .D0(\Controller_inst.n14733 ), .C0(\Controller_inst.full_cycle_count[11] ), 
    .CIN0(\Controller_inst.n14733 ), .CIN1(\Controller_inst.n21254 ), 
    .F0(\Controller_inst.n133[11] ), .F1(\Controller_inst.n133[12] ), 
    .COUT1(\Controller_inst.n14735 ), .COUT0(\Controller_inst.n21254 ));
  Controller_inst_SLICE_18 \Controller_inst.SLICE_18 ( 
    .D1(\Controller_inst.n21251 ), .C1(\Controller_inst.full_cycle_count[10] ), 
    .D0(\Controller_inst.n14731 ), .C0(\Controller_inst.full_cycle_count[9] ), 
    .CIN0(\Controller_inst.n14731 ), .CIN1(\Controller_inst.n21251 ), 
    .F0(\Controller_inst.n133[9] ), .F1(\Controller_inst.n133[10] ), 
    .COUT1(\Controller_inst.n14733 ), .COUT0(\Controller_inst.n21251 ));
  Controller_inst_SLICE_19 \Controller_inst.SLICE_19 ( 
    .D1(\Controller_inst.n21011 ), .B1(\Controller_inst.NUM_DATA[13] ), 
    .D0(\Controller_inst.n14651 ), .B0(\Controller_inst.NUM_DATA[12] ), 
    .CIN0(\Controller_inst.n14651 ), .CIN1(\Controller_inst.n21011 ), 
    .F0(\Controller_inst.n25 ), .F1(\Controller_inst.n27_adj_2072 ), 
    .COUT1(\Controller_inst.n14653 ), .COUT0(\Controller_inst.n21011 ));
  Controller_inst_SLICE_20 \Controller_inst.SLICE_20 ( 
    .D1(\Controller_inst.n21248 ), .C1(\Controller_inst.full_cycle_count[8] ), 
    .D0(\Controller_inst.n14729 ), .C0(\Controller_inst.full_cycle_count[7] ), 
    .CIN0(\Controller_inst.n14729 ), .CIN1(\Controller_inst.n21248 ), 
    .F0(\Controller_inst.n133[7] ), .F1(\Controller_inst.n133[8] ), 
    .COUT1(\Controller_inst.n14731 ), .COUT0(\Controller_inst.n21248 ));
  Controller_inst_SLICE_21 \Controller_inst.SLICE_21 ( 
    .D1(\Controller_inst.n21002 ), .B1(\Controller_inst.NUM_DATA[11] ), 
    .D0(\Controller_inst.n14649 ), .B0(\Controller_inst.NUM_DATA[10] ), 
    .CIN0(\Controller_inst.n14649 ), .CIN1(\Controller_inst.n21002 ), 
    .F0(\Controller_inst.n21 ), .F1(\Controller_inst.n23 ), 
    .COUT1(\Controller_inst.n14651 ), .COUT0(\Controller_inst.n21002 ));
  Controller_inst_SLICE_22 \Controller_inst.SLICE_22 ( 
    .D1(\Controller_inst.n21245 ), .C1(\Controller_inst.full_cycle_count[6] ), 
    .D0(\Controller_inst.n14727 ), .C0(\Controller_inst.full_cycle_count[5] ), 
    .CIN0(\Controller_inst.n14727 ), .CIN1(\Controller_inst.n21245 ), 
    .F0(\Controller_inst.n133[5] ), .F1(\Controller_inst.n133[6] ), 
    .COUT1(\Controller_inst.n14729 ), .COUT0(\Controller_inst.n21245 ));
  Controller_inst_SLICE_23 \Controller_inst.SLICE_23 ( 
    .D1(\Controller_inst.n20993 ), .B1(\Controller_inst.NUM_DATA[9] ), 
    .D0(\Controller_inst.n14647 ), .B0(\Controller_inst.NUM_DATA[8] ), 
    .CIN0(\Controller_inst.n14647 ), .CIN1(\Controller_inst.n20993 ), 
    .F0(\Controller_inst.n17 ), .F1(\Controller_inst.n19 ), 
    .COUT1(\Controller_inst.n14649 ), .COUT0(\Controller_inst.n20993 ));
  Controller_inst_SLICE_24 \Controller_inst.SLICE_24 ( 
    .D1(\Controller_inst.n21242 ), .C1(\Controller_inst.full_cycle_count[4] ), 
    .D0(\Controller_inst.n14725 ), .C0(\Controller_inst.full_cycle_count[3] ), 
    .CIN0(\Controller_inst.n14725 ), .CIN1(\Controller_inst.n21242 ), 
    .F0(\Controller_inst.n133[3] ), .F1(\Controller_inst.n133[4] ), 
    .COUT1(\Controller_inst.n14727 ), .COUT0(\Controller_inst.n21242 ));
  Controller_inst_SLICE_25 \Controller_inst.SLICE_25 ( 
    .D1(\Controller_inst.n20984 ), .B1(\Controller_inst.NUM_DATA[7] ), 
    .D0(\Controller_inst.n14645 ), .B0(\Controller_inst.NUM_DATA[6] ), 
    .CIN0(\Controller_inst.n14645 ), .CIN1(\Controller_inst.n20984 ), 
    .F0(\Controller_inst.n162[5] ), .F1(\Controller_inst.n162[6] ), 
    .COUT1(\Controller_inst.n14647 ), .COUT0(\Controller_inst.n20984 ));
  Controller_inst_SLICE_26 \Controller_inst.SLICE_26 ( 
    .D1(\Controller_inst.n21239 ), .C1(\Controller_inst.full_cycle_count[2] ), 
    .D0(\Controller_inst.n14723 ), .C0(\Controller_inst.full_cycle_count[1] ), 
    .CIN0(\Controller_inst.n14723 ), .CIN1(\Controller_inst.n21239 ), 
    .F0(\Controller_inst.n133[1] ), .F1(\Controller_inst.n133[2] ), 
    .COUT1(\Controller_inst.n14725 ), .COUT0(\Controller_inst.n21239 ));
  Controller_inst_SLICE_27 \Controller_inst.SLICE_27 ( 
    .D1(\Controller_inst.n21326 ), .C1(\Controller_inst.rhd_index[24] ), 
    .D0(\Controller_inst.n14783 ), .C0(\Controller_inst.rhd_index[23] ), 
    .CIN0(\Controller_inst.n14783 ), .CIN1(\Controller_inst.n21326 ), 
    .F0(\Controller_inst.n133_adj_2231[23] ), 
    .F1(\Controller_inst.n133_adj_2231[24] ), .COUT1(\Controller_inst.n14785 ), 
    .COUT0(\Controller_inst.n21326 ));
  Controller_inst_SLICE_28 \Controller_inst.SLICE_28 ( 
    .D1(\Controller_inst.n21131 ), .C1(\Controller_inst.full_cycle_count[0] ), 
    .B1(VCC_net), .CIN1(\Controller_inst.n21131 ), 
    .F1(\Controller_inst.n133[0] ), .COUT1(\Controller_inst.n14723 ), 
    .COUT0(\Controller_inst.n21131 ));
  Controller_inst_SLICE_29 \Controller_inst.SLICE_29 ( 
    .D1(\Controller_inst.n20966 ), .B1(\Controller_inst.NUM_DATA[3] ), 
    .D0(\Controller_inst.n14641 ), .B0(\Controller_inst.NUM_DATA[2] ), 
    .CIN0(\Controller_inst.n14641 ), .CIN1(\Controller_inst.n20966 ), 
    .F0(\Controller_inst.n162[1] ), .F1(\Controller_inst.n162[2] ), 
    .COUT1(\Controller_inst.n14643 ), .COUT0(\Controller_inst.n20966 ));
  Controller_inst_SLICE_30 \Controller_inst.SLICE_30 ( 
    .D1(\Controller_inst.n20960 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[1] ), .CIN1(\Controller_inst.n20960 ), 
    .F1(\Controller_inst.n162[0] ), .COUT1(\Controller_inst.n14641 ), 
    .COUT0(\Controller_inst.n20960 ));
  Controller_inst_SLICE_31 \Controller_inst.SLICE_31 ( 
    .D1(\Controller_inst.n21323 ), .C1(\Controller_inst.rhd_index[22] ), 
    .D0(\Controller_inst.n14781 ), .C0(\Controller_inst.rhd_index[21] ), 
    .CIN0(\Controller_inst.n14781 ), .CIN1(\Controller_inst.n21323 ), 
    .F0(\Controller_inst.n133_adj_2231[21] ), 
    .F1(\Controller_inst.n133_adj_2231[22] ), .COUT1(\Controller_inst.n14783 ), 
    .COUT0(\Controller_inst.n21323 ));
  Controller_inst_SLICE_32 \Controller_inst.SLICE_32 ( 
    .D1(\Controller_inst.n21320 ), .C1(\Controller_inst.rhd_index[20] ), 
    .D0(\Controller_inst.n14779 ), .C0(\Controller_inst.rhd_index[19] ), 
    .CIN0(\Controller_inst.n14779 ), .CIN1(\Controller_inst.n21320 ), 
    .F0(\Controller_inst.n133_adj_2231[19] ), 
    .F1(\Controller_inst.n133_adj_2231[20] ), .COUT1(\Controller_inst.n14781 ), 
    .COUT0(\Controller_inst.n21320 ));
  Controller_inst_SLICE_33 \Controller_inst.SLICE_33 ( 
    .D1(\Controller_inst.n21317 ), .C1(\Controller_inst.rhd_index[18] ), 
    .D0(\Controller_inst.n14777 ), .C0(\Controller_inst.rhd_index[17] ), 
    .CIN0(\Controller_inst.n14777 ), .CIN1(\Controller_inst.n21317 ), 
    .F0(\Controller_inst.n133_adj_2231[17] ), 
    .F1(\Controller_inst.n133_adj_2231[18] ), .COUT1(\Controller_inst.n14779 ), 
    .COUT0(\Controller_inst.n21317 ));
  Controller_inst_SLICE_34 \Controller_inst.SLICE_34 ( 
    .D1(\Controller_inst.n21314 ), .C1(\Controller_inst.rhd_index[16] ), 
    .D0(\Controller_inst.n14775 ), .C0(\Controller_inst.rhd_index[15] ), 
    .CIN0(\Controller_inst.n14775 ), .CIN1(\Controller_inst.n21314 ), 
    .F0(\Controller_inst.n133_adj_2231[15] ), 
    .F1(\Controller_inst.n133_adj_2231[16] ), .COUT1(\Controller_inst.n14777 ), 
    .COUT0(\Controller_inst.n21314 ));
  Controller_inst_SLICE_35 \Controller_inst.SLICE_35 ( 
    .D1(\Controller_inst.n21311 ), .C1(\Controller_inst.rhd_index[14] ), 
    .D0(\Controller_inst.n14773 ), .C0(\Controller_inst.rhd_index[13] ), 
    .CIN0(\Controller_inst.n14773 ), .CIN1(\Controller_inst.n21311 ), 
    .F0(\Controller_inst.n133_adj_2231[13] ), 
    .F1(\Controller_inst.n133_adj_2231[14] ), .COUT1(\Controller_inst.n14775 ), 
    .COUT0(\Controller_inst.n21311 ));
  Controller_inst_SLICE_36 \Controller_inst.SLICE_36 ( 
    .D1(\Controller_inst.n21308 ), .C1(\Controller_inst.rhd_index[12] ), 
    .D0(\Controller_inst.n14771 ), .C0(\Controller_inst.rhd_index[11] ), 
    .CIN0(\Controller_inst.n14771 ), .CIN1(\Controller_inst.n21308 ), 
    .F0(\Controller_inst.n133_adj_2231[11] ), 
    .F1(\Controller_inst.n133_adj_2231[12] ), .COUT1(\Controller_inst.n14773 ), 
    .COUT0(\Controller_inst.n21308 ));
  Controller_inst_SLICE_37 \Controller_inst.SLICE_37 ( 
    .D1(\Controller_inst.n21305 ), .C1(\Controller_inst.rhd_index[10] ), 
    .D0(\Controller_inst.n14769 ), .C0(\Controller_inst.rhd_index[9] ), 
    .CIN0(\Controller_inst.n14769 ), .CIN1(\Controller_inst.n21305 ), 
    .F0(\Controller_inst.n133_adj_2231[9] ), 
    .F1(\Controller_inst.n133_adj_2231[10] ), .COUT1(\Controller_inst.n14771 ), 
    .COUT0(\Controller_inst.n21305 ));
  Controller_inst_SLICE_38 \Controller_inst.SLICE_38 ( 
    .D1(\Controller_inst.n21302 ), .C1(\Controller_inst.rhd_index[8] ), 
    .D0(\Controller_inst.n14767 ), .C0(\Controller_inst.rhd_index[7] ), 
    .CIN0(\Controller_inst.n14767 ), .CIN1(\Controller_inst.n21302 ), 
    .F0(\Controller_inst.n133_adj_2231[7] ), 
    .F1(\Controller_inst.n133_adj_2231[8] ), .COUT1(\Controller_inst.n14769 ), 
    .COUT0(\Controller_inst.n21302 ));
  Controller_inst_SLICE_39 \Controller_inst.SLICE_39 ( 
    .D1(\Controller_inst.n21299 ), .C1(\Controller_inst.rhd_index[6] ), 
    .D0(\Controller_inst.n14765 ), .C0(\Controller_inst.rhd_index[5] ), 
    .CIN0(\Controller_inst.n14765 ), .CIN1(\Controller_inst.n21299 ), 
    .F0(\Controller_inst.n133_adj_2231[5] ), 
    .F1(\Controller_inst.n133_adj_2231[6] ), .COUT1(\Controller_inst.n14767 ), 
    .COUT0(\Controller_inst.n21299 ));
  Controller_inst_SLICE_40 \Controller_inst.SLICE_40 ( 
    .D1(\Controller_inst.n21296 ), .C1(\Controller_inst.rhd_index[4] ), 
    .D0(\Controller_inst.n14763 ), .C0(\Controller_inst.rhd_index[3] ), 
    .CIN0(\Controller_inst.n14763 ), .CIN1(\Controller_inst.n21296 ), 
    .F0(\Controller_inst.n133_adj_2231[3] ), 
    .F1(\Controller_inst.n133_adj_2231[4] ), .COUT1(\Controller_inst.n14765 ), 
    .COUT0(\Controller_inst.n21296 ));
  Controller_inst_SLICE_41 \Controller_inst.SLICE_41 ( 
    .D1(\Controller_inst.n21293 ), .C1(\Controller_inst.rhd_index[2] ), 
    .D0(\Controller_inst.n14761 ), .C0(\Controller_inst.rhd_index[1] ), 
    .CIN0(\Controller_inst.n14761 ), .CIN1(\Controller_inst.n21293 ), 
    .F0(\Controller_inst.n133_adj_2231[1] ), 
    .F1(\Controller_inst.n133_adj_2231[2] ), .COUT1(\Controller_inst.n14763 ), 
    .COUT0(\Controller_inst.n21293 ));
  Controller_inst_SLICE_42 \Controller_inst.SLICE_42 ( 
    .D1(\Controller_inst.n21137 ), .C1(\Controller_inst.rhd_index[0] ), 
    .B1(VCC_net), .CIN1(\Controller_inst.n21137 ), 
    .F1(\Controller_inst.n133_adj_2231[0] ), .COUT1(\Controller_inst.n14761 ), 
    .COUT0(\Controller_inst.n21137 ));
  Controller_inst_SLICE_43 \Controller_inst.SLICE_43 ( 
    .DI0(\Controller_inst.n21_2[3] ), .D1(\Controller_inst.n21290 ), 
    .D0(\Controller_inst.n14758 ), 
    .C0(\Controller_inst.data_array_send_count[3] ), 
    .CE(\Controller_inst.n5425 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.n14758 ), .CIN1(\Controller_inst.n21290 ), 
    .Q0(\Controller_inst.data_array_send_count[3] ), 
    .F0(\Controller_inst.n21_2[3] ), .COUT0(\Controller_inst.n21290 ));
  Controller_inst_SLICE_44 \Controller_inst.SLICE_44 ( 
    .DI1(\Controller_inst.n21_2[2] ), .DI0(\Controller_inst.n21_2[1] ), 
    .D1(\Controller_inst.n21287 ), 
    .C1(\Controller_inst.data_array_send_count[2] ), 
    .D0(\Controller_inst.n14756 ), 
    .C0(\Controller_inst.data_array_send_count[1] ), 
    .CE(\Controller_inst.n5425 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.n14756 ), .CIN1(\Controller_inst.n21287 ), 
    .Q0(\Controller_inst.data_array_send_count[1] ), 
    .Q1(\Controller_inst.data_array_send_count[2] ), 
    .F0(\Controller_inst.n21_2[1] ), .F1(\Controller_inst.n21_2[2] ), 
    .COUT1(\Controller_inst.n14758 ), .COUT0(\Controller_inst.n21287 ));
  Controller_inst_SLICE_45 \Controller_inst.SLICE_45 ( 
    .DI1(\Controller_inst.n21_2[0] ), .D1(\Controller_inst.n21134 ), 
    .C1(\Controller_inst.data_array_send_count[0] ), 
    .B1(\Controller_inst.n11138 ), .CE(\Controller_inst.n5425 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .CIN1(\Controller_inst.n21134 ), 
    .Q1(\Controller_inst.data_array_send_count[0] ), 
    .F1(\Controller_inst.n21_2[0] ), .COUT1(\Controller_inst.n14756 ), 
    .COUT0(\Controller_inst.n21134 ));
  Controller_inst_SLICE_46 \Controller_inst.SLICE_46 ( 
    .D1(\Controller_inst.n21284 ), .D0(\Controller_inst.n14753 ), 
    .C0(\Controller_inst.full_cycle_count[31] ), 
    .CIN0(\Controller_inst.n14753 ), .CIN1(\Controller_inst.n21284 ), 
    .F0(\Controller_inst.n133[31] ), .COUT0(\Controller_inst.n21284 ));
  Controller_inst_SLICE_47 \Controller_inst.SLICE_47 ( 
    .D1(\Controller_inst.n21281 ), .C1(\Controller_inst.full_cycle_count[30] ), 
    .D0(\Controller_inst.n14751 ), .C0(\Controller_inst.full_cycle_count[29] ), 
    .CIN0(\Controller_inst.n14751 ), .CIN1(\Controller_inst.n21281 ), 
    .F0(\Controller_inst.n133[29] ), .F1(\Controller_inst.n133[30] ), 
    .COUT1(\Controller_inst.n14753 ), .COUT0(\Controller_inst.n21281 ));
  Controller_inst_SLICE_48 \Controller_inst.SLICE_48 ( 
    .D1(\Controller_inst.n21278 ), .C1(\Controller_inst.full_cycle_count[28] ), 
    .D0(\Controller_inst.n14749 ), .C0(\Controller_inst.full_cycle_count[27] ), 
    .CIN0(\Controller_inst.n14749 ), .CIN1(\Controller_inst.n21278 ), 
    .F0(\Controller_inst.n133[27] ), .F1(\Controller_inst.n133[28] ), 
    .COUT1(\Controller_inst.n14751 ), .COUT0(\Controller_inst.n21278 ));
  Controller_inst_SLICE_49 \Controller_inst.SLICE_49 ( 
    .D1(\Controller_inst.n21275 ), .C1(\Controller_inst.full_cycle_count[26] ), 
    .D0(\Controller_inst.n14747 ), .C0(\Controller_inst.full_cycle_count[25] ), 
    .CIN0(\Controller_inst.n14747 ), .CIN1(\Controller_inst.n21275 ), 
    .F0(\Controller_inst.n133[25] ), .F1(\Controller_inst.n133[26] ), 
    .COUT1(\Controller_inst.n14749 ), .COUT0(\Controller_inst.n21275 ));
  Controller_inst_SLICE_50 \Controller_inst.SLICE_50 ( 
    .D1(\Controller_inst.n21272 ), .C1(\Controller_inst.full_cycle_count[24] ), 
    .D0(\Controller_inst.n14745 ), .C0(\Controller_inst.full_cycle_count[23] ), 
    .CIN0(\Controller_inst.n14745 ), .CIN1(\Controller_inst.n21272 ), 
    .F0(\Controller_inst.n133[23] ), .F1(\Controller_inst.n133[24] ), 
    .COUT1(\Controller_inst.n14747 ), .COUT0(\Controller_inst.n21272 ));
  Controller_inst_SLICE_51 \Controller_inst.SLICE_51 ( 
    .D1(\Controller_inst.n21269 ), .C1(\Controller_inst.full_cycle_count[22] ), 
    .D0(\Controller_inst.n14743 ), .C0(\Controller_inst.full_cycle_count[21] ), 
    .CIN0(\Controller_inst.n14743 ), .CIN1(\Controller_inst.n21269 ), 
    .F0(\Controller_inst.n133[21] ), .F1(\Controller_inst.n133[22] ), 
    .COUT1(\Controller_inst.n14745 ), .COUT0(\Controller_inst.n21269 ));
  Controller_inst_SLICE_52 \Controller_inst.SLICE_52 ( 
    .D1(\Controller_inst.n21266 ), .C1(\Controller_inst.full_cycle_count[20] ), 
    .D0(\Controller_inst.n14741 ), .C0(\Controller_inst.full_cycle_count[19] ), 
    .CIN0(\Controller_inst.n14741 ), .CIN1(\Controller_inst.n21266 ), 
    .F0(\Controller_inst.n133[19] ), .F1(\Controller_inst.n133[20] ), 
    .COUT1(\Controller_inst.n14743 ), .COUT0(\Controller_inst.n21266 ));
  Controller_inst_SLICE_53 \Controller_inst.SLICE_53 ( 
    .D1(\Controller_inst.n21263 ), .C1(\Controller_inst.full_cycle_count[18] ), 
    .D0(\Controller_inst.n14739 ), .C0(\Controller_inst.full_cycle_count[17] ), 
    .CIN0(\Controller_inst.n14739 ), .CIN1(\Controller_inst.n21263 ), 
    .F0(\Controller_inst.n133[17] ), .F1(\Controller_inst.n133[18] ), 
    .COUT1(\Controller_inst.n14741 ), .COUT0(\Controller_inst.n21263 ));
  Controller_inst_SLICE_54 \Controller_inst.SLICE_54 ( 
    .D1(\Controller_inst.n21260 ), .C1(\Controller_inst.full_cycle_count[16] ), 
    .D0(\Controller_inst.n14737 ), .C0(\Controller_inst.full_cycle_count[15] ), 
    .CIN0(\Controller_inst.n14737 ), .CIN1(\Controller_inst.n21260 ), 
    .F0(\Controller_inst.n133[15] ), .F1(\Controller_inst.n133[16] ), 
    .COUT1(\Controller_inst.n14739 ), .COUT0(\Controller_inst.n21260 ));
  Controller_inst_SLICE_55 \Controller_inst.SLICE_55 ( 
    .D1(\Controller_inst.n21257 ), .C1(\Controller_inst.full_cycle_count[14] ), 
    .D0(\Controller_inst.n14735 ), .C0(\Controller_inst.full_cycle_count[13] ), 
    .CIN0(\Controller_inst.n14735 ), .CIN1(\Controller_inst.n21257 ), 
    .F0(\Controller_inst.n133[13] ), .F1(\Controller_inst.n133[14] ), 
    .COUT1(\Controller_inst.n14737 ), .COUT0(\Controller_inst.n21257 ));
  Controller_inst_SLICE_56 \Controller_inst.SLICE_56 ( 
    .D1(\Controller_inst.n21386 ), .D0(\Controller_inst.n14824 ), 
    .C0(\Controller_inst.stm32_counter[31] ), .CIN0(\Controller_inst.n14824 ), 
    .CIN1(\Controller_inst.n21386 ), .F0(\Controller_inst.n133_adj_2233[31] ), 
    .COUT0(\Controller_inst.n21386 ));
  Controller_inst_SLICE_57 \Controller_inst.SLICE_57 ( 
    .D1(\Controller_inst.n21383 ), .C1(\Controller_inst.stm32_counter[30] ), 
    .D0(\Controller_inst.n14822 ), .C0(\Controller_inst.stm32_counter[29] ), 
    .CIN0(\Controller_inst.n14822 ), .CIN1(\Controller_inst.n21383 ), 
    .F0(\Controller_inst.n133_adj_2233[29] ), 
    .F1(\Controller_inst.n133_adj_2233[30] ), .COUT1(\Controller_inst.n14824 ), 
    .COUT0(\Controller_inst.n21383 ));
  Controller_inst_SLICE_58 \Controller_inst.SLICE_58 ( 
    .D1(\Controller_inst.n21380 ), .C1(\Controller_inst.stm32_counter[28] ), 
    .D0(\Controller_inst.n14820 ), .C0(\Controller_inst.stm32_counter[27] ), 
    .CIN0(\Controller_inst.n14820 ), .CIN1(\Controller_inst.n21380 ), 
    .F0(\Controller_inst.n133_adj_2233[27] ), 
    .F1(\Controller_inst.n133_adj_2233[28] ), .COUT1(\Controller_inst.n14822 ), 
    .COUT0(\Controller_inst.n21380 ));
  Controller_inst_SLICE_59 \Controller_inst.SLICE_59 ( 
    .D1(\Controller_inst.n21377 ), .C1(\Controller_inst.stm32_counter[26] ), 
    .D0(\Controller_inst.n14818 ), .C0(\Controller_inst.stm32_counter[25] ), 
    .CIN0(\Controller_inst.n14818 ), .CIN1(\Controller_inst.n21377 ), 
    .F0(\Controller_inst.n133_adj_2233[25] ), 
    .F1(\Controller_inst.n133_adj_2233[26] ), .COUT1(\Controller_inst.n14820 ), 
    .COUT0(\Controller_inst.n21377 ));
  Controller_inst_SLICE_60 \Controller_inst.SLICE_60 ( 
    .D1(\Controller_inst.n21374 ), .C1(\Controller_inst.stm32_counter[24] ), 
    .D0(\Controller_inst.n14816 ), .C0(\Controller_inst.stm32_counter[23] ), 
    .CIN0(\Controller_inst.n14816 ), .CIN1(\Controller_inst.n21374 ), 
    .F0(\Controller_inst.n133_adj_2233[23] ), 
    .F1(\Controller_inst.n133_adj_2233[24] ), .COUT1(\Controller_inst.n14818 ), 
    .COUT0(\Controller_inst.n21374 ));
  Controller_inst_SLICE_61 \Controller_inst.SLICE_61 ( 
    .D1(\Controller_inst.n21371 ), .C1(\Controller_inst.stm32_counter[22] ), 
    .D0(\Controller_inst.n14814 ), .C0(\Controller_inst.stm32_counter[21] ), 
    .CIN0(\Controller_inst.n14814 ), .CIN1(\Controller_inst.n21371 ), 
    .F0(\Controller_inst.n133_adj_2233[21] ), 
    .F1(\Controller_inst.n133_adj_2233[22] ), .COUT1(\Controller_inst.n14816 ), 
    .COUT0(\Controller_inst.n21371 ));
  Controller_inst_SLICE_62 \Controller_inst.SLICE_62 ( 
    .D1(\Controller_inst.n21368 ), .C1(\Controller_inst.stm32_counter[20] ), 
    .D0(\Controller_inst.n14812 ), .C0(\Controller_inst.stm32_counter[19] ), 
    .CIN0(\Controller_inst.n14812 ), .CIN1(\Controller_inst.n21368 ), 
    .F0(\Controller_inst.n133_adj_2233[19] ), 
    .F1(\Controller_inst.n133_adj_2233[20] ), .COUT1(\Controller_inst.n14814 ), 
    .COUT0(\Controller_inst.n21368 ));
  Controller_inst_SLICE_63 \Controller_inst.SLICE_63 ( 
    .D1(\Controller_inst.n21365 ), .C1(\Controller_inst.stm32_counter[18] ), 
    .D0(\Controller_inst.n14810 ), .C0(\Controller_inst.stm32_counter[17] ), 
    .CIN0(\Controller_inst.n14810 ), .CIN1(\Controller_inst.n21365 ), 
    .F0(\Controller_inst.n133_adj_2233[17] ), 
    .F1(\Controller_inst.n133_adj_2233[18] ), .COUT1(\Controller_inst.n14812 ), 
    .COUT0(\Controller_inst.n21365 ));
  Controller_inst_SLICE_64 \Controller_inst.SLICE_64 ( 
    .D1(\Controller_inst.n21362 ), .C1(\Controller_inst.stm32_counter[16] ), 
    .D0(\Controller_inst.n14808 ), .C0(\Controller_inst.stm32_counter[15] ), 
    .CIN0(\Controller_inst.n14808 ), .CIN1(\Controller_inst.n21362 ), 
    .F0(\Controller_inst.n133_adj_2233[15] ), 
    .F1(\Controller_inst.n133_adj_2233[16] ), .COUT1(\Controller_inst.n14810 ), 
    .COUT0(\Controller_inst.n21362 ));
  Controller_inst_SLICE_65 \Controller_inst.SLICE_65 ( 
    .D1(\Controller_inst.n21359 ), .C1(\Controller_inst.stm32_counter[14] ), 
    .D0(\Controller_inst.n14806 ), .C0(\Controller_inst.stm32_counter[13] ), 
    .CIN0(\Controller_inst.n14806 ), .CIN1(\Controller_inst.n21359 ), 
    .F0(\Controller_inst.n133_adj_2233[13] ), 
    .F1(\Controller_inst.n133_adj_2233[14] ), .COUT1(\Controller_inst.n14808 ), 
    .COUT0(\Controller_inst.n21359 ));
  Controller_inst_SLICE_66 \Controller_inst.SLICE_66 ( 
    .D1(\Controller_inst.n21356 ), .C1(\Controller_inst.stm32_counter[12] ), 
    .D0(\Controller_inst.n14804 ), .C0(\Controller_inst.stm32_counter[11] ), 
    .CIN0(\Controller_inst.n14804 ), .CIN1(\Controller_inst.n21356 ), 
    .F0(\Controller_inst.n133_adj_2233[11] ), 
    .F1(\Controller_inst.n133_adj_2233[12] ), .COUT1(\Controller_inst.n14806 ), 
    .COUT0(\Controller_inst.n21356 ));
  Controller_inst_SLICE_67 \Controller_inst.SLICE_67 ( 
    .D1(\Controller_inst.n21353 ), .C1(\Controller_inst.stm32_counter[10] ), 
    .D0(\Controller_inst.n14802 ), .C0(\Controller_inst.stm32_counter[9] ), 
    .CIN0(\Controller_inst.n14802 ), .CIN1(\Controller_inst.n21353 ), 
    .F0(\Controller_inst.n133_adj_2233[9] ), 
    .F1(\Controller_inst.n133_adj_2233[10] ), .COUT1(\Controller_inst.n14804 ), 
    .COUT0(\Controller_inst.n21353 ));
  Controller_inst_SLICE_68 \Controller_inst.SLICE_68 ( 
    .D1(\Controller_inst.n21350 ), .C1(\Controller_inst.stm32_counter[8] ), 
    .D0(\Controller_inst.n14800 ), .C0(\Controller_inst.stm32_counter[7] ), 
    .CIN0(\Controller_inst.n14800 ), .CIN1(\Controller_inst.n21350 ), 
    .F0(\Controller_inst.n133_adj_2233[7] ), 
    .F1(\Controller_inst.n133_adj_2233[8] ), .COUT1(\Controller_inst.n14802 ), 
    .COUT0(\Controller_inst.n21350 ));
  Controller_inst_SLICE_69 \Controller_inst.SLICE_69 ( 
    .D1(\Controller_inst.n21347 ), .C1(\Controller_inst.stm32_counter[6] ), 
    .D0(\Controller_inst.n14798 ), .C0(\Controller_inst.stm32_counter[5] ), 
    .CIN0(\Controller_inst.n14798 ), .CIN1(\Controller_inst.n21347 ), 
    .F0(\Controller_inst.n133_adj_2233[5] ), 
    .F1(\Controller_inst.n133_adj_2233[6] ), .COUT1(\Controller_inst.n14800 ), 
    .COUT0(\Controller_inst.n21347 ));
  Controller_inst_SLICE_70 \Controller_inst.SLICE_70 ( 
    .D1(\Controller_inst.n21344 ), .C1(\Controller_inst.n28_adj_2224 ), 
    .D0(\Controller_inst.n14796 ), .C0(\Controller_inst.stm32_counter[3] ), 
    .CIN0(\Controller_inst.n14796 ), .CIN1(\Controller_inst.n21344 ), 
    .F0(\Controller_inst.n133_adj_2233[3] ), 
    .F1(\Controller_inst.n133_adj_2233[4] ), .COUT1(\Controller_inst.n14798 ), 
    .COUT0(\Controller_inst.n21344 ));
  Controller_inst_SLICE_71 \Controller_inst.SLICE_71 ( 
    .D1(\Controller_inst.n21341 ), .C1(\Controller_inst.stm32_counter[2] ), 
    .D0(\Controller_inst.n14794 ), .C0(\Controller_inst.stm32_counter[1] ), 
    .CIN0(\Controller_inst.n14794 ), .CIN1(\Controller_inst.n21341 ), 
    .F0(\Controller_inst.n133_adj_2233[1] ), 
    .F1(\Controller_inst.n133_adj_2233[2] ), .COUT1(\Controller_inst.n14796 ), 
    .COUT0(\Controller_inst.n21341 ));
  Controller_inst_SLICE_72 \Controller_inst.SLICE_72 ( 
    .D1(\Controller_inst.n20975 ), .B1(\Controller_inst.NUM_DATA[5] ), 
    .D0(\Controller_inst.n14643 ), .B0(\Controller_inst.NUM_DATA[4] ), 
    .CIN0(\Controller_inst.n14643 ), .CIN1(\Controller_inst.n20975 ), 
    .F0(\Controller_inst.n162[3] ), .F1(\Controller_inst.n162[4] ), 
    .COUT1(\Controller_inst.n14645 ), .COUT0(\Controller_inst.n20975 ));
  Controller_inst_SLICE_73 \Controller_inst.SLICE_73 ( 
    .D1(\Controller_inst.n21140 ), .C1(\Controller_inst.stm32_counter[0] ), 
    .B1(VCC_net), .CIN1(\Controller_inst.n21140 ), 
    .F1(\Controller_inst.n133_adj_2233[0] ), .COUT1(\Controller_inst.n14794 ), 
    .COUT0(\Controller_inst.n21140 ));
  Controller_inst_SLICE_74 \Controller_inst.SLICE_74 ( 
    .D1(\Controller_inst.n21338 ), .D0(\Controller_inst.n14791 ), 
    .C0(\Controller_inst.rhd_index[31] ), .CIN0(\Controller_inst.n14791 ), 
    .CIN1(\Controller_inst.n21338 ), .F0(\Controller_inst.n133_adj_2231[31] ), 
    .COUT0(\Controller_inst.n21338 ));
  Controller_inst_SLICE_75 \Controller_inst.SLICE_75 ( 
    .D1(\Controller_inst.n21092 ), .B1(\Controller_inst.NUM_DATA[31] ), 
    .D0(\Controller_inst.n14669 ), .B0(\Controller_inst.NUM_DATA[30] ), 
    .CIN0(\Controller_inst.n14669 ), .CIN1(\Controller_inst.n21092 ), 
    .F0(\Controller_inst.n61 ), .F1(\Controller_inst.n162[30] ), 
    .COUT0(\Controller_inst.n21092 ));
  Controller_inst_SLICE_76 \Controller_inst.SLICE_76 ( 
    .D1(\Controller_inst.n21335 ), .C1(\Controller_inst.rhd_index[30] ), 
    .D0(\Controller_inst.n14789 ), .C0(\Controller_inst.rhd_index[29] ), 
    .CIN0(\Controller_inst.n14789 ), .CIN1(\Controller_inst.n21335 ), 
    .F0(\Controller_inst.n133_adj_2231[29] ), 
    .F1(\Controller_inst.n133_adj_2231[30] ), .COUT1(\Controller_inst.n14791 ), 
    .COUT0(\Controller_inst.n21335 ));
  Controller_inst_SLICE_77 \Controller_inst.SLICE_77 ( 
    .D1(\Controller_inst.n21083 ), .B1(\Controller_inst.NUM_DATA[29] ), 
    .D0(\Controller_inst.n14667 ), .B0(\Controller_inst.NUM_DATA[28] ), 
    .CIN0(\Controller_inst.n14667 ), .CIN1(\Controller_inst.n21083 ), 
    .F0(\Controller_inst.n57 ), .F1(\Controller_inst.n59 ), 
    .COUT1(\Controller_inst.n14669 ), .COUT0(\Controller_inst.n21083 ));
  Controller_inst_SLICE_78 \Controller_inst.SLICE_78 ( 
    .D1(\Controller_inst.n21332 ), .C1(\Controller_inst.rhd_index[28] ), 
    .D0(\Controller_inst.n14787 ), .C0(\Controller_inst.rhd_index[27] ), 
    .CIN0(\Controller_inst.n14787 ), .CIN1(\Controller_inst.n21332 ), 
    .F0(\Controller_inst.n133_adj_2231[27] ), 
    .F1(\Controller_inst.n133_adj_2231[28] ), .COUT1(\Controller_inst.n14789 ), 
    .COUT0(\Controller_inst.n21332 ));
  Controller_inst_SLICE_79 \Controller_inst.SLICE_79 ( 
    .D1(\Controller_inst.n21074 ), .B1(\Controller_inst.NUM_DATA[27] ), 
    .D0(\Controller_inst.n14665 ), .B0(\Controller_inst.NUM_DATA[26] ), 
    .CIN0(\Controller_inst.n14665 ), .CIN1(\Controller_inst.n21074 ), 
    .F0(\Controller_inst.n53 ), .F1(\Controller_inst.n55 ), 
    .COUT1(\Controller_inst.n14667 ), .COUT0(\Controller_inst.n21074 ));
  Controller_inst_SLICE_80 \Controller_inst.SLICE_80 ( 
    .D1(\Controller_inst.n21329 ), .C1(\Controller_inst.rhd_index[26] ), 
    .D0(\Controller_inst.n14785 ), .C0(\Controller_inst.rhd_index[25] ), 
    .CIN0(\Controller_inst.n14785 ), .CIN1(\Controller_inst.n21329 ), 
    .F0(\Controller_inst.n133_adj_2231[25] ), 
    .F1(\Controller_inst.n133_adj_2231[26] ), .COUT1(\Controller_inst.n14787 ), 
    .COUT0(\Controller_inst.n21329 ));
  Controller_inst_SLICE_81 \Controller_inst.SLICE_81 ( 
    .D1(\Controller_inst.n21065 ), .B1(\Controller_inst.NUM_DATA[25] ), 
    .D0(\Controller_inst.n14663 ), .B0(\Controller_inst.NUM_DATA[24] ), 
    .CIN0(\Controller_inst.n14663 ), .CIN1(\Controller_inst.n21065 ), 
    .F0(\Controller_inst.n49 ), .F1(\Controller_inst.n51 ), 
    .COUT1(\Controller_inst.n14665 ), .COUT0(\Controller_inst.n21065 ));
  Controller_inst_SLICE_82 \Controller_inst.SLICE_82 ( 
    .D1(\Controller_inst.n21056 ), .B1(\Controller_inst.NUM_DATA[23] ), 
    .D0(\Controller_inst.n14661 ), .B0(\Controller_inst.NUM_DATA[22] ), 
    .CIN0(\Controller_inst.n14661 ), .CIN1(\Controller_inst.n21056 ), 
    .F0(\Controller_inst.n45 ), .F1(\Controller_inst.n47_adj_2101 ), 
    .COUT1(\Controller_inst.n14663 ), .COUT0(\Controller_inst.n21056 ));
  Controller_inst_SLICE_83 \Controller_inst.SLICE_83 ( 
    .D1(\Controller_inst.n21047 ), .B1(\Controller_inst.NUM_DATA[21] ), 
    .D0(\Controller_inst.n14659 ), .B0(\Controller_inst.NUM_DATA[20] ), 
    .CIN0(\Controller_inst.n14659 ), .CIN1(\Controller_inst.n21047 ), 
    .F0(\Controller_inst.n41_adj_2103 ), .F1(\Controller_inst.n43_adj_2100 ), 
    .COUT1(\Controller_inst.n14661 ), .COUT0(\Controller_inst.n21047 ));
  Controller_inst_SLICE_84 \Controller_inst.SLICE_84 ( 
    .D1(\Controller_inst.n21038 ), .B1(\Controller_inst.NUM_DATA[19] ), 
    .D0(\Controller_inst.n14657 ), .B0(\Controller_inst.NUM_DATA[18] ), 
    .CIN0(\Controller_inst.n14657 ), .CIN1(\Controller_inst.n21038 ), 
    .F0(\Controller_inst.n37_adj_2104 ), .F1(\Controller_inst.n39_adj_2106 ), 
    .COUT1(\Controller_inst.n14659 ), .COUT0(\Controller_inst.n21038 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_85 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_85 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n21236 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n14719 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n14719 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n21236 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[8] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[9] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n21236 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_86 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_86 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n21233 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n14717 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n14717 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n21233 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[6] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[7] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n14719 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n21233 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_87 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_87 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n21230 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n14715 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n14715 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n21230 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[4] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[5] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n14717 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n21230 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_88 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_88 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n21227 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n14713 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n14713 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n21227 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[2] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[3] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n14715 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n21227 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_89 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_89 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n21128 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] ), .B1(VCC_net), 
    .D0(VCC_net), .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.int_STM32_TX_Ready_N_2015 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n21128 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[0] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[1] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n14713 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n21128 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_90 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_90 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n21152 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n14702 ), .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[6] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n14702 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n21152 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n47[7] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n21152 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_91 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_91 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n21149 ), .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n14700 ), .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n14700 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n21149 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n47[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n47[6] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n14702 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n21149 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_92 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_92 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n21146 ), .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n14698 ), .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n14698 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n21146 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n47[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n47[4] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n14700 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n21146 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_93 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_93 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n20939 ), .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .D0(VCC_net), .C0(\Controller_inst.SPI_Master_CS_STM32_1.n13 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n20939 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n47[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n47[2] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n14698 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n20939 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_94 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_94 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21173 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14635 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14635 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21173 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[6] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14637 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21173 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_95 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_95 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21167 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14631 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14631 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21167 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[2] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14633 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21167 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_96 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_96 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20954 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20954 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[0] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14631 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20954 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_97 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_97 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20948 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14618 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14618 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20948 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[7] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[8] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14620 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20948 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_98 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_98 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20945 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14616 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14616 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20945 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[6] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14618 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20945 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_99 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_99 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20936 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14614 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14614 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20936 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[4] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14616 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20936 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_100 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_100 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20933 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14612 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14612 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20933 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[2] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14614 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20933 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_101 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_101 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21176 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14637 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14637 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21176 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[7] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[8] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21176 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_102 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_102 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20951 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14620 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14620 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20951 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[9] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[10] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20951 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_103 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_103 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21170 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14633 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14633 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21170 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[4] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14635 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21170 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_104 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_104 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20930 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20930 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[0] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14612 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20930 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_105 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_105 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21164 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14695 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[6] )
    , .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14695 ), 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21164 ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[7] ), 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21164 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_106 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_106 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21161 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[5] )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14693 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[4] )
    , .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14693 ), 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21161 ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[5] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[6] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14695 ), 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21161 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_107 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_107 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21158 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14691 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14691 ), 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21158 ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[3] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[4] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14693 ), 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21158 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_108 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_108 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n20957 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , .D0(VCC_net), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n20957 ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[1] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[2] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14691 ), 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n20957 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_109 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_109 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21182 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14628 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14628 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21182 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[5] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21182 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_110 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_110 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21179 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14626 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14626 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21179 )
    , .F0(\Controller_inst.n37_2[3] ), .F1(\Controller_inst.n37_2[4] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14628 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21179 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_111 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_111 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21155 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14624 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14624 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21155 )
    , .F0(\Controller_inst.n37_2[1] ), .F1(\Controller_inst.n37_2[2] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14626 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21155 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_112 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_112 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21122 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21122 )
    , .F1(\Controller_inst.n37_2[0] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14624 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21122 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_113
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_113 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21224 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7233 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14709 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7235 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[6] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14709 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21224 )
    , .Q0(\Controller_inst.int_FIFO_COUNT[6] ), 
    .Q1(\Controller_inst.int_FIFO_COUNT[7] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21224 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_114
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_114 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21221 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7237 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14707 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7239 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[4] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14707 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21221 )
    , .Q0(\Controller_inst.int_FIFO_COUNT[4] ), 
    .Q1(\Controller_inst.int_FIFO_COUNT[5] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14709 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21221 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_115
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_115 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21218 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7241 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14705 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7243 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[2] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14705 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21218 )
    , .Q0(\Controller_inst.int_FIFO_COUNT[2] ), 
    .Q1(\Controller_inst.int_FIFO_COUNT[3] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14707 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21218 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_116
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_116 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21125 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7245 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[1] )
    , .D0(VCC_net), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7230 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21125 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14705 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21125 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_117
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_117 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21215 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14688 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14688 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21215 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21215 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_118
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_118 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21212 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14686 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14686 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21212 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14688 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21212 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_119
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_119 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21209 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14684 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14684 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21209 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14686 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21209 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_120
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_120 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21206 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14682 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14682 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21206 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14684 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21206 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_121
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_121 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21119 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21119 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14682 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21119 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_122
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_122 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21116 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14679 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14679 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21116 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21116 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_123
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_123 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21113 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14677 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14677 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21113 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14679 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21113 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_124
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_124 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21110 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14675 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14675 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21110 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14677 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21110 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_125
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_125 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21107 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14673 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14673 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21107 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14675 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21107 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_126
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_126 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21104 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21104 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n14673 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21104 )
    );
  SLICE_127 SLICE_127( .DI1(\CTRL0_IN_c.sig_000.FeedThruLUT ), .DI0(n1146), 
    .D1(CTRL0_IN_c), .C0(CTRL0_IN_c), .LSR(n11266), .CLK(pll_clk_int), 
    .Q0(o_Controller_Mode_c_0), .Q1(o_Controller_Mode_c_1), .F0(n1146), 
    .F1(\CTRL0_IN_c.sig_000.FeedThruLUT ));
  SLICE_130 SLICE_130( .DI1(\n11266$n0 ), .DI0(\n11266$n1 ), .D1(n15926), 
    .C1(\reset_counter[3] ), .B1(\reset_counter[4] ), .A1(\reset_counter[2] ), 
    .D0(\reset_counter[3] ), .C0(n15926), .B0(\reset_counter[2] ), 
    .A0(\reset_counter[4] ), .CLK(pll_clk_int), .Q0(maxfan_replicated_net_952), 
    .Q1(o_reset_c), .F0(\n11266$n1 ), .F1(\n11266$n0 ));
  Controller_inst_SLICE_131 \Controller_inst.SLICE_131 ( 
    .DI0(\Controller_inst.temp_buffer[155].sig_001.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[155] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[155] ), 
    .F0(\Controller_inst.temp_buffer[155].sig_001.FeedThruLUT ));
  Controller_inst_SLICE_132 \Controller_inst.SLICE_132 ( 
    .DI1(\Controller_inst.temp_buffer[74].sig_1022.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[73].sig_002.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[74] ), 
    .D0(\Controller_inst.temp_buffer[73] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[73] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[74] ), 
    .F0(\Controller_inst.temp_buffer[73].sig_002.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[74].sig_1022.FeedThruLUT ));
  Controller_inst_SLICE_133 \Controller_inst.SLICE_133 ( 
    .DI1(\Controller_inst.temp_buffer[1].sig_1021.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[0].sig_003.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[1] ), 
    .D0(\Controller_inst.temp_buffer[0] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[0] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[1] ), 
    .F0(\Controller_inst.temp_buffer[0].sig_003.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[1].sig_1021.FeedThruLUT ));
  Controller_inst_SLICE_134 \Controller_inst.SLICE_134 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_590.FeedThruLUT ), 
    .DI0(\Controller_inst.n15909 ), .D1(\Controller_inst.int_FIFO_Q[1] ), 
    .D0(\Controller_inst.stm32_counter[0] ), 
    .C0(\Controller_inst.stm32_counter[2] ), 
    .B0(\Controller_inst.stm32_counter[1] ), 
    .A0(\Controller_inst.stm32_counter[3] ), .CE(\Controller_inst.n8715 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[0] ), 
    .Q1(\Controller_inst.temp_buffer[1] ), .F0(\Controller_inst.n15909 ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_590.FeedThruLUT ));
  Controller_inst_SLICE_135 \Controller_inst.SLICE_135 ( 
    .DI1(\Controller_inst.temp_buffer[71].sig_008.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[72].sig_004.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[71] ), 
    .C0(\Controller_inst.temp_buffer[72] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[72] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[71] ), 
    .F0(\Controller_inst.temp_buffer[72].sig_004.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[71].sig_008.FeedThruLUT ));
  Controller_inst_SLICE_136 \Controller_inst.SLICE_136 ( 
    .DI1(\Controller_inst.temp_buffer[153].sig_006.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[154].sig_005.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[153] ), 
    .D0(\Controller_inst.temp_buffer[154] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[154] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[153] ), 
    .F0(\Controller_inst.temp_buffer[154].sig_005.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[153].sig_006.FeedThruLUT ));
  Controller_inst_SLICE_138 \Controller_inst.SLICE_138 ( 
    .DI1(\Controller_inst.temp_buffer[151].sig_009.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[152].sig_007.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[151] ), 
    .B0(\Controller_inst.temp_buffer[152] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[152] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[151] ), 
    .F0(\Controller_inst.temp_buffer[152].sig_007.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[151].sig_009.FeedThruLUT ));
  Controller_inst_SLICE_141 \Controller_inst.SLICE_141 ( 
    .DI1(\Controller_inst.temp_buffer[69].sig_012.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[70].sig_010.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[69] ), 
    .D0(\Controller_inst.temp_buffer[70] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[70] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[69] ), 
    .F0(\Controller_inst.temp_buffer[70].sig_010.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[69].sig_012.FeedThruLUT ));
  Controller_inst_SLICE_142 \Controller_inst.SLICE_142 ( 
    .DI1(\Controller_inst.temp_buffer[40].sig_1023.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[41].sig_011.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[40] ), 
    .D0(\Controller_inst.temp_buffer[41] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[41] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[40] ), 
    .F0(\Controller_inst.temp_buffer[41].sig_011.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[40].sig_1023.FeedThruLUT ));
  Controller_inst_SLICE_144 \Controller_inst.SLICE_144 ( 
    .DI1(\Controller_inst.temp_buffer[67].sig_014.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[68].sig_013.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[67] ), 
    .C0(\Controller_inst.temp_buffer[68] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[68] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[67] ), 
    .F0(\Controller_inst.temp_buffer[68].sig_013.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[67].sig_014.FeedThruLUT ));
  Controller_inst_SLICE_146 \Controller_inst.SLICE_146 ( 
    .DI1(\Controller_inst.temp_buffer[65].sig_016.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[66].sig_015.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[65] ), 
    .D0(\Controller_inst.temp_buffer[66] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[66] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[65] ), 
    .F0(\Controller_inst.temp_buffer[66].sig_015.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[65].sig_016.FeedThruLUT ));
  Controller_inst_SLICE_148 \Controller_inst.SLICE_148 ( 
    .DI1(\Controller_inst.temp_buffer[149].sig_019.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[150].sig_017.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[149] ), 
    .D0(\Controller_inst.temp_buffer[150] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[150] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[149] ), 
    .F0(\Controller_inst.temp_buffer[150].sig_017.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[149].sig_019.FeedThruLUT ));
  Controller_inst_SLICE_149 \Controller_inst.SLICE_149 ( 
    .DI1(\Controller_inst.temp_buffer[63].sig_020.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[64].sig_018.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[63] ), 
    .D0(\Controller_inst.temp_buffer[64] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[64] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[63] ), 
    .F0(\Controller_inst.temp_buffer[64].sig_018.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[63].sig_020.FeedThruLUT ));
  Controller_inst_SLICE_152 \Controller_inst.SLICE_152 ( 
    .DI1(\Controller_inst.temp_buffer[61].sig_022.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[62].sig_021.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[61] ), 
    .D0(\Controller_inst.temp_buffer[62] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[62] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[61] ), 
    .F0(\Controller_inst.temp_buffer[62].sig_021.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[61].sig_022.FeedThruLUT ));
  Controller_inst_SLICE_154 \Controller_inst.SLICE_154 ( 
    .DI1(\Controller_inst.temp_buffer[59].sig_024.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[60].sig_023.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[59] ), 
    .D0(\Controller_inst.temp_buffer[60] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[60] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[59] ), 
    .F0(\Controller_inst.temp_buffer[60].sig_023.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[59].sig_024.FeedThruLUT ));
  Controller_inst_SLICE_155 \Controller_inst.SLICE_155 ( 
    .DI1(\Controller_inst.n8469 ), .DI0(\Controller_inst.n16061 ), 
    .D1(\Controller_inst.n16215 ), .C1(\Controller_inst.n8534 ), 
    .B1(\Controller_inst.n1218 ), .A1(\Controller_inst.first_packet ), 
    .D0(\Controller_inst.n16884 ), .C0(\Controller_inst.n1223[0] ), 
    .B0(\Controller_inst.n8534 ), .A0(\Controller_inst.n10_adj_2122 ), 
    .CE(n8727), .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\stm32_state[0] ), .Q1(\stm32_state[1] ), 
    .F0(\Controller_inst.n16061 ), .F1(\Controller_inst.n8469 ));
  Controller_inst_SLICE_157 \Controller_inst.SLICE_157 ( 
    .DI1(\Controller_inst.temp_buffer[57].sig_026.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[58].sig_025.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[57] ), 
    .D0(\Controller_inst.temp_buffer[58] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[58] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[57] ), 
    .F0(\Controller_inst.temp_buffer[58].sig_025.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[57].sig_026.FeedThruLUT ));
  Controller_inst_SLICE_159 \Controller_inst.SLICE_159 ( 
    .DI1(\Controller_inst.temp_buffer[55].sig_028.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[56].sig_027.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[55] ), 
    .D0(\Controller_inst.temp_buffer[56] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[56] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[55] ), 
    .F0(\Controller_inst.temp_buffer[56].sig_027.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[55].sig_028.FeedThruLUT ));
  Controller_inst_SLICE_161 \Controller_inst.SLICE_161 ( 
    .DI1(\Controller_inst.temp_buffer[53].sig_032.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[54].sig_029.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[53] ), 
    .D0(\Controller_inst.temp_buffer[54] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[54] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[53] ), 
    .F0(\Controller_inst.temp_buffer[54].sig_029.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[53].sig_032.FeedThruLUT ));
  Controller_inst_SLICE_162 \Controller_inst.SLICE_162 ( 
    .DI1(\Controller_inst.temp_buffer[156].sig_1643.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[157].sig_030.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[156] ), 
    .D0(\Controller_inst.temp_buffer[157] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[157] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[156] ), 
    .F0(\Controller_inst.temp_buffer[157].sig_030.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[156].sig_1643.FeedThruLUT ));
  Controller_inst_SLICE_163 \Controller_inst.SLICE_163 ( 
    .DI1(\Controller_inst.temp_buffer[147].sig_043.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[148].sig_031.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[147] ), 
    .D0(\Controller_inst.temp_buffer[148] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[148] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[147] ), 
    .F0(\Controller_inst.temp_buffer[148].sig_031.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[147].sig_043.FeedThruLUT ));
  SLICE_166 SLICE_166( .DI0(RGB1_OUT_c_N_2000), .D0(RGB1_OUT_c), 
    .C0(o_Controller_Mode_c_1), .B0(o_Controller_Mode_c_0), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), .Q0(RGB1_OUT_c), 
    .F0(RGB1_OUT_c_N_2000));
  Controller_inst_SLICE_167 \Controller_inst.SLICE_167 ( 
    .DI0(\Controller_inst.temp_buffer[52].sig_033.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[52] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[52] ), 
    .F0(\Controller_inst.temp_buffer[52].sig_033.FeedThruLUT ));
  Controller_inst_SLICE_170 \Controller_inst.SLICE_170 ( 
    .DI1(\Controller_inst.temp_buffer[50].sig_035.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[51].sig_034.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[50] ), 
    .D0(\Controller_inst.temp_buffer[51] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[51] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[50] ), 
    .F0(\Controller_inst.temp_buffer[51].sig_034.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[50].sig_035.FeedThruLUT ));
  Controller_inst_SLICE_173 \Controller_inst.SLICE_173 ( 
    .DI1(\Controller_inst.temp_buffer[48].sig_037.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[49].sig_036.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[48] ), 
    .D0(\Controller_inst.temp_buffer[49] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[49] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[48] ), 
    .F0(\Controller_inst.temp_buffer[49].sig_036.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[48].sig_037.FeedThruLUT ));
  Controller_inst_SLICE_175 \Controller_inst.SLICE_175 ( 
    .DI1(\Controller_inst.temp_buffer[46].sig_039.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[47].sig_038.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[46] ), 
    .D0(\Controller_inst.temp_buffer[47] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[47] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[46] ), 
    .F0(\Controller_inst.temp_buffer[47].sig_038.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[46].sig_039.FeedThruLUT ));
  Controller_inst_SLICE_177 \Controller_inst.SLICE_177 ( 
    .DI1(\Controller_inst.temp_buffer[44].sig_041.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[45].sig_040.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[44] ), 
    .D0(\Controller_inst.temp_buffer[45] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[45] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[44] ), 
    .F0(\Controller_inst.temp_buffer[45].sig_040.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[44].sig_041.FeedThruLUT ));
  Controller_inst_SLICE_179 \Controller_inst.SLICE_179 ( 
    .DI1(\Controller_inst.temp_buffer[42].sig_044.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[43].sig_042.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[42] ), 
    .C0(\Controller_inst.temp_buffer[43] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[43] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[42] ), 
    .F0(\Controller_inst.temp_buffer[43].sig_042.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[42].sig_044.FeedThruLUT ));
  Controller_inst_SLICE_182 \Controller_inst.SLICE_182 ( 
    .DI1(\Controller_inst.n11297 ), 
    .DI0(\Controller_inst.rhd_index[0].sig_045.FeedThruLUT ), 
    .D1(\Controller_inst.rhd_index[2] ), .C1(\Controller_inst.rhd_index[1] ), 
    .B1(\Controller_inst.rhd_index[0] ), .A1(\Controller_inst.rhd_index[3] ), 
    .C0(\Controller_inst.rhd_index[0] ), .CE(\Controller_inst.n5429 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD_TX_Byte[8] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[9] ), 
    .F0(\Controller_inst.rhd_index[0].sig_045.FeedThruLUT ), 
    .F1(\Controller_inst.n11297 ));
  Controller_inst_SLICE_183 \Controller_inst.SLICE_183 ( 
    .DI1(\Controller_inst.temp_buffer[145].sig_047.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[146].sig_046.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[145] ), 
    .C0(\Controller_inst.temp_buffer[146] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[146] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[145] ), 
    .F0(\Controller_inst.temp_buffer[146].sig_046.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[145].sig_047.FeedThruLUT ));
  Controller_inst_SLICE_184 \Controller_inst.SLICE_184 ( 
    .DI1(\Controller_inst.n16123 ), .DI0(\Controller_inst.n16109 ), 
    .D1(\rhd_state[0] ), .C1(\rhd_state[1] ), .B1(int_RHD_TX_Ready), 
    .D0(\Controller_inst.int_RHD_TX_DV ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[0] ), 
    .B0(\rhd_state[1] ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10248 ), 
    .CE(n8513), .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\rhd_state[0] ), 
    .Q1(\rhd_state[1] ), .F0(\Controller_inst.n16109 ), 
    .F1(\Controller_inst.n16123 ));
  Controller_inst_SLICE_186 \Controller_inst.SLICE_186 ( 
    .DI0(\Controller_inst.temp_buffer[144].sig_048.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[144] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[144] ), 
    .F0(\Controller_inst.temp_buffer[144].sig_048.FeedThruLUT ));
  Controller_inst_SLICE_187 \Controller_inst.SLICE_187 ( 
    .DI1(\Controller_inst.temp_buffer[142].sig_050.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[143].sig_049.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[142] ), 
    .D0(\Controller_inst.temp_buffer[143] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[143] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[142] ), 
    .F0(\Controller_inst.temp_buffer[143].sig_049.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[142].sig_050.FeedThruLUT ));
  Controller_inst_SLICE_189 \Controller_inst.SLICE_189 ( 
    .DI0(\Controller_inst.n167[0] ), .D0(n7053), 
    .C0(\Controller_inst.n133[0] ), .CE(\Controller_inst.n3 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[0] ), 
    .F0(\Controller_inst.n167[0] ));
  Controller_inst_SLICE_190 \Controller_inst.SLICE_190 ( 
    .DI1(\Controller_inst.n167_adj_2232[1] ), 
    .DI0(\Controller_inst.n167_adj_2232[0] ), 
    .D1(\Controller_inst.n133_adj_2231[1] ), .C1(n6997), .D0(n6997), 
    .C0(\Controller_inst.n133_adj_2231[0] ), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[0] ), .Q1(\Controller_inst.rhd_index[1] ), 
    .F0(\Controller_inst.n167_adj_2232[0] ), 
    .F1(\Controller_inst.n167_adj_2232[1] ));
  Controller_inst_SLICE_191 \Controller_inst.SLICE_191 ( 
    .DI0(\Controller_inst.n167_adj_2234[0] ), 
    .D0(\Controller_inst.n133_adj_2233[0] ), .C0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[0] ), 
    .F0(\Controller_inst.n167_adj_2234[0] ));
  Controller_inst_SLICE_192 \Controller_inst.SLICE_192 ( 
    .DI0(\Controller_inst.temp_buffer[141].sig_051.FeedThruLUT ), 
    .C0(\Controller_inst.temp_buffer[141] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[141] ), 
    .F0(\Controller_inst.temp_buffer[141].sig_051.FeedThruLUT ));
  Controller_inst_SLICE_193 \Controller_inst.SLICE_193 ( 
    .DI1(\Controller_inst.temp_buffer[494].sig_053.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[495].sig_052.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[494] ), 
    .D0(\Controller_inst.temp_buffer[495] ), .CE(\Controller_inst.n8715 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[511] ), 
    .Q1(\Controller_inst.temp_buffer[510] ), 
    .F0(\Controller_inst.temp_buffer[495].sig_052.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[494].sig_053.FeedThruLUT ));
  Controller_inst_SLICE_195 \Controller_inst.SLICE_195 ( 
    .DI0(\Controller_inst.temp_buffer[493].sig_054.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[493] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[509] ), 
    .F0(\Controller_inst.temp_buffer[493].sig_054.FeedThruLUT ));
  Controller_inst_SLICE_196 \Controller_inst.SLICE_196 ( 
    .DI1(\Controller_inst.temp_buffer[491].sig_056.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[492].sig_055.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[491] ), 
    .D0(\Controller_inst.temp_buffer[492] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[508] ), 
    .Q1(\Controller_inst.temp_buffer[507] ), 
    .F0(\Controller_inst.temp_buffer[492].sig_055.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[491].sig_056.FeedThruLUT ));
  Controller_inst_SLICE_198 \Controller_inst.SLICE_198 ( 
    .DI1(\Controller_inst.temp_buffer[489].sig_058.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[490].sig_057.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[489] ), 
    .D0(\Controller_inst.temp_buffer[490] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[506] ), 
    .Q1(\Controller_inst.temp_buffer[505] ), 
    .F0(\Controller_inst.temp_buffer[490].sig_057.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[489].sig_058.FeedThruLUT ));
  Controller_inst_SLICE_200 \Controller_inst.SLICE_200 ( 
    .DI1(\Controller_inst.temp_buffer[487].sig_060.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[488].sig_059.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[487] ), 
    .D0(\Controller_inst.temp_buffer[488] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[504] ), 
    .Q1(\Controller_inst.temp_buffer[503] ), 
    .F0(\Controller_inst.temp_buffer[488].sig_059.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[487].sig_060.FeedThruLUT ));
  Controller_inst_SLICE_202 \Controller_inst.SLICE_202 ( 
    .DI1(\Controller_inst.temp_buffer[485].sig_062.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[486].sig_061.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[485] ), 
    .D0(\Controller_inst.temp_buffer[486] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[502] ), 
    .Q1(\Controller_inst.temp_buffer[501] ), 
    .F0(\Controller_inst.temp_buffer[486].sig_061.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[485].sig_062.FeedThruLUT ));
  Controller_inst_SLICE_204 \Controller_inst.SLICE_204 ( 
    .DI1(\Controller_inst.temp_buffer[483].sig_064.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[484].sig_063.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[483] ), 
    .D0(\Controller_inst.temp_buffer[484] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[500] ), 
    .Q1(\Controller_inst.temp_buffer[499] ), 
    .F0(\Controller_inst.temp_buffer[484].sig_063.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[483].sig_064.FeedThruLUT ));
  Controller_inst_SLICE_206 \Controller_inst.SLICE_206 ( 
    .DI1(\Controller_inst.temp_buffer[481].sig_066.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[482].sig_065.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[481] ), 
    .D0(\Controller_inst.temp_buffer[482] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[498] ), 
    .Q1(\Controller_inst.temp_buffer[497] ), 
    .F0(\Controller_inst.temp_buffer[482].sig_065.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[481].sig_066.FeedThruLUT ));
  Controller_inst_SLICE_208 \Controller_inst.SLICE_208 ( 
    .DI1(\Controller_inst.temp_buffer[479].sig_068.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[480].sig_067.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[479] ), 
    .D0(\Controller_inst.temp_buffer[480] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[496] ), 
    .Q1(\Controller_inst.temp_buffer[495] ), 
    .F0(\Controller_inst.temp_buffer[480].sig_067.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[479].sig_068.FeedThruLUT ));
  Controller_inst_SLICE_210 \Controller_inst.SLICE_210 ( 
    .DI1(\Controller_inst.temp_buffer[477].sig_070.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[478].sig_069.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[477] ), 
    .D0(\Controller_inst.temp_buffer[478] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[494] ), 
    .Q1(\Controller_inst.temp_buffer[493] ), 
    .F0(\Controller_inst.temp_buffer[478].sig_069.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[477].sig_070.FeedThruLUT ));
  Controller_inst_SLICE_212 \Controller_inst.SLICE_212 ( 
    .DI1(\Controller_inst.temp_buffer[475].sig_072.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[476].sig_071.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[475] ), 
    .C0(\Controller_inst.temp_buffer[476] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[492] ), 
    .Q1(\Controller_inst.temp_buffer[491] ), 
    .F0(\Controller_inst.temp_buffer[476].sig_071.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[475].sig_072.FeedThruLUT ));
  Controller_inst_SLICE_214 \Controller_inst.SLICE_214 ( 
    .DI1(\Controller_inst.temp_buffer[473].sig_074.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[474].sig_073.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[473] ), 
    .D0(\Controller_inst.temp_buffer[474] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[490] ), 
    .Q1(\Controller_inst.temp_buffer[489] ), 
    .F0(\Controller_inst.temp_buffer[474].sig_073.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[473].sig_074.FeedThruLUT ));
  Controller_inst_SLICE_216 \Controller_inst.SLICE_216 ( 
    .DI1(\Controller_inst.temp_buffer[471].sig_076.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[472].sig_075.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[471] ), 
    .D0(\Controller_inst.temp_buffer[472] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[488] ), 
    .Q1(\Controller_inst.temp_buffer[487] ), 
    .F0(\Controller_inst.temp_buffer[472].sig_075.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[471].sig_076.FeedThruLUT ));
  Controller_inst_SLICE_218 \Controller_inst.SLICE_218 ( 
    .DI1(\Controller_inst.temp_buffer[469].sig_078.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[470].sig_077.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[469] ), 
    .D0(\Controller_inst.temp_buffer[470] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[486] ), 
    .Q1(\Controller_inst.temp_buffer[485] ), 
    .F0(\Controller_inst.temp_buffer[470].sig_077.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[469].sig_078.FeedThruLUT ));
  Controller_inst_SLICE_220 \Controller_inst.SLICE_220 ( 
    .DI1(\Controller_inst.temp_buffer[467].sig_080.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[468].sig_079.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[467] ), 
    .D0(\Controller_inst.temp_buffer[468] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[484] ), 
    .Q1(\Controller_inst.temp_buffer[483] ), 
    .F0(\Controller_inst.temp_buffer[468].sig_079.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[467].sig_080.FeedThruLUT ));
  Controller_inst_SLICE_222 \Controller_inst.SLICE_222 ( 
    .DI1(\Controller_inst.temp_buffer[465].sig_082.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[466].sig_081.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[465] ), 
    .D0(\Controller_inst.temp_buffer[466] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[482] ), 
    .Q1(\Controller_inst.temp_buffer[481] ), 
    .F0(\Controller_inst.temp_buffer[466].sig_081.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[465].sig_082.FeedThruLUT ));
  Controller_inst_SLICE_224 \Controller_inst.SLICE_224 ( 
    .DI1(\Controller_inst.temp_buffer[463].sig_084.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[464].sig_083.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[463] ), 
    .C0(\Controller_inst.temp_buffer[464] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[480] ), 
    .Q1(\Controller_inst.temp_buffer[479] ), 
    .F0(\Controller_inst.temp_buffer[464].sig_083.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[463].sig_084.FeedThruLUT ));
  Controller_inst_SLICE_226 \Controller_inst.SLICE_226 ( 
    .DI1(\Controller_inst.temp_buffer[461].sig_086.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[462].sig_085.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[461] ), 
    .D0(\Controller_inst.temp_buffer[462] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[478] ), 
    .Q1(\Controller_inst.temp_buffer[477] ), 
    .F0(\Controller_inst.temp_buffer[462].sig_085.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[461].sig_086.FeedThruLUT ));
  Controller_inst_SLICE_228 \Controller_inst.SLICE_228 ( 
    .DI1(\Controller_inst.temp_buffer[459].sig_088.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[460].sig_087.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[459] ), 
    .C0(\Controller_inst.temp_buffer[460] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[476] ), 
    .Q1(\Controller_inst.temp_buffer[475] ), 
    .F0(\Controller_inst.temp_buffer[460].sig_087.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[459].sig_088.FeedThruLUT ));
  Controller_inst_SLICE_230 \Controller_inst.SLICE_230 ( 
    .DI1(\Controller_inst.temp_buffer[457].sig_090.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[458].sig_089.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[457] ), 
    .D0(\Controller_inst.temp_buffer[458] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[474] ), 
    .Q1(\Controller_inst.temp_buffer[473] ), 
    .F0(\Controller_inst.temp_buffer[458].sig_089.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[457].sig_090.FeedThruLUT ));
  Controller_inst_SLICE_232 \Controller_inst.SLICE_232 ( 
    .DI1(\Controller_inst.temp_buffer[455].sig_092.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[456].sig_091.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[455] ), 
    .D0(\Controller_inst.temp_buffer[456] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[472] ), 
    .Q1(\Controller_inst.temp_buffer[471] ), 
    .F0(\Controller_inst.temp_buffer[456].sig_091.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[455].sig_092.FeedThruLUT ));
  Controller_inst_SLICE_234 \Controller_inst.SLICE_234 ( 
    .DI1(\Controller_inst.temp_buffer[453].sig_094.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[454].sig_093.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[453] ), 
    .D0(\Controller_inst.temp_buffer[454] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[470] ), 
    .Q1(\Controller_inst.temp_buffer[469] ), 
    .F0(\Controller_inst.temp_buffer[454].sig_093.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[453].sig_094.FeedThruLUT ));
  Controller_inst_SLICE_236 \Controller_inst.SLICE_236 ( 
    .DI1(\Controller_inst.temp_buffer[451].sig_096.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[452].sig_095.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[451] ), 
    .D0(\Controller_inst.temp_buffer[452] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[468] ), 
    .Q1(\Controller_inst.temp_buffer[467] ), 
    .F0(\Controller_inst.temp_buffer[452].sig_095.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[451].sig_096.FeedThruLUT ));
  Controller_inst_SLICE_238 \Controller_inst.SLICE_238 ( 
    .DI1(\Controller_inst.temp_buffer[449].sig_098.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[450].sig_097.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[449] ), 
    .D0(\Controller_inst.temp_buffer[450] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[466] ), 
    .Q1(\Controller_inst.temp_buffer[465] ), 
    .F0(\Controller_inst.temp_buffer[450].sig_097.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[449].sig_098.FeedThruLUT ));
  Controller_inst_SLICE_240 \Controller_inst.SLICE_240 ( 
    .DI1(\Controller_inst.temp_buffer[447].sig_100.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[448].sig_099.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[447] ), 
    .D0(\Controller_inst.temp_buffer[448] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[464] ), 
    .Q1(\Controller_inst.temp_buffer[463] ), 
    .F0(\Controller_inst.temp_buffer[448].sig_099.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[447].sig_100.FeedThruLUT ));
  Controller_inst_SLICE_242 \Controller_inst.SLICE_242 ( 
    .DI1(\Controller_inst.temp_buffer[445].sig_102.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[446].sig_101.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[445] ), 
    .C0(\Controller_inst.temp_buffer[446] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[462] ), 
    .Q1(\Controller_inst.temp_buffer[461] ), 
    .F0(\Controller_inst.temp_buffer[446].sig_101.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[445].sig_102.FeedThruLUT ));
  Controller_inst_SLICE_244 \Controller_inst.SLICE_244 ( 
    .DI1(\Controller_inst.temp_buffer[443].sig_104.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[444].sig_103.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[443] ), 
    .D0(\Controller_inst.temp_buffer[444] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[460] ), 
    .Q1(\Controller_inst.temp_buffer[459] ), 
    .F0(\Controller_inst.temp_buffer[444].sig_103.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[443].sig_104.FeedThruLUT ));
  Controller_inst_SLICE_246 \Controller_inst.SLICE_246 ( 
    .DI1(\Controller_inst.temp_buffer[441].sig_106.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[442].sig_105.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[441] ), 
    .D0(\Controller_inst.temp_buffer[442] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[458] ), 
    .Q1(\Controller_inst.temp_buffer[457] ), 
    .F0(\Controller_inst.temp_buffer[442].sig_105.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[441].sig_106.FeedThruLUT ));
  Controller_inst_SLICE_248 \Controller_inst.SLICE_248 ( 
    .DI1(\Controller_inst.temp_buffer[439].sig_108.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[440].sig_107.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[439] ), 
    .C0(\Controller_inst.temp_buffer[440] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[456] ), 
    .Q1(\Controller_inst.temp_buffer[455] ), 
    .F0(\Controller_inst.temp_buffer[440].sig_107.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[439].sig_108.FeedThruLUT ));
  Controller_inst_SLICE_250 \Controller_inst.SLICE_250 ( 
    .DI1(\Controller_inst.temp_buffer[437].sig_110.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[438].sig_109.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[437] ), 
    .D0(\Controller_inst.temp_buffer[438] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[454] ), 
    .Q1(\Controller_inst.temp_buffer[453] ), 
    .F0(\Controller_inst.temp_buffer[438].sig_109.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[437].sig_110.FeedThruLUT ));
  Controller_inst_SLICE_252 \Controller_inst.SLICE_252 ( 
    .DI1(\Controller_inst.temp_buffer[435].sig_112.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[436].sig_111.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[435] ), 
    .D0(\Controller_inst.temp_buffer[436] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[452] ), 
    .Q1(\Controller_inst.temp_buffer[451] ), 
    .F0(\Controller_inst.temp_buffer[436].sig_111.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[435].sig_112.FeedThruLUT ));
  Controller_inst_SLICE_254 \Controller_inst.SLICE_254 ( 
    .DI1(\Controller_inst.temp_buffer[433].sig_114.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[434].sig_113.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[433] ), 
    .D0(\Controller_inst.temp_buffer[434] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[450] ), 
    .Q1(\Controller_inst.temp_buffer[449] ), 
    .F0(\Controller_inst.temp_buffer[434].sig_113.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[433].sig_114.FeedThruLUT ));
  Controller_inst_SLICE_256 \Controller_inst.SLICE_256 ( 
    .DI1(\Controller_inst.temp_buffer[431].sig_116.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[432].sig_115.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[431] ), 
    .D0(\Controller_inst.temp_buffer[432] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[448] ), 
    .Q1(\Controller_inst.temp_buffer[447] ), 
    .F0(\Controller_inst.temp_buffer[432].sig_115.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[431].sig_116.FeedThruLUT ));
  Controller_inst_SLICE_258 \Controller_inst.SLICE_258 ( 
    .DI1(\Controller_inst.temp_buffer[429].sig_118.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[430].sig_117.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[429] ), 
    .D0(\Controller_inst.temp_buffer[430] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[446] ), 
    .Q1(\Controller_inst.temp_buffer[445] ), 
    .F0(\Controller_inst.temp_buffer[430].sig_117.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[429].sig_118.FeedThruLUT ));
  Controller_inst_SLICE_260 \Controller_inst.SLICE_260 ( 
    .DI1(\Controller_inst.temp_buffer[427].sig_120.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[428].sig_119.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[427] ), 
    .D0(\Controller_inst.temp_buffer[428] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[444] ), 
    .Q1(\Controller_inst.temp_buffer[443] ), 
    .F0(\Controller_inst.temp_buffer[428].sig_119.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[427].sig_120.FeedThruLUT ));
  Controller_inst_SLICE_262 \Controller_inst.SLICE_262 ( 
    .DI1(\Controller_inst.temp_buffer[425].sig_122.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[426].sig_121.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[425] ), 
    .D0(\Controller_inst.temp_buffer[426] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[442] ), 
    .Q1(\Controller_inst.temp_buffer[441] ), 
    .F0(\Controller_inst.temp_buffer[426].sig_121.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[425].sig_122.FeedThruLUT ));
  Controller_inst_SLICE_264 \Controller_inst.SLICE_264 ( 
    .DI1(\Controller_inst.temp_buffer[423].sig_124.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[424].sig_123.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[423] ), 
    .D0(\Controller_inst.temp_buffer[424] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[440] ), 
    .Q1(\Controller_inst.temp_buffer[439] ), 
    .F0(\Controller_inst.temp_buffer[424].sig_123.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[423].sig_124.FeedThruLUT ));
  Controller_inst_SLICE_266 \Controller_inst.SLICE_266 ( 
    .DI1(\Controller_inst.temp_buffer[421].sig_126.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[422].sig_125.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[421] ), 
    .D0(\Controller_inst.temp_buffer[422] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[438] ), 
    .Q1(\Controller_inst.temp_buffer[437] ), 
    .F0(\Controller_inst.temp_buffer[422].sig_125.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[421].sig_126.FeedThruLUT ));
  Controller_inst_SLICE_268 \Controller_inst.SLICE_268 ( 
    .DI1(\Controller_inst.temp_buffer[419].sig_128.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[420].sig_127.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[419] ), 
    .D0(\Controller_inst.temp_buffer[420] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[436] ), 
    .Q1(\Controller_inst.temp_buffer[435] ), 
    .F0(\Controller_inst.temp_buffer[420].sig_127.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[419].sig_128.FeedThruLUT ));
  Controller_inst_SLICE_270 \Controller_inst.SLICE_270 ( 
    .DI1(\Controller_inst.temp_buffer[417].sig_130.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[418].sig_129.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[417] ), 
    .D0(\Controller_inst.temp_buffer[418] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[434] ), 
    .Q1(\Controller_inst.temp_buffer[433] ), 
    .F0(\Controller_inst.temp_buffer[418].sig_129.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[417].sig_130.FeedThruLUT ));
  Controller_inst_SLICE_272 \Controller_inst.SLICE_272 ( 
    .DI1(\Controller_inst.temp_buffer[415].sig_132.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[416].sig_131.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[415] ), 
    .D0(\Controller_inst.temp_buffer[416] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[432] ), 
    .Q1(\Controller_inst.temp_buffer[431] ), 
    .F0(\Controller_inst.temp_buffer[416].sig_131.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[415].sig_132.FeedThruLUT ));
  Controller_inst_SLICE_274 \Controller_inst.SLICE_274 ( 
    .DI1(\Controller_inst.temp_buffer[413].sig_134.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[414].sig_133.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[413] ), 
    .D0(\Controller_inst.temp_buffer[414] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[430] ), 
    .Q1(\Controller_inst.temp_buffer[429] ), 
    .F0(\Controller_inst.temp_buffer[414].sig_133.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[413].sig_134.FeedThruLUT ));
  Controller_inst_SLICE_276 \Controller_inst.SLICE_276 ( 
    .DI1(\Controller_inst.temp_buffer[411].sig_136.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[412].sig_135.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[411] ), 
    .D0(\Controller_inst.temp_buffer[412] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[428] ), 
    .Q1(\Controller_inst.temp_buffer[427] ), 
    .F0(\Controller_inst.temp_buffer[412].sig_135.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[411].sig_136.FeedThruLUT ));
  Controller_inst_SLICE_278 \Controller_inst.SLICE_278 ( 
    .DI1(\Controller_inst.temp_buffer[409].sig_138.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[410].sig_137.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[409] ), 
    .D0(\Controller_inst.temp_buffer[410] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[426] ), 
    .Q1(\Controller_inst.temp_buffer[425] ), 
    .F0(\Controller_inst.temp_buffer[410].sig_137.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[409].sig_138.FeedThruLUT ));
  Controller_inst_SLICE_280 \Controller_inst.SLICE_280 ( 
    .DI1(\Controller_inst.temp_buffer[407].sig_140.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[408].sig_139.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[407] ), 
    .D0(\Controller_inst.temp_buffer[408] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[424] ), 
    .Q1(\Controller_inst.temp_buffer[423] ), 
    .F0(\Controller_inst.temp_buffer[408].sig_139.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[407].sig_140.FeedThruLUT ));
  Controller_inst_SLICE_282 \Controller_inst.SLICE_282 ( 
    .DI1(\Controller_inst.temp_buffer[405].sig_142.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[406].sig_141.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[405] ), 
    .D0(\Controller_inst.temp_buffer[406] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[422] ), 
    .Q1(\Controller_inst.temp_buffer[421] ), 
    .F0(\Controller_inst.temp_buffer[406].sig_141.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[405].sig_142.FeedThruLUT ));
  Controller_inst_SLICE_284 \Controller_inst.SLICE_284 ( 
    .DI1(\Controller_inst.temp_buffer[403].sig_144.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[404].sig_143.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[403] ), 
    .D0(\Controller_inst.temp_buffer[404] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[420] ), 
    .Q1(\Controller_inst.temp_buffer[419] ), 
    .F0(\Controller_inst.temp_buffer[404].sig_143.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[403].sig_144.FeedThruLUT ));
  Controller_inst_SLICE_286 \Controller_inst.SLICE_286 ( 
    .DI1(\Controller_inst.temp_buffer[401].sig_146.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[402].sig_145.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[401] ), 
    .D0(\Controller_inst.temp_buffer[402] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[418] ), 
    .Q1(\Controller_inst.temp_buffer[417] ), 
    .F0(\Controller_inst.temp_buffer[402].sig_145.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[401].sig_146.FeedThruLUT ));
  Controller_inst_SLICE_288 \Controller_inst.SLICE_288 ( 
    .DI1(\Controller_inst.temp_buffer[399].sig_148.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[400].sig_147.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[399] ), 
    .D0(\Controller_inst.temp_buffer[400] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[416] ), 
    .Q1(\Controller_inst.temp_buffer[415] ), 
    .F0(\Controller_inst.temp_buffer[400].sig_147.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[399].sig_148.FeedThruLUT ));
  Controller_inst_SLICE_290 \Controller_inst.SLICE_290 ( 
    .DI1(\Controller_inst.temp_buffer[397].sig_150.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[398].sig_149.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[397] ), 
    .D0(\Controller_inst.temp_buffer[398] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[414] ), 
    .Q1(\Controller_inst.temp_buffer[413] ), 
    .F0(\Controller_inst.temp_buffer[398].sig_149.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[397].sig_150.FeedThruLUT ));
  Controller_inst_SLICE_292 \Controller_inst.SLICE_292 ( 
    .DI1(\Controller_inst.temp_buffer[395].sig_152.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[396].sig_151.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[395] ), 
    .D0(\Controller_inst.temp_buffer[396] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[412] ), 
    .Q1(\Controller_inst.temp_buffer[411] ), 
    .F0(\Controller_inst.temp_buffer[396].sig_151.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[395].sig_152.FeedThruLUT ));
  Controller_inst_SLICE_294 \Controller_inst.SLICE_294 ( 
    .DI1(\Controller_inst.temp_buffer[393].sig_154.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[394].sig_153.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[393] ), 
    .D0(\Controller_inst.temp_buffer[394] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[410] ), 
    .Q1(\Controller_inst.temp_buffer[409] ), 
    .F0(\Controller_inst.temp_buffer[394].sig_153.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[393].sig_154.FeedThruLUT ));
  Controller_inst_SLICE_296 \Controller_inst.SLICE_296 ( 
    .DI1(\Controller_inst.temp_buffer[391].sig_156.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[392].sig_155.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[391] ), 
    .D0(\Controller_inst.temp_buffer[392] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[408] ), 
    .Q1(\Controller_inst.temp_buffer[407] ), 
    .F0(\Controller_inst.temp_buffer[392].sig_155.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[391].sig_156.FeedThruLUT ));
  Controller_inst_SLICE_298 \Controller_inst.SLICE_298 ( 
    .DI1(\Controller_inst.temp_buffer[389].sig_158.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[390].sig_157.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[389] ), 
    .D0(\Controller_inst.temp_buffer[390] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[406] ), 
    .Q1(\Controller_inst.temp_buffer[405] ), 
    .F0(\Controller_inst.temp_buffer[390].sig_157.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[389].sig_158.FeedThruLUT ));
  Controller_inst_SLICE_300 \Controller_inst.SLICE_300 ( 
    .DI1(\Controller_inst.temp_buffer[387].sig_160.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[388].sig_159.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[387] ), 
    .D0(\Controller_inst.temp_buffer[388] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[404] ), 
    .Q1(\Controller_inst.temp_buffer[403] ), 
    .F0(\Controller_inst.temp_buffer[388].sig_159.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[387].sig_160.FeedThruLUT ));
  Controller_inst_SLICE_302 \Controller_inst.SLICE_302 ( 
    .DI1(\Controller_inst.temp_buffer[385].sig_162.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[386].sig_161.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[385] ), 
    .D0(\Controller_inst.temp_buffer[386] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[402] ), 
    .Q1(\Controller_inst.temp_buffer[401] ), 
    .F0(\Controller_inst.temp_buffer[386].sig_161.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[385].sig_162.FeedThruLUT ));
  Controller_inst_SLICE_304 \Controller_inst.SLICE_304 ( 
    .DI1(\Controller_inst.temp_buffer[383].sig_164.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[384].sig_163.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[383] ), 
    .D0(\Controller_inst.temp_buffer[384] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[400] ), 
    .Q1(\Controller_inst.temp_buffer[399] ), 
    .F0(\Controller_inst.temp_buffer[384].sig_163.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[383].sig_164.FeedThruLUT ));
  Controller_inst_SLICE_306 \Controller_inst.SLICE_306 ( 
    .DI1(\Controller_inst.temp_buffer[381].sig_166.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[382].sig_165.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[381] ), 
    .D0(\Controller_inst.temp_buffer[382] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[398] ), 
    .Q1(\Controller_inst.temp_buffer[397] ), 
    .F0(\Controller_inst.temp_buffer[382].sig_165.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[381].sig_166.FeedThruLUT ));
  Controller_inst_SLICE_308 \Controller_inst.SLICE_308 ( 
    .DI1(\Controller_inst.temp_buffer[379].sig_168.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[380].sig_167.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[379] ), 
    .D0(\Controller_inst.temp_buffer[380] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[396] ), 
    .Q1(\Controller_inst.temp_buffer[395] ), 
    .F0(\Controller_inst.temp_buffer[380].sig_167.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[379].sig_168.FeedThruLUT ));
  Controller_inst_SLICE_310 \Controller_inst.SLICE_310 ( 
    .DI1(\Controller_inst.temp_buffer[377].sig_170.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[378].sig_169.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[377] ), 
    .D0(\Controller_inst.temp_buffer[378] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[394] ), 
    .Q1(\Controller_inst.temp_buffer[393] ), 
    .F0(\Controller_inst.temp_buffer[378].sig_169.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[377].sig_170.FeedThruLUT ));
  Controller_inst_SLICE_312 \Controller_inst.SLICE_312 ( 
    .DI1(\Controller_inst.temp_buffer[375].sig_172.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[376].sig_171.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[375] ), 
    .D0(\Controller_inst.temp_buffer[376] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[392] ), 
    .Q1(\Controller_inst.temp_buffer[391] ), 
    .F0(\Controller_inst.temp_buffer[376].sig_171.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[375].sig_172.FeedThruLUT ));
  Controller_inst_SLICE_314 \Controller_inst.SLICE_314 ( 
    .DI1(\Controller_inst.temp_buffer[373].sig_174.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[374].sig_173.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[373] ), 
    .D0(\Controller_inst.temp_buffer[374] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[390] ), 
    .Q1(\Controller_inst.temp_buffer[389] ), 
    .F0(\Controller_inst.temp_buffer[374].sig_173.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[373].sig_174.FeedThruLUT ));
  Controller_inst_SLICE_316 \Controller_inst.SLICE_316 ( 
    .DI1(\Controller_inst.temp_buffer[371].sig_176.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[372].sig_175.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[371] ), 
    .D0(\Controller_inst.temp_buffer[372] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[388] ), 
    .Q1(\Controller_inst.temp_buffer[387] ), 
    .F0(\Controller_inst.temp_buffer[372].sig_175.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[371].sig_176.FeedThruLUT ));
  Controller_inst_SLICE_318 \Controller_inst.SLICE_318 ( 
    .DI1(\Controller_inst.temp_buffer[369].sig_178.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[370].sig_177.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[369] ), 
    .D0(\Controller_inst.temp_buffer[370] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[386] ), 
    .Q1(\Controller_inst.temp_buffer[385] ), 
    .F0(\Controller_inst.temp_buffer[370].sig_177.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[369].sig_178.FeedThruLUT ));
  Controller_inst_SLICE_320 \Controller_inst.SLICE_320 ( 
    .DI1(\Controller_inst.temp_buffer[367].sig_180.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[368].sig_179.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[367] ), 
    .D0(\Controller_inst.temp_buffer[368] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[384] ), 
    .Q1(\Controller_inst.temp_buffer[383] ), 
    .F0(\Controller_inst.temp_buffer[368].sig_179.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[367].sig_180.FeedThruLUT ));
  Controller_inst_SLICE_322 \Controller_inst.SLICE_322 ( 
    .DI1(\Controller_inst.temp_buffer[365].sig_182.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[366].sig_181.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[365] ), 
    .D0(\Controller_inst.temp_buffer[366] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[382] ), 
    .Q1(\Controller_inst.temp_buffer[381] ), 
    .F0(\Controller_inst.temp_buffer[366].sig_181.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[365].sig_182.FeedThruLUT ));
  Controller_inst_SLICE_324 \Controller_inst.SLICE_324 ( 
    .DI1(\Controller_inst.temp_buffer[363].sig_184.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[364].sig_183.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[363] ), 
    .D0(\Controller_inst.temp_buffer[364] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[380] ), 
    .Q1(\Controller_inst.temp_buffer[379] ), 
    .F0(\Controller_inst.temp_buffer[364].sig_183.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[363].sig_184.FeedThruLUT ));
  Controller_inst_SLICE_326 \Controller_inst.SLICE_326 ( 
    .DI1(\Controller_inst.temp_buffer[361].sig_186.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[362].sig_185.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[361] ), 
    .D0(\Controller_inst.temp_buffer[362] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[378] ), 
    .Q1(\Controller_inst.temp_buffer[377] ), 
    .F0(\Controller_inst.temp_buffer[362].sig_185.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[361].sig_186.FeedThruLUT ));
  Controller_inst_SLICE_328 \Controller_inst.SLICE_328 ( 
    .DI1(\Controller_inst.temp_buffer[359].sig_188.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[360].sig_187.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[359] ), 
    .C0(\Controller_inst.temp_buffer[360] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[376] ), 
    .Q1(\Controller_inst.temp_buffer[375] ), 
    .F0(\Controller_inst.temp_buffer[360].sig_187.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[359].sig_188.FeedThruLUT ));
  Controller_inst_SLICE_330 \Controller_inst.SLICE_330 ( 
    .DI1(\Controller_inst.temp_buffer[357].sig_190.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[358].sig_189.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[357] ), 
    .D0(\Controller_inst.temp_buffer[358] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[374] ), 
    .Q1(\Controller_inst.temp_buffer[373] ), 
    .F0(\Controller_inst.temp_buffer[358].sig_189.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[357].sig_190.FeedThruLUT ));
  Controller_inst_SLICE_332 \Controller_inst.SLICE_332 ( 
    .DI1(\Controller_inst.temp_buffer[355].sig_192.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[356].sig_191.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[355] ), 
    .D0(\Controller_inst.temp_buffer[356] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[372] ), 
    .Q1(\Controller_inst.temp_buffer[371] ), 
    .F0(\Controller_inst.temp_buffer[356].sig_191.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[355].sig_192.FeedThruLUT ));
  Controller_inst_SLICE_334 \Controller_inst.SLICE_334 ( 
    .DI1(\Controller_inst.temp_buffer[353].sig_194.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[354].sig_193.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[353] ), 
    .D0(\Controller_inst.temp_buffer[354] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[370] ), 
    .Q1(\Controller_inst.temp_buffer[369] ), 
    .F0(\Controller_inst.temp_buffer[354].sig_193.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[353].sig_194.FeedThruLUT ));
  Controller_inst_SLICE_336 \Controller_inst.SLICE_336 ( 
    .DI1(\Controller_inst.temp_buffer[351].sig_196.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[352].sig_195.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[351] ), 
    .D0(\Controller_inst.temp_buffer[352] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[368] ), 
    .Q1(\Controller_inst.temp_buffer[367] ), 
    .F0(\Controller_inst.temp_buffer[352].sig_195.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[351].sig_196.FeedThruLUT ));
  Controller_inst_SLICE_338 \Controller_inst.SLICE_338 ( 
    .DI1(\Controller_inst.temp_buffer[349].sig_198.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[350].sig_197.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[349] ), 
    .D0(\Controller_inst.temp_buffer[350] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[366] ), 
    .Q1(\Controller_inst.temp_buffer[365] ), 
    .F0(\Controller_inst.temp_buffer[350].sig_197.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[349].sig_198.FeedThruLUT ));
  Controller_inst_SLICE_340 \Controller_inst.SLICE_340 ( 
    .DI1(\Controller_inst.temp_buffer[347].sig_200.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[348].sig_199.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[347] ), 
    .D0(\Controller_inst.temp_buffer[348] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[364] ), 
    .Q1(\Controller_inst.temp_buffer[363] ), 
    .F0(\Controller_inst.temp_buffer[348].sig_199.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[347].sig_200.FeedThruLUT ));
  Controller_inst_SLICE_342 \Controller_inst.SLICE_342 ( 
    .DI1(\Controller_inst.temp_buffer[345].sig_202.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[346].sig_201.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[345] ), 
    .D0(\Controller_inst.temp_buffer[346] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[362] ), 
    .Q1(\Controller_inst.temp_buffer[361] ), 
    .F0(\Controller_inst.temp_buffer[346].sig_201.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[345].sig_202.FeedThruLUT ));
  Controller_inst_SLICE_344 \Controller_inst.SLICE_344 ( 
    .DI1(\Controller_inst.temp_buffer[343].sig_204.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[344].sig_203.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[343] ), 
    .D0(\Controller_inst.temp_buffer[344] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[360] ), 
    .Q1(\Controller_inst.temp_buffer[359] ), 
    .F0(\Controller_inst.temp_buffer[344].sig_203.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[343].sig_204.FeedThruLUT ));
  Controller_inst_SLICE_346 \Controller_inst.SLICE_346 ( 
    .DI1(\Controller_inst.temp_buffer[341].sig_206.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[342].sig_205.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[341] ), 
    .D0(\Controller_inst.temp_buffer[342] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[358] ), 
    .Q1(\Controller_inst.temp_buffer[357] ), 
    .F0(\Controller_inst.temp_buffer[342].sig_205.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[341].sig_206.FeedThruLUT ));
  Controller_inst_SLICE_348 \Controller_inst.SLICE_348 ( 
    .DI1(\Controller_inst.temp_buffer[339].sig_208.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[340].sig_207.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[339] ), 
    .D0(\Controller_inst.temp_buffer[340] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[356] ), 
    .Q1(\Controller_inst.temp_buffer[355] ), 
    .F0(\Controller_inst.temp_buffer[340].sig_207.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[339].sig_208.FeedThruLUT ));
  Controller_inst_SLICE_350 \Controller_inst.SLICE_350 ( 
    .DI1(\Controller_inst.temp_buffer[337].sig_210.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[338].sig_209.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[337] ), 
    .D0(\Controller_inst.temp_buffer[338] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[354] ), 
    .Q1(\Controller_inst.temp_buffer[353] ), 
    .F0(\Controller_inst.temp_buffer[338].sig_209.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[337].sig_210.FeedThruLUT ));
  Controller_inst_SLICE_352 \Controller_inst.SLICE_352 ( 
    .DI1(\Controller_inst.temp_buffer[335].sig_212.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[336].sig_211.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[335] ), 
    .D0(\Controller_inst.temp_buffer[336] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[352] ), 
    .Q1(\Controller_inst.temp_buffer[351] ), 
    .F0(\Controller_inst.temp_buffer[336].sig_211.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[335].sig_212.FeedThruLUT ));
  Controller_inst_SLICE_354 \Controller_inst.SLICE_354 ( 
    .DI1(\Controller_inst.temp_buffer[333].sig_214.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[334].sig_213.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[333] ), 
    .C0(\Controller_inst.temp_buffer[334] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[350] ), 
    .Q1(\Controller_inst.temp_buffer[349] ), 
    .F0(\Controller_inst.temp_buffer[334].sig_213.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[333].sig_214.FeedThruLUT ));
  Controller_inst_SLICE_356 \Controller_inst.SLICE_356 ( 
    .DI1(\Controller_inst.temp_buffer[331].sig_216.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[332].sig_215.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[331] ), 
    .D0(\Controller_inst.temp_buffer[332] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[348] ), 
    .Q1(\Controller_inst.temp_buffer[347] ), 
    .F0(\Controller_inst.temp_buffer[332].sig_215.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[331].sig_216.FeedThruLUT ));
  Controller_inst_SLICE_358 \Controller_inst.SLICE_358 ( 
    .DI1(\Controller_inst.temp_buffer[329].sig_218.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[330].sig_217.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[329] ), 
    .D0(\Controller_inst.temp_buffer[330] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[346] ), 
    .Q1(\Controller_inst.temp_buffer[345] ), 
    .F0(\Controller_inst.temp_buffer[330].sig_217.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[329].sig_218.FeedThruLUT ));
  Controller_inst_SLICE_360 \Controller_inst.SLICE_360 ( 
    .DI1(\Controller_inst.temp_buffer[327].sig_220.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[328].sig_219.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[327] ), 
    .D0(\Controller_inst.temp_buffer[328] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[344] ), 
    .Q1(\Controller_inst.temp_buffer[343] ), 
    .F0(\Controller_inst.temp_buffer[328].sig_219.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[327].sig_220.FeedThruLUT ));
  Controller_inst_SLICE_362 \Controller_inst.SLICE_362 ( 
    .DI1(\Controller_inst.temp_buffer[325].sig_222.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[326].sig_221.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[325] ), 
    .D0(\Controller_inst.temp_buffer[326] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[342] ), 
    .Q1(\Controller_inst.temp_buffer[341] ), 
    .F0(\Controller_inst.temp_buffer[326].sig_221.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[325].sig_222.FeedThruLUT ));
  Controller_inst_SLICE_364 \Controller_inst.SLICE_364 ( 
    .DI1(\Controller_inst.temp_buffer[323].sig_224.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[324].sig_223.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[323] ), 
    .D0(\Controller_inst.temp_buffer[324] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[340] ), 
    .Q1(\Controller_inst.temp_buffer[339] ), 
    .F0(\Controller_inst.temp_buffer[324].sig_223.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[323].sig_224.FeedThruLUT ));
  Controller_inst_SLICE_366 \Controller_inst.SLICE_366 ( 
    .DI1(\Controller_inst.temp_buffer[321].sig_226.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[322].sig_225.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[321] ), 
    .C0(\Controller_inst.temp_buffer[322] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[338] ), 
    .Q1(\Controller_inst.temp_buffer[337] ), 
    .F0(\Controller_inst.temp_buffer[322].sig_225.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[321].sig_226.FeedThruLUT ));
  Controller_inst_SLICE_368 \Controller_inst.SLICE_368 ( 
    .DI1(\Controller_inst.temp_buffer[319].sig_228.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[320].sig_227.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[319] ), 
    .D0(\Controller_inst.temp_buffer[320] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[336] ), 
    .Q1(\Controller_inst.temp_buffer[335] ), 
    .F0(\Controller_inst.temp_buffer[320].sig_227.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[319].sig_228.FeedThruLUT ));
  Controller_inst_SLICE_370 \Controller_inst.SLICE_370 ( 
    .DI1(\Controller_inst.temp_buffer[317].sig_230.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[318].sig_229.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[317] ), 
    .D0(\Controller_inst.temp_buffer[318] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[334] ), 
    .Q1(\Controller_inst.temp_buffer[333] ), 
    .F0(\Controller_inst.temp_buffer[318].sig_229.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[317].sig_230.FeedThruLUT ));
  Controller_inst_SLICE_372 \Controller_inst.SLICE_372 ( 
    .DI1(\Controller_inst.temp_buffer[315].sig_232.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[316].sig_231.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[315] ), 
    .D0(\Controller_inst.temp_buffer[316] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[332] ), 
    .Q1(\Controller_inst.temp_buffer[331] ), 
    .F0(\Controller_inst.temp_buffer[316].sig_231.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[315].sig_232.FeedThruLUT ));
  Controller_inst_SLICE_374 \Controller_inst.SLICE_374 ( 
    .DI1(\Controller_inst.temp_buffer[313].sig_234.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[314].sig_233.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[313] ), 
    .D0(\Controller_inst.temp_buffer[314] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[330] ), 
    .Q1(\Controller_inst.temp_buffer[329] ), 
    .F0(\Controller_inst.temp_buffer[314].sig_233.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[313].sig_234.FeedThruLUT ));
  Controller_inst_SLICE_376 \Controller_inst.SLICE_376 ( 
    .DI1(\Controller_inst.temp_buffer[311].sig_236.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[312].sig_235.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[311] ), 
    .D0(\Controller_inst.temp_buffer[312] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[328] ), 
    .Q1(\Controller_inst.temp_buffer[327] ), 
    .F0(\Controller_inst.temp_buffer[312].sig_235.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[311].sig_236.FeedThruLUT ));
  Controller_inst_SLICE_378 \Controller_inst.SLICE_378 ( 
    .DI1(\Controller_inst.temp_buffer[309].sig_238.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[310].sig_237.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[309] ), 
    .D0(\Controller_inst.temp_buffer[310] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[326] ), 
    .Q1(\Controller_inst.temp_buffer[325] ), 
    .F0(\Controller_inst.temp_buffer[310].sig_237.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[309].sig_238.FeedThruLUT ));
  Controller_inst_SLICE_380 \Controller_inst.SLICE_380 ( 
    .DI1(\Controller_inst.temp_buffer[307].sig_240.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[308].sig_239.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[307] ), 
    .D0(\Controller_inst.temp_buffer[308] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[324] ), 
    .Q1(\Controller_inst.temp_buffer[323] ), 
    .F0(\Controller_inst.temp_buffer[308].sig_239.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[307].sig_240.FeedThruLUT ));
  Controller_inst_SLICE_382 \Controller_inst.SLICE_382 ( 
    .DI1(\Controller_inst.temp_buffer[305].sig_242.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[306].sig_241.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[305] ), 
    .D0(\Controller_inst.temp_buffer[306] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[322] ), 
    .Q1(\Controller_inst.temp_buffer[321] ), 
    .F0(\Controller_inst.temp_buffer[306].sig_241.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[305].sig_242.FeedThruLUT ));
  Controller_inst_SLICE_384 \Controller_inst.SLICE_384 ( 
    .DI1(\Controller_inst.temp_buffer[303].sig_244.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[304].sig_243.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[303] ), 
    .D0(\Controller_inst.temp_buffer[304] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[320] ), 
    .Q1(\Controller_inst.temp_buffer[319] ), 
    .F0(\Controller_inst.temp_buffer[304].sig_243.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[303].sig_244.FeedThruLUT ));
  Controller_inst_SLICE_386 \Controller_inst.SLICE_386 ( 
    .DI1(\Controller_inst.temp_buffer[301].sig_246.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[302].sig_245.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[301] ), 
    .D0(\Controller_inst.temp_buffer[302] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[318] ), 
    .Q1(\Controller_inst.temp_buffer[317] ), 
    .F0(\Controller_inst.temp_buffer[302].sig_245.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[301].sig_246.FeedThruLUT ));
  Controller_inst_SLICE_388 \Controller_inst.SLICE_388 ( 
    .DI1(\Controller_inst.temp_buffer[299].sig_248.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[300].sig_247.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[299] ), 
    .D0(\Controller_inst.temp_buffer[300] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[316] ), 
    .Q1(\Controller_inst.temp_buffer[315] ), 
    .F0(\Controller_inst.temp_buffer[300].sig_247.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[299].sig_248.FeedThruLUT ));
  Controller_inst_SLICE_390 \Controller_inst.SLICE_390 ( 
    .DI1(\Controller_inst.temp_buffer[297].sig_250.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[298].sig_249.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[297] ), 
    .D0(\Controller_inst.temp_buffer[298] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[314] ), 
    .Q1(\Controller_inst.temp_buffer[313] ), 
    .F0(\Controller_inst.temp_buffer[298].sig_249.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[297].sig_250.FeedThruLUT ));
  Controller_inst_SLICE_392 \Controller_inst.SLICE_392 ( 
    .DI1(\Controller_inst.temp_buffer[295].sig_252.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[296].sig_251.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[295] ), 
    .C0(\Controller_inst.temp_buffer[296] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[312] ), 
    .Q1(\Controller_inst.temp_buffer[311] ), 
    .F0(\Controller_inst.temp_buffer[296].sig_251.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[295].sig_252.FeedThruLUT ));
  Controller_inst_SLICE_394 \Controller_inst.SLICE_394 ( 
    .DI1(\Controller_inst.temp_buffer[293].sig_254.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[294].sig_253.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[293] ), 
    .D0(\Controller_inst.temp_buffer[294] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[310] ), 
    .Q1(\Controller_inst.temp_buffer[309] ), 
    .F0(\Controller_inst.temp_buffer[294].sig_253.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[293].sig_254.FeedThruLUT ));
  Controller_inst_SLICE_396 \Controller_inst.SLICE_396 ( 
    .DI1(\Controller_inst.temp_buffer[291].sig_256.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[292].sig_255.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[291] ), 
    .D0(\Controller_inst.temp_buffer[292] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[308] ), 
    .Q1(\Controller_inst.temp_buffer[307] ), 
    .F0(\Controller_inst.temp_buffer[292].sig_255.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[291].sig_256.FeedThruLUT ));
  Controller_inst_SLICE_398 \Controller_inst.SLICE_398 ( 
    .DI1(\Controller_inst.temp_buffer[289].sig_258.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[290].sig_257.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[289] ), 
    .D0(\Controller_inst.temp_buffer[290] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[306] ), 
    .Q1(\Controller_inst.temp_buffer[305] ), 
    .F0(\Controller_inst.temp_buffer[290].sig_257.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[289].sig_258.FeedThruLUT ));
  Controller_inst_SLICE_400 \Controller_inst.SLICE_400 ( 
    .DI1(\Controller_inst.temp_buffer[287].sig_260.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[288].sig_259.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[287] ), 
    .C0(\Controller_inst.temp_buffer[288] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[304] ), 
    .Q1(\Controller_inst.temp_buffer[303] ), 
    .F0(\Controller_inst.temp_buffer[288].sig_259.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[287].sig_260.FeedThruLUT ));
  Controller_inst_SLICE_402 \Controller_inst.SLICE_402 ( 
    .DI1(\Controller_inst.temp_buffer[285].sig_262.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[286].sig_261.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[285] ), 
    .C0(\Controller_inst.temp_buffer[286] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[302] ), 
    .Q1(\Controller_inst.temp_buffer[301] ), 
    .F0(\Controller_inst.temp_buffer[286].sig_261.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[285].sig_262.FeedThruLUT ));
  Controller_inst_SLICE_404 \Controller_inst.SLICE_404 ( 
    .DI1(\Controller_inst.temp_buffer[283].sig_264.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[284].sig_263.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[283] ), 
    .D0(\Controller_inst.temp_buffer[284] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[300] ), 
    .Q1(\Controller_inst.temp_buffer[299] ), 
    .F0(\Controller_inst.temp_buffer[284].sig_263.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[283].sig_264.FeedThruLUT ));
  Controller_inst_SLICE_406 \Controller_inst.SLICE_406 ( 
    .DI1(\Controller_inst.temp_buffer[281].sig_266.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[282].sig_265.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[281] ), 
    .D0(\Controller_inst.temp_buffer[282] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[298] ), 
    .Q1(\Controller_inst.temp_buffer[297] ), 
    .F0(\Controller_inst.temp_buffer[282].sig_265.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[281].sig_266.FeedThruLUT ));
  Controller_inst_SLICE_408 \Controller_inst.SLICE_408 ( 
    .DI0(\Controller_inst.temp_buffer[140].sig_267.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[140] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[140] ), 
    .F0(\Controller_inst.temp_buffer[140].sig_267.FeedThruLUT ));
  Controller_inst_SLICE_409 \Controller_inst.SLICE_409 ( 
    .DI1(\Controller_inst.temp_buffer[279].sig_270.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[280].sig_268.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[279] ), 
    .D0(\Controller_inst.temp_buffer[280] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[296] ), 
    .Q1(\Controller_inst.temp_buffer[295] ), 
    .F0(\Controller_inst.temp_buffer[280].sig_268.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[279].sig_270.FeedThruLUT ));
  Controller_inst_SLICE_410 \Controller_inst.SLICE_410 ( 
    .DI0(\Controller_inst.temp_buffer[139].sig_269.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[139] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[139] ), 
    .F0(\Controller_inst.temp_buffer[139].sig_269.FeedThruLUT ));
  Controller_inst_SLICE_412 \Controller_inst.SLICE_412 ( 
    .DI0(\Controller_inst.temp_buffer[278].sig_271.FeedThruLUT ), 
    .C0(\Controller_inst.temp_buffer[278] ), .CE(\Controller_inst.n8715 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[294] ), 
    .F0(\Controller_inst.temp_buffer[278].sig_271.FeedThruLUT ));
  Controller_inst_SLICE_413 \Controller_inst.SLICE_413 ( 
    .DI0(\Controller_inst.temp_buffer[277].sig_272.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[277] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[293] ), 
    .F0(\Controller_inst.temp_buffer[277].sig_272.FeedThruLUT ));
  Controller_inst_SLICE_414 \Controller_inst.SLICE_414 ( 
    .DI1(\Controller_inst.temp_buffer[275].sig_274.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[276].sig_273.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[275] ), 
    .D0(\Controller_inst.temp_buffer[276] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[292] ), 
    .Q1(\Controller_inst.temp_buffer[291] ), 
    .F0(\Controller_inst.temp_buffer[276].sig_273.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[275].sig_274.FeedThruLUT ));
  Controller_inst_SLICE_416 \Controller_inst.SLICE_416 ( 
    .DI1(\Controller_inst.temp_buffer[273].sig_276.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[274].sig_275.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[273] ), 
    .D0(\Controller_inst.temp_buffer[274] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[290] ), 
    .Q1(\Controller_inst.temp_buffer[289] ), 
    .F0(\Controller_inst.temp_buffer[274].sig_275.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[273].sig_276.FeedThruLUT ));
  Controller_inst_SLICE_418 \Controller_inst.SLICE_418 ( 
    .DI1(\Controller_inst.temp_buffer[271].sig_278.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[272].sig_277.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[271] ), 
    .D0(\Controller_inst.temp_buffer[272] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[288] ), 
    .Q1(\Controller_inst.temp_buffer[287] ), 
    .F0(\Controller_inst.temp_buffer[272].sig_277.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[271].sig_278.FeedThruLUT ));
  Controller_inst_SLICE_420 \Controller_inst.SLICE_420 ( 
    .DI1(\Controller_inst.temp_buffer[269].sig_280.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[270].sig_279.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[269] ), 
    .D0(\Controller_inst.temp_buffer[270] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[286] ), 
    .Q1(\Controller_inst.temp_buffer[285] ), 
    .F0(\Controller_inst.temp_buffer[270].sig_279.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[269].sig_280.FeedThruLUT ));
  Controller_inst_SLICE_422 \Controller_inst.SLICE_422 ( 
    .DI1(\Controller_inst.temp_buffer[267].sig_282.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[268].sig_281.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[267] ), 
    .D0(\Controller_inst.temp_buffer[268] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[284] ), 
    .Q1(\Controller_inst.temp_buffer[283] ), 
    .F0(\Controller_inst.temp_buffer[268].sig_281.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[267].sig_282.FeedThruLUT ));
  Controller_inst_SLICE_424 \Controller_inst.SLICE_424 ( 
    .DI1(\Controller_inst.temp_buffer[265].sig_284.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[266].sig_283.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[265] ), 
    .D0(\Controller_inst.temp_buffer[266] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[282] ), 
    .Q1(\Controller_inst.temp_buffer[281] ), 
    .F0(\Controller_inst.temp_buffer[266].sig_283.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[265].sig_284.FeedThruLUT ));
  Controller_inst_SLICE_426 \Controller_inst.SLICE_426 ( 
    .DI1(\Controller_inst.temp_buffer[263].sig_286.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[264].sig_285.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[263] ), 
    .D0(\Controller_inst.temp_buffer[264] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[280] ), 
    .Q1(\Controller_inst.temp_buffer[279] ), 
    .F0(\Controller_inst.temp_buffer[264].sig_285.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[263].sig_286.FeedThruLUT ));
  Controller_inst_SLICE_428 \Controller_inst.SLICE_428 ( 
    .DI1(\Controller_inst.temp_buffer[261].sig_288.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[262].sig_287.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[261] ), 
    .D0(\Controller_inst.temp_buffer[262] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[278] ), 
    .Q1(\Controller_inst.temp_buffer[277] ), 
    .F0(\Controller_inst.temp_buffer[262].sig_287.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[261].sig_288.FeedThruLUT ));
  Controller_inst_SLICE_430 \Controller_inst.SLICE_430 ( 
    .DI1(\Controller_inst.temp_buffer[259].sig_290.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[260].sig_289.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[259] ), 
    .D0(\Controller_inst.temp_buffer[260] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[276] ), 
    .Q1(\Controller_inst.temp_buffer[275] ), 
    .F0(\Controller_inst.temp_buffer[260].sig_289.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[259].sig_290.FeedThruLUT ));
  Controller_inst_SLICE_432 \Controller_inst.SLICE_432 ( 
    .DI1(\Controller_inst.temp_buffer[257].sig_292.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[258].sig_291.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[257] ), 
    .D0(\Controller_inst.temp_buffer[258] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[274] ), 
    .Q1(\Controller_inst.temp_buffer[273] ), 
    .F0(\Controller_inst.temp_buffer[258].sig_291.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[257].sig_292.FeedThruLUT ));
  Controller_inst_SLICE_434 \Controller_inst.SLICE_434 ( 
    .DI0(\Controller_inst.temp_buffer[138].sig_293.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[138] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[138] ), 
    .F0(\Controller_inst.temp_buffer[138].sig_293.FeedThruLUT ));
  Controller_inst_SLICE_435 \Controller_inst.SLICE_435 ( 
    .DI1(\Controller_inst.temp_buffer[255].sig_296.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[256].sig_294.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[255] ), 
    .D0(\Controller_inst.temp_buffer[256] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[272] ), 
    .Q1(\Controller_inst.temp_buffer[271] ), 
    .F0(\Controller_inst.temp_buffer[256].sig_294.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[255].sig_296.FeedThruLUT ));
  Controller_inst_SLICE_436 \Controller_inst.SLICE_436 ( 
    .DI0(\Controller_inst.temp_buffer[137].sig_295.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[137] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[137] ), 
    .F0(\Controller_inst.temp_buffer[137].sig_295.FeedThruLUT ));
  Controller_inst_SLICE_438 \Controller_inst.SLICE_438 ( 
    .DI1(\Controller_inst.temp_buffer[135].sig_299.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[136].sig_297.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[135] ), 
    .D0(\Controller_inst.temp_buffer[136] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[136] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[135] ), 
    .F0(\Controller_inst.temp_buffer[136].sig_297.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[135].sig_299.FeedThruLUT ));
  Controller_inst_SLICE_439 \Controller_inst.SLICE_439 ( 
    .DI1(\Controller_inst.temp_buffer[253].sig_300.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[254].sig_298.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[253] ), 
    .D0(\Controller_inst.temp_buffer[254] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[270] ), 
    .Q1(\Controller_inst.temp_buffer[269] ), 
    .F0(\Controller_inst.temp_buffer[254].sig_298.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[253].sig_300.FeedThruLUT ));
  Controller_inst_SLICE_442 \Controller_inst.SLICE_442 ( 
    .DI1(\Controller_inst.temp_buffer[236].sig_317.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[252].sig_301.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[236] ), 
    .D0(\Controller_inst.temp_buffer[252] ), .CE(\Controller_inst.n8715 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[268] ), 
    .Q1(\Controller_inst.temp_buffer[252] ), 
    .F0(\Controller_inst.temp_buffer[252].sig_301.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[236].sig_317.FeedThruLUT ));
  Controller_inst_SLICE_443 \Controller_inst.SLICE_443 ( 
    .DI1(\Controller_inst.temp_buffer[235].sig_318.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[251].sig_302.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[235] ), 
    .D0(\Controller_inst.temp_buffer[251] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[267] ), 
    .Q1(\Controller_inst.temp_buffer[251] ), 
    .F0(\Controller_inst.temp_buffer[251].sig_302.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[235].sig_318.FeedThruLUT ));
  Controller_inst_SLICE_444 \Controller_inst.SLICE_444 ( 
    .DI1(\Controller_inst.temp_buffer[249].sig_304.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[250].sig_303.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[249] ), 
    .C0(\Controller_inst.temp_buffer[250] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[266] ), 
    .Q1(\Controller_inst.temp_buffer[265] ), 
    .F0(\Controller_inst.temp_buffer[250].sig_303.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[249].sig_304.FeedThruLUT ));
  Controller_inst_SLICE_446 \Controller_inst.SLICE_446 ( 
    .DI1(\Controller_inst.temp_buffer[247].sig_306.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[248].sig_305.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[247] ), 
    .D0(\Controller_inst.temp_buffer[248] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[264] ), 
    .Q1(\Controller_inst.temp_buffer[263] ), 
    .F0(\Controller_inst.temp_buffer[248].sig_305.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[247].sig_306.FeedThruLUT ));
  Controller_inst_SLICE_448 \Controller_inst.SLICE_448 ( 
    .DI1(\Controller_inst.temp_buffer[245].sig_308.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[246].sig_307.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[245] ), 
    .D0(\Controller_inst.temp_buffer[246] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[262] ), 
    .Q1(\Controller_inst.temp_buffer[261] ), 
    .F0(\Controller_inst.temp_buffer[246].sig_307.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[245].sig_308.FeedThruLUT ));
  Controller_inst_SLICE_450 \Controller_inst.SLICE_450 ( 
    .DI1(\Controller_inst.temp_buffer[243].sig_310.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[244].sig_309.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[243] ), 
    .D0(\Controller_inst.temp_buffer[244] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[260] ), 
    .Q1(\Controller_inst.temp_buffer[259] ), 
    .F0(\Controller_inst.temp_buffer[244].sig_309.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[243].sig_310.FeedThruLUT ));
  Controller_inst_SLICE_452 \Controller_inst.SLICE_452 ( 
    .DI1(\Controller_inst.temp_buffer[241].sig_312.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[242].sig_311.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[241] ), 
    .D0(\Controller_inst.temp_buffer[242] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[258] ), 
    .Q1(\Controller_inst.temp_buffer[257] ), 
    .F0(\Controller_inst.temp_buffer[242].sig_311.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[241].sig_312.FeedThruLUT ));
  Controller_inst_SLICE_454 \Controller_inst.SLICE_454 ( 
    .DI1(\Controller_inst.temp_buffer[239].sig_314.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[240].sig_313.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[239] ), 
    .C0(\Controller_inst.temp_buffer[240] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[256] ), 
    .Q1(\Controller_inst.temp_buffer[255] ), 
    .F0(\Controller_inst.temp_buffer[240].sig_313.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[239].sig_314.FeedThruLUT ));
  Controller_inst_SLICE_456 \Controller_inst.SLICE_456 ( 
    .DI1(\Controller_inst.temp_buffer[237].sig_316.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[238].sig_315.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[237] ), 
    .D0(\Controller_inst.temp_buffer[238] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[254] ), 
    .Q1(\Controller_inst.temp_buffer[253] ), 
    .F0(\Controller_inst.temp_buffer[238].sig_315.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[237].sig_316.FeedThruLUT ));
  Controller_inst_SLICE_460 \Controller_inst.SLICE_460 ( 
    .DI1(\Controller_inst.temp_buffer[233].sig_320.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[234].sig_319.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[233] ), 
    .D0(\Controller_inst.temp_buffer[234] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[250] ), 
    .Q1(\Controller_inst.temp_buffer[249] ), 
    .F0(\Controller_inst.temp_buffer[234].sig_319.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[233].sig_320.FeedThruLUT ));
  Controller_inst_SLICE_462 \Controller_inst.SLICE_462 ( 
    .DI0(\Controller_inst.temp_buffer[134].sig_321.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[134] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[134] ), 
    .F0(\Controller_inst.temp_buffer[134].sig_321.FeedThruLUT ));
  Controller_inst_SLICE_463 \Controller_inst.SLICE_463 ( 
    .DI1(\Controller_inst.temp_buffer[231].sig_324.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[232].sig_322.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[231] ), 
    .D0(\Controller_inst.temp_buffer[232] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[248] ), 
    .Q1(\Controller_inst.temp_buffer[247] ), 
    .F0(\Controller_inst.temp_buffer[232].sig_322.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[231].sig_324.FeedThruLUT ));
  Controller_inst_SLICE_464 \Controller_inst.SLICE_464 ( 
    .DI1(\Controller_inst.temp_buffer[132].sig_325.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[133].sig_323.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[132] ), 
    .D0(\Controller_inst.temp_buffer[133] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[133] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[132] ), 
    .F0(\Controller_inst.temp_buffer[133].sig_323.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[132].sig_325.FeedThruLUT ));
  Controller_inst_SLICE_467 \Controller_inst.SLICE_467 ( 
    .DI1(\Controller_inst.temp_buffer[229].sig_328.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[230].sig_326.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[229] ), 
    .D0(\Controller_inst.temp_buffer[230] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[246] ), 
    .Q1(\Controller_inst.temp_buffer[245] ), 
    .F0(\Controller_inst.temp_buffer[230].sig_326.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[229].sig_328.FeedThruLUT ));
  Controller_inst_SLICE_468 \Controller_inst.SLICE_468 ( 
    .DI1(\Controller_inst.temp_buffer[130].sig_329.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[131].sig_327.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[130] ), 
    .D0(\Controller_inst.temp_buffer[131] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[131] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[130] ), 
    .F0(\Controller_inst.temp_buffer[131].sig_327.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[130].sig_329.FeedThruLUT ));
  Controller_inst_SLICE_471 \Controller_inst.SLICE_471 ( 
    .DI1(\Controller_inst.temp_buffer[227].sig_332.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[228].sig_330.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[227] ), 
    .C0(\Controller_inst.temp_buffer[228] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[244] ), 
    .Q1(\Controller_inst.temp_buffer[243] ), 
    .F0(\Controller_inst.temp_buffer[228].sig_330.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[227].sig_332.FeedThruLUT ));
  Controller_inst_SLICE_472 \Controller_inst.SLICE_472 ( 
    .DI1(\Controller_inst.temp_buffer[128].sig_333.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[129].sig_331.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[128] ), 
    .D0(\Controller_inst.temp_buffer[129] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[129] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[128] ), 
    .F0(\Controller_inst.temp_buffer[129].sig_331.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[128].sig_333.FeedThruLUT ));
  Controller_inst_SLICE_475 \Controller_inst.SLICE_475 ( 
    .DI1(\Controller_inst.temp_buffer[210].sig_365.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[226].sig_334.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[210] ), 
    .D0(\Controller_inst.temp_buffer[226] ), .CE(\Controller_inst.n8715 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[242] ), 
    .Q1(\Controller_inst.temp_buffer[226] ), 
    .F0(\Controller_inst.temp_buffer[226].sig_334.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[210].sig_365.FeedThruLUT ));
  Controller_inst_SLICE_476 \Controller_inst.SLICE_476 ( 
    .DI1(\Controller_inst.temp_buffer[126].sig_337.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[127].sig_335.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[126] ), 
    .D0(\Controller_inst.temp_buffer[127] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[127] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[126] ), 
    .F0(\Controller_inst.temp_buffer[127].sig_335.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[126].sig_337.FeedThruLUT ));
  Controller_inst_SLICE_477 \Controller_inst.SLICE_477 ( 
    .DI0(\Controller_inst.temp_buffer[225].sig_336.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[225] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[241] ), 
    .F0(\Controller_inst.temp_buffer[225].sig_336.FeedThruLUT ));
  Controller_inst_SLICE_479 \Controller_inst.SLICE_479 ( 
    .DI1(\Controller_inst.temp_buffer[223].sig_340.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[224].sig_338.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[223] ), 
    .D0(\Controller_inst.temp_buffer[224] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[240] ), 
    .Q1(\Controller_inst.temp_buffer[239] ), 
    .F0(\Controller_inst.temp_buffer[224].sig_338.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[223].sig_340.FeedThruLUT ));
  Controller_inst_SLICE_480 \Controller_inst.SLICE_480 ( 
    .DI1(\Controller_inst.temp_buffer[124].sig_341.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[125].sig_339.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[124] ), 
    .D0(\Controller_inst.temp_buffer[125] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[125] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[124] ), 
    .F0(\Controller_inst.temp_buffer[125].sig_339.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[124].sig_341.FeedThruLUT ));
  Controller_inst_SLICE_483 \Controller_inst.SLICE_483 ( 
    .DI1(\Controller_inst.temp_buffer[221].sig_344.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[222].sig_342.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[221] ), 
    .D0(\Controller_inst.temp_buffer[222] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[238] ), 
    .Q1(\Controller_inst.temp_buffer[237] ), 
    .F0(\Controller_inst.temp_buffer[222].sig_342.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[221].sig_344.FeedThruLUT ));
  Controller_inst_SLICE_484 \Controller_inst.SLICE_484 ( 
    .DI1(\Controller_inst.temp_buffer[122].sig_345.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[123].sig_343.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[122] ), 
    .D0(\Controller_inst.temp_buffer[123] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[123] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[122] ), 
    .F0(\Controller_inst.temp_buffer[123].sig_343.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[122].sig_345.FeedThruLUT ));
  Controller_inst_SLICE_487 \Controller_inst.SLICE_487 ( 
    .DI1(\Controller_inst.temp_buffer[219].sig_348.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[220].sig_346.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[219] ), 
    .D0(\Controller_inst.temp_buffer[220] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[236] ), 
    .Q1(\Controller_inst.temp_buffer[235] ), 
    .F0(\Controller_inst.temp_buffer[220].sig_346.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[219].sig_348.FeedThruLUT ));
  Controller_inst_SLICE_488 \Controller_inst.SLICE_488 ( 
    .DI1(\Controller_inst.temp_buffer[120].sig_349.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[121].sig_347.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[120] ), 
    .D0(\Controller_inst.temp_buffer[121] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[121] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[120] ), 
    .F0(\Controller_inst.temp_buffer[121].sig_347.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[120].sig_349.FeedThruLUT ));
  Controller_inst_SLICE_491 \Controller_inst.SLICE_491 ( 
    .DI1(\Controller_inst.temp_buffer[217].sig_352.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[218].sig_350.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[217] ), 
    .D0(\Controller_inst.temp_buffer[218] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[234] ), 
    .Q1(\Controller_inst.temp_buffer[233] ), 
    .F0(\Controller_inst.temp_buffer[218].sig_350.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[217].sig_352.FeedThruLUT ));
  Controller_inst_SLICE_492 \Controller_inst.SLICE_492 ( 
    .DI1(\Controller_inst.temp_buffer[118].sig_353.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[119].sig_351.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[118] ), 
    .D0(\Controller_inst.temp_buffer[119] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[119] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[118] ), 
    .F0(\Controller_inst.temp_buffer[119].sig_351.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[118].sig_353.FeedThruLUT ));
  Controller_inst_SLICE_495 \Controller_inst.SLICE_495 ( 
    .DI1(\Controller_inst.temp_buffer[215].sig_356.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[216].sig_354.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[215] ), 
    .D0(\Controller_inst.temp_buffer[216] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[232] ), 
    .Q1(\Controller_inst.temp_buffer[231] ), 
    .F0(\Controller_inst.temp_buffer[216].sig_354.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[215].sig_356.FeedThruLUT ));
  Controller_inst_SLICE_496 \Controller_inst.SLICE_496 ( 
    .DI1(\Controller_inst.temp_buffer[116].sig_357.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[117].sig_355.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[116] ), 
    .D0(\Controller_inst.temp_buffer[117] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[117] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[116] ), 
    .F0(\Controller_inst.temp_buffer[117].sig_355.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[116].sig_357.FeedThruLUT ));
  Controller_inst_SLICE_499 \Controller_inst.SLICE_499 ( 
    .DI1(\Controller_inst.temp_buffer[213].sig_360.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[214].sig_358.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[213] ), 
    .D0(\Controller_inst.temp_buffer[214] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[230] ), 
    .Q1(\Controller_inst.temp_buffer[229] ), 
    .F0(\Controller_inst.temp_buffer[214].sig_358.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[213].sig_360.FeedThruLUT ));
  Controller_inst_SLICE_500 \Controller_inst.SLICE_500 ( 
    .DI1(\Controller_inst.temp_buffer[114].sig_361.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[115].sig_359.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[114] ), 
    .D0(\Controller_inst.temp_buffer[115] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[115] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[114] ), 
    .F0(\Controller_inst.temp_buffer[115].sig_359.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[114].sig_361.FeedThruLUT ));
  Controller_inst_SLICE_503 \Controller_inst.SLICE_503 ( 
    .DI1(\Controller_inst.temp_buffer[211].sig_364.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[212].sig_362.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[211] ), 
    .D0(\Controller_inst.temp_buffer[212] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[228] ), 
    .Q1(\Controller_inst.temp_buffer[227] ), 
    .F0(\Controller_inst.temp_buffer[212].sig_362.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[211].sig_364.FeedThruLUT ));
  Controller_inst_SLICE_504 \Controller_inst.SLICE_504 ( 
    .DI1(\Controller_inst.temp_buffer[112].sig_946.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[113].sig_363.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[112] ), 
    .D0(\Controller_inst.temp_buffer[113] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[113] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[112] ), 
    .F0(\Controller_inst.temp_buffer[113].sig_363.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[112].sig_946.FeedThruLUT ));
  Controller_inst_SLICE_507 \Controller_inst.SLICE_507 ( 
    .DI1(\Controller_inst.temp_buffer[208].sig_367.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[209].sig_366.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[208] ), 
    .C0(\Controller_inst.temp_buffer[209] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[225] ), 
    .Q1(\Controller_inst.temp_buffer[224] ), 
    .F0(\Controller_inst.temp_buffer[209].sig_366.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[208].sig_367.FeedThruLUT ));
  Controller_inst_SLICE_509 \Controller_inst.SLICE_509 ( 
    .DI1(\Controller_inst.temp_buffer[206].sig_369.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[207].sig_368.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[206] ), 
    .D0(\Controller_inst.temp_buffer[207] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[223] ), 
    .Q1(\Controller_inst.temp_buffer[222] ), 
    .F0(\Controller_inst.temp_buffer[207].sig_368.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[206].sig_369.FeedThruLUT ));
  Controller_inst_SLICE_511 \Controller_inst.SLICE_511 ( 
    .DI1(\Controller_inst.temp_buffer[204].sig_371.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[205].sig_370.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[204] ), 
    .D0(\Controller_inst.temp_buffer[205] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[221] ), 
    .Q1(\Controller_inst.temp_buffer[220] ), 
    .F0(\Controller_inst.temp_buffer[205].sig_370.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[204].sig_371.FeedThruLUT ));
  Controller_inst_SLICE_513 \Controller_inst.SLICE_513 ( 
    .DI1(\Controller_inst.temp_buffer[202].sig_373.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[203].sig_372.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[202] ), 
    .D0(\Controller_inst.temp_buffer[203] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[219] ), 
    .Q1(\Controller_inst.temp_buffer[218] ), 
    .F0(\Controller_inst.temp_buffer[203].sig_372.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[202].sig_373.FeedThruLUT ));
  Controller_inst_SLICE_515 \Controller_inst.SLICE_515 ( 
    .DI1(\Controller_inst.temp_buffer[200].sig_375.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[201].sig_374.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[200] ), 
    .D0(\Controller_inst.temp_buffer[201] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[217] ), 
    .Q1(\Controller_inst.temp_buffer[216] ), 
    .F0(\Controller_inst.temp_buffer[201].sig_374.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[200].sig_375.FeedThruLUT ));
  Controller_inst_SLICE_517 \Controller_inst.SLICE_517 ( 
    .DI1(\Controller_inst.temp_buffer[198].sig_377.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[199].sig_376.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[198] ), 
    .D0(\Controller_inst.temp_buffer[199] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[215] ), 
    .Q1(\Controller_inst.temp_buffer[214] ), 
    .F0(\Controller_inst.temp_buffer[199].sig_376.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[198].sig_377.FeedThruLUT ));
  Controller_inst_SLICE_519 \Controller_inst.SLICE_519 ( 
    .DI1(\Controller_inst.temp_buffer[196].sig_379.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[197].sig_378.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[196] ), 
    .D0(\Controller_inst.temp_buffer[197] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[213] ), 
    .Q1(\Controller_inst.temp_buffer[212] ), 
    .F0(\Controller_inst.temp_buffer[197].sig_378.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[196].sig_379.FeedThruLUT ));
  Controller_inst_SLICE_521 \Controller_inst.SLICE_521 ( 
    .DI1(\Controller_inst.temp_buffer[194].sig_381.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[195].sig_380.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[194] ), 
    .C0(\Controller_inst.temp_buffer[195] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[211] ), 
    .Q1(\Controller_inst.temp_buffer[210] ), 
    .F0(\Controller_inst.temp_buffer[195].sig_380.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[194].sig_381.FeedThruLUT ));
  Controller_inst_SLICE_523 \Controller_inst.SLICE_523 ( 
    .DI1(\Controller_inst.temp_buffer[192].sig_383.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[193].sig_382.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[192] ), 
    .D0(\Controller_inst.temp_buffer[193] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[209] ), 
    .Q1(\Controller_inst.temp_buffer[208] ), 
    .F0(\Controller_inst.temp_buffer[193].sig_382.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[192].sig_383.FeedThruLUT ));
  Controller_inst_SLICE_525 \Controller_inst.SLICE_525 ( 
    .DI1(\Controller_inst.temp_buffer[190].sig_385.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[191].sig_384.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[190] ), 
    .C0(\Controller_inst.temp_buffer[191] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[207] ), 
    .Q1(\Controller_inst.temp_buffer[206] ), 
    .F0(\Controller_inst.temp_buffer[191].sig_384.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[190].sig_385.FeedThruLUT ));
  Controller_inst_SLICE_527 \Controller_inst.SLICE_527 ( 
    .DI1(\Controller_inst.temp_buffer[188].sig_387.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[189].sig_386.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[188] ), 
    .D0(\Controller_inst.temp_buffer[189] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[205] ), 
    .Q1(\Controller_inst.temp_buffer[204] ), 
    .F0(\Controller_inst.temp_buffer[189].sig_386.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[188].sig_387.FeedThruLUT ));
  Controller_inst_SLICE_529 \Controller_inst.SLICE_529 ( 
    .DI1(\Controller_inst.temp_buffer[186].sig_389.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[187].sig_388.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[186] ), 
    .D0(\Controller_inst.temp_buffer[187] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[203] ), 
    .Q1(\Controller_inst.temp_buffer[202] ), 
    .F0(\Controller_inst.temp_buffer[187].sig_388.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[186].sig_389.FeedThruLUT ));
  Controller_inst_SLICE_531 \Controller_inst.SLICE_531 ( 
    .DI1(\Controller_inst.temp_buffer[184].sig_391.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[185].sig_390.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[184] ), 
    .D0(\Controller_inst.temp_buffer[185] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[201] ), 
    .Q1(\Controller_inst.temp_buffer[200] ), 
    .F0(\Controller_inst.temp_buffer[185].sig_390.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[184].sig_391.FeedThruLUT ));
  Controller_inst_SLICE_533 \Controller_inst.SLICE_533 ( 
    .DI1(\Controller_inst.temp_buffer[182].sig_393.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[183].sig_392.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[182] ), 
    .D0(\Controller_inst.temp_buffer[183] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[199] ), 
    .Q1(\Controller_inst.temp_buffer[198] ), 
    .F0(\Controller_inst.temp_buffer[183].sig_392.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[182].sig_393.FeedThruLUT ));
  Controller_inst_SLICE_535 \Controller_inst.SLICE_535 ( 
    .DI1(\Controller_inst.temp_buffer[180].sig_395.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[181].sig_394.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[180] ), 
    .D0(\Controller_inst.temp_buffer[181] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[197] ), 
    .Q1(\Controller_inst.temp_buffer[196] ), 
    .F0(\Controller_inst.temp_buffer[181].sig_394.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[180].sig_395.FeedThruLUT ));
  Controller_inst_SLICE_537 \Controller_inst.SLICE_537 ( 
    .DI1(\Controller_inst.temp_buffer[178].sig_397.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[179].sig_396.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[178] ), 
    .D0(\Controller_inst.temp_buffer[179] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[195] ), 
    .Q1(\Controller_inst.temp_buffer[194] ), 
    .F0(\Controller_inst.temp_buffer[179].sig_396.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[178].sig_397.FeedThruLUT ));
  Controller_inst_SLICE_539 \Controller_inst.SLICE_539 ( 
    .DI1(\Controller_inst.temp_buffer[176].sig_399.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[177].sig_398.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[176] ), 
    .D0(\Controller_inst.temp_buffer[177] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[193] ), 
    .Q1(\Controller_inst.temp_buffer[192] ), 
    .F0(\Controller_inst.temp_buffer[177].sig_398.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[176].sig_399.FeedThruLUT ));
  Controller_inst_SLICE_541 \Controller_inst.SLICE_541 ( 
    .DI1(\Controller_inst.temp_buffer[174].sig_401.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[175].sig_400.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[174] ), 
    .D0(\Controller_inst.temp_buffer[175] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[191] ), 
    .Q1(\Controller_inst.temp_buffer[190] ), 
    .F0(\Controller_inst.temp_buffer[175].sig_400.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[174].sig_401.FeedThruLUT ));
  Controller_inst_SLICE_543 \Controller_inst.SLICE_543 ( 
    .DI1(\Controller_inst.temp_buffer[172].sig_403.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[173].sig_402.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[172] ), 
    .D0(\Controller_inst.temp_buffer[173] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[189] ), 
    .Q1(\Controller_inst.temp_buffer[188] ), 
    .F0(\Controller_inst.temp_buffer[173].sig_402.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[172].sig_403.FeedThruLUT ));
  Controller_inst_SLICE_545 \Controller_inst.SLICE_545 ( 
    .DI1(\Controller_inst.temp_buffer[170].sig_405.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[171].sig_404.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[170] ), 
    .D0(\Controller_inst.temp_buffer[171] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[187] ), 
    .Q1(\Controller_inst.temp_buffer[186] ), 
    .F0(\Controller_inst.temp_buffer[171].sig_404.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[170].sig_405.FeedThruLUT ));
  Controller_inst_SLICE_547 \Controller_inst.SLICE_547 ( 
    .DI1(\Controller_inst.temp_buffer[168].sig_407.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[169].sig_406.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[168] ), 
    .D0(\Controller_inst.temp_buffer[169] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[185] ), 
    .Q1(\Controller_inst.temp_buffer[184] ), 
    .F0(\Controller_inst.temp_buffer[169].sig_406.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[168].sig_407.FeedThruLUT ));
  Controller_inst_SLICE_549 \Controller_inst.SLICE_549 ( 
    .DI1(\Controller_inst.temp_buffer[166].sig_409.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[167].sig_408.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[166] ), 
    .D0(\Controller_inst.temp_buffer[167] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[183] ), 
    .Q1(\Controller_inst.temp_buffer[182] ), 
    .F0(\Controller_inst.temp_buffer[167].sig_408.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[166].sig_409.FeedThruLUT ));
  Controller_inst_SLICE_551 \Controller_inst.SLICE_551 ( 
    .DI1(\Controller_inst.temp_buffer[164].sig_411.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[165].sig_410.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[164] ), 
    .D0(\Controller_inst.temp_buffer[165] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[181] ), 
    .Q1(\Controller_inst.temp_buffer[180] ), 
    .F0(\Controller_inst.temp_buffer[165].sig_410.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[164].sig_411.FeedThruLUT ));
  Controller_inst_SLICE_553 \Controller_inst.SLICE_553 ( 
    .DI1(\Controller_inst.temp_buffer[162].sig_413.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[163].sig_412.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[162] ), 
    .D0(\Controller_inst.temp_buffer[163] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[179] ), 
    .Q1(\Controller_inst.temp_buffer[178] ), 
    .F0(\Controller_inst.temp_buffer[163].sig_412.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[162].sig_413.FeedThruLUT ));
  Controller_inst_SLICE_555 \Controller_inst.SLICE_555 ( 
    .DI1(\Controller_inst.temp_buffer[160].sig_415.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[161].sig_414.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[160] ), 
    .D0(\Controller_inst.temp_buffer[161] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[177] ), 
    .Q1(\Controller_inst.temp_buffer[176] ), 
    .F0(\Controller_inst.temp_buffer[161].sig_414.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[160].sig_415.FeedThruLUT ));
  Controller_inst_SLICE_557 \Controller_inst.SLICE_557 ( 
    .DI1(\Controller_inst.temp_buffer[158].sig_417.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[159].sig_416.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[158] ), 
    .D0(\Controller_inst.temp_buffer[159] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[175] ), 
    .Q1(\Controller_inst.temp_buffer[174] ), 
    .F0(\Controller_inst.temp_buffer[159].sig_416.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[158].sig_417.FeedThruLUT ));
  Controller_inst_SLICE_559 \Controller_inst.SLICE_559 ( 
    .DI1(\Controller_inst.temp_buffer[156].sig_419.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[157].sig_418.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[156] ), 
    .D0(\Controller_inst.temp_buffer[157] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[173] ), 
    .Q1(\Controller_inst.temp_buffer[172] ), 
    .F0(\Controller_inst.temp_buffer[157].sig_418.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[156].sig_419.FeedThruLUT ));
  Controller_inst_SLICE_561 \Controller_inst.SLICE_561 ( 
    .DI1(\Controller_inst.temp_buffer[154].sig_421.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[155].sig_420.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[154] ), 
    .D0(\Controller_inst.temp_buffer[155] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[171] ), 
    .Q1(\Controller_inst.temp_buffer[170] ), 
    .F0(\Controller_inst.temp_buffer[155].sig_420.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[154].sig_421.FeedThruLUT ));
  Controller_inst_SLICE_563 \Controller_inst.SLICE_563 ( 
    .DI1(\Controller_inst.temp_buffer[152].sig_423.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[153].sig_422.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[152] ), 
    .D0(\Controller_inst.temp_buffer[153] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[169] ), 
    .Q1(\Controller_inst.temp_buffer[168] ), 
    .F0(\Controller_inst.temp_buffer[153].sig_422.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[152].sig_423.FeedThruLUT ));
  Controller_inst_SLICE_565 \Controller_inst.SLICE_565 ( 
    .DI1(\Controller_inst.temp_buffer[150].sig_425.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[151].sig_424.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[150] ), 
    .D0(\Controller_inst.temp_buffer[151] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[167] ), 
    .Q1(\Controller_inst.temp_buffer[166] ), 
    .F0(\Controller_inst.temp_buffer[151].sig_424.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[150].sig_425.FeedThruLUT ));
  Controller_inst_SLICE_567 \Controller_inst.SLICE_567 ( 
    .DI1(\Controller_inst.temp_buffer[148].sig_427.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[149].sig_426.FeedThruLUT ), 
    .B1(\Controller_inst.temp_buffer[148] ), 
    .D0(\Controller_inst.temp_buffer[149] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[165] ), 
    .Q1(\Controller_inst.temp_buffer[164] ), 
    .F0(\Controller_inst.temp_buffer[149].sig_426.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[148].sig_427.FeedThruLUT ));
  Controller_inst_SLICE_569 \Controller_inst.SLICE_569 ( 
    .DI1(\Controller_inst.temp_buffer[146].sig_429.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[147].sig_428.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[146] ), 
    .D0(\Controller_inst.temp_buffer[147] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[163] ), 
    .Q1(\Controller_inst.temp_buffer[162] ), 
    .F0(\Controller_inst.temp_buffer[147].sig_428.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[146].sig_429.FeedThruLUT ));
  Controller_inst_SLICE_571 \Controller_inst.SLICE_571 ( 
    .DI1(\Controller_inst.temp_buffer[144].sig_431.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[145].sig_430.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[144] ), 
    .D0(\Controller_inst.temp_buffer[145] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[161] ), 
    .Q1(\Controller_inst.temp_buffer[160] ), 
    .F0(\Controller_inst.temp_buffer[145].sig_430.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[144].sig_431.FeedThruLUT ));
  Controller_inst_SLICE_573 \Controller_inst.SLICE_573 ( 
    .DI1(\Controller_inst.temp_buffer[142].sig_433.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[143].sig_432.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[142] ), 
    .D0(\Controller_inst.temp_buffer[143] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[159] ), 
    .Q1(\Controller_inst.temp_buffer[158] ), 
    .F0(\Controller_inst.temp_buffer[143].sig_432.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[142].sig_433.FeedThruLUT ));
  Controller_inst_SLICE_575 \Controller_inst.SLICE_575 ( 
    .DI1(\Controller_inst.temp_buffer[140].sig_435.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[141].sig_434.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[140] ), 
    .D0(\Controller_inst.temp_buffer[141] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[157] ), 
    .Q1(\Controller_inst.temp_buffer[156] ), 
    .F0(\Controller_inst.temp_buffer[141].sig_434.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[140].sig_435.FeedThruLUT ));
  Controller_inst_SLICE_577 \Controller_inst.SLICE_577 ( 
    .DI1(\Controller_inst.temp_buffer[138].sig_437.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[139].sig_436.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[138] ), 
    .C0(\Controller_inst.temp_buffer[139] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[155] ), 
    .Q1(\Controller_inst.temp_buffer[154] ), 
    .F0(\Controller_inst.temp_buffer[139].sig_436.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[138].sig_437.FeedThruLUT ));
  Controller_inst_SLICE_579 \Controller_inst.SLICE_579 ( 
    .DI1(\Controller_inst.temp_buffer[136].sig_439.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[137].sig_438.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[136] ), 
    .D0(\Controller_inst.temp_buffer[137] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[153] ), 
    .Q1(\Controller_inst.temp_buffer[152] ), 
    .F0(\Controller_inst.temp_buffer[137].sig_438.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[136].sig_439.FeedThruLUT ));
  Controller_inst_SLICE_581 \Controller_inst.SLICE_581 ( 
    .DI1(\Controller_inst.temp_buffer[134].sig_441.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[135].sig_440.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[134] ), 
    .D0(\Controller_inst.temp_buffer[135] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[151] ), 
    .Q1(\Controller_inst.temp_buffer[150] ), 
    .F0(\Controller_inst.temp_buffer[135].sig_440.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[134].sig_441.FeedThruLUT ));
  Controller_inst_SLICE_583 \Controller_inst.SLICE_583 ( 
    .DI1(\Controller_inst.temp_buffer[132].sig_443.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[133].sig_442.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[132] ), 
    .D0(\Controller_inst.temp_buffer[133] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[149] ), 
    .Q1(\Controller_inst.temp_buffer[148] ), 
    .F0(\Controller_inst.temp_buffer[133].sig_442.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[132].sig_443.FeedThruLUT ));
  Controller_inst_SLICE_585 \Controller_inst.SLICE_585 ( 
    .DI1(\Controller_inst.temp_buffer[130].sig_445.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[131].sig_444.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[130] ), 
    .D0(\Controller_inst.temp_buffer[131] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[147] ), 
    .Q1(\Controller_inst.temp_buffer[146] ), 
    .F0(\Controller_inst.temp_buffer[131].sig_444.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[130].sig_445.FeedThruLUT ));
  Controller_inst_SLICE_587 \Controller_inst.SLICE_587 ( 
    .DI1(\Controller_inst.temp_buffer[128].sig_447.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[129].sig_446.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[128] ), 
    .D0(\Controller_inst.temp_buffer[129] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[145] ), 
    .Q1(\Controller_inst.temp_buffer[144] ), 
    .F0(\Controller_inst.temp_buffer[129].sig_446.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[128].sig_447.FeedThruLUT ));
  Controller_inst_SLICE_589 \Controller_inst.SLICE_589 ( 
    .DI1(\Controller_inst.temp_buffer[126].sig_449.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[127].sig_448.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[126] ), 
    .D0(\Controller_inst.temp_buffer[127] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[143] ), 
    .Q1(\Controller_inst.temp_buffer[142] ), 
    .F0(\Controller_inst.temp_buffer[127].sig_448.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[126].sig_449.FeedThruLUT ));
  Controller_inst_SLICE_591 \Controller_inst.SLICE_591 ( 
    .DI1(\Controller_inst.temp_buffer[124].sig_451.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[125].sig_450.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[124] ), 
    .D0(\Controller_inst.temp_buffer[125] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[141] ), 
    .Q1(\Controller_inst.temp_buffer[140] ), 
    .F0(\Controller_inst.temp_buffer[125].sig_450.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[124].sig_451.FeedThruLUT ));
  Controller_inst_SLICE_593 \Controller_inst.SLICE_593 ( 
    .DI1(\Controller_inst.temp_buffer[122].sig_453.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[123].sig_452.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[122] ), 
    .D0(\Controller_inst.temp_buffer[123] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[139] ), 
    .Q1(\Controller_inst.temp_buffer[138] ), 
    .F0(\Controller_inst.temp_buffer[123].sig_452.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[122].sig_453.FeedThruLUT ));
  Controller_inst_SLICE_595 \Controller_inst.SLICE_595 ( 
    .DI1(\Controller_inst.temp_buffer[120].sig_455.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[121].sig_454.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[120] ), 
    .D0(\Controller_inst.temp_buffer[121] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[137] ), 
    .Q1(\Controller_inst.temp_buffer[136] ), 
    .F0(\Controller_inst.temp_buffer[121].sig_454.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[120].sig_455.FeedThruLUT ));
  Controller_inst_SLICE_597 \Controller_inst.SLICE_597 ( 
    .DI1(\Controller_inst.temp_buffer[118].sig_457.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[119].sig_456.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[118] ), 
    .D0(\Controller_inst.temp_buffer[119] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[135] ), 
    .Q1(\Controller_inst.temp_buffer[134] ), 
    .F0(\Controller_inst.temp_buffer[119].sig_456.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[118].sig_457.FeedThruLUT ));
  Controller_inst_SLICE_599 \Controller_inst.SLICE_599 ( 
    .DI1(\Controller_inst.temp_buffer[116].sig_459.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[117].sig_458.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[116] ), 
    .D0(\Controller_inst.temp_buffer[117] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[133] ), 
    .Q1(\Controller_inst.temp_buffer[132] ), 
    .F0(\Controller_inst.temp_buffer[117].sig_458.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[116].sig_459.FeedThruLUT ));
  Controller_inst_SLICE_601 \Controller_inst.SLICE_601 ( 
    .DI1(\Controller_inst.temp_buffer[114].sig_461.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[115].sig_460.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[114] ), 
    .D0(\Controller_inst.temp_buffer[115] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[131] ), 
    .Q1(\Controller_inst.temp_buffer[130] ), 
    .F0(\Controller_inst.temp_buffer[115].sig_460.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[114].sig_461.FeedThruLUT ));
  Controller_inst_SLICE_603 \Controller_inst.SLICE_603 ( 
    .DI1(\Controller_inst.temp_buffer[112].sig_463.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[113].sig_462.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[112] ), 
    .D0(\Controller_inst.temp_buffer[113] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[129] ), 
    .Q1(\Controller_inst.temp_buffer[128] ), 
    .F0(\Controller_inst.temp_buffer[113].sig_462.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[112].sig_463.FeedThruLUT ));
  Controller_inst_SLICE_605 \Controller_inst.SLICE_605 ( 
    .DI1(\Controller_inst.temp_buffer[110].sig_465.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[111].sig_464.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[110] ), 
    .D0(\Controller_inst.temp_buffer[111] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[127] ), 
    .Q1(\Controller_inst.temp_buffer[126] ), 
    .F0(\Controller_inst.temp_buffer[111].sig_464.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[110].sig_465.FeedThruLUT ));
  Controller_inst_SLICE_607 \Controller_inst.SLICE_607 ( 
    .DI1(\Controller_inst.temp_buffer[108].sig_467.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[109].sig_466.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[108] ), 
    .D0(\Controller_inst.temp_buffer[109] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[125] ), 
    .Q1(\Controller_inst.temp_buffer[124] ), 
    .F0(\Controller_inst.temp_buffer[109].sig_466.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[108].sig_467.FeedThruLUT ));
  Controller_inst_SLICE_609 \Controller_inst.SLICE_609 ( 
    .DI1(\Controller_inst.temp_buffer[106].sig_469.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[107].sig_468.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[106] ), 
    .D0(\Controller_inst.temp_buffer[107] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[123] ), 
    .Q1(\Controller_inst.temp_buffer[122] ), 
    .F0(\Controller_inst.temp_buffer[107].sig_468.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[106].sig_469.FeedThruLUT ));
  Controller_inst_SLICE_611 \Controller_inst.SLICE_611 ( 
    .DI1(\Controller_inst.temp_buffer[104].sig_471.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[105].sig_470.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[104] ), 
    .D0(\Controller_inst.temp_buffer[105] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[121] ), 
    .Q1(\Controller_inst.temp_buffer[120] ), 
    .F0(\Controller_inst.temp_buffer[105].sig_470.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[104].sig_471.FeedThruLUT ));
  Controller_inst_SLICE_613 \Controller_inst.SLICE_613 ( 
    .DI1(\Controller_inst.temp_buffer[102].sig_473.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[103].sig_472.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[102] ), 
    .D0(\Controller_inst.temp_buffer[103] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[119] ), 
    .Q1(\Controller_inst.temp_buffer[118] ), 
    .F0(\Controller_inst.temp_buffer[103].sig_472.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[102].sig_473.FeedThruLUT ));
  Controller_inst_SLICE_615 \Controller_inst.SLICE_615 ( 
    .DI1(\Controller_inst.temp_buffer[100].sig_475.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[101].sig_474.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[100] ), 
    .D0(\Controller_inst.temp_buffer[101] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[117] ), 
    .Q1(\Controller_inst.temp_buffer[116] ), 
    .F0(\Controller_inst.temp_buffer[101].sig_474.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[100].sig_475.FeedThruLUT ));
  Controller_inst_SLICE_617 \Controller_inst.SLICE_617 ( 
    .DI1(\Controller_inst.temp_buffer[98].sig_477.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[99].sig_476.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[98] ), 
    .D0(\Controller_inst.temp_buffer[99] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[115] ), 
    .Q1(\Controller_inst.temp_buffer[114] ), 
    .F0(\Controller_inst.temp_buffer[99].sig_476.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[98].sig_477.FeedThruLUT ));
  Controller_inst_SLICE_619 \Controller_inst.SLICE_619 ( 
    .DI1(\Controller_inst.temp_buffer[96].sig_479.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[97].sig_478.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[96] ), 
    .D0(\Controller_inst.temp_buffer[97] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[113] ), 
    .Q1(\Controller_inst.temp_buffer[112] ), 
    .F0(\Controller_inst.temp_buffer[97].sig_478.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[96].sig_479.FeedThruLUT ));
  Controller_inst_SLICE_621 \Controller_inst.SLICE_621 ( 
    .DI1(\Controller_inst.temp_buffer[94].sig_481.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[95].sig_480.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[94] ), 
    .D0(\Controller_inst.temp_buffer[95] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[111] ), 
    .Q1(\Controller_inst.temp_buffer[110] ), 
    .F0(\Controller_inst.temp_buffer[95].sig_480.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[94].sig_481.FeedThruLUT ));
  Controller_inst_SLICE_623 \Controller_inst.SLICE_623 ( 
    .DI1(\Controller_inst.temp_buffer[92].sig_483.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[93].sig_482.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[92] ), 
    .D0(\Controller_inst.temp_buffer[93] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[109] ), 
    .Q1(\Controller_inst.temp_buffer[108] ), 
    .F0(\Controller_inst.temp_buffer[93].sig_482.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[92].sig_483.FeedThruLUT ));
  Controller_inst_SLICE_625 \Controller_inst.SLICE_625 ( 
    .DI1(\Controller_inst.temp_buffer[90].sig_485.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[91].sig_484.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[90] ), 
    .D0(\Controller_inst.temp_buffer[91] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[107] ), 
    .Q1(\Controller_inst.temp_buffer[106] ), 
    .F0(\Controller_inst.temp_buffer[91].sig_484.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[90].sig_485.FeedThruLUT ));
  Controller_inst_SLICE_627 \Controller_inst.SLICE_627 ( 
    .DI1(\Controller_inst.temp_buffer[88].sig_487.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[89].sig_486.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[88] ), 
    .D0(\Controller_inst.temp_buffer[89] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[105] ), 
    .Q1(\Controller_inst.temp_buffer[104] ), 
    .F0(\Controller_inst.temp_buffer[89].sig_486.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[88].sig_487.FeedThruLUT ));
  Controller_inst_SLICE_629 \Controller_inst.SLICE_629 ( 
    .DI1(\Controller_inst.temp_buffer[86].sig_489.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[87].sig_488.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[86] ), 
    .D0(\Controller_inst.temp_buffer[87] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[103] ), 
    .Q1(\Controller_inst.temp_buffer[102] ), 
    .F0(\Controller_inst.temp_buffer[87].sig_488.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[86].sig_489.FeedThruLUT ));
  Controller_inst_SLICE_631 \Controller_inst.SLICE_631 ( 
    .DI1(\Controller_inst.temp_buffer[84].sig_491.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[85].sig_490.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[84] ), 
    .D0(\Controller_inst.temp_buffer[85] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[101] ), 
    .Q1(\Controller_inst.temp_buffer[100] ), 
    .F0(\Controller_inst.temp_buffer[85].sig_490.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[84].sig_491.FeedThruLUT ));
  Controller_inst_SLICE_633 \Controller_inst.SLICE_633 ( 
    .DI1(\Controller_inst.temp_buffer[82].sig_493.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[83].sig_492.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[82] ), 
    .D0(\Controller_inst.temp_buffer[83] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[99] ), 
    .Q1(\Controller_inst.temp_buffer[98] ), 
    .F0(\Controller_inst.temp_buffer[83].sig_492.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[82].sig_493.FeedThruLUT ));
  Controller_inst_SLICE_635 \Controller_inst.SLICE_635 ( 
    .DI1(\Controller_inst.temp_buffer[80].sig_495.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[81].sig_494.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[80] ), 
    .D0(\Controller_inst.temp_buffer[81] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[97] ), 
    .Q1(\Controller_inst.temp_buffer[96] ), 
    .F0(\Controller_inst.temp_buffer[81].sig_494.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[80].sig_495.FeedThruLUT ));
  Controller_inst_SLICE_637 \Controller_inst.SLICE_637 ( 
    .DI1(\Controller_inst.temp_buffer[78].sig_497.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[79].sig_496.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[78] ), 
    .D0(\Controller_inst.temp_buffer[79] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[95] ), 
    .Q1(\Controller_inst.temp_buffer[94] ), 
    .F0(\Controller_inst.temp_buffer[79].sig_496.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[78].sig_497.FeedThruLUT ));
  Controller_inst_SLICE_639 \Controller_inst.SLICE_639 ( 
    .DI1(\Controller_inst.temp_buffer[76].sig_499.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[77].sig_498.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[76] ), 
    .C0(\Controller_inst.temp_buffer[77] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[93] ), 
    .Q1(\Controller_inst.temp_buffer[92] ), 
    .F0(\Controller_inst.temp_buffer[77].sig_498.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[76].sig_499.FeedThruLUT ));
  Controller_inst_SLICE_641 \Controller_inst.SLICE_641 ( 
    .DI1(\Controller_inst.temp_buffer[74].sig_501.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[75].sig_500.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[74] ), 
    .D0(\Controller_inst.temp_buffer[75] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[91] ), 
    .Q1(\Controller_inst.temp_buffer[90] ), 
    .F0(\Controller_inst.temp_buffer[75].sig_500.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[74].sig_501.FeedThruLUT ));
  Controller_inst_SLICE_643 \Controller_inst.SLICE_643 ( 
    .DI1(\Controller_inst.temp_buffer[72].sig_503.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[73].sig_502.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[72] ), 
    .D0(\Controller_inst.temp_buffer[73] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[89] ), 
    .Q1(\Controller_inst.temp_buffer[88] ), 
    .F0(\Controller_inst.temp_buffer[73].sig_502.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[72].sig_503.FeedThruLUT ));
  Controller_inst_SLICE_645 \Controller_inst.SLICE_645 ( 
    .DI1(\Controller_inst.temp_buffer[70].sig_505.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[71].sig_504.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[70] ), 
    .D0(\Controller_inst.temp_buffer[71] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[87] ), 
    .Q1(\Controller_inst.temp_buffer[86] ), 
    .F0(\Controller_inst.temp_buffer[71].sig_504.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[70].sig_505.FeedThruLUT ));
  Controller_inst_SLICE_647 \Controller_inst.SLICE_647 ( 
    .DI1(\Controller_inst.temp_buffer[68].sig_507.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[69].sig_506.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[68] ), 
    .D0(\Controller_inst.temp_buffer[69] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[85] ), 
    .Q1(\Controller_inst.temp_buffer[84] ), 
    .F0(\Controller_inst.temp_buffer[69].sig_506.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[68].sig_507.FeedThruLUT ));
  Controller_inst_SLICE_649 \Controller_inst.SLICE_649 ( 
    .DI1(\Controller_inst.temp_buffer[66].sig_509.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[67].sig_508.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[66] ), 
    .D0(\Controller_inst.temp_buffer[67] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[83] ), 
    .Q1(\Controller_inst.temp_buffer[82] ), 
    .F0(\Controller_inst.temp_buffer[67].sig_508.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[66].sig_509.FeedThruLUT ));
  Controller_inst_SLICE_651 \Controller_inst.SLICE_651 ( 
    .DI1(\Controller_inst.temp_buffer[64].sig_511.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[65].sig_510.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[64] ), 
    .D0(\Controller_inst.temp_buffer[65] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[81] ), 
    .Q1(\Controller_inst.temp_buffer[80] ), 
    .F0(\Controller_inst.temp_buffer[65].sig_510.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[64].sig_511.FeedThruLUT ));
  Controller_inst_SLICE_653 \Controller_inst.SLICE_653 ( 
    .DI1(\Controller_inst.temp_buffer[62].sig_513.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[63].sig_512.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[62] ), 
    .D0(\Controller_inst.temp_buffer[63] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[79] ), 
    .Q1(\Controller_inst.temp_buffer[78] ), 
    .F0(\Controller_inst.temp_buffer[63].sig_512.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[62].sig_513.FeedThruLUT ));
  Controller_inst_SLICE_655 \Controller_inst.SLICE_655 ( 
    .DI1(\Controller_inst.temp_buffer[60].sig_515.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[61].sig_514.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[60] ), 
    .D0(\Controller_inst.temp_buffer[61] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[77] ), 
    .Q1(\Controller_inst.temp_buffer[76] ), 
    .F0(\Controller_inst.temp_buffer[61].sig_514.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[60].sig_515.FeedThruLUT ));
  Controller_inst_SLICE_657 \Controller_inst.SLICE_657 ( 
    .DI1(\Controller_inst.temp_buffer[58].sig_517.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[59].sig_516.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[58] ), 
    .D0(\Controller_inst.temp_buffer[59] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[75] ), 
    .Q1(\Controller_inst.temp_buffer[74] ), 
    .F0(\Controller_inst.temp_buffer[59].sig_516.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[58].sig_517.FeedThruLUT ));
  Controller_inst_SLICE_659 \Controller_inst.SLICE_659 ( 
    .DI1(\Controller_inst.temp_buffer[56].sig_519.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[57].sig_518.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[56] ), 
    .D0(\Controller_inst.temp_buffer[57] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[73] ), 
    .Q1(\Controller_inst.temp_buffer[72] ), 
    .F0(\Controller_inst.temp_buffer[57].sig_518.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[56].sig_519.FeedThruLUT ));
  Controller_inst_SLICE_661 \Controller_inst.SLICE_661 ( 
    .DI1(\Controller_inst.temp_buffer[54].sig_521.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[55].sig_520.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[54] ), 
    .D0(\Controller_inst.temp_buffer[55] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[71] ), 
    .Q1(\Controller_inst.temp_buffer[70] ), 
    .F0(\Controller_inst.temp_buffer[55].sig_520.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[54].sig_521.FeedThruLUT ));
  Controller_inst_SLICE_663 \Controller_inst.SLICE_663 ( 
    .DI1(\Controller_inst.temp_buffer[52].sig_523.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[53].sig_522.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[52] ), 
    .D0(\Controller_inst.temp_buffer[53] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[69] ), 
    .Q1(\Controller_inst.temp_buffer[68] ), 
    .F0(\Controller_inst.temp_buffer[53].sig_522.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[52].sig_523.FeedThruLUT ));
  Controller_inst_SLICE_665 \Controller_inst.SLICE_665 ( 
    .DI1(\Controller_inst.temp_buffer[50].sig_525.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[51].sig_524.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[50] ), 
    .D0(\Controller_inst.temp_buffer[51] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[67] ), 
    .Q1(\Controller_inst.temp_buffer[66] ), 
    .F0(\Controller_inst.temp_buffer[51].sig_524.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[50].sig_525.FeedThruLUT ));
  Controller_inst_SLICE_667 \Controller_inst.SLICE_667 ( 
    .DI1(\Controller_inst.temp_buffer[48].sig_527.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[49].sig_526.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[48] ), 
    .D0(\Controller_inst.temp_buffer[49] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[65] ), 
    .Q1(\Controller_inst.temp_buffer[64] ), 
    .F0(\Controller_inst.temp_buffer[49].sig_526.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[48].sig_527.FeedThruLUT ));
  Controller_inst_SLICE_669 \Controller_inst.SLICE_669 ( 
    .DI1(\Controller_inst.temp_buffer[46].sig_529.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[47].sig_528.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[46] ), 
    .D0(\Controller_inst.temp_buffer[47] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[63] ), 
    .Q1(\Controller_inst.temp_buffer[62] ), 
    .F0(\Controller_inst.temp_buffer[47].sig_528.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[46].sig_529.FeedThruLUT ));
  Controller_inst_SLICE_671 \Controller_inst.SLICE_671 ( 
    .DI1(\Controller_inst.temp_buffer[44].sig_531.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[45].sig_530.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[44] ), 
    .D0(\Controller_inst.temp_buffer[45] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[61] ), 
    .Q1(\Controller_inst.temp_buffer[60] ), 
    .F0(\Controller_inst.temp_buffer[45].sig_530.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[44].sig_531.FeedThruLUT ));
  Controller_inst_SLICE_673 \Controller_inst.SLICE_673 ( 
    .DI1(\Controller_inst.temp_buffer[42].sig_533.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[43].sig_532.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[42] ), 
    .D0(\Controller_inst.temp_buffer[43] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[59] ), 
    .Q1(\Controller_inst.temp_buffer[58] ), 
    .F0(\Controller_inst.temp_buffer[43].sig_532.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[42].sig_533.FeedThruLUT ));
  Controller_inst_SLICE_675 \Controller_inst.SLICE_675 ( 
    .DI1(\Controller_inst.temp_buffer[40].sig_535.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[41].sig_534.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[40] ), 
    .D0(\Controller_inst.temp_buffer[41] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[57] ), 
    .Q1(\Controller_inst.temp_buffer[56] ), 
    .F0(\Controller_inst.temp_buffer[41].sig_534.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[40].sig_535.FeedThruLUT ));
  Controller_inst_SLICE_677 \Controller_inst.SLICE_677 ( 
    .DI1(\Controller_inst.temp_buffer[38].sig_537.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[39].sig_536.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[38] ), 
    .D0(\Controller_inst.temp_buffer[39] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[55] ), 
    .Q1(\Controller_inst.temp_buffer[54] ), 
    .F0(\Controller_inst.temp_buffer[39].sig_536.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[38].sig_537.FeedThruLUT ));
  Controller_inst_SLICE_679 \Controller_inst.SLICE_679 ( 
    .DI1(\Controller_inst.temp_buffer[36].sig_539.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[37].sig_538.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[36] ), 
    .D0(\Controller_inst.temp_buffer[37] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[53] ), 
    .Q1(\Controller_inst.temp_buffer[52] ), 
    .F0(\Controller_inst.temp_buffer[37].sig_538.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[36].sig_539.FeedThruLUT ));
  Controller_inst_SLICE_681 \Controller_inst.SLICE_681 ( 
    .DI1(\Controller_inst.temp_buffer[34].sig_541.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[35].sig_540.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[34] ), 
    .D0(\Controller_inst.temp_buffer[35] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[51] ), 
    .Q1(\Controller_inst.temp_buffer[50] ), 
    .F0(\Controller_inst.temp_buffer[35].sig_540.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[34].sig_541.FeedThruLUT ));
  Controller_inst_SLICE_683 \Controller_inst.SLICE_683 ( 
    .DI1(\Controller_inst.temp_buffer[32].sig_543.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[33].sig_542.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[32] ), 
    .D0(\Controller_inst.temp_buffer[33] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[49] ), 
    .Q1(\Controller_inst.temp_buffer[48] ), 
    .F0(\Controller_inst.temp_buffer[33].sig_542.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[32].sig_543.FeedThruLUT ));
  Controller_inst_SLICE_685 \Controller_inst.SLICE_685 ( 
    .DI1(\Controller_inst.temp_buffer[30].sig_545.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[31].sig_544.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[30] ), 
    .D0(\Controller_inst.temp_buffer[31] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[47] ), 
    .Q1(\Controller_inst.temp_buffer[46] ), 
    .F0(\Controller_inst.temp_buffer[31].sig_544.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[30].sig_545.FeedThruLUT ));
  Controller_inst_SLICE_687 \Controller_inst.SLICE_687 ( 
    .DI1(\Controller_inst.temp_buffer[28].sig_547.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[29].sig_546.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[28] ), 
    .D0(\Controller_inst.temp_buffer[29] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[45] ), 
    .Q1(\Controller_inst.temp_buffer[44] ), 
    .F0(\Controller_inst.temp_buffer[29].sig_546.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[28].sig_547.FeedThruLUT ));
  Controller_inst_SLICE_689 \Controller_inst.SLICE_689 ( 
    .DI1(\Controller_inst.temp_buffer[26].sig_549.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[27].sig_548.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[26] ), 
    .D0(\Controller_inst.temp_buffer[27] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[43] ), 
    .Q1(\Controller_inst.temp_buffer[42] ), 
    .F0(\Controller_inst.temp_buffer[27].sig_548.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[26].sig_549.FeedThruLUT ));
  Controller_inst_SLICE_691 \Controller_inst.SLICE_691 ( 
    .DI1(\Controller_inst.temp_buffer[24].sig_551.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[25].sig_550.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[24] ), 
    .C0(\Controller_inst.temp_buffer[25] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[41] ), 
    .Q1(\Controller_inst.temp_buffer[40] ), 
    .F0(\Controller_inst.temp_buffer[25].sig_550.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[24].sig_551.FeedThruLUT ));
  Controller_inst_SLICE_693 \Controller_inst.SLICE_693 ( 
    .DI1(\Controller_inst.temp_buffer[22].sig_553.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[23].sig_552.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[22] ), 
    .D0(\Controller_inst.temp_buffer[23] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[39] ), 
    .Q1(\Controller_inst.temp_buffer[38] ), 
    .F0(\Controller_inst.temp_buffer[23].sig_552.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[22].sig_553.FeedThruLUT ));
  Controller_inst_SLICE_695 \Controller_inst.SLICE_695 ( 
    .DI1(\Controller_inst.temp_buffer[20].sig_555.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[21].sig_554.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[20] ), 
    .D0(\Controller_inst.temp_buffer[21] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[37] ), 
    .Q1(\Controller_inst.temp_buffer[36] ), 
    .F0(\Controller_inst.temp_buffer[21].sig_554.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[20].sig_555.FeedThruLUT ));
  Controller_inst_SLICE_697 \Controller_inst.SLICE_697 ( 
    .DI1(\Controller_inst.temp_buffer[18].sig_557.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[19].sig_556.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[18] ), 
    .D0(\Controller_inst.temp_buffer[19] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[35] ), 
    .Q1(\Controller_inst.temp_buffer[34] ), 
    .F0(\Controller_inst.temp_buffer[19].sig_556.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[18].sig_557.FeedThruLUT ));
  Controller_inst_SLICE_699 \Controller_inst.SLICE_699 ( 
    .DI1(\Controller_inst.temp_buffer[16].sig_559.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[17].sig_558.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[16] ), 
    .D0(\Controller_inst.temp_buffer[17] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[33] ), 
    .Q1(\Controller_inst.temp_buffer[32] ), 
    .F0(\Controller_inst.temp_buffer[17].sig_558.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[16].sig_559.FeedThruLUT ));
  Controller_inst_SLICE_701 \Controller_inst.SLICE_701 ( 
    .DI1(\Controller_inst.temp_buffer[14].sig_561.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[15].sig_560.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[14] ), 
    .D0(\Controller_inst.temp_buffer[15] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[31] ), 
    .Q1(\Controller_inst.temp_buffer[30] ), 
    .F0(\Controller_inst.temp_buffer[15].sig_560.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[14].sig_561.FeedThruLUT ));
  Controller_inst_SLICE_703 \Controller_inst.SLICE_703 ( 
    .DI1(\Controller_inst.temp_buffer[12].sig_563.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[13].sig_562.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[12] ), 
    .D0(\Controller_inst.temp_buffer[13] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[29] ), 
    .Q1(\Controller_inst.temp_buffer[28] ), 
    .F0(\Controller_inst.temp_buffer[13].sig_562.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[12].sig_563.FeedThruLUT ));
  Controller_inst_SLICE_705 \Controller_inst.SLICE_705 ( 
    .DI1(\Controller_inst.temp_buffer[10].sig_565.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[11].sig_564.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[10] ), 
    .D0(\Controller_inst.temp_buffer[11] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[27] ), 
    .Q1(\Controller_inst.temp_buffer[26] ), 
    .F0(\Controller_inst.temp_buffer[11].sig_564.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[10].sig_565.FeedThruLUT ));
  Controller_inst_SLICE_707 \Controller_inst.SLICE_707 ( 
    .DI1(\Controller_inst.temp_buffer[8].sig_567.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[9].sig_566.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[8] ), 
    .D0(\Controller_inst.temp_buffer[9] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[25] ), 
    .Q1(\Controller_inst.temp_buffer[24] ), 
    .F0(\Controller_inst.temp_buffer[9].sig_566.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[8].sig_567.FeedThruLUT ));
  Controller_inst_SLICE_709 \Controller_inst.SLICE_709 ( 
    .DI1(\Controller_inst.temp_buffer[6].sig_569.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[7].sig_568.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[6] ), 
    .D0(\Controller_inst.temp_buffer[7] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[23] ), 
    .Q1(\Controller_inst.temp_buffer[22] ), 
    .F0(\Controller_inst.temp_buffer[7].sig_568.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[6].sig_569.FeedThruLUT ));
  Controller_inst_SLICE_711 \Controller_inst.SLICE_711 ( 
    .DI1(\Controller_inst.temp_buffer[4].sig_571.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[5].sig_570.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[4] ), 
    .C0(\Controller_inst.temp_buffer[5] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[21] ), 
    .Q1(\Controller_inst.temp_buffer[20] ), 
    .F0(\Controller_inst.temp_buffer[5].sig_570.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[4].sig_571.FeedThruLUT ));
  Controller_inst_SLICE_713 \Controller_inst.SLICE_713 ( 
    .DI1(\Controller_inst.temp_buffer[2].sig_573.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[3].sig_572.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[2] ), 
    .C0(\Controller_inst.temp_buffer[3] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[19] ), 
    .Q1(\Controller_inst.temp_buffer[18] ), 
    .F0(\Controller_inst.temp_buffer[3].sig_572.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[2].sig_573.FeedThruLUT ));
  Controller_inst_SLICE_715 \Controller_inst.SLICE_715 ( 
    .DI1(\Controller_inst.temp_buffer[0].sig_575.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[1].sig_574.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[0] ), 
    .D0(\Controller_inst.temp_buffer[1] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[17] ), 
    .Q1(\Controller_inst.temp_buffer[16] ), 
    .F0(\Controller_inst.temp_buffer[1].sig_574.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[0].sig_575.FeedThruLUT ));
  Controller_inst_SLICE_717 \Controller_inst.SLICE_717 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_577.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_576.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[15] ), 
    .Q1(\Controller_inst.temp_buffer[14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_576.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_577.FeedThruLUT ));
  Controller_inst_SLICE_719 \Controller_inst.SLICE_719 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_579.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_578.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[13] ), 
    .Q1(\Controller_inst.temp_buffer[12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_578.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_579.FeedThruLUT ));
  Controller_inst_SLICE_721 \Controller_inst.SLICE_721 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_581.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_580.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n8715 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[11] ), 
    .Q1(\Controller_inst.temp_buffer[10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_580.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_581.FeedThruLUT ));
  Controller_inst_SLICE_723 \Controller_inst.SLICE_723 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_583.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_582.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n8715 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[9] ), 
    .Q1(\Controller_inst.temp_buffer[8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_582.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_583.FeedThruLUT ));
  Controller_inst_SLICE_725 \Controller_inst.SLICE_725 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_585.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_584.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n8715 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[7] ), 
    .Q1(\Controller_inst.temp_buffer[6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_584.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_585.FeedThruLUT ));
  Controller_inst_SLICE_727 \Controller_inst.SLICE_727 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_587.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_586.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n8715 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[5] ), 
    .Q1(\Controller_inst.temp_buffer[4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_586.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_587.FeedThruLUT ));
  Controller_inst_SLICE_729 \Controller_inst.SLICE_729 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_589.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_588.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n8715 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[3] ), 
    .Q1(\Controller_inst.temp_buffer[2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_588.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_589.FeedThruLUT ));
  Controller_inst_SLICE_732 \Controller_inst.SLICE_732 ( 
    .DI1(\Controller_inst.temp_buffer[510].sig_592.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[511].sig_591.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[510] ), 
    .D0(\Controller_inst.temp_buffer[511] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[511] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[510] ), 
    .F0(\Controller_inst.temp_buffer[511].sig_591.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[510].sig_592.FeedThruLUT ));
  Controller_inst_SLICE_734 \Controller_inst.SLICE_734 ( 
    .DI0(\Controller_inst.temp_buffer[509].sig_593.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[509] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[509] ), 
    .F0(\Controller_inst.temp_buffer[509].sig_593.FeedThruLUT ));
  Controller_inst_SLICE_735 \Controller_inst.SLICE_735 ( 
    .DI1(\Controller_inst.temp_buffer[507].sig_595.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[508].sig_594.FeedThruLUT ), 
    .B1(\Controller_inst.temp_buffer[507] ), 
    .D0(\Controller_inst.temp_buffer[508] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[508] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[507] ), 
    .F0(\Controller_inst.temp_buffer[508].sig_594.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[507].sig_595.FeedThruLUT ));
  Controller_inst_SLICE_737 \Controller_inst.SLICE_737 ( 
    .DI1(\Controller_inst.temp_buffer[505].sig_597.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[506].sig_596.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[505] ), 
    .D0(\Controller_inst.temp_buffer[506] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[506] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[505] ), 
    .F0(\Controller_inst.temp_buffer[506].sig_596.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[505].sig_597.FeedThruLUT ));
  Controller_inst_SLICE_739 \Controller_inst.SLICE_739 ( 
    .DI1(\Controller_inst.temp_buffer[503].sig_599.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[504].sig_598.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[503] ), 
    .D0(\Controller_inst.temp_buffer[504] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[504] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[503] ), 
    .F0(\Controller_inst.temp_buffer[504].sig_598.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[503].sig_599.FeedThruLUT ));
  Controller_inst_SLICE_741 \Controller_inst.SLICE_741 ( 
    .DI1(\Controller_inst.temp_buffer[501].sig_601.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[502].sig_600.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[501] ), 
    .D0(\Controller_inst.temp_buffer[502] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[502] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[501] ), 
    .F0(\Controller_inst.temp_buffer[502].sig_600.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[501].sig_601.FeedThruLUT ));
  Controller_inst_SLICE_743 \Controller_inst.SLICE_743 ( 
    .DI1(\Controller_inst.temp_buffer[499].sig_603.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[500].sig_602.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[499] ), 
    .D0(\Controller_inst.temp_buffer[500] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[500] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[499] ), 
    .F0(\Controller_inst.temp_buffer[500].sig_602.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[499].sig_603.FeedThruLUT ));
  Controller_inst_SLICE_745 \Controller_inst.SLICE_745 ( 
    .DI1(\Controller_inst.temp_buffer[497].sig_605.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[498].sig_604.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[497] ), 
    .D0(\Controller_inst.temp_buffer[498] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[498] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[497] ), 
    .F0(\Controller_inst.temp_buffer[498].sig_604.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[497].sig_605.FeedThruLUT ));
  Controller_inst_SLICE_747 \Controller_inst.SLICE_747 ( 
    .DI1(\Controller_inst.temp_buffer[495].sig_607.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[496].sig_606.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[495] ), 
    .D0(\Controller_inst.temp_buffer[496] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[496] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[495] ), 
    .F0(\Controller_inst.temp_buffer[496].sig_606.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[495].sig_607.FeedThruLUT ));
  Controller_inst_SLICE_749 \Controller_inst.SLICE_749 ( 
    .DI1(\Controller_inst.temp_buffer[493].sig_609.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[494].sig_608.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[493] ), 
    .D0(\Controller_inst.temp_buffer[494] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[494] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[493] ), 
    .F0(\Controller_inst.temp_buffer[494].sig_608.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[493].sig_609.FeedThruLUT ));
  Controller_inst_SLICE_751 \Controller_inst.SLICE_751 ( 
    .DI1(\Controller_inst.temp_buffer[491].sig_611.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[492].sig_610.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[491] ), 
    .D0(\Controller_inst.temp_buffer[492] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[492] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[491] ), 
    .F0(\Controller_inst.temp_buffer[492].sig_610.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[491].sig_611.FeedThruLUT ));
  Controller_inst_SLICE_753 \Controller_inst.SLICE_753 ( 
    .DI1(\Controller_inst.temp_buffer[489].sig_613.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[490].sig_612.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[489] ), 
    .D0(\Controller_inst.temp_buffer[490] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[490] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[489] ), 
    .F0(\Controller_inst.temp_buffer[490].sig_612.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[489].sig_613.FeedThruLUT ));
  Controller_inst_SLICE_755 \Controller_inst.SLICE_755 ( 
    .DI1(\Controller_inst.temp_buffer[487].sig_615.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[488].sig_614.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[487] ), 
    .D0(\Controller_inst.temp_buffer[488] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[488] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[487] ), 
    .F0(\Controller_inst.temp_buffer[488].sig_614.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[487].sig_615.FeedThruLUT ));
  Controller_inst_SLICE_757 \Controller_inst.SLICE_757 ( 
    .DI1(\Controller_inst.temp_buffer[485].sig_617.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[486].sig_616.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[485] ), 
    .D0(\Controller_inst.temp_buffer[486] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[486] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[485] ), 
    .F0(\Controller_inst.temp_buffer[486].sig_616.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[485].sig_617.FeedThruLUT ));
  Controller_inst_SLICE_759 \Controller_inst.SLICE_759 ( 
    .DI1(\Controller_inst.temp_buffer[483].sig_619.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[484].sig_618.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[483] ), 
    .D0(\Controller_inst.temp_buffer[484] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[484] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[483] ), 
    .F0(\Controller_inst.temp_buffer[484].sig_618.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[483].sig_619.FeedThruLUT ));
  Controller_inst_SLICE_761 \Controller_inst.SLICE_761 ( 
    .DI1(\Controller_inst.temp_buffer[481].sig_621.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[482].sig_620.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[481] ), 
    .D0(\Controller_inst.temp_buffer[482] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[482] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[481] ), 
    .F0(\Controller_inst.temp_buffer[482].sig_620.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[481].sig_621.FeedThruLUT ));
  Controller_inst_SLICE_763 \Controller_inst.SLICE_763 ( 
    .DI1(\Controller_inst.temp_buffer[479].sig_623.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[480].sig_622.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[479] ), 
    .D0(\Controller_inst.temp_buffer[480] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[480] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[479] ), 
    .F0(\Controller_inst.temp_buffer[480].sig_622.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[479].sig_623.FeedThruLUT ));
  Controller_inst_SLICE_765 \Controller_inst.SLICE_765 ( 
    .DI1(\Controller_inst.temp_buffer[477].sig_625.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[478].sig_624.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[477] ), 
    .C0(\Controller_inst.temp_buffer[478] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[478] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[477] ), 
    .F0(\Controller_inst.temp_buffer[478].sig_624.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[477].sig_625.FeedThruLUT ));
  Controller_inst_SLICE_767 \Controller_inst.SLICE_767 ( 
    .DI1(\Controller_inst.temp_buffer[475].sig_627.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[476].sig_626.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[475] ), 
    .D0(\Controller_inst.temp_buffer[476] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[476] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[475] ), 
    .F0(\Controller_inst.temp_buffer[476].sig_626.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[475].sig_627.FeedThruLUT ));
  Controller_inst_SLICE_769 \Controller_inst.SLICE_769 ( 
    .DI1(\Controller_inst.temp_buffer[473].sig_629.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[474].sig_628.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[473] ), 
    .D0(\Controller_inst.temp_buffer[474] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[474] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[473] ), 
    .F0(\Controller_inst.temp_buffer[474].sig_628.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[473].sig_629.FeedThruLUT ));
  Controller_inst_SLICE_771 \Controller_inst.SLICE_771 ( 
    .DI1(\Controller_inst.temp_buffer[471].sig_631.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[472].sig_630.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[471] ), 
    .D0(\Controller_inst.temp_buffer[472] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[472] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[471] ), 
    .F0(\Controller_inst.temp_buffer[472].sig_630.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[471].sig_631.FeedThruLUT ));
  Controller_inst_SLICE_773 \Controller_inst.SLICE_773 ( 
    .DI1(\Controller_inst.temp_buffer[469].sig_633.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[470].sig_632.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[469] ), 
    .D0(\Controller_inst.temp_buffer[470] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[470] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[469] ), 
    .F0(\Controller_inst.temp_buffer[470].sig_632.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[469].sig_633.FeedThruLUT ));
  Controller_inst_SLICE_775 \Controller_inst.SLICE_775 ( 
    .DI1(\Controller_inst.temp_buffer[467].sig_635.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[468].sig_634.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[467] ), 
    .D0(\Controller_inst.temp_buffer[468] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[468] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[467] ), 
    .F0(\Controller_inst.temp_buffer[468].sig_634.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[467].sig_635.FeedThruLUT ));
  Controller_inst_SLICE_777 \Controller_inst.SLICE_777 ( 
    .DI1(\Controller_inst.temp_buffer[465].sig_637.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[466].sig_636.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[465] ), 
    .D0(\Controller_inst.temp_buffer[466] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[466] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[465] ), 
    .F0(\Controller_inst.temp_buffer[466].sig_636.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[465].sig_637.FeedThruLUT ));
  Controller_inst_SLICE_779 \Controller_inst.SLICE_779 ( 
    .DI1(\Controller_inst.temp_buffer[463].sig_639.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[464].sig_638.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[463] ), 
    .D0(\Controller_inst.temp_buffer[464] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[464] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[463] ), 
    .F0(\Controller_inst.temp_buffer[464].sig_638.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[463].sig_639.FeedThruLUT ));
  Controller_inst_SLICE_781 \Controller_inst.SLICE_781 ( 
    .DI1(\Controller_inst.temp_buffer[461].sig_641.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[462].sig_640.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[461] ), 
    .D0(\Controller_inst.temp_buffer[462] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[462] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[461] ), 
    .F0(\Controller_inst.temp_buffer[462].sig_640.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[461].sig_641.FeedThruLUT ));
  Controller_inst_SLICE_783 \Controller_inst.SLICE_783 ( 
    .DI1(\Controller_inst.temp_buffer[459].sig_643.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[460].sig_642.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[459] ), 
    .D0(\Controller_inst.temp_buffer[460] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[460] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[459] ), 
    .F0(\Controller_inst.temp_buffer[460].sig_642.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[459].sig_643.FeedThruLUT ));
  Controller_inst_SLICE_785 \Controller_inst.SLICE_785 ( 
    .DI1(\Controller_inst.temp_buffer[457].sig_645.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[458].sig_644.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[457] ), 
    .D0(\Controller_inst.temp_buffer[458] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[458] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[457] ), 
    .F0(\Controller_inst.temp_buffer[458].sig_644.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[457].sig_645.FeedThruLUT ));
  Controller_inst_SLICE_787 \Controller_inst.SLICE_787 ( 
    .DI1(\Controller_inst.temp_buffer[455].sig_647.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[456].sig_646.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[455] ), 
    .D0(\Controller_inst.temp_buffer[456] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[456] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[455] ), 
    .F0(\Controller_inst.temp_buffer[456].sig_646.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[455].sig_647.FeedThruLUT ));
  Controller_inst_SLICE_789 \Controller_inst.SLICE_789 ( 
    .DI1(\Controller_inst.temp_buffer[453].sig_649.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[454].sig_648.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[453] ), 
    .D0(\Controller_inst.temp_buffer[454] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[454] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[453] ), 
    .F0(\Controller_inst.temp_buffer[454].sig_648.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[453].sig_649.FeedThruLUT ));
  Controller_inst_SLICE_791 \Controller_inst.SLICE_791 ( 
    .DI1(\Controller_inst.temp_buffer[451].sig_651.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[452].sig_650.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[451] ), 
    .C0(\Controller_inst.temp_buffer[452] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[452] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[451] ), 
    .F0(\Controller_inst.temp_buffer[452].sig_650.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[451].sig_651.FeedThruLUT ));
  Controller_inst_SLICE_793 \Controller_inst.SLICE_793 ( 
    .DI1(\Controller_inst.temp_buffer[449].sig_653.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[450].sig_652.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[449] ), 
    .C0(\Controller_inst.temp_buffer[450] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[450] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[449] ), 
    .F0(\Controller_inst.temp_buffer[450].sig_652.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[449].sig_653.FeedThruLUT ));
  Controller_inst_SLICE_795 \Controller_inst.SLICE_795 ( 
    .DI1(\Controller_inst.temp_buffer[447].sig_655.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[448].sig_654.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[447] ), 
    .D0(\Controller_inst.temp_buffer[448] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[448] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[447] ), 
    .F0(\Controller_inst.temp_buffer[448].sig_654.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[447].sig_655.FeedThruLUT ));
  Controller_inst_SLICE_797 \Controller_inst.SLICE_797 ( 
    .DI1(\Controller_inst.temp_buffer[445].sig_657.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[446].sig_656.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[445] ), 
    .D0(\Controller_inst.temp_buffer[446] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[446] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[445] ), 
    .F0(\Controller_inst.temp_buffer[446].sig_656.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[445].sig_657.FeedThruLUT ));
  Controller_inst_SLICE_799 \Controller_inst.SLICE_799 ( 
    .DI1(\Controller_inst.temp_buffer[443].sig_659.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[444].sig_658.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[443] ), 
    .D0(\Controller_inst.temp_buffer[444] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[444] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[443] ), 
    .F0(\Controller_inst.temp_buffer[444].sig_658.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[443].sig_659.FeedThruLUT ));
  Controller_inst_SLICE_801 \Controller_inst.SLICE_801 ( 
    .DI1(\Controller_inst.temp_buffer[441].sig_661.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[442].sig_660.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[441] ), 
    .D0(\Controller_inst.temp_buffer[442] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[442] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[441] ), 
    .F0(\Controller_inst.temp_buffer[442].sig_660.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[441].sig_661.FeedThruLUT ));
  Controller_inst_SLICE_803 \Controller_inst.SLICE_803 ( 
    .DI1(\Controller_inst.temp_buffer[439].sig_663.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[440].sig_662.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[439] ), 
    .D0(\Controller_inst.temp_buffer[440] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[440] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[439] ), 
    .F0(\Controller_inst.temp_buffer[440].sig_662.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[439].sig_663.FeedThruLUT ));
  Controller_inst_SLICE_805 \Controller_inst.SLICE_805 ( 
    .DI1(\Controller_inst.temp_buffer[437].sig_665.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[438].sig_664.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[437] ), 
    .C0(\Controller_inst.temp_buffer[438] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[438] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[437] ), 
    .F0(\Controller_inst.temp_buffer[438].sig_664.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[437].sig_665.FeedThruLUT ));
  Controller_inst_SLICE_807 \Controller_inst.SLICE_807 ( 
    .DI1(\Controller_inst.temp_buffer[435].sig_667.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[436].sig_666.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[435] ), 
    .D0(\Controller_inst.temp_buffer[436] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[436] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[435] ), 
    .F0(\Controller_inst.temp_buffer[436].sig_666.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[435].sig_667.FeedThruLUT ));
  Controller_inst_SLICE_809 \Controller_inst.SLICE_809 ( 
    .DI1(\Controller_inst.temp_buffer[433].sig_669.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[434].sig_668.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[433] ), 
    .C0(\Controller_inst.temp_buffer[434] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[434] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[433] ), 
    .F0(\Controller_inst.temp_buffer[434].sig_668.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[433].sig_669.FeedThruLUT ));
  Controller_inst_SLICE_811 \Controller_inst.SLICE_811 ( 
    .DI1(\Controller_inst.temp_buffer[431].sig_671.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[432].sig_670.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[431] ), 
    .D0(\Controller_inst.temp_buffer[432] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[432] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[431] ), 
    .F0(\Controller_inst.temp_buffer[432].sig_670.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[431].sig_671.FeedThruLUT ));
  Controller_inst_SLICE_813 \Controller_inst.SLICE_813 ( 
    .DI1(\Controller_inst.temp_buffer[429].sig_673.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[430].sig_672.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[429] ), 
    .B0(\Controller_inst.temp_buffer[430] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[430] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[429] ), 
    .F0(\Controller_inst.temp_buffer[430].sig_672.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[429].sig_673.FeedThruLUT ));
  Controller_inst_SLICE_815 \Controller_inst.SLICE_815 ( 
    .DI1(\Controller_inst.temp_buffer[427].sig_675.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[428].sig_674.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[427] ), 
    .C0(\Controller_inst.temp_buffer[428] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[428] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[427] ), 
    .F0(\Controller_inst.temp_buffer[428].sig_674.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[427].sig_675.FeedThruLUT ));
  Controller_inst_SLICE_817 \Controller_inst.SLICE_817 ( 
    .DI1(\Controller_inst.temp_buffer[425].sig_677.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[426].sig_676.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[425] ), 
    .C0(\Controller_inst.temp_buffer[426] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[426] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[425] ), 
    .F0(\Controller_inst.temp_buffer[426].sig_676.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[425].sig_677.FeedThruLUT ));
  Controller_inst_SLICE_819 \Controller_inst.SLICE_819 ( 
    .DI1(\Controller_inst.temp_buffer[423].sig_679.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[424].sig_678.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[423] ), 
    .D0(\Controller_inst.temp_buffer[424] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[424] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[423] ), 
    .F0(\Controller_inst.temp_buffer[424].sig_678.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[423].sig_679.FeedThruLUT ));
  Controller_inst_SLICE_821 \Controller_inst.SLICE_821 ( 
    .DI1(\Controller_inst.temp_buffer[421].sig_681.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[422].sig_680.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[421] ), 
    .D0(\Controller_inst.temp_buffer[422] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[422] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[421] ), 
    .F0(\Controller_inst.temp_buffer[422].sig_680.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[421].sig_681.FeedThruLUT ));
  Controller_inst_SLICE_823 \Controller_inst.SLICE_823 ( 
    .DI1(\Controller_inst.temp_buffer[419].sig_683.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[420].sig_682.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[419] ), 
    .D0(\Controller_inst.temp_buffer[420] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[420] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[419] ), 
    .F0(\Controller_inst.temp_buffer[420].sig_682.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[419].sig_683.FeedThruLUT ));
  Controller_inst_SLICE_825 \Controller_inst.SLICE_825 ( 
    .DI1(\Controller_inst.temp_buffer[417].sig_685.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[418].sig_684.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[417] ), 
    .D0(\Controller_inst.temp_buffer[418] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[418] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[417] ), 
    .F0(\Controller_inst.temp_buffer[418].sig_684.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[417].sig_685.FeedThruLUT ));
  Controller_inst_SLICE_827 \Controller_inst.SLICE_827 ( 
    .DI1(\Controller_inst.temp_buffer[415].sig_687.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[416].sig_686.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[415] ), 
    .D0(\Controller_inst.temp_buffer[416] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[416] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[415] ), 
    .F0(\Controller_inst.temp_buffer[416].sig_686.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[415].sig_687.FeedThruLUT ));
  Controller_inst_SLICE_829 \Controller_inst.SLICE_829 ( 
    .DI1(\Controller_inst.temp_buffer[413].sig_689.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[414].sig_688.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[413] ), 
    .D0(\Controller_inst.temp_buffer[414] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[414] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[413] ), 
    .F0(\Controller_inst.temp_buffer[414].sig_688.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[413].sig_689.FeedThruLUT ));
  Controller_inst_SLICE_831 \Controller_inst.SLICE_831 ( 
    .DI1(\Controller_inst.temp_buffer[411].sig_691.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[412].sig_690.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[411] ), 
    .C0(\Controller_inst.temp_buffer[412] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[412] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[411] ), 
    .F0(\Controller_inst.temp_buffer[412].sig_690.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[411].sig_691.FeedThruLUT ));
  Controller_inst_SLICE_833 \Controller_inst.SLICE_833 ( 
    .DI1(\Controller_inst.temp_buffer[409].sig_693.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[410].sig_692.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[409] ), 
    .D0(\Controller_inst.temp_buffer[410] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[410] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[409] ), 
    .F0(\Controller_inst.temp_buffer[410].sig_692.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[409].sig_693.FeedThruLUT ));
  Controller_inst_SLICE_835 \Controller_inst.SLICE_835 ( 
    .DI1(\Controller_inst.temp_buffer[407].sig_695.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[408].sig_694.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[407] ), 
    .D0(\Controller_inst.temp_buffer[408] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[408] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[407] ), 
    .F0(\Controller_inst.temp_buffer[408].sig_694.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[407].sig_695.FeedThruLUT ));
  Controller_inst_SLICE_837 \Controller_inst.SLICE_837 ( 
    .DI1(\Controller_inst.temp_buffer[405].sig_697.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[406].sig_696.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[405] ), 
    .D0(\Controller_inst.temp_buffer[406] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[406] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[405] ), 
    .F0(\Controller_inst.temp_buffer[406].sig_696.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[405].sig_697.FeedThruLUT ));
  Controller_inst_SLICE_839 \Controller_inst.SLICE_839 ( 
    .DI1(\Controller_inst.temp_buffer[403].sig_699.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[404].sig_698.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[403] ), 
    .D0(\Controller_inst.temp_buffer[404] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[404] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[403] ), 
    .F0(\Controller_inst.temp_buffer[404].sig_698.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[403].sig_699.FeedThruLUT ));
  Controller_inst_SLICE_841 \Controller_inst.SLICE_841 ( 
    .DI1(\Controller_inst.temp_buffer[401].sig_701.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[402].sig_700.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[401] ), 
    .D0(\Controller_inst.temp_buffer[402] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[402] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[401] ), 
    .F0(\Controller_inst.temp_buffer[402].sig_700.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[401].sig_701.FeedThruLUT ));
  Controller_inst_SLICE_843 \Controller_inst.SLICE_843 ( 
    .DI1(\Controller_inst.temp_buffer[399].sig_703.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[400].sig_702.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[399] ), 
    .D0(\Controller_inst.temp_buffer[400] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[400] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[399] ), 
    .F0(\Controller_inst.temp_buffer[400].sig_702.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[399].sig_703.FeedThruLUT ));
  Controller_inst_SLICE_845 \Controller_inst.SLICE_845 ( 
    .DI1(\Controller_inst.temp_buffer[397].sig_705.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[398].sig_704.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[397] ), 
    .D0(\Controller_inst.temp_buffer[398] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[398] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[397] ), 
    .F0(\Controller_inst.temp_buffer[398].sig_704.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[397].sig_705.FeedThruLUT ));
  Controller_inst_SLICE_847 \Controller_inst.SLICE_847 ( 
    .DI1(\Controller_inst.temp_buffer[395].sig_707.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[396].sig_706.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[395] ), 
    .D0(\Controller_inst.temp_buffer[396] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[396] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[395] ), 
    .F0(\Controller_inst.temp_buffer[396].sig_706.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[395].sig_707.FeedThruLUT ));
  Controller_inst_SLICE_849 \Controller_inst.SLICE_849 ( 
    .DI1(\Controller_inst.temp_buffer[393].sig_709.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[394].sig_708.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[393] ), 
    .D0(\Controller_inst.temp_buffer[394] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[394] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[393] ), 
    .F0(\Controller_inst.temp_buffer[394].sig_708.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[393].sig_709.FeedThruLUT ));
  Controller_inst_SLICE_851 \Controller_inst.SLICE_851 ( 
    .DI1(\Controller_inst.temp_buffer[391].sig_711.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[392].sig_710.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[391] ), 
    .D0(\Controller_inst.temp_buffer[392] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[392] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[391] ), 
    .F0(\Controller_inst.temp_buffer[392].sig_710.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[391].sig_711.FeedThruLUT ));
  Controller_inst_SLICE_853 \Controller_inst.SLICE_853 ( 
    .DI1(\Controller_inst.temp_buffer[389].sig_713.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[390].sig_712.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[389] ), 
    .D0(\Controller_inst.temp_buffer[390] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[390] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[389] ), 
    .F0(\Controller_inst.temp_buffer[390].sig_712.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[389].sig_713.FeedThruLUT ));
  Controller_inst_SLICE_855 \Controller_inst.SLICE_855 ( 
    .DI0(\Controller_inst.temp_buffer[388].sig_714.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[388] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[388] ), 
    .F0(\Controller_inst.temp_buffer[388].sig_714.FeedThruLUT ));
  Controller_inst_SLICE_856 \Controller_inst.SLICE_856 ( 
    .DI1(\Controller_inst.temp_buffer[386].sig_716.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[387].sig_715.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[386] ), 
    .D0(\Controller_inst.temp_buffer[387] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[387] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[386] ), 
    .F0(\Controller_inst.temp_buffer[387].sig_715.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[386].sig_716.FeedThruLUT ));
  Controller_inst_SLICE_858 \Controller_inst.SLICE_858 ( 
    .DI1(\Controller_inst.temp_buffer[384].sig_718.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[385].sig_717.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[384] ), 
    .D0(\Controller_inst.temp_buffer[385] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[385] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[384] ), 
    .F0(\Controller_inst.temp_buffer[385].sig_717.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[384].sig_718.FeedThruLUT ));
  Controller_inst_SLICE_860 \Controller_inst.SLICE_860 ( 
    .DI1(\Controller_inst.temp_buffer[382].sig_720.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[383].sig_719.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[382] ), 
    .D0(\Controller_inst.temp_buffer[383] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[383] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[382] ), 
    .F0(\Controller_inst.temp_buffer[383].sig_719.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[382].sig_720.FeedThruLUT ));
  Controller_inst_SLICE_862 \Controller_inst.SLICE_862 ( 
    .DI1(\Controller_inst.temp_buffer[380].sig_722.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[381].sig_721.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[380] ), 
    .D0(\Controller_inst.temp_buffer[381] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[381] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[380] ), 
    .F0(\Controller_inst.temp_buffer[381].sig_721.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[380].sig_722.FeedThruLUT ));
  Controller_inst_SLICE_864 \Controller_inst.SLICE_864 ( 
    .DI1(\Controller_inst.temp_buffer[378].sig_724.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[379].sig_723.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[378] ), 
    .D0(\Controller_inst.temp_buffer[379] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[379] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[378] ), 
    .F0(\Controller_inst.temp_buffer[379].sig_723.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[378].sig_724.FeedThruLUT ));
  Controller_inst_SLICE_866 \Controller_inst.SLICE_866 ( 
    .DI1(\Controller_inst.temp_buffer[376].sig_726.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[377].sig_725.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[376] ), 
    .D0(\Controller_inst.temp_buffer[377] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[377] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[376] ), 
    .F0(\Controller_inst.temp_buffer[377].sig_725.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[376].sig_726.FeedThruLUT ));
  Controller_inst_SLICE_868 \Controller_inst.SLICE_868 ( 
    .DI1(\Controller_inst.temp_buffer[374].sig_728.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[375].sig_727.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[374] ), 
    .D0(\Controller_inst.temp_buffer[375] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[375] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[374] ), 
    .F0(\Controller_inst.temp_buffer[375].sig_727.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[374].sig_728.FeedThruLUT ));
  Controller_inst_SLICE_870 \Controller_inst.SLICE_870 ( 
    .DI1(\Controller_inst.temp_buffer[372].sig_730.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[373].sig_729.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[372] ), 
    .D0(\Controller_inst.temp_buffer[373] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[373] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[372] ), 
    .F0(\Controller_inst.temp_buffer[373].sig_729.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[372].sig_730.FeedThruLUT ));
  Controller_inst_SLICE_872 \Controller_inst.SLICE_872 ( 
    .DI1(\Controller_inst.temp_buffer[370].sig_732.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[371].sig_731.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[370] ), 
    .D0(\Controller_inst.temp_buffer[371] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[371] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[370] ), 
    .F0(\Controller_inst.temp_buffer[371].sig_731.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[370].sig_732.FeedThruLUT ));
  Controller_inst_SLICE_874 \Controller_inst.SLICE_874 ( 
    .DI1(\Controller_inst.temp_buffer[368].sig_734.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[369].sig_733.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[368] ), 
    .C0(\Controller_inst.temp_buffer[369] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[369] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[368] ), 
    .F0(\Controller_inst.temp_buffer[369].sig_733.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[368].sig_734.FeedThruLUT ));
  Controller_inst_SLICE_876 \Controller_inst.SLICE_876 ( 
    .DI1(\Controller_inst.temp_buffer[366].sig_736.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[367].sig_735.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[366] ), 
    .D0(\Controller_inst.temp_buffer[367] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[367] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[366] ), 
    .F0(\Controller_inst.temp_buffer[367].sig_735.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[366].sig_736.FeedThruLUT ));
  Controller_inst_SLICE_878 \Controller_inst.SLICE_878 ( 
    .DI1(\Controller_inst.temp_buffer[364].sig_738.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[365].sig_737.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[364] ), 
    .D0(\Controller_inst.temp_buffer[365] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[365] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[364] ), 
    .F0(\Controller_inst.temp_buffer[365].sig_737.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[364].sig_738.FeedThruLUT ));
  Controller_inst_SLICE_880 \Controller_inst.SLICE_880 ( 
    .DI1(\Controller_inst.temp_buffer[362].sig_740.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[363].sig_739.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[362] ), 
    .D0(\Controller_inst.temp_buffer[363] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[363] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[362] ), 
    .F0(\Controller_inst.temp_buffer[363].sig_739.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[362].sig_740.FeedThruLUT ));
  Controller_inst_SLICE_882 \Controller_inst.SLICE_882 ( 
    .DI1(\Controller_inst.temp_buffer[360].sig_742.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[361].sig_741.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[360] ), 
    .D0(\Controller_inst.temp_buffer[361] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[361] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[360] ), 
    .F0(\Controller_inst.temp_buffer[361].sig_741.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[360].sig_742.FeedThruLUT ));
  Controller_inst_SLICE_884 \Controller_inst.SLICE_884 ( 
    .DI1(\Controller_inst.temp_buffer[358].sig_744.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[359].sig_743.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[358] ), 
    .D0(\Controller_inst.temp_buffer[359] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[359] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[358] ), 
    .F0(\Controller_inst.temp_buffer[359].sig_743.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[358].sig_744.FeedThruLUT ));
  Controller_inst_SLICE_886 \Controller_inst.SLICE_886 ( 
    .DI1(\Controller_inst.temp_buffer[356].sig_746.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[357].sig_745.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[356] ), 
    .C0(\Controller_inst.temp_buffer[357] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[357] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[356] ), 
    .F0(\Controller_inst.temp_buffer[357].sig_745.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[356].sig_746.FeedThruLUT ));
  Controller_inst_SLICE_888 \Controller_inst.SLICE_888 ( 
    .DI1(\Controller_inst.temp_buffer[354].sig_748.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[355].sig_747.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[354] ), 
    .C0(\Controller_inst.temp_buffer[355] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[355] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[354] ), 
    .F0(\Controller_inst.temp_buffer[355].sig_747.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[354].sig_748.FeedThruLUT ));
  Controller_inst_SLICE_890 \Controller_inst.SLICE_890 ( 
    .DI1(\Controller_inst.temp_buffer[352].sig_750.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[353].sig_749.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[352] ), 
    .D0(\Controller_inst.temp_buffer[353] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[353] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[352] ), 
    .F0(\Controller_inst.temp_buffer[353].sig_749.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[352].sig_750.FeedThruLUT ));
  Controller_inst_SLICE_892 \Controller_inst.SLICE_892 ( 
    .DI1(\Controller_inst.temp_buffer[350].sig_752.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[351].sig_751.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[350] ), 
    .D0(\Controller_inst.temp_buffer[351] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[351] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[350] ), 
    .F0(\Controller_inst.temp_buffer[351].sig_751.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[350].sig_752.FeedThruLUT ));
  Controller_inst_SLICE_894 \Controller_inst.SLICE_894 ( 
    .DI1(\Controller_inst.temp_buffer[348].sig_754.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[349].sig_753.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[348] ), 
    .D0(\Controller_inst.temp_buffer[349] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[349] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[348] ), 
    .F0(\Controller_inst.temp_buffer[349].sig_753.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[348].sig_754.FeedThruLUT ));
  Controller_inst_SLICE_896 \Controller_inst.SLICE_896 ( 
    .DI1(\Controller_inst.temp_buffer[346].sig_756.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[347].sig_755.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[346] ), 
    .C0(\Controller_inst.temp_buffer[347] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[347] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[346] ), 
    .F0(\Controller_inst.temp_buffer[347].sig_755.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[346].sig_756.FeedThruLUT ));
  Controller_inst_SLICE_898 \Controller_inst.SLICE_898 ( 
    .DI1(\Controller_inst.temp_buffer[344].sig_758.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[345].sig_757.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[344] ), 
    .D0(\Controller_inst.temp_buffer[345] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[345] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[344] ), 
    .F0(\Controller_inst.temp_buffer[345].sig_757.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[344].sig_758.FeedThruLUT ));
  Controller_inst_SLICE_900 \Controller_inst.SLICE_900 ( 
    .DI1(\Controller_inst.temp_buffer[342].sig_760.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[343].sig_759.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[342] ), 
    .C0(\Controller_inst.temp_buffer[343] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[343] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[342] ), 
    .F0(\Controller_inst.temp_buffer[343].sig_759.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[342].sig_760.FeedThruLUT ));
  Controller_inst_SLICE_902 \Controller_inst.SLICE_902 ( 
    .DI1(\Controller_inst.temp_buffer[340].sig_762.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[341].sig_761.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[340] ), 
    .D0(\Controller_inst.temp_buffer[341] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[341] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[340] ), 
    .F0(\Controller_inst.temp_buffer[341].sig_761.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[340].sig_762.FeedThruLUT ));
  Controller_inst_SLICE_904 \Controller_inst.SLICE_904 ( 
    .DI1(\Controller_inst.temp_buffer[338].sig_764.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[339].sig_763.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[338] ), 
    .D0(\Controller_inst.temp_buffer[339] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[339] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[338] ), 
    .F0(\Controller_inst.temp_buffer[339].sig_763.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[338].sig_764.FeedThruLUT ));
  Controller_inst_SLICE_906 \Controller_inst.SLICE_906 ( 
    .DI1(\Controller_inst.temp_buffer[336].sig_766.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[337].sig_765.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[336] ), 
    .D0(\Controller_inst.temp_buffer[337] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[337] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[336] ), 
    .F0(\Controller_inst.temp_buffer[337].sig_765.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[336].sig_766.FeedThruLUT ));
  Controller_inst_SLICE_908 \Controller_inst.SLICE_908 ( 
    .DI1(\Controller_inst.temp_buffer[334].sig_768.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[335].sig_767.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[334] ), 
    .D0(\Controller_inst.temp_buffer[335] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[335] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[334] ), 
    .F0(\Controller_inst.temp_buffer[335].sig_767.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[334].sig_768.FeedThruLUT ));
  Controller_inst_SLICE_910 \Controller_inst.SLICE_910 ( 
    .DI1(\Controller_inst.temp_buffer[332].sig_770.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[333].sig_769.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[332] ), 
    .D0(\Controller_inst.temp_buffer[333] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[333] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[332] ), 
    .F0(\Controller_inst.temp_buffer[333].sig_769.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[332].sig_770.FeedThruLUT ));
  Controller_inst_SLICE_912 \Controller_inst.SLICE_912 ( 
    .DI1(\Controller_inst.temp_buffer[330].sig_772.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[331].sig_771.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[330] ), 
    .D0(\Controller_inst.temp_buffer[331] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[331] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[330] ), 
    .F0(\Controller_inst.temp_buffer[331].sig_771.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[330].sig_772.FeedThruLUT ));
  Controller_inst_SLICE_914 \Controller_inst.SLICE_914 ( 
    .DI1(\Controller_inst.temp_buffer[328].sig_774.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[329].sig_773.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[328] ), 
    .D0(\Controller_inst.temp_buffer[329] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[329] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[328] ), 
    .F0(\Controller_inst.temp_buffer[329].sig_773.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[328].sig_774.FeedThruLUT ));
  Controller_inst_SLICE_916 \Controller_inst.SLICE_916 ( 
    .DI1(\Controller_inst.temp_buffer[326].sig_776.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[327].sig_775.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[326] ), 
    .C0(\Controller_inst.temp_buffer[327] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[327] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[326] ), 
    .F0(\Controller_inst.temp_buffer[327].sig_775.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[326].sig_776.FeedThruLUT ));
  Controller_inst_SLICE_918 \Controller_inst.SLICE_918 ( 
    .DI1(\Controller_inst.temp_buffer[324].sig_778.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[325].sig_777.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[324] ), 
    .D0(\Controller_inst.temp_buffer[325] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[325] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[324] ), 
    .F0(\Controller_inst.temp_buffer[325].sig_777.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[324].sig_778.FeedThruLUT ));
  Controller_inst_SLICE_920 \Controller_inst.SLICE_920 ( 
    .DI1(\Controller_inst.temp_buffer[322].sig_780.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[323].sig_779.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[322] ), 
    .D0(\Controller_inst.temp_buffer[323] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[323] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[322] ), 
    .F0(\Controller_inst.temp_buffer[323].sig_779.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[322].sig_780.FeedThruLUT ));
  Controller_inst_SLICE_922 \Controller_inst.SLICE_922 ( 
    .DI1(\Controller_inst.temp_buffer[320].sig_782.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[321].sig_781.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[320] ), 
    .D0(\Controller_inst.temp_buffer[321] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[321] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[320] ), 
    .F0(\Controller_inst.temp_buffer[321].sig_781.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[320].sig_782.FeedThruLUT ));
  Controller_inst_SLICE_924 \Controller_inst.SLICE_924 ( 
    .DI1(\Controller_inst.temp_buffer[318].sig_784.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[319].sig_783.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[318] ), 
    .D0(\Controller_inst.temp_buffer[319] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[319] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[318] ), 
    .F0(\Controller_inst.temp_buffer[319].sig_783.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[318].sig_784.FeedThruLUT ));
  Controller_inst_SLICE_926 \Controller_inst.SLICE_926 ( 
    .DI1(\Controller_inst.temp_buffer[316].sig_786.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[317].sig_785.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[316] ), 
    .D0(\Controller_inst.temp_buffer[317] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[317] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[316] ), 
    .F0(\Controller_inst.temp_buffer[317].sig_785.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[316].sig_786.FeedThruLUT ));
  Controller_inst_SLICE_928 \Controller_inst.SLICE_928 ( 
    .DI1(\Controller_inst.temp_buffer[314].sig_788.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[315].sig_787.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[314] ), 
    .D0(\Controller_inst.temp_buffer[315] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[315] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[314] ), 
    .F0(\Controller_inst.temp_buffer[315].sig_787.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[314].sig_788.FeedThruLUT ));
  Controller_inst_SLICE_930 \Controller_inst.SLICE_930 ( 
    .DI1(\Controller_inst.temp_buffer[312].sig_790.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[313].sig_789.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[312] ), 
    .D0(\Controller_inst.temp_buffer[313] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[313] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[312] ), 
    .F0(\Controller_inst.temp_buffer[313].sig_789.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[312].sig_790.FeedThruLUT ));
  Controller_inst_SLICE_932 \Controller_inst.SLICE_932 ( 
    .DI1(\Controller_inst.temp_buffer[310].sig_792.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[311].sig_791.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[310] ), 
    .D0(\Controller_inst.temp_buffer[311] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[311] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[310] ), 
    .F0(\Controller_inst.temp_buffer[311].sig_791.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[310].sig_792.FeedThruLUT ));
  Controller_inst_SLICE_934 \Controller_inst.SLICE_934 ( 
    .DI1(\Controller_inst.temp_buffer[308].sig_794.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[309].sig_793.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[308] ), 
    .D0(\Controller_inst.temp_buffer[309] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[309] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[308] ), 
    .F0(\Controller_inst.temp_buffer[309].sig_793.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[308].sig_794.FeedThruLUT ));
  Controller_inst_SLICE_936 \Controller_inst.SLICE_936 ( 
    .DI1(\Controller_inst.temp_buffer[306].sig_796.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[307].sig_795.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[306] ), 
    .D0(\Controller_inst.temp_buffer[307] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[307] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[306] ), 
    .F0(\Controller_inst.temp_buffer[307].sig_795.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[306].sig_796.FeedThruLUT ));
  Controller_inst_SLICE_938 \Controller_inst.SLICE_938 ( 
    .DI1(\Controller_inst.temp_buffer[304].sig_798.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[305].sig_797.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[304] ), 
    .D0(\Controller_inst.temp_buffer[305] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[305] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[304] ), 
    .F0(\Controller_inst.temp_buffer[305].sig_797.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[304].sig_798.FeedThruLUT ));
  Controller_inst_SLICE_940 \Controller_inst.SLICE_940 ( 
    .DI1(\Controller_inst.temp_buffer[302].sig_800.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[303].sig_799.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[302] ), 
    .D0(\Controller_inst.temp_buffer[303] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[303] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[302] ), 
    .F0(\Controller_inst.temp_buffer[303].sig_799.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[302].sig_800.FeedThruLUT ));
  Controller_inst_SLICE_942 \Controller_inst.SLICE_942 ( 
    .DI1(\Controller_inst.temp_buffer[300].sig_802.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[301].sig_801.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[300] ), 
    .C0(\Controller_inst.temp_buffer[301] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[301] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[300] ), 
    .F0(\Controller_inst.temp_buffer[301].sig_801.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[300].sig_802.FeedThruLUT ));
  Controller_inst_SLICE_944 \Controller_inst.SLICE_944 ( 
    .DI1(\Controller_inst.temp_buffer[298].sig_804.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[299].sig_803.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[298] ), 
    .C0(\Controller_inst.temp_buffer[299] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[299] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[298] ), 
    .F0(\Controller_inst.temp_buffer[299].sig_803.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[298].sig_804.FeedThruLUT ));
  Controller_inst_SLICE_946 \Controller_inst.SLICE_946 ( 
    .DI1(\Controller_inst.temp_buffer[296].sig_806.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[297].sig_805.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[296] ), 
    .C0(\Controller_inst.temp_buffer[297] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[297] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[296] ), 
    .F0(\Controller_inst.temp_buffer[297].sig_805.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[296].sig_806.FeedThruLUT ));
  Controller_inst_SLICE_948 \Controller_inst.SLICE_948 ( 
    .DI1(\Controller_inst.temp_buffer[294].sig_808.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[295].sig_807.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[294] ), 
    .D0(\Controller_inst.temp_buffer[295] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[295] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[294] ), 
    .F0(\Controller_inst.temp_buffer[295].sig_807.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[294].sig_808.FeedThruLUT ));
  Controller_inst_SLICE_950 \Controller_inst.SLICE_950 ( 
    .DI1(\Controller_inst.temp_buffer[292].sig_810.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[293].sig_809.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[292] ), 
    .C0(\Controller_inst.temp_buffer[293] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[293] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[292] ), 
    .F0(\Controller_inst.temp_buffer[293].sig_809.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[292].sig_810.FeedThruLUT ));
  Controller_inst_SLICE_952 \Controller_inst.SLICE_952 ( 
    .DI1(\Controller_inst.temp_buffer[290].sig_812.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[291].sig_811.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[290] ), 
    .D0(\Controller_inst.temp_buffer[291] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[291] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[290] ), 
    .F0(\Controller_inst.temp_buffer[291].sig_811.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[290].sig_812.FeedThruLUT ));
  Controller_inst_SLICE_954 \Controller_inst.SLICE_954 ( 
    .DI1(\Controller_inst.temp_buffer[288].sig_814.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[289].sig_813.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[288] ), 
    .D0(\Controller_inst.temp_buffer[289] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[289] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[288] ), 
    .F0(\Controller_inst.temp_buffer[289].sig_813.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[288].sig_814.FeedThruLUT ));
  Controller_inst_SLICE_956 \Controller_inst.SLICE_956 ( 
    .DI1(\Controller_inst.temp_buffer[286].sig_816.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[287].sig_815.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[286] ), 
    .D0(\Controller_inst.temp_buffer[287] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[287] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[286] ), 
    .F0(\Controller_inst.temp_buffer[287].sig_815.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[286].sig_816.FeedThruLUT ));
  Controller_inst_SLICE_958 \Controller_inst.SLICE_958 ( 
    .DI1(\Controller_inst.temp_buffer[284].sig_818.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[285].sig_817.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[284] ), 
    .D0(\Controller_inst.temp_buffer[285] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[285] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[284] ), 
    .F0(\Controller_inst.temp_buffer[285].sig_817.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[284].sig_818.FeedThruLUT ));
  Controller_inst_SLICE_960 \Controller_inst.SLICE_960 ( 
    .DI1(\Controller_inst.temp_buffer[282].sig_820.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[283].sig_819.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[282] ), 
    .D0(\Controller_inst.temp_buffer[283] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[283] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[282] ), 
    .F0(\Controller_inst.temp_buffer[283].sig_819.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[282].sig_820.FeedThruLUT ));
  Controller_inst_SLICE_962 \Controller_inst.SLICE_962 ( 
    .DI1(\Controller_inst.temp_buffer[280].sig_822.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[281].sig_821.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[280] ), 
    .C0(\Controller_inst.temp_buffer[281] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[281] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[280] ), 
    .F0(\Controller_inst.temp_buffer[281].sig_821.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[280].sig_822.FeedThruLUT ));
  Controller_inst_SLICE_964 \Controller_inst.SLICE_964 ( 
    .DI1(\Controller_inst.temp_buffer[278].sig_824.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[279].sig_823.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[278] ), 
    .D0(\Controller_inst.temp_buffer[279] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[279] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[278] ), 
    .F0(\Controller_inst.temp_buffer[279].sig_823.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[278].sig_824.FeedThruLUT ));
  Controller_inst_SLICE_966 \Controller_inst.SLICE_966 ( 
    .DI1(\Controller_inst.temp_buffer[276].sig_826.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[277].sig_825.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[276] ), 
    .D0(\Controller_inst.temp_buffer[277] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[277] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[276] ), 
    .F0(\Controller_inst.temp_buffer[277].sig_825.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[276].sig_826.FeedThruLUT ));
  Controller_inst_SLICE_968 \Controller_inst.SLICE_968 ( 
    .DI1(\Controller_inst.temp_buffer[274].sig_828.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[275].sig_827.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[274] ), 
    .D0(\Controller_inst.temp_buffer[275] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[275] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[274] ), 
    .F0(\Controller_inst.temp_buffer[275].sig_827.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[274].sig_828.FeedThruLUT ));
  Controller_inst_SLICE_970 \Controller_inst.SLICE_970 ( 
    .DI1(\Controller_inst.temp_buffer[272].sig_830.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[273].sig_829.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[272] ), 
    .D0(\Controller_inst.temp_buffer[273] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[273] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[272] ), 
    .F0(\Controller_inst.temp_buffer[273].sig_829.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[272].sig_830.FeedThruLUT ));
  Controller_inst_SLICE_972 \Controller_inst.SLICE_972 ( 
    .DI1(\Controller_inst.temp_buffer[270].sig_832.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[271].sig_831.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[270] ), 
    .D0(\Controller_inst.temp_buffer[271] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[271] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[270] ), 
    .F0(\Controller_inst.temp_buffer[271].sig_831.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[270].sig_832.FeedThruLUT ));
  Controller_inst_SLICE_974 \Controller_inst.SLICE_974 ( 
    .DI1(\Controller_inst.temp_buffer[268].sig_834.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[269].sig_833.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[268] ), 
    .C0(\Controller_inst.temp_buffer[269] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[269] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[268] ), 
    .F0(\Controller_inst.temp_buffer[269].sig_833.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[268].sig_834.FeedThruLUT ));
  Controller_inst_SLICE_976 \Controller_inst.SLICE_976 ( 
    .DI1(\Controller_inst.temp_buffer[266].sig_836.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[267].sig_835.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[266] ), 
    .C0(\Controller_inst.temp_buffer[267] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[267] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[266] ), 
    .F0(\Controller_inst.temp_buffer[267].sig_835.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[266].sig_836.FeedThruLUT ));
  Controller_inst_SLICE_978 \Controller_inst.SLICE_978 ( 
    .DI1(\Controller_inst.temp_buffer[264].sig_838.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[265].sig_837.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[264] ), 
    .D0(\Controller_inst.temp_buffer[265] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[265] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[264] ), 
    .F0(\Controller_inst.temp_buffer[265].sig_837.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[264].sig_838.FeedThruLUT ));
  Controller_inst_SLICE_980 \Controller_inst.SLICE_980 ( 
    .DI1(\Controller_inst.temp_buffer[262].sig_840.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[263].sig_839.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[262] ), 
    .D0(\Controller_inst.temp_buffer[263] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[263] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[262] ), 
    .F0(\Controller_inst.temp_buffer[263].sig_839.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[262].sig_840.FeedThruLUT ));
  Controller_inst_SLICE_982 \Controller_inst.SLICE_982 ( 
    .DI1(\Controller_inst.temp_buffer[260].sig_842.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[261].sig_841.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[260] ), 
    .D0(\Controller_inst.temp_buffer[261] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[261] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[260] ), 
    .F0(\Controller_inst.temp_buffer[261].sig_841.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[260].sig_842.FeedThruLUT ));
  Controller_inst_SLICE_984 \Controller_inst.SLICE_984 ( 
    .DI1(\Controller_inst.temp_buffer[258].sig_844.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[259].sig_843.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[258] ), 
    .D0(\Controller_inst.temp_buffer[259] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[259] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[258] ), 
    .F0(\Controller_inst.temp_buffer[259].sig_843.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[258].sig_844.FeedThruLUT ));
  Controller_inst_SLICE_986 \Controller_inst.SLICE_986 ( 
    .DI1(\Controller_inst.temp_buffer[256].sig_846.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[257].sig_845.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[256] ), 
    .D0(\Controller_inst.temp_buffer[257] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[257] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[256] ), 
    .F0(\Controller_inst.temp_buffer[257].sig_845.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[256].sig_846.FeedThruLUT ));
  Controller_inst_SLICE_988 \Controller_inst.SLICE_988 ( 
    .DI1(\Controller_inst.temp_buffer[254].sig_848.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[255].sig_847.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[254] ), 
    .C0(\Controller_inst.temp_buffer[255] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[255] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[254] ), 
    .F0(\Controller_inst.temp_buffer[255].sig_847.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[254].sig_848.FeedThruLUT ));
  Controller_inst_SLICE_990 \Controller_inst.SLICE_990 ( 
    .DI1(\Controller_inst.temp_buffer[252].sig_850.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[253].sig_849.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[252] ), 
    .D0(\Controller_inst.temp_buffer[253] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[253] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[252] ), 
    .F0(\Controller_inst.temp_buffer[253].sig_849.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[252].sig_850.FeedThruLUT ));
  Controller_inst_SLICE_992 \Controller_inst.SLICE_992 ( 
    .DI1(\Controller_inst.temp_buffer[250].sig_852.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[251].sig_851.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[250] ), 
    .C0(\Controller_inst.temp_buffer[251] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[251] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[250] ), 
    .F0(\Controller_inst.temp_buffer[251].sig_851.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[250].sig_852.FeedThruLUT ));
  Controller_inst_SLICE_994 \Controller_inst.SLICE_994 ( 
    .DI1(\Controller_inst.temp_buffer[248].sig_854.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[249].sig_853.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[248] ), 
    .D0(\Controller_inst.temp_buffer[249] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[249] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[248] ), 
    .F0(\Controller_inst.temp_buffer[249].sig_853.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[248].sig_854.FeedThruLUT ));
  Controller_inst_SLICE_996 \Controller_inst.SLICE_996 ( 
    .DI1(\Controller_inst.temp_buffer[246].sig_856.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[247].sig_855.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[246] ), 
    .D0(\Controller_inst.temp_buffer[247] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[247] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[246] ), 
    .F0(\Controller_inst.temp_buffer[247].sig_855.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[246].sig_856.FeedThruLUT ));
  Controller_inst_SLICE_998 \Controller_inst.SLICE_998 ( 
    .DI1(\Controller_inst.temp_buffer[244].sig_858.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[245].sig_857.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[244] ), 
    .D0(\Controller_inst.temp_buffer[245] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[245] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[244] ), 
    .F0(\Controller_inst.temp_buffer[245].sig_857.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[244].sig_858.FeedThruLUT ));
  Controller_inst_SLICE_1000 \Controller_inst.SLICE_1000 ( 
    .DI1(\Controller_inst.temp_buffer[242].sig_860.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[243].sig_859.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[242] ), 
    .C0(\Controller_inst.temp_buffer[243] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[243] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[242] ), 
    .F0(\Controller_inst.temp_buffer[243].sig_859.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[242].sig_860.FeedThruLUT ));
  Controller_inst_SLICE_1002 \Controller_inst.SLICE_1002 ( 
    .DI1(\Controller_inst.temp_buffer[240].sig_862.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[241].sig_861.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[240] ), 
    .D0(\Controller_inst.temp_buffer[241] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[241] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[240] ), 
    .F0(\Controller_inst.temp_buffer[241].sig_861.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[240].sig_862.FeedThruLUT ));
  Controller_inst_SLICE_1004 \Controller_inst.SLICE_1004 ( 
    .DI1(\Controller_inst.temp_buffer[238].sig_864.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[239].sig_863.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[238] ), 
    .C0(\Controller_inst.temp_buffer[239] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[239] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[238] ), 
    .F0(\Controller_inst.temp_buffer[239].sig_863.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[238].sig_864.FeedThruLUT ));
  Controller_inst_SLICE_1006 \Controller_inst.SLICE_1006 ( 
    .DI1(\Controller_inst.temp_buffer[236].sig_866.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[237].sig_865.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[236] ), 
    .D0(\Controller_inst.temp_buffer[237] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[237] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[236] ), 
    .F0(\Controller_inst.temp_buffer[237].sig_865.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[236].sig_866.FeedThruLUT ));
  Controller_inst_SLICE_1008 \Controller_inst.SLICE_1008 ( 
    .DI1(\Controller_inst.temp_buffer[234].sig_868.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[235].sig_867.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[234] ), 
    .D0(\Controller_inst.temp_buffer[235] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[235] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[234] ), 
    .F0(\Controller_inst.temp_buffer[235].sig_867.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[234].sig_868.FeedThruLUT ));
  Controller_inst_SLICE_1010 \Controller_inst.SLICE_1010 ( 
    .DI1(\Controller_inst.temp_buffer[232].sig_870.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[233].sig_869.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[232] ), 
    .D0(\Controller_inst.temp_buffer[233] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[233] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[232] ), 
    .F0(\Controller_inst.temp_buffer[233].sig_869.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[232].sig_870.FeedThruLUT ));
  Controller_inst_SLICE_1012 \Controller_inst.SLICE_1012 ( 
    .DI1(\Controller_inst.temp_buffer[230].sig_872.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[231].sig_871.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[230] ), 
    .D0(\Controller_inst.temp_buffer[231] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[231] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[230] ), 
    .F0(\Controller_inst.temp_buffer[231].sig_871.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[230].sig_872.FeedThruLUT ));
  Controller_inst_SLICE_1014 \Controller_inst.SLICE_1014 ( 
    .DI1(\Controller_inst.temp_buffer[228].sig_874.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[229].sig_873.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[228] ), 
    .D0(\Controller_inst.temp_buffer[229] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[229] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[228] ), 
    .F0(\Controller_inst.temp_buffer[229].sig_873.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[228].sig_874.FeedThruLUT ));
  Controller_inst_SLICE_1016 \Controller_inst.SLICE_1016 ( 
    .DI1(\Controller_inst.temp_buffer[226].sig_876.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[227].sig_875.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[226] ), 
    .D0(\Controller_inst.temp_buffer[227] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[227] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[226] ), 
    .F0(\Controller_inst.temp_buffer[227].sig_875.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[226].sig_876.FeedThruLUT ));
  Controller_inst_SLICE_1018 \Controller_inst.SLICE_1018 ( 
    .DI1(\Controller_inst.temp_buffer[224].sig_878.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[225].sig_877.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[224] ), 
    .D0(\Controller_inst.temp_buffer[225] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[225] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[224] ), 
    .F0(\Controller_inst.temp_buffer[225].sig_877.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[224].sig_878.FeedThruLUT ));
  Controller_inst_SLICE_1020 \Controller_inst.SLICE_1020 ( 
    .DI1(\Controller_inst.temp_buffer[222].sig_880.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[223].sig_879.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[222] ), 
    .D0(\Controller_inst.temp_buffer[223] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[223] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[222] ), 
    .F0(\Controller_inst.temp_buffer[223].sig_879.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[222].sig_880.FeedThruLUT ));
  Controller_inst_SLICE_1022 \Controller_inst.SLICE_1022 ( 
    .DI1(\Controller_inst.temp_buffer[220].sig_882.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[221].sig_881.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[220] ), 
    .D0(\Controller_inst.temp_buffer[221] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[221] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[220] ), 
    .F0(\Controller_inst.temp_buffer[221].sig_881.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[220].sig_882.FeedThruLUT ));
  Controller_inst_SLICE_1024 \Controller_inst.SLICE_1024 ( 
    .DI1(\Controller_inst.temp_buffer[218].sig_884.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[219].sig_883.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[218] ), 
    .D0(\Controller_inst.temp_buffer[219] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[219] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[218] ), 
    .F0(\Controller_inst.temp_buffer[219].sig_883.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[218].sig_884.FeedThruLUT ));
  Controller_inst_SLICE_1026 \Controller_inst.SLICE_1026 ( 
    .DI1(\Controller_inst.temp_buffer[216].sig_886.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[217].sig_885.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[216] ), 
    .D0(\Controller_inst.temp_buffer[217] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[217] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[216] ), 
    .F0(\Controller_inst.temp_buffer[217].sig_885.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[216].sig_886.FeedThruLUT ));
  Controller_inst_SLICE_1028 \Controller_inst.SLICE_1028 ( 
    .DI1(\Controller_inst.temp_buffer[214].sig_888.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[215].sig_887.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[214] ), 
    .D0(\Controller_inst.temp_buffer[215] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[215] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[214] ), 
    .F0(\Controller_inst.temp_buffer[215].sig_887.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[214].sig_888.FeedThruLUT ));
  Controller_inst_SLICE_1030 \Controller_inst.SLICE_1030 ( 
    .DI1(\Controller_inst.temp_buffer[212].sig_890.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[213].sig_889.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[212] ), 
    .D0(\Controller_inst.temp_buffer[213] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[213] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[212] ), 
    .F0(\Controller_inst.temp_buffer[213].sig_889.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[212].sig_890.FeedThruLUT ));
  Controller_inst_SLICE_1032 \Controller_inst.SLICE_1032 ( 
    .DI1(\Controller_inst.temp_buffer[210].sig_892.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[211].sig_891.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[210] ), 
    .D0(\Controller_inst.temp_buffer[211] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[211] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[210] ), 
    .F0(\Controller_inst.temp_buffer[211].sig_891.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[210].sig_892.FeedThruLUT ));
  Controller_inst_SLICE_1034 \Controller_inst.SLICE_1034 ( 
    .DI1(\Controller_inst.temp_buffer[208].sig_894.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[209].sig_893.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[208] ), 
    .D0(\Controller_inst.temp_buffer[209] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[209] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[208] ), 
    .F0(\Controller_inst.temp_buffer[209].sig_893.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[208].sig_894.FeedThruLUT ));
  Controller_inst_SLICE_1036 \Controller_inst.SLICE_1036 ( 
    .DI1(\Controller_inst.temp_buffer[206].sig_896.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[207].sig_895.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[206] ), 
    .D0(\Controller_inst.temp_buffer[207] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[207] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[206] ), 
    .F0(\Controller_inst.temp_buffer[207].sig_895.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[206].sig_896.FeedThruLUT ));
  Controller_inst_SLICE_1038 \Controller_inst.SLICE_1038 ( 
    .DI1(\Controller_inst.temp_buffer[204].sig_898.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[205].sig_897.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[204] ), 
    .D0(\Controller_inst.temp_buffer[205] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[205] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[204] ), 
    .F0(\Controller_inst.temp_buffer[205].sig_897.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[204].sig_898.FeedThruLUT ));
  Controller_inst_SLICE_1040 \Controller_inst.SLICE_1040 ( 
    .DI1(\Controller_inst.temp_buffer[202].sig_900.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[203].sig_899.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[202] ), 
    .D0(\Controller_inst.temp_buffer[203] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[203] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[202] ), 
    .F0(\Controller_inst.temp_buffer[203].sig_899.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[202].sig_900.FeedThruLUT ));
  Controller_inst_SLICE_1042 \Controller_inst.SLICE_1042 ( 
    .DI1(\Controller_inst.temp_buffer[200].sig_902.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[201].sig_901.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[200] ), 
    .D0(\Controller_inst.temp_buffer[201] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[201] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[200] ), 
    .F0(\Controller_inst.temp_buffer[201].sig_901.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[200].sig_902.FeedThruLUT ));
  Controller_inst_SLICE_1044 \Controller_inst.SLICE_1044 ( 
    .DI1(\Controller_inst.temp_buffer[198].sig_904.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[199].sig_903.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[198] ), 
    .D0(\Controller_inst.temp_buffer[199] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[199] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[198] ), 
    .F0(\Controller_inst.temp_buffer[199].sig_903.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[198].sig_904.FeedThruLUT ));
  Controller_inst_SLICE_1046 \Controller_inst.SLICE_1046 ( 
    .DI1(\Controller_inst.temp_buffer[196].sig_906.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[197].sig_905.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[196] ), 
    .C0(\Controller_inst.temp_buffer[197] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[197] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[196] ), 
    .F0(\Controller_inst.temp_buffer[197].sig_905.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[196].sig_906.FeedThruLUT ));
  Controller_inst_SLICE_1048 \Controller_inst.SLICE_1048 ( 
    .DI1(\Controller_inst.temp_buffer[194].sig_908.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[195].sig_907.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[194] ), 
    .D0(\Controller_inst.temp_buffer[195] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[195] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[194] ), 
    .F0(\Controller_inst.temp_buffer[195].sig_907.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[194].sig_908.FeedThruLUT ));
  Controller_inst_SLICE_1050 \Controller_inst.SLICE_1050 ( 
    .DI1(\Controller_inst.temp_buffer[192].sig_910.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[193].sig_909.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[192] ), 
    .D0(\Controller_inst.temp_buffer[193] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[193] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[192] ), 
    .F0(\Controller_inst.temp_buffer[193].sig_909.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[192].sig_910.FeedThruLUT ));
  Controller_inst_SLICE_1052 \Controller_inst.SLICE_1052 ( 
    .DI1(\Controller_inst.temp_buffer[190].sig_912.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[191].sig_911.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[190] ), 
    .D0(\Controller_inst.temp_buffer[191] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[191] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[190] ), 
    .F0(\Controller_inst.temp_buffer[191].sig_911.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[190].sig_912.FeedThruLUT ));
  Controller_inst_SLICE_1054 \Controller_inst.SLICE_1054 ( 
    .DI1(\Controller_inst.temp_buffer[188].sig_914.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[189].sig_913.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[188] ), 
    .D0(\Controller_inst.temp_buffer[189] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[189] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[188] ), 
    .F0(\Controller_inst.temp_buffer[189].sig_913.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[188].sig_914.FeedThruLUT ));
  Controller_inst_SLICE_1056 \Controller_inst.SLICE_1056 ( 
    .DI1(\Controller_inst.temp_buffer[186].sig_916.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[187].sig_915.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[186] ), 
    .D0(\Controller_inst.temp_buffer[187] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[187] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[186] ), 
    .F0(\Controller_inst.temp_buffer[187].sig_915.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[186].sig_916.FeedThruLUT ));
  Controller_inst_SLICE_1058 \Controller_inst.SLICE_1058 ( 
    .DI1(\Controller_inst.temp_buffer[184].sig_918.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[185].sig_917.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[184] ), 
    .D0(\Controller_inst.temp_buffer[185] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[185] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[184] ), 
    .F0(\Controller_inst.temp_buffer[185].sig_917.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[184].sig_918.FeedThruLUT ));
  Controller_inst_SLICE_1060 \Controller_inst.SLICE_1060 ( 
    .DI1(\Controller_inst.temp_buffer[182].sig_920.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[183].sig_919.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[182] ), 
    .D0(\Controller_inst.temp_buffer[183] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[183] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[182] ), 
    .F0(\Controller_inst.temp_buffer[183].sig_919.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[182].sig_920.FeedThruLUT ));
  Controller_inst_SLICE_1062 \Controller_inst.SLICE_1062 ( 
    .DI1(\Controller_inst.temp_buffer[180].sig_922.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[181].sig_921.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[180] ), 
    .D0(\Controller_inst.temp_buffer[181] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[181] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[180] ), 
    .F0(\Controller_inst.temp_buffer[181].sig_921.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[180].sig_922.FeedThruLUT ));
  Controller_inst_SLICE_1064 \Controller_inst.SLICE_1064 ( 
    .DI1(\Controller_inst.temp_buffer[178].sig_924.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[179].sig_923.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[178] ), 
    .C0(\Controller_inst.temp_buffer[179] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[179] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[178] ), 
    .F0(\Controller_inst.temp_buffer[179].sig_923.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[178].sig_924.FeedThruLUT ));
  Controller_inst_SLICE_1066 \Controller_inst.SLICE_1066 ( 
    .DI1(\Controller_inst.temp_buffer[176].sig_926.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[177].sig_925.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[176] ), 
    .D0(\Controller_inst.temp_buffer[177] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[177] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[176] ), 
    .F0(\Controller_inst.temp_buffer[177].sig_925.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[176].sig_926.FeedThruLUT ));
  Controller_inst_SLICE_1068 \Controller_inst.SLICE_1068 ( 
    .DI1(\Controller_inst.temp_buffer[174].sig_928.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[175].sig_927.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[174] ), 
    .D0(\Controller_inst.temp_buffer[175] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[175] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[174] ), 
    .F0(\Controller_inst.temp_buffer[175].sig_927.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[174].sig_928.FeedThruLUT ));
  Controller_inst_SLICE_1070 \Controller_inst.SLICE_1070 ( 
    .DI1(\Controller_inst.temp_buffer[172].sig_930.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[173].sig_929.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[172] ), 
    .D0(\Controller_inst.temp_buffer[173] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[173] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[172] ), 
    .F0(\Controller_inst.temp_buffer[173].sig_929.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[172].sig_930.FeedThruLUT ));
  Controller_inst_SLICE_1072 \Controller_inst.SLICE_1072 ( 
    .DI1(\Controller_inst.temp_buffer[170].sig_932.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[171].sig_931.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[170] ), 
    .D0(\Controller_inst.temp_buffer[171] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[171] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[170] ), 
    .F0(\Controller_inst.temp_buffer[171].sig_931.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[170].sig_932.FeedThruLUT ));
  Controller_inst_SLICE_1074 \Controller_inst.SLICE_1074 ( 
    .DI1(\Controller_inst.temp_buffer[168].sig_934.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[169].sig_933.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[168] ), 
    .D0(\Controller_inst.temp_buffer[169] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[169] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[168] ), 
    .F0(\Controller_inst.temp_buffer[169].sig_933.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[168].sig_934.FeedThruLUT ));
  Controller_inst_SLICE_1076 \Controller_inst.SLICE_1076 ( 
    .DI1(\Controller_inst.temp_buffer[166].sig_936.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[167].sig_935.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[166] ), 
    .D0(\Controller_inst.temp_buffer[167] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[167] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[166] ), 
    .F0(\Controller_inst.temp_buffer[167].sig_935.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[166].sig_936.FeedThruLUT ));
  Controller_inst_SLICE_1078 \Controller_inst.SLICE_1078 ( 
    .DI1(\Controller_inst.temp_buffer[164].sig_938.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[165].sig_937.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[164] ), 
    .D0(\Controller_inst.temp_buffer[165] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[165] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[164] ), 
    .F0(\Controller_inst.temp_buffer[165].sig_937.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[164].sig_938.FeedThruLUT ));
  Controller_inst_SLICE_1080 \Controller_inst.SLICE_1080 ( 
    .DI1(\Controller_inst.temp_buffer[162].sig_940.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[163].sig_939.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[162] ), 
    .C0(\Controller_inst.temp_buffer[163] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[163] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[162] ), 
    .F0(\Controller_inst.temp_buffer[163].sig_939.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[162].sig_940.FeedThruLUT ));
  Controller_inst_SLICE_1082 \Controller_inst.SLICE_1082 ( 
    .DI1(\Controller_inst.temp_buffer[160].sig_942.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[161].sig_941.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[160] ), 
    .D0(\Controller_inst.temp_buffer[161] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[161] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[160] ), 
    .F0(\Controller_inst.temp_buffer[161].sig_941.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[160].sig_942.FeedThruLUT ));
  Controller_inst_SLICE_1084 \Controller_inst.SLICE_1084 ( 
    .DI1(\Controller_inst.temp_buffer[158].sig_944.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[159].sig_943.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[158] ), 
    .D0(\Controller_inst.temp_buffer[159] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[159] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[158] ), 
    .F0(\Controller_inst.temp_buffer[159].sig_943.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[158].sig_944.FeedThruLUT ));
  Controller_inst_SLICE_1086 \Controller_inst.SLICE_1086 ( 
    .DI1(\Controller_inst.int_STM32_TX_DV.sig_1026.FeedThruLUT ), 
    .DI0(\Controller_inst.n9526 ), .D1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.n16231 ), .C0(\stm32_state[0] ), 
    .A0(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_DV ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .F0(\Controller_inst.n9526 ), 
    .F1(\Controller_inst.int_STM32_TX_DV.sig_1026.FeedThruLUT ));
  Controller_inst_SLICE_1088 \Controller_inst.SLICE_1088 ( 
    .DI1(\Controller_inst.temp_buffer[38].sig_947.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[39].sig_945.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[38] ), 
    .D0(\Controller_inst.temp_buffer[39] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[39] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[38] ), 
    .F0(\Controller_inst.temp_buffer[39].sig_945.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[38].sig_947.FeedThruLUT ));
  Controller_inst_SLICE_1091 \Controller_inst.SLICE_1091 ( 
    .DI1(\Controller_inst.temp_buffer[110].sig_950.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[111].sig_948.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[110] ), 
    .D0(\Controller_inst.temp_buffer[111] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[111] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[110] ), 
    .F0(\Controller_inst.temp_buffer[111].sig_948.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[110].sig_950.FeedThruLUT ));
  Controller_inst_SLICE_1092 \Controller_inst.SLICE_1092 ( 
    .DI1(\Controller_inst.temp_buffer[36].sig_951.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[37].sig_949.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[36] ), 
    .D0(\Controller_inst.temp_buffer[37] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[37] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[36] ), 
    .F0(\Controller_inst.temp_buffer[37].sig_949.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[36].sig_951.FeedThruLUT ));
  Controller_inst_SLICE_1095 \Controller_inst.SLICE_1095 ( 
    .DI1(\Controller_inst.temp_buffer[108].sig_954.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[109].sig_952.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[108] ), 
    .D0(\Controller_inst.temp_buffer[109] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[109] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[108] ), 
    .F0(\Controller_inst.temp_buffer[109].sig_952.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[108].sig_954.FeedThruLUT ));
  Controller_inst_SLICE_1096 \Controller_inst.SLICE_1096 ( 
    .DI1(\Controller_inst.temp_buffer[34].sig_955.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[35].sig_953.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[34] ), 
    .D0(\Controller_inst.temp_buffer[35] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[35] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[34] ), 
    .F0(\Controller_inst.temp_buffer[35].sig_953.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[34].sig_955.FeedThruLUT ));
  Controller_inst_SLICE_1099 \Controller_inst.SLICE_1099 ( 
    .DI1(\Controller_inst.temp_buffer[106].sig_958.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[107].sig_956.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[106] ), 
    .D0(\Controller_inst.temp_buffer[107] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[107] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[106] ), 
    .F0(\Controller_inst.temp_buffer[107].sig_956.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[106].sig_958.FeedThruLUT ));
  Controller_inst_SLICE_1100 \Controller_inst.SLICE_1100 ( 
    .DI1(\Controller_inst.temp_buffer[32].sig_959.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[33].sig_957.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[32] ), 
    .D0(\Controller_inst.temp_buffer[33] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[33] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[32] ), 
    .F0(\Controller_inst.temp_buffer[33].sig_957.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[32].sig_959.FeedThruLUT ));
  Controller_inst_SLICE_1103 \Controller_inst.SLICE_1103 ( 
    .DI1(\Controller_inst.temp_buffer[104].sig_962.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[105].sig_960.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[104] ), 
    .D0(\Controller_inst.temp_buffer[105] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[105] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[104] ), 
    .F0(\Controller_inst.temp_buffer[105].sig_960.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[104].sig_962.FeedThruLUT ));
  Controller_inst_SLICE_1104 \Controller_inst.SLICE_1104 ( 
    .DI1(\Controller_inst.temp_buffer[30].sig_963.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[31].sig_961.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[30] ), 
    .D0(\Controller_inst.temp_buffer[31] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[31] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[30] ), 
    .F0(\Controller_inst.temp_buffer[31].sig_961.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[30].sig_963.FeedThruLUT ));
  Controller_inst_SLICE_1107 \Controller_inst.SLICE_1107 ( 
    .DI1(\Controller_inst.temp_buffer[102].sig_966.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[103].sig_964.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[102] ), 
    .D0(\Controller_inst.temp_buffer[103] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[103] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[102] ), 
    .F0(\Controller_inst.temp_buffer[103].sig_964.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[102].sig_966.FeedThruLUT ));
  Controller_inst_SLICE_1108 \Controller_inst.SLICE_1108 ( 
    .DI1(\Controller_inst.temp_buffer[28].sig_967.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[29].sig_965.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[28] ), 
    .D0(\Controller_inst.temp_buffer[29] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[29] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[28] ), 
    .F0(\Controller_inst.temp_buffer[29].sig_965.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[28].sig_967.FeedThruLUT ));
  Controller_inst_SLICE_1111 \Controller_inst.SLICE_1111 ( 
    .DI1(\Controller_inst.temp_buffer[100].sig_970.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[101].sig_968.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[100] ), 
    .D0(\Controller_inst.temp_buffer[101] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[101] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[100] ), 
    .F0(\Controller_inst.temp_buffer[101].sig_968.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[100].sig_970.FeedThruLUT ));
  Controller_inst_SLICE_1112 \Controller_inst.SLICE_1112 ( 
    .DI1(\Controller_inst.temp_buffer[26].sig_971.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[27].sig_969.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[26] ), 
    .D0(\Controller_inst.temp_buffer[27] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[27] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[26] ), 
    .F0(\Controller_inst.temp_buffer[27].sig_969.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[26].sig_971.FeedThruLUT ));
  Controller_inst_SLICE_1115 \Controller_inst.SLICE_1115 ( 
    .DI1(\Controller_inst.temp_buffer[98].sig_974.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[99].sig_972.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[98] ), 
    .C0(\Controller_inst.temp_buffer[99] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[99] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[98] ), 
    .F0(\Controller_inst.temp_buffer[99].sig_972.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[98].sig_974.FeedThruLUT ));
  Controller_inst_SLICE_1116 \Controller_inst.SLICE_1116 ( 
    .DI1(\Controller_inst.temp_buffer[24].sig_975.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[25].sig_973.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[24] ), 
    .D0(\Controller_inst.temp_buffer[25] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[25] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[24] ), 
    .F0(\Controller_inst.temp_buffer[25].sig_973.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[24].sig_975.FeedThruLUT ));
  Controller_inst_SLICE_1119 \Controller_inst.SLICE_1119 ( 
    .DI1(\Controller_inst.temp_buffer[96].sig_978.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[97].sig_976.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[96] ), 
    .D0(\Controller_inst.temp_buffer[97] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[97] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[96] ), 
    .F0(\Controller_inst.temp_buffer[97].sig_976.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[96].sig_978.FeedThruLUT ));
  Controller_inst_SLICE_1120 \Controller_inst.SLICE_1120 ( 
    .DI1(\Controller_inst.temp_buffer[22].sig_979.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[23].sig_977.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[22] ), 
    .D0(\Controller_inst.temp_buffer[23] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[23] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[22] ), 
    .F0(\Controller_inst.temp_buffer[23].sig_977.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[22].sig_979.FeedThruLUT ));
  Controller_inst_SLICE_1123 \Controller_inst.SLICE_1123 ( 
    .DI1(\Controller_inst.temp_buffer[94].sig_982.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[95].sig_980.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[94] ), 
    .D0(\Controller_inst.temp_buffer[95] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[95] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[94] ), 
    .F0(\Controller_inst.temp_buffer[95].sig_980.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[94].sig_982.FeedThruLUT ));
  Controller_inst_SLICE_1124 \Controller_inst.SLICE_1124 ( 
    .DI1(\Controller_inst.temp_buffer[20].sig_983.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[21].sig_981.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[20] ), 
    .D0(\Controller_inst.temp_buffer[21] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[21] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[20] ), 
    .F0(\Controller_inst.temp_buffer[21].sig_981.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[20].sig_983.FeedThruLUT ));
  Controller_inst_SLICE_1127 \Controller_inst.SLICE_1127 ( 
    .DI1(\Controller_inst.temp_buffer[92].sig_986.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[93].sig_984.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[92] ), 
    .D0(\Controller_inst.temp_buffer[93] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[93] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[92] ), 
    .F0(\Controller_inst.temp_buffer[93].sig_984.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[92].sig_986.FeedThruLUT ));
  Controller_inst_SLICE_1128 \Controller_inst.SLICE_1128 ( 
    .DI1(\Controller_inst.temp_buffer[18].sig_987.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[19].sig_985.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[18] ), 
    .D0(\Controller_inst.temp_buffer[19] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[19] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[18] ), 
    .F0(\Controller_inst.temp_buffer[19].sig_985.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[18].sig_987.FeedThruLUT ));
  Controller_inst_SLICE_1131 \Controller_inst.SLICE_1131 ( 
    .DI1(\Controller_inst.temp_buffer[90].sig_990.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[91].sig_988.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[90] ), 
    .D0(\Controller_inst.temp_buffer[91] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[91] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[90] ), 
    .F0(\Controller_inst.temp_buffer[91].sig_988.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[90].sig_990.FeedThruLUT ));
  Controller_inst_SLICE_1132 \Controller_inst.SLICE_1132 ( 
    .DI1(\Controller_inst.temp_buffer[16].sig_991.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[17].sig_989.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[16] ), 
    .D0(\Controller_inst.temp_buffer[17] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[17] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[16] ), 
    .F0(\Controller_inst.temp_buffer[17].sig_989.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[16].sig_991.FeedThruLUT ));
  Controller_inst_SLICE_1135 \Controller_inst.SLICE_1135 ( 
    .DI1(\Controller_inst.temp_buffer[88].sig_994.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[89].sig_992.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[88] ), 
    .D0(\Controller_inst.temp_buffer[89] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[89] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[88] ), 
    .F0(\Controller_inst.temp_buffer[89].sig_992.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[88].sig_994.FeedThruLUT ));
  Controller_inst_SLICE_1136 \Controller_inst.SLICE_1136 ( 
    .DI1(\Controller_inst.temp_buffer[14].sig_995.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[15].sig_993.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[14] ), 
    .D0(\Controller_inst.temp_buffer[15] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[15] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[14] ), 
    .F0(\Controller_inst.temp_buffer[15].sig_993.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[14].sig_995.FeedThruLUT ));
  Controller_inst_SLICE_1139 \Controller_inst.SLICE_1139 ( 
    .DI1(\Controller_inst.temp_buffer[86].sig_998.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[87].sig_996.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[86] ), 
    .D0(\Controller_inst.temp_buffer[87] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[87] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[86] ), 
    .F0(\Controller_inst.temp_buffer[87].sig_996.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[86].sig_998.FeedThruLUT ));
  Controller_inst_SLICE_1140 \Controller_inst.SLICE_1140 ( 
    .DI1(\Controller_inst.temp_buffer[12].sig_999.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[13].sig_997.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[12] ), 
    .D0(\Controller_inst.temp_buffer[13] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[13] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[12] ), 
    .F0(\Controller_inst.temp_buffer[13].sig_997.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[12].sig_999.FeedThruLUT ));
  Controller_inst_SLICE_1143 \Controller_inst.SLICE_1143 ( 
    .DI1(\Controller_inst.temp_buffer[84].sig_1002.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[85].sig_1000.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[84] ), 
    .D0(\Controller_inst.temp_buffer[85] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[85] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[84] ), 
    .F0(\Controller_inst.temp_buffer[85].sig_1000.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[84].sig_1002.FeedThruLUT ));
  Controller_inst_SLICE_1144 \Controller_inst.SLICE_1144 ( 
    .DI1(\Controller_inst.temp_buffer[10].sig_1003.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[11].sig_1001.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[10] ), 
    .D0(\Controller_inst.temp_buffer[11] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[11] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[10] ), 
    .F0(\Controller_inst.temp_buffer[11].sig_1001.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[10].sig_1003.FeedThruLUT ));
  Controller_inst_SLICE_1148 \Controller_inst.SLICE_1148 ( 
    .DI1(\Controller_inst.temp_buffer[82].sig_1006.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[83].sig_1004.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[82] ), 
    .C0(\Controller_inst.temp_buffer[83] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[83] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[82] ), 
    .F0(\Controller_inst.temp_buffer[83].sig_1004.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[82].sig_1006.FeedThruLUT ));
  Controller_inst_SLICE_1149 \Controller_inst.SLICE_1149 ( 
    .DI0(\Controller_inst.temp_buffer[9].sig_1005.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[9] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[9] ), 
    .F0(\Controller_inst.temp_buffer[9].sig_1005.FeedThruLUT ));
  Controller_inst_SLICE_1151 \Controller_inst.SLICE_1151 ( 
    .DI0(\Controller_inst.temp_buffer[8].sig_1007.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[8] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[8] ), 
    .F0(\Controller_inst.temp_buffer[8].sig_1007.FeedThruLUT ));
  Controller_inst_SLICE_1152 \Controller_inst.SLICE_1152 ( 
    .DI1(\Controller_inst.temp_buffer[80].sig_1010.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[81].sig_1008.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[80] ), 
    .D0(\Controller_inst.temp_buffer[81] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[81] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[80] ), 
    .F0(\Controller_inst.temp_buffer[81].sig_1008.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[80].sig_1010.FeedThruLUT ));
  Controller_inst_SLICE_1153 \Controller_inst.SLICE_1153 ( 
    .DI1(\Controller_inst.temp_buffer[6].sig_1011.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[7].sig_1009.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[6] ), 
    .D0(\Controller_inst.temp_buffer[7] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[7] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[6] ), 
    .F0(\Controller_inst.temp_buffer[7].sig_1009.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[6].sig_1011.FeedThruLUT ));
  Controller_inst_SLICE_1157 \Controller_inst.SLICE_1157 ( 
    .DI1(\Controller_inst.temp_buffer[78].sig_1014.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[79].sig_1012.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[78] ), 
    .D0(\Controller_inst.temp_buffer[79] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[79] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[78] ), 
    .F0(\Controller_inst.temp_buffer[79].sig_1012.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[78].sig_1014.FeedThruLUT ));
  Controller_inst_SLICE_1158 \Controller_inst.SLICE_1158 ( 
    .DI0(\Controller_inst.temp_buffer[5].sig_1013.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[5] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[5] ), 
    .F0(\Controller_inst.temp_buffer[5].sig_1013.FeedThruLUT ));
  Controller_inst_SLICE_1160 \Controller_inst.SLICE_1160 ( 
    .DI0(\Controller_inst.temp_buffer[4].sig_1015.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[4] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[4] ), 
    .F0(\Controller_inst.temp_buffer[4].sig_1015.FeedThruLUT ));
  Controller_inst_SLICE_1161 \Controller_inst.SLICE_1161 ( 
    .DI1(\Controller_inst.temp_buffer[76].sig_1018.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[77].sig_1016.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[76] ), 
    .C0(\Controller_inst.temp_buffer[77] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[77] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[76] ), 
    .F0(\Controller_inst.temp_buffer[77].sig_1016.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[76].sig_1018.FeedThruLUT ));
  Controller_inst_SLICE_1162 \Controller_inst.SLICE_1162 ( 
    .DI1(\Controller_inst.temp_buffer[2].sig_1019.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[3].sig_1017.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[2] ), 
    .D0(\Controller_inst.temp_buffer[3] ), .CE(\Controller_inst.n5421 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[3] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[2] ), 
    .F0(\Controller_inst.temp_buffer[3].sig_1017.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[2].sig_1019.FeedThruLUT ));
  Controller_inst_SLICE_1166 \Controller_inst.SLICE_1166 ( 
    .DI0(\Controller_inst.temp_buffer[75].sig_1020.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[75] ), .CE(\Controller_inst.n5421 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[75] ), 
    .F0(\Controller_inst.temp_buffer[75].sig_1020.FeedThruLUT ));
  Controller_inst_SLICE_1171 \Controller_inst.SLICE_1171 ( 
    .DI0(\Controller_inst.n11300 ), .D0(\Controller_inst.rhd_index[3] ), 
    .C0(\Controller_inst.rhd_index[2] ), .B0(\Controller_inst.rhd_index[1] ), 
    .A0(\Controller_inst.rhd_index[0] ), .CE(\Controller_inst.n5429 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD_TX_Byte[10] ), .F0(\Controller_inst.n11300 ));
  Controller_inst_SLICE_1172 \Controller_inst.SLICE_1172 ( 
    .DI1(\Controller_inst.n15 ), 
    .DI0(\Controller_inst.rhd_index[3].sig_1024.FeedThruLUT ), 
    .D1(\Controller_inst.rhd_index[2] ), .C1(\Controller_inst.rhd_index[1] ), 
    .B1(\Controller_inst.rhd_index[0] ), .A1(\Controller_inst.rhd_index[3] ), 
    .D0(\Controller_inst.rhd_index[3] ), .CE(\Controller_inst.n5429 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD_TX_Byte[11] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[15] ), 
    .F0(\Controller_inst.rhd_index[3].sig_1024.FeedThruLUT ), 
    .F1(\Controller_inst.n15 ));
  Controller_inst_SLICE_1176 \Controller_inst.SLICE_1176 ( 
    .DI1(\Controller_inst.n167[2] ), .DI0(\Controller_inst.n167[1] ), 
    .D1(\Controller_inst.n133[2] ), .C1(n7053), .D0(\Controller_inst.n133[1] ), 
    .B0(n7053), .CE(\Controller_inst.n3 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[1] ), 
    .Q1(\Controller_inst.full_cycle_count[2] ), .F0(\Controller_inst.n167[1] ), 
    .F1(\Controller_inst.n167[2] ));
  Controller_inst_SLICE_1178 \Controller_inst.SLICE_1178 ( 
    .DI1(\Controller_inst.n167[4] ), .DI0(\Controller_inst.n167[3] ), 
    .D1(\Controller_inst.n133[4] ), .C1(n7053), .D0(\Controller_inst.n133[3] ), 
    .B0(n7053), .CE(\Controller_inst.n3 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[3] ), 
    .Q1(\Controller_inst.full_cycle_count[4] ), .F0(\Controller_inst.n167[3] ), 
    .F1(\Controller_inst.n167[4] ));
  Controller_inst_SLICE_1180 \Controller_inst.SLICE_1180 ( 
    .DI1(\Controller_inst.n167[6] ), .DI0(\Controller_inst.n167[5] ), 
    .D1(\Controller_inst.n133[6] ), .C1(n7053), .D0(\Controller_inst.n133[5] ), 
    .B0(n7053), .CE(\Controller_inst.n3 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[5] ), 
    .Q1(\Controller_inst.full_cycle_count[6] ), .F0(\Controller_inst.n167[5] ), 
    .F1(\Controller_inst.n167[6] ));
  Controller_inst_SLICE_1182 \Controller_inst.SLICE_1182 ( 
    .DI1(\Controller_inst.n167[8] ), .DI0(\Controller_inst.n167[7] ), 
    .D1(\Controller_inst.n133[8] ), .C1(n7053), .D0(\Controller_inst.n133[7] ), 
    .B0(n7053), .CE(\Controller_inst.n3 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[7] ), 
    .Q1(\Controller_inst.full_cycle_count[8] ), .F0(\Controller_inst.n167[7] ), 
    .F1(\Controller_inst.n167[8] ));
  Controller_inst_SLICE_1184 \Controller_inst.SLICE_1184 ( 
    .DI1(\Controller_inst.n167[10] ), .DI0(\Controller_inst.n167[9] ), 
    .D1(\Controller_inst.n133[10] ), .C1(n7053), 
    .D0(\Controller_inst.n133[9] ), .B0(n7053), .CE(\Controller_inst.n3 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[9] ), 
    .Q1(\Controller_inst.full_cycle_count[10] ), 
    .F0(\Controller_inst.n167[9] ), .F1(\Controller_inst.n167[10] ));
  Controller_inst_SLICE_1186 \Controller_inst.SLICE_1186 ( 
    .DI1(\Controller_inst.n167[12] ), .DI0(\Controller_inst.n167[11] ), 
    .D1(\Controller_inst.n133[12] ), .C1(n7053), 
    .D0(\Controller_inst.n133[11] ), .B0(n7053), .CE(\Controller_inst.n3 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[11] ), 
    .Q1(\Controller_inst.full_cycle_count[12] ), 
    .F0(\Controller_inst.n167[11] ), .F1(\Controller_inst.n167[12] ));
  Controller_inst_SLICE_1188 \Controller_inst.SLICE_1188 ( 
    .DI1(\Controller_inst.n167[14] ), .DI0(\Controller_inst.n167[13] ), 
    .D1(\Controller_inst.n133[14] ), .C1(n7053), 
    .D0(\Controller_inst.n133[13] ), .B0(n7053), .CE(\Controller_inst.n3 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[13] ), 
    .Q1(\Controller_inst.full_cycle_count[14] ), 
    .F0(\Controller_inst.n167[13] ), .F1(\Controller_inst.n167[14] ));
  Controller_inst_SLICE_1190 \Controller_inst.SLICE_1190 ( 
    .DI1(\Controller_inst.n167[16] ), .DI0(\Controller_inst.n167[15] ), 
    .D1(\Controller_inst.n133[16] ), .C1(n7053), 
    .D0(\Controller_inst.n133[15] ), .B0(n7053), .CE(\Controller_inst.n3 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[15] ), 
    .Q1(\Controller_inst.full_cycle_count[16] ), 
    .F0(\Controller_inst.n167[15] ), .F1(\Controller_inst.n167[16] ));
  Controller_inst_SLICE_1192 \Controller_inst.SLICE_1192 ( 
    .DI1(\Controller_inst.n167[18] ), .DI0(\Controller_inst.n167[17] ), 
    .D1(\Controller_inst.n133[18] ), .C1(n7053), 
    .D0(\Controller_inst.n133[17] ), .B0(n7053), .CE(\Controller_inst.n3 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[17] ), 
    .Q1(\Controller_inst.full_cycle_count[18] ), 
    .F0(\Controller_inst.n167[17] ), .F1(\Controller_inst.n167[18] ));
  Controller_inst_SLICE_1194 \Controller_inst.SLICE_1194 ( 
    .DI1(\Controller_inst.n167[20] ), .DI0(\Controller_inst.n167[19] ), 
    .D1(\Controller_inst.n133[20] ), .C1(n7053), 
    .D0(\Controller_inst.n133[19] ), .B0(n7053), .CE(\Controller_inst.n3 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[19] ), 
    .Q1(\Controller_inst.full_cycle_count[20] ), 
    .F0(\Controller_inst.n167[19] ), .F1(\Controller_inst.n167[20] ));
  Controller_inst_SLICE_1196 \Controller_inst.SLICE_1196 ( 
    .DI1(\Controller_inst.n167[22] ), .DI0(\Controller_inst.n167[21] ), 
    .D1(\Controller_inst.n133[22] ), .C1(n7053), 
    .D0(\Controller_inst.n133[21] ), .B0(n7053), .CE(\Controller_inst.n3 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[21] ), 
    .Q1(\Controller_inst.full_cycle_count[22] ), 
    .F0(\Controller_inst.n167[21] ), .F1(\Controller_inst.n167[22] ));
  Controller_inst_SLICE_1198 \Controller_inst.SLICE_1198 ( 
    .DI1(\Controller_inst.n167[24] ), .DI0(\Controller_inst.n167[23] ), 
    .D1(\Controller_inst.n133[24] ), .C1(n7053), 
    .D0(\Controller_inst.n133[23] ), .B0(n7053), .CE(\Controller_inst.n3 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[23] ), 
    .Q1(\Controller_inst.full_cycle_count[24] ), 
    .F0(\Controller_inst.n167[23] ), .F1(\Controller_inst.n167[24] ));
  Controller_inst_SLICE_1200 \Controller_inst.SLICE_1200 ( 
    .DI1(\Controller_inst.n167[26] ), .DI0(\Controller_inst.n167[25] ), 
    .D1(\Controller_inst.n133[26] ), .C1(n7053), 
    .D0(\Controller_inst.n133[25] ), .B0(n7053), .CE(\Controller_inst.n3 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[25] ), 
    .Q1(\Controller_inst.full_cycle_count[26] ), 
    .F0(\Controller_inst.n167[25] ), .F1(\Controller_inst.n167[26] ));
  Controller_inst_SLICE_1202 \Controller_inst.SLICE_1202 ( 
    .DI1(\Controller_inst.n167[28] ), .DI0(\Controller_inst.n167[27] ), 
    .D1(\Controller_inst.n133[28] ), .C1(n7053), 
    .D0(\Controller_inst.n133[27] ), .B0(n7053), .CE(\Controller_inst.n3 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[27] ), 
    .Q1(\Controller_inst.full_cycle_count[28] ), 
    .F0(\Controller_inst.n167[27] ), .F1(\Controller_inst.n167[28] ));
  Controller_inst_SLICE_1205 \Controller_inst.SLICE_1205 ( 
    .DI1(\Controller_inst.n167[31] ), .DI0(\Controller_inst.n167[30] ), 
    .D1(\Controller_inst.n133[31] ), .C1(n7053), 
    .D0(\Controller_inst.n133[30] ), .B0(n7053), .CE(\Controller_inst.n3 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[30] ), 
    .Q1(\Controller_inst.full_cycle_count[31] ), 
    .F0(\Controller_inst.n167[30] ), .F1(\Controller_inst.n167[31] ));
  Controller_inst_SLICE_1208 \Controller_inst.SLICE_1208 ( 
    .DI1(\Controller_inst.n167_adj_2232[3] ), 
    .DI0(\Controller_inst.n167_adj_2232[2] ), 
    .D1(\Controller_inst.n133_adj_2231[3] ), .C1(n6997), 
    .D0(\Controller_inst.n133_adj_2231[2] ), .B0(n6997), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[2] ), .Q1(\Controller_inst.rhd_index[3] ), 
    .F0(\Controller_inst.n167_adj_2232[2] ), 
    .F1(\Controller_inst.n167_adj_2232[3] ));
  Controller_inst_SLICE_1210 \Controller_inst.SLICE_1210 ( 
    .DI1(\Controller_inst.n167_adj_2232[5] ), 
    .DI0(\Controller_inst.n167_adj_2232[4] ), 
    .D1(\Controller_inst.n133_adj_2231[5] ), .C1(n6997), 
    .D0(\Controller_inst.n133_adj_2231[4] ), .B0(n6997), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[4] ), .Q1(\Controller_inst.rhd_index[5] ), 
    .F0(\Controller_inst.n167_adj_2232[4] ), 
    .F1(\Controller_inst.n167_adj_2232[5] ));
  Controller_inst_SLICE_1212 \Controller_inst.SLICE_1212 ( 
    .DI1(\Controller_inst.n167_adj_2232[7] ), 
    .DI0(\Controller_inst.n167_adj_2232[6] ), 
    .C1(\Controller_inst.n133_adj_2231[7] ), .A1(n6997), 
    .D0(\Controller_inst.n133_adj_2231[6] ), .B0(n6997), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[6] ), 
    .Q1(\Controller_inst.rhd_index[7] ), 
    .F0(\Controller_inst.n167_adj_2232[6] ), 
    .F1(\Controller_inst.n167_adj_2232[7] ));
  Controller_inst_SLICE_1214 \Controller_inst.SLICE_1214 ( 
    .DI1(\Controller_inst.n167_adj_2232[9] ), 
    .DI0(\Controller_inst.n167_adj_2232[8] ), 
    .D1(\Controller_inst.n133_adj_2231[9] ), .C1(n6997), .D0(n6997), 
    .C0(\Controller_inst.n133_adj_2231[8] ), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[8] ), 
    .Q1(\Controller_inst.rhd_index[9] ), 
    .F0(\Controller_inst.n167_adj_2232[8] ), 
    .F1(\Controller_inst.n167_adj_2232[9] ));
  Controller_inst_SLICE_1216 \Controller_inst.SLICE_1216 ( 
    .DI1(\Controller_inst.n167_adj_2232[11] ), 
    .DI0(\Controller_inst.n167_adj_2232[10] ), 
    .D1(\Controller_inst.n133_adj_2231[11] ), .C1(n6997), .D0(n6997), 
    .C0(\Controller_inst.n133_adj_2231[10] ), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[10] ), 
    .Q1(\Controller_inst.rhd_index[11] ), 
    .F0(\Controller_inst.n167_adj_2232[10] ), 
    .F1(\Controller_inst.n167_adj_2232[11] ));
  Controller_inst_SLICE_1218 \Controller_inst.SLICE_1218 ( 
    .DI1(\Controller_inst.n167_adj_2232[13] ), 
    .DI0(\Controller_inst.n167_adj_2232[12] ), 
    .D1(\Controller_inst.n133_adj_2231[13] ), .C1(n6997), 
    .D0(\Controller_inst.n133_adj_2231[12] ), .B0(n6997), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[12] ), 
    .Q1(\Controller_inst.rhd_index[13] ), 
    .F0(\Controller_inst.n167_adj_2232[12] ), 
    .F1(\Controller_inst.n167_adj_2232[13] ));
  Controller_inst_SLICE_1220 \Controller_inst.SLICE_1220 ( 
    .DI1(\Controller_inst.n167_adj_2232[16] ), 
    .DI0(\Controller_inst.n167_adj_2232[14] ), 
    .D1(\Controller_inst.n133_adj_2231[16] ), .C1(n6997), 
    .D0(\Controller_inst.n133_adj_2231[14] ), .B0(n6997), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[14] ), .Q1(\Controller_inst.rhd_index[16] ), 
    .F0(\Controller_inst.n167_adj_2232[14] ), 
    .F1(\Controller_inst.n167_adj_2232[16] ));
  Controller_inst_SLICE_1224 \Controller_inst.SLICE_1224 ( 
    .DI1(\Controller_inst.n167_adj_2232[19] ), 
    .DI0(\Controller_inst.n167_adj_2232[18] ), 
    .D1(\Controller_inst.n133_adj_2231[19] ), .C1(n6997), 
    .D0(\Controller_inst.n133_adj_2231[18] ), .B0(n6997), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[18] ), .Q1(\Controller_inst.rhd_index[19] ), 
    .F0(\Controller_inst.n167_adj_2232[18] ), 
    .F1(\Controller_inst.n167_adj_2232[19] ));
  Controller_inst_SLICE_1226 \Controller_inst.SLICE_1226 ( 
    .DI1(\Controller_inst.n167_adj_2232[21] ), 
    .DI0(\Controller_inst.n167_adj_2232[20] ), 
    .D1(\Controller_inst.n133_adj_2231[21] ), .C1(n6997), 
    .D0(\Controller_inst.n133_adj_2231[20] ), .B0(n6997), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[20] ), 
    .Q1(\Controller_inst.rhd_index[21] ), 
    .F0(\Controller_inst.n167_adj_2232[20] ), 
    .F1(\Controller_inst.n167_adj_2232[21] ));
  Controller_inst_SLICE_1228 \Controller_inst.SLICE_1228 ( 
    .DI1(\Controller_inst.n167_adj_2232[23] ), 
    .DI0(\Controller_inst.n167_adj_2232[22] ), 
    .C1(\Controller_inst.n133_adj_2231[23] ), .A1(n6997), 
    .D0(\Controller_inst.n133_adj_2231[22] ), .B0(n6997), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[22] ), 
    .Q1(\Controller_inst.rhd_index[23] ), 
    .F0(\Controller_inst.n167_adj_2232[22] ), 
    .F1(\Controller_inst.n167_adj_2232[23] ));
  Controller_inst_SLICE_1230 \Controller_inst.SLICE_1230 ( 
    .DI1(\Controller_inst.n167_adj_2232[25] ), 
    .DI0(\Controller_inst.n167_adj_2232[24] ), 
    .D1(\Controller_inst.n133_adj_2231[25] ), .C1(n6997), 
    .D0(\Controller_inst.n133_adj_2231[24] ), .B0(n6997), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[24] ), 
    .Q1(\Controller_inst.rhd_index[25] ), 
    .F0(\Controller_inst.n167_adj_2232[24] ), 
    .F1(\Controller_inst.n167_adj_2232[25] ));
  Controller_inst_SLICE_1232 \Controller_inst.SLICE_1232 ( 
    .DI1(\Controller_inst.n167_adj_2232[27] ), 
    .DI0(\Controller_inst.n167_adj_2232[26] ), 
    .D1(\Controller_inst.n133_adj_2231[27] ), .C1(n6997), 
    .D0(\Controller_inst.n133_adj_2231[26] ), .B0(n6997), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[26] ), 
    .Q1(\Controller_inst.rhd_index[27] ), 
    .F0(\Controller_inst.n167_adj_2232[26] ), 
    .F1(\Controller_inst.n167_adj_2232[27] ));
  Controller_inst_SLICE_1234 \Controller_inst.SLICE_1234 ( 
    .DI1(\Controller_inst.n167_adj_2232[29] ), 
    .DI0(\Controller_inst.n167_adj_2232[28] ), 
    .D1(\Controller_inst.n133_adj_2231[29] ), .C1(n6997), 
    .D0(\Controller_inst.n133_adj_2231[28] ), .B0(n6997), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[28] ), 
    .Q1(\Controller_inst.rhd_index[29] ), 
    .F0(\Controller_inst.n167_adj_2232[28] ), 
    .F1(\Controller_inst.n167_adj_2232[29] ));
  Controller_inst_SLICE_1236 \Controller_inst.SLICE_1236 ( 
    .DI1(\Controller_inst.n167_adj_2232[31] ), 
    .DI0(\Controller_inst.n167_adj_2232[30] ), 
    .D1(\Controller_inst.n133_adj_2231[31] ), .C1(n6997), 
    .D0(\Controller_inst.n133_adj_2231[30] ), .B0(n6997), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[30] ), 
    .Q1(\Controller_inst.rhd_index[31] ), 
    .F0(\Controller_inst.n167_adj_2232[30] ), 
    .F1(\Controller_inst.n167_adj_2232[31] ));
  Controller_inst_SLICE_1238 \Controller_inst.SLICE_1238 ( 
    .DI1(\Controller_inst.n167_adj_2234[2] ), 
    .DI0(\Controller_inst.n167_adj_2234[1] ), 
    .D1(\Controller_inst.n133_adj_2233[2] ), .C1(n1228), 
    .D0(\Controller_inst.n133_adj_2233[1] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[1] ), 
    .Q1(\Controller_inst.stm32_counter[2] ), 
    .F0(\Controller_inst.n167_adj_2234[1] ), 
    .F1(\Controller_inst.n167_adj_2234[2] ));
  Controller_inst_SLICE_1240 \Controller_inst.SLICE_1240 ( 
    .DI1(\Controller_inst.n167_adj_2234[5] ), 
    .DI0(\Controller_inst.n167_adj_2234[3] ), 
    .D1(\Controller_inst.n133_adj_2233[5] ), .C1(n1228), 
    .D0(\Controller_inst.n133_adj_2233[3] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[3] ), 
    .Q1(\Controller_inst.stm32_counter[5] ), 
    .F0(\Controller_inst.n167_adj_2234[3] ), 
    .F1(\Controller_inst.n167_adj_2234[5] ));
  Controller_inst_SLICE_1241 \Controller_inst.SLICE_1241 ( 
    .DI0(\Controller_inst.n167_adj_2234[4] ), 
    .D0(\Controller_inst.n133_adj_2233[4] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.n28_adj_2224 ), 
    .F0(\Controller_inst.n167_adj_2234[4] ));
  Controller_inst_SLICE_1243 \Controller_inst.SLICE_1243 ( 
    .DI1(\Controller_inst.n167_adj_2234[7] ), 
    .DI0(\Controller_inst.n167_adj_2234[6] ), .C1(n1228), 
    .B1(\Controller_inst.n133_adj_2233[7] ), 
    .D0(\Controller_inst.n133_adj_2233[6] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[6] ), 
    .Q1(\Controller_inst.stm32_counter[7] ), 
    .F0(\Controller_inst.n167_adj_2234[6] ), 
    .F1(\Controller_inst.n167_adj_2234[7] ));
  Controller_inst_SLICE_1245 \Controller_inst.SLICE_1245 ( 
    .DI1(\Controller_inst.n167_adj_2234[9] ), 
    .DI0(\Controller_inst.n167_adj_2234[8] ), 
    .D1(\Controller_inst.n133_adj_2233[9] ), .C1(n1228), 
    .D0(\Controller_inst.n133_adj_2233[8] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[8] ), 
    .Q1(\Controller_inst.stm32_counter[9] ), 
    .F0(\Controller_inst.n167_adj_2234[8] ), 
    .F1(\Controller_inst.n167_adj_2234[9] ));
  Controller_inst_SLICE_1247 \Controller_inst.SLICE_1247 ( 
    .DI1(\Controller_inst.n167_adj_2234[11] ), 
    .DI0(\Controller_inst.n167_adj_2234[10] ), 
    .D1(\Controller_inst.n133_adj_2233[11] ), .C1(n1228), 
    .D0(\Controller_inst.n133_adj_2233[10] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[10] ), 
    .Q1(\Controller_inst.stm32_counter[11] ), 
    .F0(\Controller_inst.n167_adj_2234[10] ), 
    .F1(\Controller_inst.n167_adj_2234[11] ));
  Controller_inst_SLICE_1249 \Controller_inst.SLICE_1249 ( 
    .DI1(\Controller_inst.n167_adj_2234[13] ), 
    .DI0(\Controller_inst.n167_adj_2234[12] ), 
    .D1(\Controller_inst.n133_adj_2233[13] ), .C1(n1228), 
    .D0(\Controller_inst.n133_adj_2233[12] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[12] ), 
    .Q1(\Controller_inst.stm32_counter[13] ), 
    .F0(\Controller_inst.n167_adj_2234[12] ), 
    .F1(\Controller_inst.n167_adj_2234[13] ));
  Controller_inst_SLICE_1251 \Controller_inst.SLICE_1251 ( 
    .DI1(\Controller_inst.n167_adj_2234[15] ), 
    .DI0(\Controller_inst.n167_adj_2234[14] ), .D1(n1228), 
    .C1(\Controller_inst.n133_adj_2233[15] ), 
    .D0(\Controller_inst.n133_adj_2233[14] ), .C0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[14] ), 
    .Q1(\Controller_inst.stm32_counter[15] ), 
    .F0(\Controller_inst.n167_adj_2234[14] ), 
    .F1(\Controller_inst.n167_adj_2234[15] ));
  Controller_inst_SLICE_1253 \Controller_inst.SLICE_1253 ( 
    .DI1(\Controller_inst.n167_adj_2234[17] ), 
    .DI0(\Controller_inst.n167_adj_2234[16] ), 
    .D1(\Controller_inst.n133_adj_2233[17] ), .B1(n1228), 
    .C0(\Controller_inst.n133_adj_2233[16] ), .A0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[16] ), 
    .Q1(\Controller_inst.stm32_counter[17] ), 
    .F0(\Controller_inst.n167_adj_2234[16] ), 
    .F1(\Controller_inst.n167_adj_2234[17] ));
  Controller_inst_SLICE_1255 \Controller_inst.SLICE_1255 ( 
    .DI1(\Controller_inst.n167_adj_2234[19] ), 
    .DI0(\Controller_inst.n167_adj_2234[18] ), 
    .D1(\Controller_inst.n133_adj_2233[19] ), .B1(n1228), 
    .D0(\Controller_inst.n133_adj_2233[18] ), .C0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[18] ), 
    .Q1(\Controller_inst.stm32_counter[19] ), 
    .F0(\Controller_inst.n167_adj_2234[18] ), 
    .F1(\Controller_inst.n167_adj_2234[19] ));
  Controller_inst_SLICE_1257 \Controller_inst.SLICE_1257 ( 
    .DI1(\Controller_inst.n167_adj_2234[21] ), 
    .DI0(\Controller_inst.n167_adj_2234[20] ), 
    .D1(\Controller_inst.n133_adj_2233[21] ), .C1(n1228), 
    .D0(\Controller_inst.n133_adj_2233[20] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[20] ), 
    .Q1(\Controller_inst.stm32_counter[21] ), 
    .F0(\Controller_inst.n167_adj_2234[20] ), 
    .F1(\Controller_inst.n167_adj_2234[21] ));
  Controller_inst_SLICE_1259 \Controller_inst.SLICE_1259 ( 
    .DI1(\Controller_inst.n167_adj_2234[23] ), 
    .DI0(\Controller_inst.n167_adj_2234[22] ), 
    .D1(\Controller_inst.n133_adj_2233[23] ), .C1(n1228), 
    .D0(\Controller_inst.n133_adj_2233[22] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[22] ), 
    .Q1(\Controller_inst.stm32_counter[23] ), 
    .F0(\Controller_inst.n167_adj_2234[22] ), 
    .F1(\Controller_inst.n167_adj_2234[23] ));
  Controller_inst_SLICE_1261 \Controller_inst.SLICE_1261 ( 
    .DI1(\Controller_inst.n167_adj_2234[25] ), 
    .DI0(\Controller_inst.n167_adj_2234[24] ), 
    .D1(\Controller_inst.n133_adj_2233[25] ), .C1(n1228), 
    .D0(\Controller_inst.n133_adj_2233[24] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[24] ), 
    .Q1(\Controller_inst.stm32_counter[25] ), 
    .F0(\Controller_inst.n167_adj_2234[24] ), 
    .F1(\Controller_inst.n167_adj_2234[25] ));
  Controller_inst_SLICE_1263 \Controller_inst.SLICE_1263 ( 
    .DI1(\Controller_inst.n167_adj_2234[27] ), 
    .DI0(\Controller_inst.n167_adj_2234[26] ), 
    .D1(\Controller_inst.n133_adj_2233[27] ), .C1(n1228), 
    .D0(\Controller_inst.n133_adj_2233[26] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[26] ), 
    .Q1(\Controller_inst.stm32_counter[27] ), 
    .F0(\Controller_inst.n167_adj_2234[26] ), 
    .F1(\Controller_inst.n167_adj_2234[27] ));
  Controller_inst_SLICE_1265 \Controller_inst.SLICE_1265 ( 
    .DI1(\Controller_inst.n167_adj_2234[29] ), 
    .DI0(\Controller_inst.n167_adj_2234[28] ), 
    .D1(\Controller_inst.n133_adj_2233[29] ), .C1(n1228), 
    .D0(\Controller_inst.n133_adj_2233[28] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[28] ), 
    .Q1(\Controller_inst.stm32_counter[29] ), 
    .F0(\Controller_inst.n167_adj_2234[28] ), 
    .F1(\Controller_inst.n167_adj_2234[29] ));
  Controller_inst_SLICE_1267 \Controller_inst.SLICE_1267 ( 
    .DI1(\Controller_inst.n167_adj_2234[31] ), 
    .DI0(\Controller_inst.n167_adj_2234[30] ), 
    .D1(\Controller_inst.n133_adj_2233[31] ), .C1(n1228), 
    .D0(\Controller_inst.n133_adj_2233[30] ), .B0(n1228), 
    .CE(\Controller_inst.n5423 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[30] ), 
    .Q1(\Controller_inst.stm32_counter[31] ), 
    .F0(\Controller_inst.n167_adj_2234[30] ), 
    .F1(\Controller_inst.n167_adj_2234[31] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1273 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1273 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[4] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[5] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.n47[5] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n47[6] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n8763 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[5] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[4] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1275 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1275 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[2] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[3] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.n47[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n47[4] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n8763 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[2] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1277 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1277 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[0] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[1] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n47[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n47[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n8763 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[0] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1278 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1278 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n7643 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n7641 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n1547 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n7408 ), 
    .B1(\Controller_inst.n1626[0] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n8504 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n13 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n7641 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n7643 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1280 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1280 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[2] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[1] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[2] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n45[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n8754 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[2] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1282 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1282 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[4] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[3] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[4] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[3] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n8754 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[4] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1284 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1284 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[6] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[5] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[6] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[5] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n8754 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[6] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1286 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1286 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[8] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[7] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[8] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[7] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n8754 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[7] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[8] ));
  Controller_inst_SLICE_1289 \Controller_inst.SLICE_1289 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[0].sig_1025.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[0] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[0] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[0].sig_1025.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1291 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1291 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9508 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9510 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[4] ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[3] ), 
    .C0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14239 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9510 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9508 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1292 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1292 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9504 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9506 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[6] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[5] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14239 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9506 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9504 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1296 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1296 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9500 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9502 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[8] ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[7] ), 
    .C0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14239 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9502 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9500 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1298 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1298 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_1271[10] )
    , .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9498 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[10] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[9] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14239 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9498 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_1271[10] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1300 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1300 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1210 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[511] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19230 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15869 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8735 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(int_STM32_SPI_MOSI), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1210 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1301 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1301 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_1027.FeedThruLUT )
    , .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), .Q0(int_STM32_SPI_Clk), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_1027.FeedThruLUT )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1302 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1302 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n10326 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n1934 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n10326 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1303 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1303 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9514 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9489 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[1] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[0] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14239 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9489 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9514 ));
  Controller_inst_SLICE_1305 \Controller_inst.SLICE_1305 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[511].sig_1028.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[511] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[511] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[511].sig_1028.FeedThruLUT ));
  Controller_inst_SLICE_1306 \Controller_inst.SLICE_1306 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[510].sig_1029.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[510] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[510] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[510].sig_1029.FeedThruLUT ));
  Controller_inst_SLICE_1307 \Controller_inst.SLICE_1307 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[508].sig_1031.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[509].sig_1030.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[508] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[509] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[509] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[508] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[509].sig_1030.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[508].sig_1031.FeedThruLUT ));
  Controller_inst_SLICE_1309 \Controller_inst.SLICE_1309 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[506].sig_1033.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[507].sig_1032.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[506] ), 
    .B0(\Controller_inst.int_STM32_TX_Byte[507] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[507] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[506] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[507].sig_1032.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[506].sig_1033.FeedThruLUT ));
  Controller_inst_SLICE_1311 \Controller_inst.SLICE_1311 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[504].sig_1035.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[505].sig_1034.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[504] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[505] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[505] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[504] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[505].sig_1034.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[504].sig_1035.FeedThruLUT ));
  Controller_inst_SLICE_1313 \Controller_inst.SLICE_1313 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[502].sig_1037.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[503].sig_1036.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[502] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[503] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[503] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[502] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[503].sig_1036.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[502].sig_1037.FeedThruLUT ));
  Controller_inst_SLICE_1315 \Controller_inst.SLICE_1315 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[500].sig_1039.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[501].sig_1038.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[500] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[501] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[501] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[500] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[501].sig_1038.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[500].sig_1039.FeedThruLUT ));
  Controller_inst_SLICE_1317 \Controller_inst.SLICE_1317 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[498].sig_1041.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[499].sig_1040.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[498] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[499] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[499] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[498] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[499].sig_1040.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[498].sig_1041.FeedThruLUT ));
  Controller_inst_SLICE_1319 \Controller_inst.SLICE_1319 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[496].sig_1043.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[497].sig_1042.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[496] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[497] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[497] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[496] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[497].sig_1042.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[496].sig_1043.FeedThruLUT ));
  Controller_inst_SLICE_1321 \Controller_inst.SLICE_1321 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[494].sig_1045.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[495].sig_1044.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[494] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[495] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[495] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[494] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[495].sig_1044.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[494].sig_1045.FeedThruLUT ));
  Controller_inst_SLICE_1323 \Controller_inst.SLICE_1323 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[492].sig_1047.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[493].sig_1046.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[492] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[493] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[493] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[492] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[493].sig_1046.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[492].sig_1047.FeedThruLUT ));
  Controller_inst_SLICE_1325 \Controller_inst.SLICE_1325 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[490].sig_1049.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[491].sig_1048.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[490] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[491] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[491] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[490] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[491].sig_1048.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[490].sig_1049.FeedThruLUT ));
  Controller_inst_SLICE_1327 \Controller_inst.SLICE_1327 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[488].sig_1051.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[489].sig_1050.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[488] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[489] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[489] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[488] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[489].sig_1050.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[488].sig_1051.FeedThruLUT ));
  Controller_inst_SLICE_1329 \Controller_inst.SLICE_1329 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[486].sig_1053.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[487].sig_1052.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[486] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[487] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[487] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[486] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[487].sig_1052.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[486].sig_1053.FeedThruLUT ));
  Controller_inst_SLICE_1331 \Controller_inst.SLICE_1331 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[484].sig_1055.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[485].sig_1054.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[484] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[485] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[485] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[484] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[485].sig_1054.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[484].sig_1055.FeedThruLUT ));
  Controller_inst_SLICE_1333 \Controller_inst.SLICE_1333 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[482].sig_1057.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[483].sig_1056.FeedThruLUT ), 
    .B1(\Controller_inst.int_STM32_TX_Byte[482] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[483] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[483] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[482] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[483].sig_1056.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[482].sig_1057.FeedThruLUT ));
  Controller_inst_SLICE_1335 \Controller_inst.SLICE_1335 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[480].sig_1059.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[481].sig_1058.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[480] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[481] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[481] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[480] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[481].sig_1058.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[480].sig_1059.FeedThruLUT ));
  Controller_inst_SLICE_1337 \Controller_inst.SLICE_1337 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[478].sig_1061.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[479].sig_1060.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[478] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[479] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[479] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[478] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[479].sig_1060.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[478].sig_1061.FeedThruLUT ));
  Controller_inst_SLICE_1339 \Controller_inst.SLICE_1339 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[476].sig_1063.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[477].sig_1062.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[476] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[477] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[477] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[476] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[477].sig_1062.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[476].sig_1063.FeedThruLUT ));
  Controller_inst_SLICE_1341 \Controller_inst.SLICE_1341 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[474].sig_1065.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[475].sig_1064.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[474] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[475] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[475] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[474] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[475].sig_1064.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[474].sig_1065.FeedThruLUT ));
  Controller_inst_SLICE_1343 \Controller_inst.SLICE_1343 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[472].sig_1067.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[473].sig_1066.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[472] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[473] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[473] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[472] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[473].sig_1066.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[472].sig_1067.FeedThruLUT ));
  Controller_inst_SLICE_1345 \Controller_inst.SLICE_1345 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[470].sig_1069.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[471].sig_1068.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[470] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[471] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[471] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[470] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[471].sig_1068.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[470].sig_1069.FeedThruLUT ));
  Controller_inst_SLICE_1347 \Controller_inst.SLICE_1347 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[468].sig_1071.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[469].sig_1070.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[468] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[469] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[469] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[468] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[469].sig_1070.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[468].sig_1071.FeedThruLUT ));
  Controller_inst_SLICE_1349 \Controller_inst.SLICE_1349 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[466].sig_1073.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[467].sig_1072.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[466] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[467] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[467] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[466] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[467].sig_1072.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[466].sig_1073.FeedThruLUT ));
  Controller_inst_SLICE_1351 \Controller_inst.SLICE_1351 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[464].sig_1075.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[465].sig_1074.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[464] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[465] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[465] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[464] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[465].sig_1074.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[464].sig_1075.FeedThruLUT ));
  Controller_inst_SLICE_1353 \Controller_inst.SLICE_1353 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[462].sig_1077.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[463].sig_1076.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[462] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[463] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[463] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[462] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[463].sig_1076.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[462].sig_1077.FeedThruLUT ));
  Controller_inst_SLICE_1355 \Controller_inst.SLICE_1355 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[460].sig_1079.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[461].sig_1078.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[460] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[461] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[461] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[460] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[461].sig_1078.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[460].sig_1079.FeedThruLUT ));
  Controller_inst_SLICE_1357 \Controller_inst.SLICE_1357 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[458].sig_1081.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[459].sig_1080.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[458] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[459] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[459] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[458] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[459].sig_1080.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[458].sig_1081.FeedThruLUT ));
  Controller_inst_SLICE_1359 \Controller_inst.SLICE_1359 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[456].sig_1083.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[457].sig_1082.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[456] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[457] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[457] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[456] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[457].sig_1082.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[456].sig_1083.FeedThruLUT ));
  Controller_inst_SLICE_1361 \Controller_inst.SLICE_1361 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[454].sig_1085.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[455].sig_1084.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[454] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[455] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[455] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[454] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[455].sig_1084.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[454].sig_1085.FeedThruLUT ));
  Controller_inst_SLICE_1363 \Controller_inst.SLICE_1363 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[452].sig_1087.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[453].sig_1086.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[452] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[453] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[453] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[452] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[453].sig_1086.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[452].sig_1087.FeedThruLUT ));
  Controller_inst_SLICE_1365 \Controller_inst.SLICE_1365 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[450].sig_1089.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[451].sig_1088.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[450] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[451] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[451] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[450] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[451].sig_1088.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[450].sig_1089.FeedThruLUT ));
  Controller_inst_SLICE_1367 \Controller_inst.SLICE_1367 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[448].sig_1091.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[449].sig_1090.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[448] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[449] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[449] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[448] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[449].sig_1090.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[448].sig_1091.FeedThruLUT ));
  Controller_inst_SLICE_1369 \Controller_inst.SLICE_1369 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[446].sig_1093.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[447].sig_1092.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[446] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[447] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[447] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[446] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[447].sig_1092.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[446].sig_1093.FeedThruLUT ));
  Controller_inst_SLICE_1371 \Controller_inst.SLICE_1371 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[444].sig_1095.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[445].sig_1094.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[444] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[445] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[445] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[444] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[445].sig_1094.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[444].sig_1095.FeedThruLUT ));
  Controller_inst_SLICE_1373 \Controller_inst.SLICE_1373 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[442].sig_1097.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[443].sig_1096.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[442] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[443] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[443] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[442] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[443].sig_1096.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[442].sig_1097.FeedThruLUT ));
  Controller_inst_SLICE_1375 \Controller_inst.SLICE_1375 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[440].sig_1099.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[441].sig_1098.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[440] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[441] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[441] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[440] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[441].sig_1098.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[440].sig_1099.FeedThruLUT ));
  Controller_inst_SLICE_1377 \Controller_inst.SLICE_1377 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[438].sig_1101.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[439].sig_1100.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[438] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[439] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[439] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[438] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[439].sig_1100.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[438].sig_1101.FeedThruLUT ));
  Controller_inst_SLICE_1379 \Controller_inst.SLICE_1379 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[436].sig_1103.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[437].sig_1102.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[436] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[437] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[437] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[436] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[437].sig_1102.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[436].sig_1103.FeedThruLUT ));
  Controller_inst_SLICE_1381 \Controller_inst.SLICE_1381 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[434].sig_1105.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[435].sig_1104.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[434] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[435] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[435] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[434] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[435].sig_1104.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[434].sig_1105.FeedThruLUT ));
  Controller_inst_SLICE_1383 \Controller_inst.SLICE_1383 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[432].sig_1107.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[433].sig_1106.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[432] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[433] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[433] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[432] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[433].sig_1106.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[432].sig_1107.FeedThruLUT ));
  Controller_inst_SLICE_1385 \Controller_inst.SLICE_1385 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[430].sig_1109.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[431].sig_1108.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[430] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[431] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[431] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[430] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[431].sig_1108.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[430].sig_1109.FeedThruLUT ));
  Controller_inst_SLICE_1387 \Controller_inst.SLICE_1387 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[428].sig_1111.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[429].sig_1110.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[428] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[429] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[429] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[428] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[429].sig_1110.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[428].sig_1111.FeedThruLUT ));
  Controller_inst_SLICE_1389 \Controller_inst.SLICE_1389 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[426].sig_1113.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[427].sig_1112.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[426] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[427] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[427] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[426] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[427].sig_1112.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[426].sig_1113.FeedThruLUT ));
  Controller_inst_SLICE_1391 \Controller_inst.SLICE_1391 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[424].sig_1115.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[425].sig_1114.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[424] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[425] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[425] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[424] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[425].sig_1114.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[424].sig_1115.FeedThruLUT ));
  Controller_inst_SLICE_1393 \Controller_inst.SLICE_1393 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[422].sig_1117.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[423].sig_1116.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[422] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[423] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[423] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[422] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[423].sig_1116.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[422].sig_1117.FeedThruLUT ));
  Controller_inst_SLICE_1395 \Controller_inst.SLICE_1395 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[420].sig_1119.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[421].sig_1118.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[420] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[421] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[421] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[420] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[421].sig_1118.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[420].sig_1119.FeedThruLUT ));
  Controller_inst_SLICE_1397 \Controller_inst.SLICE_1397 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[418].sig_1121.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[419].sig_1120.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[418] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[419] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[419] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[418] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[419].sig_1120.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[418].sig_1121.FeedThruLUT ));
  Controller_inst_SLICE_1399 \Controller_inst.SLICE_1399 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[416].sig_1123.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[417].sig_1122.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[416] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[417] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[417] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[416] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[417].sig_1122.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[416].sig_1123.FeedThruLUT ));
  Controller_inst_SLICE_1401 \Controller_inst.SLICE_1401 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[414].sig_1125.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[415].sig_1124.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[414] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[415] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[415] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[414] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[415].sig_1124.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[414].sig_1125.FeedThruLUT ));
  Controller_inst_SLICE_1403 \Controller_inst.SLICE_1403 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[412].sig_1127.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[413].sig_1126.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[412] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[413] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[413] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[412] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[413].sig_1126.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[412].sig_1127.FeedThruLUT ));
  Controller_inst_SLICE_1405 \Controller_inst.SLICE_1405 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[410].sig_1129.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[411].sig_1128.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[410] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[411] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[411] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[410] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[411].sig_1128.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[410].sig_1129.FeedThruLUT ));
  Controller_inst_SLICE_1407 \Controller_inst.SLICE_1407 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[408].sig_1131.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[409].sig_1130.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[408] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[409] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[409] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[408] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[409].sig_1130.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[408].sig_1131.FeedThruLUT ));
  Controller_inst_SLICE_1409 \Controller_inst.SLICE_1409 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[406].sig_1133.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[407].sig_1132.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[406] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[407] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[407] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[406] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[407].sig_1132.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[406].sig_1133.FeedThruLUT ));
  Controller_inst_SLICE_1411 \Controller_inst.SLICE_1411 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[404].sig_1135.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[405].sig_1134.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[404] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[405] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[405] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[404] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[405].sig_1134.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[404].sig_1135.FeedThruLUT ));
  Controller_inst_SLICE_1413 \Controller_inst.SLICE_1413 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[402].sig_1137.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[403].sig_1136.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[402] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[403] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[403] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[402] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[403].sig_1136.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[402].sig_1137.FeedThruLUT ));
  Controller_inst_SLICE_1415 \Controller_inst.SLICE_1415 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[400].sig_1139.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[401].sig_1138.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[400] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[401] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[401] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[400] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[401].sig_1138.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[400].sig_1139.FeedThruLUT ));
  Controller_inst_SLICE_1417 \Controller_inst.SLICE_1417 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[398].sig_1141.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[399].sig_1140.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[398] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[399] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[399] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[398] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[399].sig_1140.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[398].sig_1141.FeedThruLUT ));
  Controller_inst_SLICE_1419 \Controller_inst.SLICE_1419 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[396].sig_1143.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[397].sig_1142.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[396] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[397] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[397] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[396] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[397].sig_1142.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[396].sig_1143.FeedThruLUT ));
  Controller_inst_SLICE_1421 \Controller_inst.SLICE_1421 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[394].sig_1145.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[395].sig_1144.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[394] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[395] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[395] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[394] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[395].sig_1144.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[394].sig_1145.FeedThruLUT ));
  Controller_inst_SLICE_1423 \Controller_inst.SLICE_1423 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[392].sig_1147.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[393].sig_1146.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[392] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[393] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[393] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[392] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[393].sig_1146.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[392].sig_1147.FeedThruLUT ));
  Controller_inst_SLICE_1425 \Controller_inst.SLICE_1425 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[390].sig_1149.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[391].sig_1148.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[390] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[391] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[391] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[390] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[391].sig_1148.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[390].sig_1149.FeedThruLUT ));
  Controller_inst_SLICE_1427 \Controller_inst.SLICE_1427 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[388].sig_1151.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[389].sig_1150.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[388] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[389] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[389] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[388] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[389].sig_1150.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[388].sig_1151.FeedThruLUT ));
  Controller_inst_SLICE_1429 \Controller_inst.SLICE_1429 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[386].sig_1153.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[387].sig_1152.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[386] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[387] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[387] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[386] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[387].sig_1152.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[386].sig_1153.FeedThruLUT ));
  Controller_inst_SLICE_1431 \Controller_inst.SLICE_1431 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[384].sig_1155.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[385].sig_1154.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[384] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[385] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[385] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[384] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[385].sig_1154.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[384].sig_1155.FeedThruLUT ));
  Controller_inst_SLICE_1433 \Controller_inst.SLICE_1433 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[382].sig_1157.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[383].sig_1156.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[382] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[383] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[383] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[382] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[383].sig_1156.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[382].sig_1157.FeedThruLUT ));
  Controller_inst_SLICE_1435 \Controller_inst.SLICE_1435 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[380].sig_1159.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[381].sig_1158.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[380] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[381] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[381] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[380] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[381].sig_1158.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[380].sig_1159.FeedThruLUT ));
  Controller_inst_SLICE_1437 \Controller_inst.SLICE_1437 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[378].sig_1161.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[379].sig_1160.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[378] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[379] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[379] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[378] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[379].sig_1160.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[378].sig_1161.FeedThruLUT ));
  Controller_inst_SLICE_1439 \Controller_inst.SLICE_1439 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[376].sig_1163.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[377].sig_1162.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[376] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[377] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[377] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[376] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[377].sig_1162.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[376].sig_1163.FeedThruLUT ));
  Controller_inst_SLICE_1441 \Controller_inst.SLICE_1441 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[374].sig_1165.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[375].sig_1164.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[374] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[375] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[375] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[374] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[375].sig_1164.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[374].sig_1165.FeedThruLUT ));
  Controller_inst_SLICE_1443 \Controller_inst.SLICE_1443 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[372].sig_1167.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[373].sig_1166.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[372] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[373] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[373] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[372] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[373].sig_1166.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[372].sig_1167.FeedThruLUT ));
  Controller_inst_SLICE_1445 \Controller_inst.SLICE_1445 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[370].sig_1169.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[371].sig_1168.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[370] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[371] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[371] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[370] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[371].sig_1168.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[370].sig_1169.FeedThruLUT ));
  Controller_inst_SLICE_1447 \Controller_inst.SLICE_1447 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[368].sig_1171.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[369].sig_1170.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[368] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[369] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[369] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[368] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[369].sig_1170.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[368].sig_1171.FeedThruLUT ));
  Controller_inst_SLICE_1449 \Controller_inst.SLICE_1449 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[366].sig_1173.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[367].sig_1172.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[366] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[367] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[367] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[366] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[367].sig_1172.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[366].sig_1173.FeedThruLUT ));
  Controller_inst_SLICE_1451 \Controller_inst.SLICE_1451 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[364].sig_1175.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[365].sig_1174.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[364] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[365] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[365] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[364] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[365].sig_1174.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[364].sig_1175.FeedThruLUT ));
  Controller_inst_SLICE_1453 \Controller_inst.SLICE_1453 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[362].sig_1177.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[363].sig_1176.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[362] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[363] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[363] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[362] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[363].sig_1176.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[362].sig_1177.FeedThruLUT ));
  Controller_inst_SLICE_1455 \Controller_inst.SLICE_1455 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[360].sig_1179.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[361].sig_1178.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[360] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[361] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[361] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[360] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[361].sig_1178.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[360].sig_1179.FeedThruLUT ));
  Controller_inst_SLICE_1457 \Controller_inst.SLICE_1457 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[358].sig_1181.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[359].sig_1180.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[358] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[359] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[359] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[358] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[359].sig_1180.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[358].sig_1181.FeedThruLUT ));
  Controller_inst_SLICE_1459 \Controller_inst.SLICE_1459 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[356].sig_1183.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[357].sig_1182.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[356] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[357] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[357] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[356] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[357].sig_1182.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[356].sig_1183.FeedThruLUT ));
  Controller_inst_SLICE_1461 \Controller_inst.SLICE_1461 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[354].sig_1185.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[355].sig_1184.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[354] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[355] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[355] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[354] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[355].sig_1184.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[354].sig_1185.FeedThruLUT ));
  Controller_inst_SLICE_1463 \Controller_inst.SLICE_1463 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[352].sig_1187.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[353].sig_1186.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[352] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[353] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[353] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[352] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[353].sig_1186.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[352].sig_1187.FeedThruLUT ));
  Controller_inst_SLICE_1465 \Controller_inst.SLICE_1465 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[350].sig_1189.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[351].sig_1188.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[350] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[351] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[351] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[350] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[351].sig_1188.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[350].sig_1189.FeedThruLUT ));
  Controller_inst_SLICE_1467 \Controller_inst.SLICE_1467 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[348].sig_1191.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[349].sig_1190.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[348] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[349] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[349] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[348] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[349].sig_1190.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[348].sig_1191.FeedThruLUT ));
  Controller_inst_SLICE_1469 \Controller_inst.SLICE_1469 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[346].sig_1193.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[347].sig_1192.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[346] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[347] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[347] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[346] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[347].sig_1192.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[346].sig_1193.FeedThruLUT ));
  Controller_inst_SLICE_1471 \Controller_inst.SLICE_1471 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[344].sig_1195.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[345].sig_1194.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[344] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[345] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[345] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[344] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[345].sig_1194.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[344].sig_1195.FeedThruLUT ));
  Controller_inst_SLICE_1473 \Controller_inst.SLICE_1473 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[342].sig_1197.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[343].sig_1196.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[342] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[343] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[343] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[342] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[343].sig_1196.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[342].sig_1197.FeedThruLUT ));
  Controller_inst_SLICE_1475 \Controller_inst.SLICE_1475 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[340].sig_1199.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[341].sig_1198.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[340] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[341] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[341] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[340] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[341].sig_1198.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[340].sig_1199.FeedThruLUT ));
  Controller_inst_SLICE_1477 \Controller_inst.SLICE_1477 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[338].sig_1201.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[339].sig_1200.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[338] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[339] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[339] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[338] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[339].sig_1200.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[338].sig_1201.FeedThruLUT ));
  Controller_inst_SLICE_1479 \Controller_inst.SLICE_1479 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[336].sig_1203.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[337].sig_1202.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[336] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[337] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[337] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[336] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[337].sig_1202.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[336].sig_1203.FeedThruLUT ));
  Controller_inst_SLICE_1481 \Controller_inst.SLICE_1481 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[334].sig_1205.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[335].sig_1204.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[334] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[335] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[335] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[334] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[335].sig_1204.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[334].sig_1205.FeedThruLUT ));
  Controller_inst_SLICE_1483 \Controller_inst.SLICE_1483 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[332].sig_1207.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[333].sig_1206.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[332] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[333] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[333] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[332] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[333].sig_1206.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[332].sig_1207.FeedThruLUT ));
  Controller_inst_SLICE_1485 \Controller_inst.SLICE_1485 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[330].sig_1209.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[331].sig_1208.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[330] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[331] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[331] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[330] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[331].sig_1208.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[330].sig_1209.FeedThruLUT ));
  Controller_inst_SLICE_1487 \Controller_inst.SLICE_1487 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[328].sig_1211.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[329].sig_1210.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[328] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[329] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[329] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[328] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[329].sig_1210.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[328].sig_1211.FeedThruLUT ));
  Controller_inst_SLICE_1489 \Controller_inst.SLICE_1489 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[326].sig_1213.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[327].sig_1212.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[326] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[327] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[327] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[326] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[327].sig_1212.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[326].sig_1213.FeedThruLUT ));
  Controller_inst_SLICE_1491 \Controller_inst.SLICE_1491 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[324].sig_1215.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[325].sig_1214.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[324] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[325] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[325] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[324] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[325].sig_1214.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[324].sig_1215.FeedThruLUT ));
  Controller_inst_SLICE_1493 \Controller_inst.SLICE_1493 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[322].sig_1217.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[323].sig_1216.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[322] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[323] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[323] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[322] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[323].sig_1216.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[322].sig_1217.FeedThruLUT ));
  Controller_inst_SLICE_1495 \Controller_inst.SLICE_1495 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[320].sig_1219.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[321].sig_1218.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[320] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[321] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[321] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[320] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[321].sig_1218.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[320].sig_1219.FeedThruLUT ));
  Controller_inst_SLICE_1497 \Controller_inst.SLICE_1497 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[319].sig_1220.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[319] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[319] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[319].sig_1220.FeedThruLUT ));
  Controller_inst_SLICE_1498 \Controller_inst.SLICE_1498 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[318].sig_1221.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[318] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[318] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[318].sig_1221.FeedThruLUT ));
  Controller_inst_SLICE_1499 \Controller_inst.SLICE_1499 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[317].sig_1222.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[317] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[317] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[317].sig_1222.FeedThruLUT ));
  Controller_inst_SLICE_1500 \Controller_inst.SLICE_1500 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[315].sig_1224.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[316].sig_1223.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[315] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[316] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[316] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[315] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[316].sig_1223.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[315].sig_1224.FeedThruLUT ));
  Controller_inst_SLICE_1502 \Controller_inst.SLICE_1502 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[313].sig_1226.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[314].sig_1225.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[313] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[314] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[314] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[313] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[314].sig_1225.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[313].sig_1226.FeedThruLUT ));
  Controller_inst_SLICE_1504 \Controller_inst.SLICE_1504 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[311].sig_1228.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[312].sig_1227.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[311] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[312] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[312] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[311] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[312].sig_1227.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[311].sig_1228.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1506 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1506 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count_1__N_1269[1] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1269[0] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count[0] ), 
    .B1(\Controller_inst.n14237 ), .A1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count[0] ), 
    .C0(\Controller_inst.n14237 ), .B0(\Controller_inst.int_STM32_TX_DV ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count[0] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1269[0] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count_1__N_1269[1] ));
  Controller_inst_SLICE_1507 \Controller_inst.SLICE_1507 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[309].sig_1230.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[310].sig_1229.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[309] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[310] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[310] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[309] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[310].sig_1229.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[309].sig_1230.FeedThruLUT ));
  Controller_inst_SLICE_1509 \Controller_inst.SLICE_1509 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[307].sig_1232.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[308].sig_1231.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[307] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[308] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[308] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[307] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[308].sig_1231.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[307].sig_1232.FeedThruLUT ));
  Controller_inst_SLICE_1511 \Controller_inst.SLICE_1511 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[305].sig_1234.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[306].sig_1233.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[305] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[306] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[306] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[305] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[306].sig_1233.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[305].sig_1234.FeedThruLUT ));
  Controller_inst_SLICE_1513 \Controller_inst.SLICE_1513 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[303].sig_1236.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[304].sig_1235.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[303] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[304] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[304] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[303] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[304].sig_1235.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[303].sig_1236.FeedThruLUT ));
  Controller_inst_SLICE_1515 \Controller_inst.SLICE_1515 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[301].sig_1238.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[302].sig_1237.FeedThruLUT ), 
    .B1(\Controller_inst.int_STM32_TX_Byte[301] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[302] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[302] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[301] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[302].sig_1237.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[301].sig_1238.FeedThruLUT ));
  Controller_inst_SLICE_1517 \Controller_inst.SLICE_1517 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[300].sig_1239.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[300] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[300] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[300].sig_1239.FeedThruLUT ));
  Controller_inst_SLICE_1518 \Controller_inst.SLICE_1518 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[299].sig_1240.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[299] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[299] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[299].sig_1240.FeedThruLUT ));
  Controller_inst_SLICE_1519 \Controller_inst.SLICE_1519 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[297].sig_1242.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[298].sig_1241.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[297] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[298] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[298] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[297] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[298].sig_1241.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[297].sig_1242.FeedThruLUT ));
  Controller_inst_SLICE_1521 \Controller_inst.SLICE_1521 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[295].sig_1244.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[296].sig_1243.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[295] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[296] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[296] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[295] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[296].sig_1243.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[295].sig_1244.FeedThruLUT ));
  Controller_inst_SLICE_1523 \Controller_inst.SLICE_1523 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[293].sig_1246.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[294].sig_1245.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[293] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[294] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[294] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[293] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[294].sig_1245.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[293].sig_1246.FeedThruLUT ));
  Controller_inst_SLICE_1525 \Controller_inst.SLICE_1525 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[292].sig_1247.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[292] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[292] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[292].sig_1247.FeedThruLUT ));
  Controller_inst_SLICE_1526 \Controller_inst.SLICE_1526 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[291].sig_1248.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[291] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[291] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[291].sig_1248.FeedThruLUT ));
  Controller_inst_SLICE_1527 \Controller_inst.SLICE_1527 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[289].sig_1250.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[290].sig_1249.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[289] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[290] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[290] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[289] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[290].sig_1249.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[289].sig_1250.FeedThruLUT ));
  Controller_inst_SLICE_1529 \Controller_inst.SLICE_1529 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[288].sig_1251.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[288] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[288] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[288].sig_1251.FeedThruLUT ));
  Controller_inst_SLICE_1530 \Controller_inst.SLICE_1530 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[287].sig_1252.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[287] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[287] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[287].sig_1252.FeedThruLUT ));
  Controller_inst_SLICE_1531 \Controller_inst.SLICE_1531 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[285].sig_1254.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[286].sig_1253.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[285] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[286] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[286] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[285] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[286].sig_1253.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[285].sig_1254.FeedThruLUT ));
  Controller_inst_SLICE_1533 \Controller_inst.SLICE_1533 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[284].sig_1255.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[284] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[284] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[284].sig_1255.FeedThruLUT ));
  Controller_inst_SLICE_1534 \Controller_inst.SLICE_1534 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[283].sig_1256.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[283] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[283] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[283].sig_1256.FeedThruLUT ));
  Controller_inst_SLICE_1535 \Controller_inst.SLICE_1535 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[281].sig_1258.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[282].sig_1257.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[281] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[282] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[282] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[281] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[282].sig_1257.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[281].sig_1258.FeedThruLUT ));
  Controller_inst_SLICE_1537 \Controller_inst.SLICE_1537 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[279].sig_1260.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[280].sig_1259.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[279] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[280] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[280] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[279] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[280].sig_1259.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[279].sig_1260.FeedThruLUT ));
  Controller_inst_SLICE_1539 \Controller_inst.SLICE_1539 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[277].sig_1262.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[278].sig_1261.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[277] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[278] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[278] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[277] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[278].sig_1261.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[277].sig_1262.FeedThruLUT ));
  Controller_inst_SLICE_1541 \Controller_inst.SLICE_1541 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[275].sig_1264.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[276].sig_1263.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[275] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[276] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[276] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[275] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[276].sig_1263.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[275].sig_1264.FeedThruLUT ));
  Controller_inst_SLICE_1543 \Controller_inst.SLICE_1543 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[273].sig_1266.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[274].sig_1265.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[273] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[274] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[274] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[273] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[274].sig_1265.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[273].sig_1266.FeedThruLUT ));
  Controller_inst_SLICE_1545 \Controller_inst.SLICE_1545 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[271].sig_1268.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[272].sig_1267.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[271] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[272] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[272] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[271] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[272].sig_1267.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[271].sig_1268.FeedThruLUT ));
  Controller_inst_SLICE_1547 \Controller_inst.SLICE_1547 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[269].sig_1270.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[270].sig_1269.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[269] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[270] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[270] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[269] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[270].sig_1269.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[269].sig_1270.FeedThruLUT ));
  Controller_inst_SLICE_1549 \Controller_inst.SLICE_1549 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[267].sig_1272.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[268].sig_1271.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[267] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[268] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[268] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[267] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[268].sig_1271.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[267].sig_1272.FeedThruLUT ));
  Controller_inst_SLICE_1551 \Controller_inst.SLICE_1551 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[265].sig_1274.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[266].sig_1273.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[265] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[266] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[266] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[265] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[266].sig_1273.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[265].sig_1274.FeedThruLUT ));
  Controller_inst_SLICE_1553 \Controller_inst.SLICE_1553 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[263].sig_1276.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[264].sig_1275.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[263] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[264] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[264] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[263] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[264].sig_1275.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[263].sig_1276.FeedThruLUT ));
  Controller_inst_SLICE_1555 \Controller_inst.SLICE_1555 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[261].sig_1278.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[262].sig_1277.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[261] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[262] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[262] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[261] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[262].sig_1277.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[261].sig_1278.FeedThruLUT ));
  Controller_inst_SLICE_1557 \Controller_inst.SLICE_1557 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[259].sig_1280.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[260].sig_1279.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[259] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[260] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[260] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[259] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[260].sig_1279.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[259].sig_1280.FeedThruLUT ));
  Controller_inst_SLICE_1559 \Controller_inst.SLICE_1559 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[257].sig_1282.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[258].sig_1281.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[257] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[258] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[258] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[257] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[258].sig_1281.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[257].sig_1282.FeedThruLUT ));
  Controller_inst_SLICE_1561 \Controller_inst.SLICE_1561 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[255].sig_1284.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[256].sig_1283.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[255] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[256] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[256] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[255] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[256].sig_1283.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[255].sig_1284.FeedThruLUT ));
  Controller_inst_SLICE_1563 \Controller_inst.SLICE_1563 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[253].sig_1286.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[254].sig_1285.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[253] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[254] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[254] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[253] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[254].sig_1285.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[253].sig_1286.FeedThruLUT ));
  Controller_inst_SLICE_1565 \Controller_inst.SLICE_1565 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[251].sig_1288.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[252].sig_1287.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[251] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[252] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[252] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[251] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[252].sig_1287.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[251].sig_1288.FeedThruLUT ));
  Controller_inst_SLICE_1567 \Controller_inst.SLICE_1567 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[249].sig_1290.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[250].sig_1289.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[249] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[250] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[250] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[249] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[250].sig_1289.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[249].sig_1290.FeedThruLUT ));
  Controller_inst_SLICE_1569 \Controller_inst.SLICE_1569 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[247].sig_1292.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[248].sig_1291.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[247] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[248] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[248] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[247] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[248].sig_1291.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[247].sig_1292.FeedThruLUT ));
  Controller_inst_SLICE_1571 \Controller_inst.SLICE_1571 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[245].sig_1294.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[246].sig_1293.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[245] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[246] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[246] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[245] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[246].sig_1293.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[245].sig_1294.FeedThruLUT ));
  Controller_inst_SLICE_1573 \Controller_inst.SLICE_1573 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[243].sig_1296.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[244].sig_1295.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[243] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[244] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[244] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[243] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[244].sig_1295.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[243].sig_1296.FeedThruLUT ));
  Controller_inst_SLICE_1575 \Controller_inst.SLICE_1575 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[241].sig_1298.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[242].sig_1297.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[241] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[242] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[242] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[241] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[242].sig_1297.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[241].sig_1298.FeedThruLUT ));
  Controller_inst_SLICE_1577 \Controller_inst.SLICE_1577 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[239].sig_1300.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[240].sig_1299.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[239] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[240] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[240] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[239] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[240].sig_1299.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[239].sig_1300.FeedThruLUT ));
  Controller_inst_SLICE_1579 \Controller_inst.SLICE_1579 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[237].sig_1302.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[238].sig_1301.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[237] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[238] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[238] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[237] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[238].sig_1301.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[237].sig_1302.FeedThruLUT ));
  Controller_inst_SLICE_1581 \Controller_inst.SLICE_1581 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[235].sig_1304.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[236].sig_1303.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[235] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[236] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[236] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[235] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[236].sig_1303.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[235].sig_1304.FeedThruLUT ));
  Controller_inst_SLICE_1583 \Controller_inst.SLICE_1583 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[233].sig_1306.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[234].sig_1305.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[233] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[234] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[234] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[233] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[234].sig_1305.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[233].sig_1306.FeedThruLUT ));
  Controller_inst_SLICE_1585 \Controller_inst.SLICE_1585 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[231].sig_1308.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[232].sig_1307.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[231] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[232] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[232] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[231] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[232].sig_1307.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[231].sig_1308.FeedThruLUT ));
  Controller_inst_SLICE_1587 \Controller_inst.SLICE_1587 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[229].sig_1310.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[230].sig_1309.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[229] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[230] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[230] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[229] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[230].sig_1309.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[229].sig_1310.FeedThruLUT ));
  Controller_inst_SLICE_1589 \Controller_inst.SLICE_1589 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[227].sig_1312.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[228].sig_1311.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[227] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[228] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[228] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[227] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[228].sig_1311.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[227].sig_1312.FeedThruLUT ));
  Controller_inst_SLICE_1591 \Controller_inst.SLICE_1591 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[225].sig_1314.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[226].sig_1313.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[225] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[226] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[226] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[225] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[226].sig_1313.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[225].sig_1314.FeedThruLUT ));
  Controller_inst_SLICE_1593 \Controller_inst.SLICE_1593 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[223].sig_1316.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[224].sig_1315.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[223] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[224] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[224] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[223] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[224].sig_1315.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[223].sig_1316.FeedThruLUT ));
  Controller_inst_SLICE_1595 \Controller_inst.SLICE_1595 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[221].sig_1318.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[222].sig_1317.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[221] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[222] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[222] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[221] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[222].sig_1317.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[221].sig_1318.FeedThruLUT ));
  Controller_inst_SLICE_1597 \Controller_inst.SLICE_1597 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[219].sig_1320.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[220].sig_1319.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[219] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[220] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[220] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[219] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[220].sig_1319.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[219].sig_1320.FeedThruLUT ));
  Controller_inst_SLICE_1599 \Controller_inst.SLICE_1599 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[217].sig_1322.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[218].sig_1321.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[217] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[218] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[218] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[217] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[218].sig_1321.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[217].sig_1322.FeedThruLUT ));
  Controller_inst_SLICE_1601 \Controller_inst.SLICE_1601 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[215].sig_1324.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[216].sig_1323.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[215] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[216] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[216] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[215] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[216].sig_1323.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[215].sig_1324.FeedThruLUT ));
  Controller_inst_SLICE_1603 \Controller_inst.SLICE_1603 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[213].sig_1326.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[214].sig_1325.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[213] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[214] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[214] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[213] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[214].sig_1325.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[213].sig_1326.FeedThruLUT ));
  Controller_inst_SLICE_1605 \Controller_inst.SLICE_1605 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[211].sig_1328.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[212].sig_1327.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[211] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[212] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[212] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[211] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[212].sig_1327.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[211].sig_1328.FeedThruLUT ));
  Controller_inst_SLICE_1607 \Controller_inst.SLICE_1607 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[209].sig_1330.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[210].sig_1329.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[209] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[210] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[210] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[209] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[210].sig_1329.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[209].sig_1330.FeedThruLUT ));
  Controller_inst_SLICE_1609 \Controller_inst.SLICE_1609 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[207].sig_1332.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[208].sig_1331.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[207] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[208] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[208] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[207] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[208].sig_1331.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[207].sig_1332.FeedThruLUT ));
  Controller_inst_SLICE_1611 \Controller_inst.SLICE_1611 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[205].sig_1334.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[206].sig_1333.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[205] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[206] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[206] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[205] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[206].sig_1333.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[205].sig_1334.FeedThruLUT ));
  Controller_inst_SLICE_1613 \Controller_inst.SLICE_1613 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[203].sig_1336.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[204].sig_1335.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[203] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[204] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[204] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[203] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[204].sig_1335.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[203].sig_1336.FeedThruLUT ));
  Controller_inst_SLICE_1615 \Controller_inst.SLICE_1615 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[201].sig_1338.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[202].sig_1337.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[201] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[202] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[202] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[201] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[202].sig_1337.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[201].sig_1338.FeedThruLUT ));
  Controller_inst_SLICE_1617 \Controller_inst.SLICE_1617 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[199].sig_1340.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[200].sig_1339.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[199] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[200] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[200] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[199] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[200].sig_1339.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[199].sig_1340.FeedThruLUT ));
  Controller_inst_SLICE_1619 \Controller_inst.SLICE_1619 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[197].sig_1342.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[198].sig_1341.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[197] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[198] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[198] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[197] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[198].sig_1341.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[197].sig_1342.FeedThruLUT ));
  Controller_inst_SLICE_1621 \Controller_inst.SLICE_1621 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[195].sig_1344.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[196].sig_1343.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[195] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[196] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[196] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[195] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[196].sig_1343.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[195].sig_1344.FeedThruLUT ));
  Controller_inst_SLICE_1623 \Controller_inst.SLICE_1623 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[193].sig_1346.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[194].sig_1345.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[193] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[194] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[194] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[193] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[194].sig_1345.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[193].sig_1346.FeedThruLUT ));
  Controller_inst_SLICE_1625 \Controller_inst.SLICE_1625 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[191].sig_1348.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[192].sig_1347.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[191] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[192] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[192] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[191] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[192].sig_1347.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[191].sig_1348.FeedThruLUT ));
  Controller_inst_SLICE_1627 \Controller_inst.SLICE_1627 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[189].sig_1350.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[190].sig_1349.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[189] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[190] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[190] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[189] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[190].sig_1349.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[189].sig_1350.FeedThruLUT ));
  Controller_inst_SLICE_1629 \Controller_inst.SLICE_1629 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[187].sig_1352.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[188].sig_1351.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[187] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[188] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[188] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[187] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[188].sig_1351.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[187].sig_1352.FeedThruLUT ));
  Controller_inst_SLICE_1631 \Controller_inst.SLICE_1631 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[185].sig_1354.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[186].sig_1353.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[185] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[186] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[186] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[185] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[186].sig_1353.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[185].sig_1354.FeedThruLUT ));
  Controller_inst_SLICE_1633 \Controller_inst.SLICE_1633 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[183].sig_1356.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[184].sig_1355.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[183] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[184] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[184] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[183] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[184].sig_1355.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[183].sig_1356.FeedThruLUT ));
  Controller_inst_SLICE_1635 \Controller_inst.SLICE_1635 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[181].sig_1358.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[182].sig_1357.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[181] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[182] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[182] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[181] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[182].sig_1357.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[181].sig_1358.FeedThruLUT ));
  Controller_inst_SLICE_1637 \Controller_inst.SLICE_1637 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[179].sig_1360.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[180].sig_1359.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[179] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[180] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[180] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[179] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[180].sig_1359.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[179].sig_1360.FeedThruLUT ));
  Controller_inst_SLICE_1639 \Controller_inst.SLICE_1639 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[177].sig_1362.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[178].sig_1361.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[177] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[178] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[178] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[177] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[178].sig_1361.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[177].sig_1362.FeedThruLUT ));
  Controller_inst_SLICE_1641 \Controller_inst.SLICE_1641 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[175].sig_1364.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[176].sig_1363.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[175] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[176] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[176] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[175] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[176].sig_1363.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[175].sig_1364.FeedThruLUT ));
  Controller_inst_SLICE_1643 \Controller_inst.SLICE_1643 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[173].sig_1366.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[174].sig_1365.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[173] ), 
    .B0(\Controller_inst.int_STM32_TX_Byte[174] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[174] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[173] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[174].sig_1365.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[173].sig_1366.FeedThruLUT ));
  Controller_inst_SLICE_1645 \Controller_inst.SLICE_1645 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[171].sig_1368.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[172].sig_1367.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[171] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[172] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[172] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[171] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[172].sig_1367.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[171].sig_1368.FeedThruLUT ));
  Controller_inst_SLICE_1647 \Controller_inst.SLICE_1647 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[169].sig_1370.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[170].sig_1369.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[169] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[170] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[170] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[169] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[170].sig_1369.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[169].sig_1370.FeedThruLUT ));
  Controller_inst_SLICE_1649 \Controller_inst.SLICE_1649 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[167].sig_1372.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[168].sig_1371.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[167] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[168] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[168] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[167] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[168].sig_1371.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[167].sig_1372.FeedThruLUT ));
  Controller_inst_SLICE_1651 \Controller_inst.SLICE_1651 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[165].sig_1374.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[166].sig_1373.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[165] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[166] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[166] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[165] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[166].sig_1373.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[165].sig_1374.FeedThruLUT ));
  Controller_inst_SLICE_1653 \Controller_inst.SLICE_1653 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[163].sig_1376.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[164].sig_1375.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[163] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[164] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[164] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[163] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[164].sig_1375.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[163].sig_1376.FeedThruLUT ));
  Controller_inst_SLICE_1655 \Controller_inst.SLICE_1655 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[161].sig_1378.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[162].sig_1377.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[161] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[162] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[162] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[161] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[162].sig_1377.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[161].sig_1378.FeedThruLUT ));
  Controller_inst_SLICE_1657 \Controller_inst.SLICE_1657 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[159].sig_1380.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[160].sig_1379.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[159] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[160] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[160] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[159] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[160].sig_1379.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[159].sig_1380.FeedThruLUT ));
  Controller_inst_SLICE_1659 \Controller_inst.SLICE_1659 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[157].sig_1382.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[158].sig_1381.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[157] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[158] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[158] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[157] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[158].sig_1381.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[157].sig_1382.FeedThruLUT ));
  Controller_inst_SLICE_1661 \Controller_inst.SLICE_1661 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[155].sig_1384.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[156].sig_1383.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[155] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[156] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[156] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[155] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[156].sig_1383.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[155].sig_1384.FeedThruLUT ));
  Controller_inst_SLICE_1663 \Controller_inst.SLICE_1663 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[153].sig_1386.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[154].sig_1385.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[153] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[154] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[154] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[153] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[154].sig_1385.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[153].sig_1386.FeedThruLUT ));
  Controller_inst_SLICE_1665 \Controller_inst.SLICE_1665 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[151].sig_1388.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[152].sig_1387.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[151] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[152] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[152] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[151] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[152].sig_1387.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[151].sig_1388.FeedThruLUT ));
  Controller_inst_SLICE_1667 \Controller_inst.SLICE_1667 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[149].sig_1390.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[150].sig_1389.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[149] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[150] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[150] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[149] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[150].sig_1389.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[149].sig_1390.FeedThruLUT ));
  Controller_inst_SLICE_1669 \Controller_inst.SLICE_1669 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[147].sig_1392.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[148].sig_1391.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[147] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[148] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[148] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[147] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[148].sig_1391.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[147].sig_1392.FeedThruLUT ));
  Controller_inst_SLICE_1671 \Controller_inst.SLICE_1671 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[145].sig_1394.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[146].sig_1393.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[145] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[146] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[146] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[145] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[146].sig_1393.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[145].sig_1394.FeedThruLUT ));
  Controller_inst_SLICE_1673 \Controller_inst.SLICE_1673 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[143].sig_1396.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[144].sig_1395.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[143] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[144] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[144] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[143] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[144].sig_1395.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[143].sig_1396.FeedThruLUT ));
  Controller_inst_SLICE_1675 \Controller_inst.SLICE_1675 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[141].sig_1398.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[142].sig_1397.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[141] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[142] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[142] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[141] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[142].sig_1397.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[141].sig_1398.FeedThruLUT ));
  Controller_inst_SLICE_1677 \Controller_inst.SLICE_1677 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[139].sig_1400.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[140].sig_1399.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[139] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[140] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[140] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[139] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[140].sig_1399.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[139].sig_1400.FeedThruLUT ));
  Controller_inst_SLICE_1679 \Controller_inst.SLICE_1679 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[137].sig_1402.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[138].sig_1401.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[137] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[138] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[138] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[137] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[138].sig_1401.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[137].sig_1402.FeedThruLUT ));
  Controller_inst_SLICE_1681 \Controller_inst.SLICE_1681 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[135].sig_1404.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[136].sig_1403.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[135] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[136] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[136] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[135] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[136].sig_1403.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[135].sig_1404.FeedThruLUT ));
  Controller_inst_SLICE_1683 \Controller_inst.SLICE_1683 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[133].sig_1406.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[134].sig_1405.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[133] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[134] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[134] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[133] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[134].sig_1405.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[133].sig_1406.FeedThruLUT ));
  Controller_inst_SLICE_1685 \Controller_inst.SLICE_1685 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[131].sig_1408.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[132].sig_1407.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[131] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[132] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[132] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[131] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[132].sig_1407.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[131].sig_1408.FeedThruLUT ));
  Controller_inst_SLICE_1687 \Controller_inst.SLICE_1687 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[129].sig_1410.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[130].sig_1409.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[129] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[130] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[130] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[129] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[130].sig_1409.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[129].sig_1410.FeedThruLUT ));
  Controller_inst_SLICE_1689 \Controller_inst.SLICE_1689 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[127].sig_1412.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[128].sig_1411.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[127] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[128] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[128] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[127] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[128].sig_1411.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[127].sig_1412.FeedThruLUT ));
  Controller_inst_SLICE_1691 \Controller_inst.SLICE_1691 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[125].sig_1414.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[126].sig_1413.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[125] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[126] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[126] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[125] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[126].sig_1413.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[125].sig_1414.FeedThruLUT ));
  Controller_inst_SLICE_1693 \Controller_inst.SLICE_1693 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[123].sig_1416.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[124].sig_1415.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[123] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[124] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[124] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[123] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[124].sig_1415.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[123].sig_1416.FeedThruLUT ));
  Controller_inst_SLICE_1695 \Controller_inst.SLICE_1695 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[121].sig_1418.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[122].sig_1417.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[121] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[122] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[122] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[121] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[122].sig_1417.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[121].sig_1418.FeedThruLUT ));
  Controller_inst_SLICE_1697 \Controller_inst.SLICE_1697 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[119].sig_1420.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[120].sig_1419.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[119] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[120] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[120] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[119] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[120].sig_1419.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[119].sig_1420.FeedThruLUT ));
  Controller_inst_SLICE_1699 \Controller_inst.SLICE_1699 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[117].sig_1422.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[118].sig_1421.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[117] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[118] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[118] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[117] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[118].sig_1421.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[117].sig_1422.FeedThruLUT ));
  Controller_inst_SLICE_1701 \Controller_inst.SLICE_1701 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[115].sig_1424.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[116].sig_1423.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[115] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[116] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[116] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[115] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[116].sig_1423.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[115].sig_1424.FeedThruLUT ));
  Controller_inst_SLICE_1703 \Controller_inst.SLICE_1703 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[113].sig_1426.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[114].sig_1425.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[113] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[114] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[114] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[113] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[114].sig_1425.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[113].sig_1426.FeedThruLUT ));
  Controller_inst_SLICE_1705 \Controller_inst.SLICE_1705 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[111].sig_1428.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[112].sig_1427.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[111] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[112] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[112] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[111] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[112].sig_1427.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[111].sig_1428.FeedThruLUT ));
  Controller_inst_SLICE_1707 \Controller_inst.SLICE_1707 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[109].sig_1430.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[110].sig_1429.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[109] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[110] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[110] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[109] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[110].sig_1429.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[109].sig_1430.FeedThruLUT ));
  Controller_inst_SLICE_1709 \Controller_inst.SLICE_1709 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[107].sig_1432.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[108].sig_1431.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[107] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[108] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[108] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[107] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[108].sig_1431.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[107].sig_1432.FeedThruLUT ));
  Controller_inst_SLICE_1711 \Controller_inst.SLICE_1711 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[105].sig_1434.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[106].sig_1433.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[105] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[106] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[106] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[105] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[106].sig_1433.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[105].sig_1434.FeedThruLUT ));
  Controller_inst_SLICE_1713 \Controller_inst.SLICE_1713 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[103].sig_1436.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[104].sig_1435.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[103] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[104] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[104] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[103] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[104].sig_1435.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[103].sig_1436.FeedThruLUT ));
  Controller_inst_SLICE_1715 \Controller_inst.SLICE_1715 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[101].sig_1438.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[102].sig_1437.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[101] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[102] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[102] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[101] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[102].sig_1437.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[101].sig_1438.FeedThruLUT ));
  Controller_inst_SLICE_1717 \Controller_inst.SLICE_1717 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[99].sig_1440.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[100].sig_1439.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[99] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[100] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[100] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[99] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[100].sig_1439.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[99].sig_1440.FeedThruLUT ));
  Controller_inst_SLICE_1719 \Controller_inst.SLICE_1719 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[97].sig_1442.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[98].sig_1441.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[97] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[98] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[98] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[97] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[98].sig_1441.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[97].sig_1442.FeedThruLUT ));
  Controller_inst_SLICE_1721 \Controller_inst.SLICE_1721 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[95].sig_1444.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[96].sig_1443.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[95] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[96] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[96] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[95] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[96].sig_1443.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[95].sig_1444.FeedThruLUT ));
  Controller_inst_SLICE_1723 \Controller_inst.SLICE_1723 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[93].sig_1446.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[94].sig_1445.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[93] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[94] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[94] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[93] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[94].sig_1445.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[93].sig_1446.FeedThruLUT ));
  Controller_inst_SLICE_1725 \Controller_inst.SLICE_1725 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[91].sig_1448.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[92].sig_1447.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[91] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[92] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[92] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[91] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[92].sig_1447.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[91].sig_1448.FeedThruLUT ));
  Controller_inst_SLICE_1727 \Controller_inst.SLICE_1727 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[89].sig_1450.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[90].sig_1449.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[89] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[90] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[90] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[89] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[90].sig_1449.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[89].sig_1450.FeedThruLUT ));
  Controller_inst_SLICE_1729 \Controller_inst.SLICE_1729 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[87].sig_1452.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[88].sig_1451.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[87] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[88] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[88] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[87] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[88].sig_1451.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[87].sig_1452.FeedThruLUT ));
  Controller_inst_SLICE_1731 \Controller_inst.SLICE_1731 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[85].sig_1454.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[86].sig_1453.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[85] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[86] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[86] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[85] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[86].sig_1453.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[85].sig_1454.FeedThruLUT ));
  Controller_inst_SLICE_1733 \Controller_inst.SLICE_1733 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[83].sig_1456.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[84].sig_1455.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[83] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[84] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[84] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[83] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[84].sig_1455.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[83].sig_1456.FeedThruLUT ));
  Controller_inst_SLICE_1735 \Controller_inst.SLICE_1735 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[81].sig_1458.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[82].sig_1457.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[81] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[82] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[82] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[81] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[82].sig_1457.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[81].sig_1458.FeedThruLUT ));
  Controller_inst_SLICE_1737 \Controller_inst.SLICE_1737 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[79].sig_1460.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[80].sig_1459.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[79] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[80] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[80] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[79] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[80].sig_1459.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[79].sig_1460.FeedThruLUT ));
  Controller_inst_SLICE_1739 \Controller_inst.SLICE_1739 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[77].sig_1462.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[78].sig_1461.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[77] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[78] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[78] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[77] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[78].sig_1461.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[77].sig_1462.FeedThruLUT ));
  Controller_inst_SLICE_1741 \Controller_inst.SLICE_1741 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[75].sig_1464.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[76].sig_1463.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[75] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[76] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[76] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[75] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[76].sig_1463.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[75].sig_1464.FeedThruLUT ));
  Controller_inst_SLICE_1743 \Controller_inst.SLICE_1743 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[73].sig_1466.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[74].sig_1465.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[73] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[74] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[74] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[73] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[74].sig_1465.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[73].sig_1466.FeedThruLUT ));
  Controller_inst_SLICE_1745 \Controller_inst.SLICE_1745 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[71].sig_1468.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[72].sig_1467.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[71] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[72] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[72] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[71] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[72].sig_1467.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[71].sig_1468.FeedThruLUT ));
  Controller_inst_SLICE_1747 \Controller_inst.SLICE_1747 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[69].sig_1470.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[70].sig_1469.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[69] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[70] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[70] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[69] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[70].sig_1469.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[69].sig_1470.FeedThruLUT ));
  Controller_inst_SLICE_1749 \Controller_inst.SLICE_1749 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[67].sig_1472.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[68].sig_1471.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[67] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[68] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[68] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[67] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[68].sig_1471.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[67].sig_1472.FeedThruLUT ));
  Controller_inst_SLICE_1751 \Controller_inst.SLICE_1751 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[65].sig_1474.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[66].sig_1473.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[65] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[66] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[66] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[65] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[66].sig_1473.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[65].sig_1474.FeedThruLUT ));
  Controller_inst_SLICE_1753 \Controller_inst.SLICE_1753 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[63].sig_1476.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[64].sig_1475.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[63] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[64] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[64] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[63] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[64].sig_1475.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[63].sig_1476.FeedThruLUT ));
  Controller_inst_SLICE_1755 \Controller_inst.SLICE_1755 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[61].sig_1478.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[62].sig_1477.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[61] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[62] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[62] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[61] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[62].sig_1477.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[61].sig_1478.FeedThruLUT ));
  Controller_inst_SLICE_1757 \Controller_inst.SLICE_1757 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[59].sig_1480.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[60].sig_1479.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[59] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[60] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[60] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[59] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[60].sig_1479.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[59].sig_1480.FeedThruLUT ));
  Controller_inst_SLICE_1759 \Controller_inst.SLICE_1759 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[57].sig_1482.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[58].sig_1481.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[57] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[58] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[58] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[57] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[58].sig_1481.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[57].sig_1482.FeedThruLUT ));
  Controller_inst_SLICE_1761 \Controller_inst.SLICE_1761 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[55].sig_1484.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[56].sig_1483.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[55] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[56] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[56] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[55] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[56].sig_1483.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[55].sig_1484.FeedThruLUT ));
  Controller_inst_SLICE_1763 \Controller_inst.SLICE_1763 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[53].sig_1486.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[54].sig_1485.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[53] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[54] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[54] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[53] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[54].sig_1485.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[53].sig_1486.FeedThruLUT ));
  Controller_inst_SLICE_1765 \Controller_inst.SLICE_1765 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[51].sig_1488.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[52].sig_1487.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[51] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[52] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[52] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[51] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[52].sig_1487.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[51].sig_1488.FeedThruLUT ));
  Controller_inst_SLICE_1767 \Controller_inst.SLICE_1767 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[49].sig_1490.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[50].sig_1489.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[49] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[50] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[50] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[49] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[50].sig_1489.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[49].sig_1490.FeedThruLUT ));
  Controller_inst_SLICE_1769 \Controller_inst.SLICE_1769 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[47].sig_1492.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[48].sig_1491.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[47] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[48] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[48] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[47] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[48].sig_1491.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[47].sig_1492.FeedThruLUT ));
  Controller_inst_SLICE_1771 \Controller_inst.SLICE_1771 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[45].sig_1494.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[46].sig_1493.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[45] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[46] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[46] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[45] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[46].sig_1493.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[45].sig_1494.FeedThruLUT ));
  Controller_inst_SLICE_1773 \Controller_inst.SLICE_1773 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[43].sig_1496.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[44].sig_1495.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[43] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[44] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[44] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[43] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[44].sig_1495.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[43].sig_1496.FeedThruLUT ));
  Controller_inst_SLICE_1775 \Controller_inst.SLICE_1775 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[41].sig_1498.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[42].sig_1497.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[41] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[42] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[42] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[41] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[42].sig_1497.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[41].sig_1498.FeedThruLUT ));
  Controller_inst_SLICE_1777 \Controller_inst.SLICE_1777 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[39].sig_1500.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[40].sig_1499.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[39] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[40] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[40] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[39] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[40].sig_1499.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[39].sig_1500.FeedThruLUT ));
  Controller_inst_SLICE_1779 \Controller_inst.SLICE_1779 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[37].sig_1502.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[38].sig_1501.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[37] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[38] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[38] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[37] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[38].sig_1501.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[37].sig_1502.FeedThruLUT ));
  Controller_inst_SLICE_1781 \Controller_inst.SLICE_1781 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[35].sig_1504.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[36].sig_1503.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[35] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[36] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[36] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[35] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[36].sig_1503.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[35].sig_1504.FeedThruLUT ));
  Controller_inst_SLICE_1783 \Controller_inst.SLICE_1783 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[33].sig_1506.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[34].sig_1505.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[33] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[34] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[34] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[33] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[34].sig_1505.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[33].sig_1506.FeedThruLUT ));
  Controller_inst_SLICE_1785 \Controller_inst.SLICE_1785 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[31].sig_1508.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[32].sig_1507.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[31] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[32] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[32] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[31] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[32].sig_1507.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[31].sig_1508.FeedThruLUT ));
  Controller_inst_SLICE_1787 \Controller_inst.SLICE_1787 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[29].sig_1510.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[30].sig_1509.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[29] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[30] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[30] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[29] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[30].sig_1509.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[29].sig_1510.FeedThruLUT ));
  Controller_inst_SLICE_1789 \Controller_inst.SLICE_1789 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[27].sig_1512.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[28].sig_1511.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[27] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[28] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[28] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[27] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[28].sig_1511.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[27].sig_1512.FeedThruLUT ));
  Controller_inst_SLICE_1791 \Controller_inst.SLICE_1791 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[25].sig_1514.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[26].sig_1513.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[25] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[26] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[26] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[25] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[26].sig_1513.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[25].sig_1514.FeedThruLUT ));
  Controller_inst_SLICE_1793 \Controller_inst.SLICE_1793 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[23].sig_1516.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[24].sig_1515.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[23] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[24] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[24] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[23] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[24].sig_1515.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[23].sig_1516.FeedThruLUT ));
  Controller_inst_SLICE_1795 \Controller_inst.SLICE_1795 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[21].sig_1518.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[22].sig_1517.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[21] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[22] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[22] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[21] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[22].sig_1517.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[21].sig_1518.FeedThruLUT ));
  Controller_inst_SLICE_1797 \Controller_inst.SLICE_1797 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[19].sig_1520.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[20].sig_1519.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[19] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[20] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[20] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[19] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[20].sig_1519.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[19].sig_1520.FeedThruLUT ));
  Controller_inst_SLICE_1799 \Controller_inst.SLICE_1799 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[17].sig_1522.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[18].sig_1521.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[17] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[18] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[18] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[17] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[18].sig_1521.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[17].sig_1522.FeedThruLUT ));
  Controller_inst_SLICE_1801 \Controller_inst.SLICE_1801 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[15].sig_1524.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[16].sig_1523.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[15] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[16] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[16] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[15] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[16].sig_1523.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[15].sig_1524.FeedThruLUT ));
  Controller_inst_SLICE_1803 \Controller_inst.SLICE_1803 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[13].sig_1526.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[14].sig_1525.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[13] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[14] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[14] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[13] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[14].sig_1525.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[13].sig_1526.FeedThruLUT ));
  Controller_inst_SLICE_1805 \Controller_inst.SLICE_1805 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[11].sig_1528.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[12].sig_1527.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[11] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[12] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[12] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[11] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[12].sig_1527.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[11].sig_1528.FeedThruLUT ));
  Controller_inst_SLICE_1807 \Controller_inst.SLICE_1807 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[9].sig_1530.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[10].sig_1529.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[9] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[10] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[10] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[9] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[10].sig_1529.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[9].sig_1530.FeedThruLUT ));
  Controller_inst_SLICE_1809 \Controller_inst.SLICE_1809 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[7].sig_1532.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[8].sig_1531.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[7] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[8] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[8] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[7] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[8].sig_1531.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[7].sig_1532.FeedThruLUT ));
  Controller_inst_SLICE_1811 \Controller_inst.SLICE_1811 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[5].sig_1534.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[6].sig_1533.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[5] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[6] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[6] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[5] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[6].sig_1533.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[5].sig_1534.FeedThruLUT ));
  Controller_inst_SLICE_1813 \Controller_inst.SLICE_1813 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[3].sig_1536.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[4].sig_1535.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[3] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[4] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[4] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[3] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[4].sig_1535.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[3].sig_1536.FeedThruLUT ));
  Controller_inst_SLICE_1815 \Controller_inst.SLICE_1815 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[1].sig_1538.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[2].sig_1537.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[1] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[2] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[2] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[1] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[2].sig_1537.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[1].sig_1538.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1817 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1817 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[7] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[8] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[7] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[8] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8797 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[8] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[7] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1819 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1819 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[5] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[6] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[5] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[6] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8797 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[6] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[5] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1821 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1821 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[3] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[4] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[4] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8797 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[4] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[3] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1823 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1823 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[1] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[2] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8797 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[2] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[1] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_1831 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_1831 ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1].sig_1539.FeedThruLUT )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n1926 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1].sig_1539.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_1832 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_1832 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3].sig_1541.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2].sig_1540.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n1926 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[2] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[3] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2].sig_1540.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3].sig_1541.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_1834 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_1834 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5].sig_1543.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4].sig_1542.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n1926 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[4] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[5] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4].sig_1542.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5].sig_1543.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_1836 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_1836 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7].sig_1545.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6].sig_1544.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n1926 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[6] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[7] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6].sig_1544.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7].sig_1545.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_1838 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_1838 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9].sig_1547.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8].sig_1546.FeedThruLUT )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n1926 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[8] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[9] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8].sig_1546.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9].sig_1547.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_1840 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_1840 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11].sig_1549.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10].sig_1548.FeedThruLUT )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n1926 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[10] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[11] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10].sig_1548.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11].sig_1549.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_1842 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_1842 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13].sig_1551.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12].sig_1550.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n1926 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[12] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[13] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12].sig_1550.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13].sig_1551.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_1844 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_1844 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15].sig_1553.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14].sig_1552.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n1926 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[14] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14].sig_1552.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15].sig_1553.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1846 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_1846 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[1] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[0] )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[2] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[1] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8777 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[1] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1851 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_1851 ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[6] )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[7] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8777 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[6] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1852 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_1852 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[4] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[5] )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[5] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[6] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8777 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[5] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[4] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1854 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_1854 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[2] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[3] )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[3] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[4] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8777 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1803[2] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1857 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_1857 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[2] ), 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[1] ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2_c ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10248 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10248 ), 
    .A0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8753 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[1] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[2] ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1859 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_1859 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[4] ), 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[3] ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[4] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14578 ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10248 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14578 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10248 ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8753 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[3] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[4] ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1865 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1865 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9537 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9538 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8561 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_c )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6] ), 
    .A1(int_RHD2132_SPI_MISO), .D0(int_RHD2132_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8561 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2035 )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5] ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9538 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9537 )
    );
  Controller_inst_SLICE_1867 \Controller_inst.SLICE_1867 ( 
    .DI0(\Controller_inst.int_RHD_TX_DV.sig_1554.FeedThruLUT ), 
    .D0(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , .F0(\Controller_inst.int_RHD_TX_DV.sig_1554.FeedThruLUT ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1870 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1870 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_1555.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(int_RHD2132_SPI_Clk), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_1555.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1872 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1872 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n163 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9210 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17656 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[15] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8729 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(int_RHD2132_SPI_MOSI), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n163 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1873 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1873 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14088 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , .B0(\Controller_inst.r_SPI_Clk_Count[0] ), .CE(\Controller_inst.n7657 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14088 )
    );
  Controller_inst_SLICE_1874 \Controller_inst.SLICE_1874 ( 
    .DI0(\Controller_inst.int_RHD_TX_Byte[8].sig_1556.FeedThruLUT ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[8] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[8] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[8].sig_1556.FeedThruLUT ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1875 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1875 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1815[1] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1815[0] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1]_2 )
    , .C1(\Controller_inst.n14052 ), .B1(\Controller_inst.r_SPI_Clk_Count[0] ), 
    .A1(\Controller_inst.int_RHD_TX_DV ), .D0(\Controller_inst.n14052 ), 
    .C0(\Controller_inst.r_SPI_Clk_Count[0] ), 
    .B0(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.r_SPI_Clk_Count[0] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1]_2 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1815[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1815[1] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1876 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1876 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9535 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9536 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8535 )
    , .A1(int_RHD2132_SPI_MISO), .D0(int_RHD2132_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8547 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2036 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9536 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9535 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1878 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1878 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9533 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9534 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8555 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_c )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10] ), 
    .A1(int_RHD2132_SPI_MISO), .D0(int_RHD2132_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8555 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2035 )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9] ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9534 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9533 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1880 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1880 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9531 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9532 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10997 )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8535 )
    , .A1(int_RHD2132_SPI_MISO), .D0(int_RHD2132_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8547 )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11] ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9532 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9531 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1882 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1882 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9529 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9530 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_c )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8552 )
    , .A1(int_RHD2132_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2035 )
    , .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13] ), 
    .B0(int_RHD2132_SPI_MISO), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8552 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9530 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9529 )
    );
  Controller_inst_SLICE_1885 \Controller_inst.SLICE_1885 ( 
    .DI1(\Controller_inst.n9518 ), .DI0(\Controller_inst.n9522 ), 
    .D1(\Controller_inst.n37_2[3] ), .C1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.n37_2[1] ), .B0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.n14054 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , .F0(\Controller_inst.n9522 ), .F1(\Controller_inst.n9518 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1887 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1887 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7831 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7829 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2038 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8767 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7829 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7831 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1891 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1891 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1834[2] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1834[1] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7786 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8775 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1834[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1834[2] )
    );
  Controller_inst_SLICE_1892 \Controller_inst.SLICE_1892 ( 
    .DI0(\Controller_inst.n9520 ), .D0(\Controller_inst.n37_2[2] ), 
    .C0(\Controller_inst.int_RHD_TX_DV ), .CE(\Controller_inst.n14054 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , .F0(\Controller_inst.n9520 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1894 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1894 
    ( .DI1(\Controller_inst.n9516 ), 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1817[5] )
    , .D1(\Controller_inst.n37_2[4] ), .C1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[5] )
    , .B0(\Controller_inst.int_RHD_TX_DV ), .CE(\Controller_inst.n14054 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1817[5] )
    , .F1(\Controller_inst.n9516 ));
  Controller_inst_SLICE_1898 \Controller_inst.SLICE_1898 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[10].sig_1558.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[9].sig_1557.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[10] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[9] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[9] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[10] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[9].sig_1557.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[10].sig_1558.FeedThruLUT ));
  Controller_inst_SLICE_1900 \Controller_inst.SLICE_1900 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[15].sig_1560.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[11].sig_1559.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[15] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[11] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[11] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[15] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[11].sig_1559.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[15].sig_1560.FeedThruLUT ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1903 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1903 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9541 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9542 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2] ), 
    .C1(int_RHD2132_SPI_MISO), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8564 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_c )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2035 )
    , .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1] ), 
    .B0(int_RHD2132_SPI_MISO), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8564 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9542 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9541 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1905 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1905 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9539 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9540 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2036 )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8535 )
    , .A1(int_RHD2132_SPI_MISO), .D0(int_RHD2132_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8547 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2037 )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3] ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9540 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9539 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1907 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_1907 ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n7639 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n42 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[0] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n16890 ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n7639 ));

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1910
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1910 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n5 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16223 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15891 )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16223 )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15891 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n5 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1912
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1912 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1579.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1561.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1561.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1579.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1913
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1913 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n14 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n8 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n8 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n14 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1914
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1914 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1562.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1562.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1915
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1915 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n13 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n7 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n7 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n13 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1916
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1916 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1586.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1563.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1563.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1586.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1917
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1917 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_1592.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_1564.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1853 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_1564.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_1592.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1918
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1918 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1599.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1565.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1565.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1599.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1919
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1919 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1606.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1566.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1566.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1606.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1920
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1920 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n32 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n11 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n11 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n32 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1921
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1921 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n31 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n10 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n10 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n31 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1922
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1922 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n12 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n6 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n6 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n12 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1923
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1923 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1613.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1567.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1567.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1613.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1924
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1924 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n30 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n9 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n9 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n30 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1925
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1925 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1620.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1568.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1568.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1620.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_1926
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_1926 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_1627.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_1569.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[1] ), .Q1(\Controller_inst.int_FIFO_Q[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_1569.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_1627.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1928
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1928 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n29 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n4 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16223 )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15891 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n4 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n29 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_1929
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_1929 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0].sig_1570.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0] )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_COUNT[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0].sig_1570.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1930
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1930 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_1641.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_1572.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1845 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_1572.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_1641.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1931
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1931 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_1574.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_1573.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1845 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_1573.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_1574.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1933
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1933 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_1576.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_1575.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1845 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_1575.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_1576.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1935
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1935 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_1578.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_1577.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1845 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_1577.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_1578.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1938
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1938 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1581.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1580.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1580.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1581.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1940
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1940 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1583.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1582.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1582.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1583.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1942
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1942 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1585.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1584.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1584.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1585.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1945
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1945 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n20 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n17 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n17 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n20 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1947
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1947 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n26 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n23 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n23 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n26 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1951
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1951 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n19 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n16 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n16 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n19 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1953
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1953 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n25 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n22 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n22 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n25 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1957
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1957 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1588.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1587.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1587.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1588.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1959
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1959 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1590.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1589.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1589.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1590.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1961
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1961 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1591.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1591.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1963
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1963 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_1594.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_1593.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1853 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_1593.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_1594.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1965
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1965 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_1596.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_1595.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1853 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_1595.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_1596.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1967
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1967 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_1598.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_1597.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1853 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_1597.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_1598.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1970
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1970 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1601.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1600.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1600.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1601.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1972
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1972 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1603.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1602.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1602.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1603.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1974
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1974 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1605.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1604.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1604.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1605.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1977
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1977 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1608.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1607.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1607.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1608.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1979
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1979 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1610.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1609.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1609.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1610.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1981
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1981 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1612.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1611.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1611.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1612.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1984
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1984 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n38 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n35 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n35 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n38 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1986
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1986 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n44 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n41 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n41 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n44 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1990
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1990 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n37 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n34 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n34 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n37 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1992
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1992 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n43 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n40 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n40 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n43 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1996
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1996 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n18 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n15 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n15 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n18 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1998
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1998 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n24 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n21 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n21 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n24 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2000
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2000 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7]$n48 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n27 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n27 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7]$n48 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2003
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2003 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1615.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1614.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1614.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1615.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2005
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2005 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1617.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1616.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1616.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1617.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2007
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2007 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1619.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1618.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1618.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1619.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2010
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2010 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n36 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n33 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , .A1(\Controller_inst.int_FIFO_RE ), .D0(\Controller_inst.int_FIFO_RE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n33 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n36 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2012
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2012 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n42 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n39 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n39 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n42 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2014
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2014 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7]$n49 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n45 )
    , .D1(\Controller_inst.int_FIFO_RE ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n45 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7]$n49 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2017
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2017 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1622.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1621.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1621.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1622.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2019
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2019 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1624.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1623.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1623.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1624.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2021
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2021 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1626.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1625.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1625.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1626.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2024
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2024 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_1629.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_1628.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[3] ), .Q1(\Controller_inst.int_FIFO_Q[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_1628.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_1629.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2026
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2026 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_1631.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_1630.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[5] ), .Q1(\Controller_inst.int_FIFO_Q[6] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_1630.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_1631.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2028
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2028 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_1633.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_1632.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[7] ), .Q1(\Controller_inst.int_FIFO_Q[8] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_1632.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_1633.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2030
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2030 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_1635.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_1634.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[9] ), 
    .Q1(\Controller_inst.int_FIFO_Q[10] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_1634.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_1635.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2032
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2032 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_1637.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_1636.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[11] ), 
    .Q1(\Controller_inst.int_FIFO_Q[12] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_1636.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_1637.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2034
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2034 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_1639.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_1638.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[13] ), 
    .Q1(\Controller_inst.int_FIFO_Q[14] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_1638.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_1639.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2036
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2036 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_1640.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_1640.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2037
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2037 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1].sig_1571.FeedThruLUT )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_COUNT[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1].sig_1571.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2039 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2039 ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0].sig_1642.FeedThruLUT )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n1926 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0].sig_1642.FeedThruLUT )
    );
  SLICE_2042 SLICE_2042( .D1(i_RHD2216_SPI_MISO_c), .C1(n8), 
    .B1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), 
    .D0(o_Controller_Mode_c_1), .C0(o_Controller_Mode_c_0), 
    .B0(i_STM32_SPI4_MISO_c), .A0(i_RHD2132_SPI_MISO_c), .F0(n8), 
    .F1(i_STM32_SPI4_MISO_c));
  SLICE_2044 SLICE_2044( .D1(o_RHD2132_SPI_CS_n_c), 
    .C1(o_RHD2132_SPI_CS_n_c_N_1988), .B1(o_Controller_Mode_c_0), 
    .A1(o_Controller_Mode_c_1), .D0(int_RHD2132_SPI_CS_n), 
    .C0(o_RHD2216_SPI_CS_n_c_N_1994), .B0(o_Controller_Mode_c_1), 
    .A0(o_Controller_Mode_c_0), .F0(o_RHD2132_SPI_CS_n_c_N_1988), 
    .F1(o_RHD2132_SPI_CS_n_c));
  SLICE_2046 SLICE_2046( .D1(o_RHD2132_SPI_MOSI_c), 
    .C1(o_RHD2132_SPI_MOSI_c_N_1984), .B1(o_Controller_Mode_c_0), 
    .A1(o_Controller_Mode_c_1), .D0(int_RHD2132_SPI_MOSI), 
    .C0(o_RHD2216_SPI_MOSI_c_N_1990), .B0(o_Controller_Mode_c_1), 
    .A0(o_Controller_Mode_c_0), .F0(o_RHD2132_SPI_MOSI_c_N_1984), 
    .F1(o_RHD2132_SPI_MOSI_c));
  SLICE_2048 SLICE_2048( .D1(o_RHD2132_SPI_Clk_c), 
    .C1(o_RHD2132_SPI_Clk_c_N_1986), .B1(o_Controller_Mode_c_0), 
    .A1(o_Controller_Mode_c_1), .D0(int_RHD2132_SPI_Clk), 
    .C0(o_RHD2216_SPI_Clk_c_N_1992), .B0(o_Controller_Mode_c_1), 
    .A0(o_Controller_Mode_c_0), .F0(o_RHD2132_SPI_Clk_c_N_1986), 
    .F1(o_RHD2132_SPI_Clk_c));
  SLICE_2050 SLICE_2050( .D1(n6997), .C1(n9844), .B1(o_Controller_Mode_c_0), 
    .A1(o_Controller_Mode_c_1), .D0(\rhd_state[0] ), .C0(\rhd_state[1] ), 
    .F0(n9844), .F1(n16232));
  SLICE_2051 SLICE_2051( .D1(i_RHD2132_SPI_MISO_c), .C1(int_RHD2132_SPI_MISO), 
    .A1(o_Controller_Mode_c_1), .D0(n11073), .C0(n16232), 
    .B0(o_Controller_Mode_c_1), .A0(o_Controller_Mode_c_0), .F0(n8742), 
    .F1(int_RHD2132_SPI_MISO));
  Controller_inst_SLICE_2052 \Controller_inst.SLICE_2052 ( 
    .D1(\Controller_inst.n8573 ), .C1(\Controller_inst.n8530 ), 
    .B1(\stm32_state[2] ), .A1(\stm32_state[0] ), .D0(\stm32_state[0] ), 
    .C0(\stm32_state[2] ), .B0(\stm32_state[1] ), 
    .A0(\Controller_inst.stm32_state[3] ), .F0(\Controller_inst.n8530 ), 
    .F1(n11301));
  Controller_inst_SLICE_2054 \Controller_inst.SLICE_2054 ( 
    .D0(\Controller_inst.NUM_DATA[27] ), .C0(maxfan_replicated_net_952), 
    .F0(\Controller_inst.NUM_DATA[27] ));
  Controller_inst_SLICE_2055 \Controller_inst.SLICE_2055 ( 
    .D1(\Controller_inst.NUM_DATA[23] ), .C1(\Controller_inst.NUM_DATA[21] ), 
    .B1(\Controller_inst.NUM_DATA[24] ), .A1(\Controller_inst.NUM_DATA[27] ), 
    .D0(\Controller_inst.NUM_DATA[21] ), .C0(maxfan_replicated_net_952), 
    .F0(\Controller_inst.NUM_DATA[21] ), .F1(\Controller_inst.n16828 ));
  Controller_inst_SLICE_2056 \Controller_inst.SLICE_2056 ( 
    .D1(\Controller_inst.NUM_DATA[30] ), .C1(\Controller_inst.NUM_DATA[28] ), 
    .B1(\Controller_inst.NUM_DATA[19] ), .A1(\Controller_inst.NUM_DATA[10] ), 
    .D0(\Controller_inst.NUM_DATA[28] ), .C0(maxfan_replicated_net_952), 
    .F0(\Controller_inst.NUM_DATA[28] ), .F1(\Controller_inst.n16856 ));
  Controller_inst_SLICE_2058 \Controller_inst.SLICE_2058 ( 
    .D1(\Controller_inst.NUM_DATA[31] ), .B1(maxfan_replicated_net_952), 
    .D0(\Controller_inst.NUM_DATA[29] ), .C0(maxfan_replicated_net_952), 
    .F0(\Controller_inst.NUM_DATA[29] ), .F1(\Controller_inst.NUM_DATA[31] ));
  Controller_inst_SLICE_2059 \Controller_inst.SLICE_2059 ( 
    .D1(\Controller_inst.NUM_DATA[25] ), .C1(\Controller_inst.NUM_DATA[15] ), 
    .B1(\Controller_inst.NUM_DATA[16] ), .A1(\Controller_inst.NUM_DATA[29] ), 
    .D0(\Controller_inst.NUM_DATA[15] ), .B0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[15] ), .F1(\Controller_inst.n16838 ));
  Controller_inst_SLICE_2061 \Controller_inst.SLICE_2061 ( 
    .D1(\Controller_inst.n1215 ), .C1(\Controller_inst.n1218 ), 
    .B1(\Controller_inst.first_packet ), .D0(\Controller_inst.n46 ), 
    .C0(\Controller_inst.n16858 ), .B0(\Controller_inst.NUM_DATA[31] ), 
    .A0(\Controller_inst.n16856 ), .F0(\Controller_inst.n1218 ), 
    .F1(\Controller_inst.n1223[0] ));
  Controller_inst_SLICE_2062 \Controller_inst.SLICE_2062 ( 
    .D1(\Controller_inst.n162[0] ), .C1(\Controller_inst.NUM_DATA[0] ), 
    .B1(\Controller_inst.int_FIFO_COUNT[0] ), 
    .A1(\Controller_inst.int_FIFO_COUNT[1] ), 
    .D0(\Controller_inst.NUM_DATA[0] ), .B0(maxfan_replicated_net_952), 
    .F0(\Controller_inst.NUM_DATA[0] ), .F1(\Controller_inst.n4_adj_2065 ));
  Controller_inst_SLICE_2063 \Controller_inst.SLICE_2063 ( 
    .D1(\Controller_inst.int_FIFO_COUNT[0] ), 
    .C1(\Controller_inst.NUM_DATA[1] ), 
    .B1(\Controller_inst.int_FIFO_COUNT[1] ), 
    .A1(\Controller_inst.NUM_DATA[0] ), .D0(\Controller_inst.NUM_DATA[1] ), 
    .B0(o_reset_c), .F0(\Controller_inst.NUM_DATA[1] ), 
    .F1(\Controller_inst.n4_adj_2088 ));
  Controller_inst_SLICE_2064 \Controller_inst.SLICE_2064 ( 
    .D1(\Controller_inst.n17654 ), .C1(\Controller_inst.n5_adj_2063 ), 
    .B1(\Controller_inst.stm32_state[3] ), .A1(\stm32_state[1] ), 
    .D0(\stm32_state[2] ), .C0(\stm32_state[0] ), .B0(\stm32_state[1] ), 
    .F0(\Controller_inst.n5_adj_2063 ), .F1(\Controller_inst.n5066[0] ));
  Controller_inst_SLICE_2066 \Controller_inst.SLICE_2066 ( 
    .D1(\Controller_inst.int_FIFO_COUNT[3] ), 
    .C1(\Controller_inst.n6_adj_2089 ), .B1(\Controller_inst.NUM_DATA[3] ), 
    .D0(\Controller_inst.int_FIFO_COUNT[2] ), 
    .C0(\Controller_inst.n4_adj_2088 ), .A0(\Controller_inst.NUM_DATA[2] ), 
    .F0(\Controller_inst.n6_adj_2089 ), .F1(\Controller_inst.n8_adj_2090 ));
  Controller_inst_SLICE_2067 \Controller_inst.SLICE_2067 ( 
    .D1(\Controller_inst.NUM_DATA[3] ), .C1(o_reset_c), 
    .D0(\Controller_inst.NUM_DATA[2] ), .B0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[2] ), .F1(\Controller_inst.NUM_DATA[3] ));
  Controller_inst_SLICE_2070 \Controller_inst.SLICE_2070 ( 
    .D1(\Controller_inst.int_FIFO_COUNT[5] ), .C1(\Controller_inst.n10 ), 
    .B1(\Controller_inst.NUM_DATA[5] ), 
    .D0(\Controller_inst.int_FIFO_COUNT[4] ), 
    .C0(\Controller_inst.n8_adj_2090 ), .B0(\Controller_inst.NUM_DATA[4] ), 
    .F0(\Controller_inst.n10 ), .F1(\Controller_inst.n12_adj_2091 ));
  Controller_inst_SLICE_2071 \Controller_inst.SLICE_2071 ( 
    .D1(\Controller_inst.NUM_DATA[5] ), .C1(o_reset_c), 
    .D0(\Controller_inst.NUM_DATA[4] ), .B0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[4] ), .F1(\Controller_inst.NUM_DATA[5] ));
  Controller_inst_SLICE_2074 \Controller_inst.SLICE_2074 ( 
    .D1(\Controller_inst.int_FIFO_COUNT[7] ), .C1(\Controller_inst.n14 ), 
    .A1(\Controller_inst.NUM_DATA[7] ), 
    .D0(\Controller_inst.int_FIFO_COUNT[6] ), 
    .C0(\Controller_inst.n12_adj_2091 ), .B0(\Controller_inst.NUM_DATA[6] ), 
    .F0(\Controller_inst.n14 ), .F1(\Controller_inst.n16 ));
  Controller_inst_SLICE_2075 \Controller_inst.SLICE_2075 ( 
    .D1(\Controller_inst.NUM_DATA[7] ), .C1(o_reset_c), 
    .D0(\Controller_inst.NUM_DATA[6] ), .B0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[6] ), .F1(\Controller_inst.NUM_DATA[7] ));
  Controller_inst_SLICE_2078 \Controller_inst.SLICE_2078 ( 
    .D1(\Controller_inst.NUM_DATA[14] ), .C1(\Controller_inst.NUM_DATA[8] ), 
    .B1(\Controller_inst.NUM_DATA[11] ), .A1(\Controller_inst.NUM_DATA[12] ), 
    .D0(\Controller_inst.NUM_DATA[8] ), .C0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[8] ), .F1(\Controller_inst.n16830 ));
  Controller_inst_SLICE_2079 \Controller_inst.SLICE_2079 ( 
    .D1(\Controller_inst.NUM_DATA[13] ), .B1(o_reset_c), 
    .C0(\Controller_inst.NUM_DATA[14] ), .A0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[14] ), .F1(\Controller_inst.NUM_DATA[13] ));
  Controller_inst_SLICE_2080 \Controller_inst.SLICE_2080 ( 
    .D1(\Controller_inst.n16838 ), .C1(\Controller_inst.n37 ), 
    .B1(\Controller_inst.n16830 ), .A1(\Controller_inst.n16828 ), 
    .D0(\Controller_inst.NUM_DATA[17] ), .C0(\Controller_inst.NUM_DATA[9] ), 
    .B0(\Controller_inst.NUM_DATA[13] ), .A0(\Controller_inst.n16 ), 
    .F0(\Controller_inst.n37 ), .F1(\Controller_inst.n46 ));
  Controller_inst_SLICE_2081 \Controller_inst.SLICE_2081 ( 
    .D1(\Controller_inst.NUM_DATA[26] ), .C1(maxfan_replicated_net_952), 
    .D0(\Controller_inst.NUM_DATA[17] ), .B0(maxfan_replicated_net_952), 
    .F0(\Controller_inst.NUM_DATA[17] ), .F1(\Controller_inst.NUM_DATA[26] ));
  Controller_inst_SLICE_2082 \Controller_inst.SLICE_2082 ( 
    .D1(\Controller_inst.NUM_DATA[22] ), .C1(\Controller_inst.NUM_DATA[20] ), 
    .B1(\Controller_inst.NUM_DATA[18] ), .A1(\Controller_inst.NUM_DATA[26] ), 
    .D0(\Controller_inst.NUM_DATA[20] ), .C0(maxfan_replicated_net_952), 
    .F0(\Controller_inst.NUM_DATA[20] ), .F1(\Controller_inst.n16858 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2084 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2084 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[121] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18903 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[120] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[122] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[123] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18903 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18906 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2086 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2086 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[25] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18789 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[24] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[27] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[26] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18789 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18792 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2088 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2088 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18843 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[384] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[385] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[386] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[387] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18843 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18846 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2090 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2090 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[73] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18897 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[72] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[75] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[74] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18897 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18900 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2092 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2092 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[201] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18837 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[200] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[203] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[202] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18837 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18840 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2094 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2094 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[425] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18891 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[424] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[427] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[426] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18891 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18894 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2096 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2096 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[45] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18831 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[44] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[46] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[47] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18831 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17646 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2098 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2098 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[417] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18885 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[416] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[419] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[418] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18885 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18888 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2100 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2100 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[8] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19785 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[9] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[11] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[10] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19785 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17396 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2102 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2102 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[13] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19779 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[12] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[15] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[14] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19779 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17397 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2104 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2104 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[29] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19773 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[28] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[31] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[30] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19773 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19776 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2106 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2106 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19482 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19098 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19767 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2107 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2107 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18798 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17403 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19767 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18990 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19578 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17403 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19137 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2108 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2108 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[209] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18879 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[208] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[210] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[211] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18879 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18882 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2110 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2110 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19761 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[0] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[3] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19761 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17651 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2112 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2112 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[69] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19755 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[68] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[71] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[70] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19755 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17406 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2114 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2114 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19326 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19260 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19749 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2115 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2115 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18810 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17409 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19350 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19236 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19749 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17409 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19179 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2116 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2116 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19743 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[196] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[197] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[198] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[199] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19743 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17412 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2118 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2118 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[373] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19737 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[372] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[374] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[375] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19737 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17415 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2120 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2120 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[381] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19731 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[380] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[382] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[383] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19731 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17418 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2122 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2122 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[205] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19725 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[204] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[206] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[207] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19725 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17421 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2124 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2124 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[388] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19719 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[389] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[391] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[390] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19719 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17424 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2126 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2126 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[397] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19713 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[396] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[399] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[398] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19713 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17427 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2128 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2128 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[117] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19707 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[116] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[119] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[118] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19707 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17430 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2130 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2130 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18828 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17418 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19701 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2131 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2131 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18864 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17433 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17415 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18822 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19701 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17433 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19353 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2132 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2132 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[404] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19695 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[405] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[407] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[406] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19695 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17436 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2134 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2134 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[413] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19689 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[412] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[415] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[414] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19689 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17439 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2136 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2136 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[213] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19683 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[212] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[215] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[214] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19683 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17442 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2138 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2138 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[420] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19677 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[421] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[422] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[423] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19677 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17445 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2140 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2140 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19671 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[428] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[429] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[431] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[430] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19671 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17448 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2142 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2142 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[77] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19665 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[76] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[78] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[79] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19665 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17451 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2144 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2144 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[125] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19659 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[124] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[126] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[127] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19659 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17454 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2146 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2146 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[221] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19653 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[220] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[223] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[222] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19653 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17457 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2148 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2148 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[437] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19647 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[436] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[438] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[439] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19647 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17460 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2150 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2150 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[445] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19641 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[444] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[446] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[447] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19641 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17463 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2152 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2152 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17439 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18876 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19635 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2153 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2153 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17436 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18870 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19635 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17466 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2154 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2154 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[453] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19629 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[452] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[454] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[455] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19629 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17469 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2156 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2156 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[460] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19623 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[461] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[463] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[462] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19623 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17472 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2158 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2158 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18912 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17457 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19617 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2159 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2159 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17442 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18882 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19617 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17475 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2160 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2160 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[229] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19611 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[228] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[230] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[231] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19611 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17478 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2162 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2162 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[469] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19605 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[468] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[471] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[470] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19605 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17481 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2164 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2164 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[477] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19599 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[476] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[478] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[479] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19599 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17484 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2166 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2166 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[237] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19593 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[236] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[239] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[238] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19593 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17487 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2168 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2168 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[485] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19587 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[484] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[487] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[486] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19587 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17490 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2170 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2170 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[493] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19581 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[492] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[495] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[494] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19581 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17493 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2172 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2172 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[53] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19575 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[52] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[55] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[54] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19575 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19578 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2174 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2174 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18906 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17454 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19569 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2175 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2175 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18996 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17499 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19569 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18858 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17430 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17499 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19437 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2176 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2176 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[133] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[132] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[135] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[134] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19563 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17502 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2178 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2178 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18924 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17463 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19557 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2179 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2179 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17505 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19008 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17460 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18918 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19557 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17505 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19263 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2180 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2180 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[501] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19551 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[500] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[502] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[503] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19551 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17508 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2182 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2182 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[245] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19545 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[244] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[247] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[246] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19545 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17514 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2184 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2184 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[141] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19539 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[140] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[143] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[142] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19539 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17517 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2186 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2186 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[253] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19533 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[252] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[255] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[254] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19533 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17520 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2188 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2188 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18966 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17484 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19527 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2189 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2189 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19527 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18960 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17481 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17523 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2190 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2190 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[85] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19521 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[84] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[87] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[86] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19521 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17526 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2192 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2192 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19038 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17520 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19515 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2193 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2193 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19056 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17529 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19515 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19026 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17514 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17529 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19389 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2194 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2194 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[261] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19509 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[260] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[262] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[263] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19509 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17532 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2196 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2196 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[269] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19503 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[268] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[271] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[270] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19503 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17535 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2198 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2198 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[149] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19497 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[148] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[151] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[150] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19497 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17538 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2200 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2200 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19020 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17511 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19491 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2201 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2201 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19080 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17541 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17508 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19014 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19491 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17541 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19317 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2202 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2202 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[277] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19485 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[276] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[279] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[278] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19485 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17544 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2204 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2204 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[60] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19479 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[61] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[63] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[62] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19479 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19482 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2206 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2206 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[92] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19473 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[93] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[95] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[94] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19473 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17553 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2208 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2208 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[157] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19467 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[156] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[159] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[158] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19467 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17556 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2210 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2210 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[285] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19461 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[284] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[286] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[287] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19461 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17559 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2212 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2212 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[293] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19455 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[292] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[294] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[295] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19455 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17562 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2214 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2214 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19116 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17559 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19449 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2215 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2215 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17544 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19086 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19449 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17565 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2216 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2216 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19443 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[301] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[300] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[303] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[302] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19443 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17568 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2219 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2219 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19380 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19200 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19437 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17406 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18804 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19197 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19200 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19440 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2220 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2220 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19110 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17556 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19431 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2221 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2221 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17538 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19074 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19431 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17574 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2222 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2222 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[165] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19425 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[164] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[166] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[167] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19425 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17577 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2224 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2224 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[308] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19413 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[309] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[310] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[311] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19413 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17580 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2226 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2226 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[4] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19407 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[6] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19407 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17652 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2228 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2228 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[317] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19401 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[316] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[319] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[318] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19401 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17583 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2230 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2230 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[173] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19395 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[172] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[175] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[174] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19395 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17586 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2233 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2233 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17475 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18948 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19389 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17412 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18816 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18945 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18948 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19392 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2234 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2234 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[325] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19383 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[324] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[327] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[326] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19383 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17592 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2236 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2236 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19104 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17553 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19377 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2237 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2237 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19377 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19050 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17526 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19380 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2238 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2238 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[101] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19371 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[100] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[103] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[102] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19371 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17598 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2240 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2240 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19164 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17583 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19365 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2241 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2241 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19212 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17601 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17580 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19158 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19365 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17601 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19221 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2242 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2242 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[333] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19359 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[332] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[335] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[334] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19359 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17604 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2245 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2245 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19296 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19278 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19353 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17592 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19188 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19275 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19278 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19356 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2246 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2246 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[180] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19347 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[181] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[183] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[182] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19347 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19350 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2248 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2248 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[340] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19341 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[341] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[342] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[343] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19341 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17613 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2250 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2250 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[349] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19335 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[348] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[350] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[351] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19335 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17616 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2252 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2252 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[109] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19329 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[108] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[110] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[111] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19329 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17619 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2254 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2254 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[189] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19323 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[188] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[191] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[190] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19323 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19326 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2257 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2257 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17523 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19044 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19317 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19041 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18936 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17469 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19044 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19320 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2258 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2258 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[40] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19311 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[41] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[42] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[43] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19311 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17645 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2260 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2260 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[33] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19305 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[32] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[35] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[34] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19305 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17642 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2262 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2262 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[377] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18825 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[376] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[378] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[379] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18825 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18828 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2264 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2264 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[357] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19299 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[356] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[358] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[359] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19299 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17628 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2266 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2266 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19248 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17616 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19293 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2267 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2267 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19293 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19242 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17613 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19296 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2268 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2268 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[364] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19287 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[365] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[366] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[367] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19287 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17634 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2270 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2270 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[361] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19281 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[360] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[362] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[363] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19281 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17633 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2272 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2272 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19218 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17604 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19275 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2274 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2274 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[353] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19269 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[352] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[355] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[354] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19269 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17627 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2277 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2277 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19320 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19266 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17466 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19263 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18930 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19266 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17626 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2278 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2278 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[185] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19257 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[184] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[186] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[187] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19257 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19260 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2280 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2280 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[105] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19251 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[104] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[107] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[106] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19251 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17618 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2282 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2282 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[345] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19245 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[344] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[346] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[347] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19245 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19248 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2284 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2284 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[337] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19239 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[336] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[339] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[338] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19239 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19242 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2286 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2286 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[177] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19233 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[176] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[178] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[179] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19233 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19236 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2288 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2288 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17626 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17608 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19224 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19356 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17608 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19227 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2289 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2289 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17590 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17572 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19227 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19140 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19440 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17572 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19230 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2290 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2290 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[409] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18873 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[408] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[411] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[410] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18873 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18876 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2293 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2293 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17565 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19128 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19221 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17532 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19062 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19125 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19128 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19224 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2294 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2294 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[369] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18819 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[368] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[370] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[371] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18819 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18822 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2296 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2296 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[329] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19215 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[328] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[330] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[331] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19215 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19218 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2298 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2298 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19134 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17568 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19209 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2299 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2299 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19209 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19122 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17562 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19212 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2300 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2300 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[96] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19203 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[97] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[99] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[98] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19203 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17597 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2302 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2302 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18900 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17451 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19197 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2304 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2304 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[21] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[20] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19191 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2305 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2305 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19191 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[18] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[19] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19194 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2306 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2306 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[320] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19185 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[321] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[322] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[323] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19185 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19188 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2309 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2309 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17574 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19146 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19179 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17502 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19002 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19143 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19146 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19182 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2310 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2310 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[169] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19173 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[168] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[170] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[171] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19173 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17585 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2312 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2312 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[37] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19167 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[36] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[39] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[38] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19167 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17643 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2314 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2314 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[313] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19161 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[312] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[314] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[315] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19161 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19164 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2316 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2316 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18867 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[401] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[400] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[403] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[402] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18867 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18870 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2318 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2318 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[305] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19155 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[304] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[306] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[307] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19155 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19158 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2320 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2320 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[161] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19149 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[160] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[162] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[163] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19149 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17576 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2322 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2322 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19032 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17517 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19143 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2324 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2324 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[193] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18813 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[192] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[194] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[195] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18813 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18816 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2327 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2327 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17547 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19092 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19137 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19089 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17651 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17652 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19092 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19140 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2328 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2328 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[297] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19131 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[296] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[298] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[299] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19131 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19134 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2330 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2330 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17535 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19068 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19125 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2332 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2332 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[289] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19119 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[288] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[291] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[290] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19119 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19122 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2334 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2334 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[281] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19113 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[280] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[283] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[282] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19113 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19116 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2336 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2336 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[153] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19107 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[152] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[154] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[155] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19107 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19110 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2338 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2338 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[89] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19101 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[88] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[90] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[91] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19101 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19104 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2340 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2340 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[57] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19095 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[56] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[58] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[59] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19095 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19098 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2342 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2342 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17396 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17397 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19089 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2344 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2344 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17634 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17633 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18861 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2345 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2345 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17628 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17627 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18861 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18864 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2346 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2346 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[273] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19083 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[272] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[274] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[275] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19083 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19086 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2348 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2348 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18984 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17493 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19077 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2349 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2349 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17490 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18978 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19077 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19080 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2350 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2350 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19071 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[144] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[145] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[147] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[146] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19071 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19074 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2352 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2352 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[265] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19065 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[264] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[266] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[267] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19065 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19068 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2354 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2354 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[257] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19059 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[256] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[258] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[259] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19059 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19062 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2356 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2356 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17585 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17586 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18807 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2357 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2357 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18807 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17576 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17577 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18810 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2358 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2358 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17487 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18972 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19053 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2359 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2359 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17478 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18954 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19053 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19056 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2360 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2360 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[81] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19047 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[80] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[83] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[82] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19047 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19050 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2362 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2362 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18942 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17472 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19041 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2364 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2364 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19035 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[248] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[249] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[251] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[250] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19035 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19038 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2366 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2366 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[137] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19029 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[136] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[138] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[139] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19029 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19032 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2368 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2368 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[240] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19023 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[241] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[243] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[242] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19023 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19026 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2370 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2370 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[112] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18855 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[113] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[114] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[115] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18855 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18858 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2372 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2372 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[505] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19017 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[504] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[506] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[507] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19017 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19020 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2374 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2374 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[497] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19011 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[496] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[499] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[498] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19011 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19014 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2376 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2376 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18894 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17448 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19005 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2377 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2377 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19005 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18888 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17445 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19008 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2378 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2378 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[65] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18801 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[64] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[67] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[66] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18801 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18804 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2380 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2380 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[129] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18999 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[128] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[130] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[131] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18999 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19002 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2382 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2382 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17618 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17619 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18993 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2383 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2383 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17598 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17597 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18993 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18996 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2384 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2384 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[49] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18987 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[48] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[50] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[51] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18987 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18990 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2386 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2386 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[489] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18981 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[488] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[490] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[491] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18981 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18984 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2388 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2388 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[481] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18975 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[480] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[482] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[483] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18975 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18978 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2390 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2390 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[233] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18969 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[232] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[234] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[235] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18969 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18972 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2392 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2392 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[473] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18963 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[472] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[474] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[475] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18963 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18966 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2394 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2394 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[465] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18957 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[464] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[467] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[466] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18957 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18960 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2396 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2396 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[225] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18951 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[224] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[227] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[226] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18951 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18954 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2398 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2398 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17421 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18840 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18945 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2400 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2400 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[456] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18939 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[457] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[458] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[459] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18939 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18942 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2402 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2402 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[449] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18933 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[448] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[451] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[450] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18933 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18936 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2404 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2404 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18852 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17427 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18927 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2405 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2405 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17424 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18846 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18927 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18930 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2406 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2406 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[393] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18849 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[392] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[395] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[394] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18849 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18852 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2408 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2408 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17645 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17646 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18795 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2409 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2409 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17643 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17642 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18795 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18798 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2410 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2410 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[441] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18921 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[440] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[442] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[443] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18921 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18924 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2412 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2412 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[433] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18915 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[432] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[434] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[435] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18915 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18918 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2414 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2414 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[217] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18909 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[216] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[219] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[218] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18909 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18912 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2416 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2416 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10248 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n42 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[1] ), 
    .D0(int_RHD2132_SPI_CS_n), .C0(\Controller_inst.int_RHD_TX_DV ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n42 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8753 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2417 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2417 
    ( .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[0] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10248 ), 
    .A1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[1] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n5 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10248 ), 
    .F1(int_RHD_TX_Ready));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2418 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2418 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19419 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[8] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[9] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[11] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[10] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19419 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19422 )
    );
  SLICE_2420 SLICE_2420( .D1(n8513), .C1(n17659), .B1(n8532), .A1(n1228), 
    .D0(n16213), .C0(n11301), .B0(n16827), .A0(n16218), .F0(n17659), 
    .F1(n8727));
  Controller_inst_SLICE_2421 \Controller_inst.SLICE_2421 ( 
    .DI1(\Controller_inst.n8578 ), .D1(\Controller_inst.stm32_state[3] ), 
    .C1(\stm32_state[2] ), .B1(\stm32_state[0] ), .A1(\stm32_state[1] ), 
    .D0(\stm32_state[2] ), .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\stm32_state[1] ), .A0(\stm32_state[0] ), .CE(n8727), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.stm32_state[3] ), .F0(n16218), 
    .F1(\Controller_inst.n8578 ));
  Controller_inst_SLICE_2423 \Controller_inst.SLICE_2423 ( 
    .D1(\Controller_inst.n15905 ), .C1(n8513), .B1(\rhd_state[0] ), 
    .A1(\rhd_state[1] ), .D0(o_Controller_Mode_c_1), 
    .C0(o_Controller_Mode_c_0), .F0(n8513), .F1(\Controller_inst.n3 ));
  SLICE_2424 SLICE_2424( .D0(\reset_counter[13] ), .C0(\reset_counter[11] ), 
    .F0(n28));
  SLICE_2425 SLICE_2425( .D1(n28), .C1(n38), .B1(\reset_counter[24] ), 
    .A1(\reset_counter[5] ), .D0(\reset_counter[17] ), 
    .C0(\reset_counter[14] ), .B0(\reset_counter[12] ), 
    .A0(\reset_counter[8] ), .F0(n38), .F1(n42));
  SLICE_2426 SLICE_2426( .D1(\reset_counter[25] ), .C1(n36), 
    .B1(\reset_counter[23] ), .A1(\reset_counter[7] ), 
    .D0(\reset_counter[21] ), .C0(\reset_counter[19] ), 
    .B0(\reset_counter[15] ), .A0(\reset_counter[16] ), .F0(n36), .F1(n41));
  SLICE_2428 SLICE_2428( .D0(\reset_counter[10] ), .C0(\reset_counter[18] ), 
    .B0(\reset_counter[6] ), .A0(\reset_counter[27] ), .F0(n40));
  SLICE_2429 SLICE_2429( .D1(\reset_counter[3] ), .C1(n15926), 
    .B1(\reset_counter[4] ), .A1(\reset_counter[2] ), .D0(n40), .C0(n42), 
    .B0(n41), .A0(n39), .F0(n15926), .F1(n11266));
  Controller_inst_SLICE_2430 \Controller_inst.SLICE_2430 ( 
    .D1(\Controller_inst.rhd_done_config ), .C1(\Controller_inst.n89 ), 
    .B1(n6997), .A1(n8513), .D0(\rhd_state[0] ), .C0(int_RHD_TX_Ready), 
    .A0(\rhd_state[1] ), .F0(\Controller_inst.n89 ), 
    .F1(\Controller_inst.n5425 ));
  Controller_inst_SLICE_2432 \Controller_inst.SLICE_2432 ( 
    .D1(\Controller_inst.full_cycle_count[27] ), .C1(\Controller_inst.n18 ), 
    .B1(\Controller_inst.full_cycle_count[14] ), 
    .A1(\Controller_inst.full_cycle_count[19] ), 
    .D0(\Controller_inst.full_cycle_count[17] ), 
    .C0(\Controller_inst.full_cycle_count[25] ), .F0(\Controller_inst.n18 ), 
    .F1(\Controller_inst.n30 ));
  Controller_inst_SLICE_2434 \Controller_inst.SLICE_2434 ( 
    .D0(\Controller_inst.full_cycle_count[18] ), 
    .C0(\Controller_inst.full_cycle_count[22] ), 
    .B0(\Controller_inst.full_cycle_count[16] ), 
    .A0(\Controller_inst.full_cycle_count[24] ), .F0(\Controller_inst.n28 ));
  Controller_inst_SLICE_2435 \Controller_inst.SLICE_2435 ( 
    .D1(\Controller_inst.n15899 ), .C1(\Controller_inst.n15922 ), 
    .B1(\Controller_inst.full_cycle_count[31] ), 
    .A1(\Controller_inst.full_cycle_count[13] ), .D0(\Controller_inst.n28 ), 
    .C0(\Controller_inst.n30 ), .B0(\Controller_inst.n29_adj_2056 ), 
    .A0(\Controller_inst.n27 ), .F0(\Controller_inst.n15922 ), .F1(n7053));
  Controller_inst_SLICE_2436 \Controller_inst.SLICE_2436 ( 
    .D1(\Controller_inst.full_cycle_count[4] ), .C1(\Controller_inst.n15875 ), 
    .A1(\Controller_inst.full_cycle_count[7] ), 
    .D0(\Controller_inst.full_cycle_count[0] ), 
    .C0(\Controller_inst.full_cycle_count[1] ), 
    .B0(\Controller_inst.full_cycle_count[3] ), 
    .A0(\Controller_inst.full_cycle_count[2] ), .F0(\Controller_inst.n15875 ), 
    .F1(\Controller_inst.n8_c ));
  Controller_inst_SLICE_2438 \Controller_inst.SLICE_2438 ( 
    .D0(\Controller_inst.full_cycle_count[8] ), 
    .C0(\Controller_inst.full_cycle_count[9] ), .F0(\Controller_inst.n6 ));
  Controller_inst_SLICE_2439 \Controller_inst.SLICE_2439 ( 
    .D1(\Controller_inst.n6 ), .C1(\Controller_inst.n5_c ), 
    .B1(\Controller_inst.full_cycle_count[11] ), 
    .A1(\Controller_inst.full_cycle_count[12] ), 
    .D0(\Controller_inst.full_cycle_count[5] ), .C0(\Controller_inst.n8_c ), 
    .B0(\Controller_inst.full_cycle_count[10] ), 
    .A0(\Controller_inst.full_cycle_count[6] ), .F0(\Controller_inst.n5_c ), 
    .F1(\Controller_inst.n15899 ));
  Controller_inst_SLICE_2440 \Controller_inst.SLICE_2440 ( .D1(n6997), 
    .C1(n11073), .B1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10248 ), 
    .C0(\Controller_inst.rhd_done_config ), 
    .B0(\Controller_inst.int_RHD_TX_DV ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[0] ), 
    .F0(n11073), .F1(\Controller_inst.n15905 ));
  Controller_inst_SLICE_2442 \Controller_inst.SLICE_2442 ( 
    .D1(\Controller_inst.n12 ), .C1(\Controller_inst.n4 ), 
    .B1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), 
    .D0(\stm32_state[2] ), .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\stm32_state[1] ), .A0(\stm32_state[0] ), .F0(\Controller_inst.n4 ), 
    .F1(\Controller_inst.n16053 ));
  Controller_inst_SLICE_2444 \Controller_inst.SLICE_2444 ( 
    .D1(\Controller_inst.stm32_state[3] ), .C1(\stm32_state[1] ), 
    .D0(\stm32_state[2] ), .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\stm32_state[1] ), .A0(\stm32_state[0] ), .F0(\Controller_inst.n22 ), 
    .F1(\Controller_inst.n5336 ));
  Controller_inst_SLICE_2445 \Controller_inst.SLICE_2445 ( 
    .D1(\Controller_inst.n22 ), .C1(\Controller_inst.n5112 ), 
    .B1(\Controller_inst.n5336 ), .A1(\Controller_inst.n1223[0] ), 
    .D0(\stm32_state[2] ), .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\stm32_state[1] ), .A0(\stm32_state[0] ), .F0(\Controller_inst.n5112 ), 
    .F1(\Controller_inst.n12 ));
  Controller_inst_SLICE_2446 \Controller_inst.SLICE_2446 ( 
    .D1(\stm32_state[0] ), .C1(n1228), .A1(\stm32_state[2] ), 
    .D0(\Controller_inst.n45_adj_2206 ), .C0(\Controller_inst.n46_adj_2203 ), 
    .B0(\Controller_inst.n50 ), .A0(\Controller_inst.stm32_counter[31] ), 
    .F0(n1228), .F1(\Controller_inst.n17654 ));
  Controller_inst_SLICE_2449 \Controller_inst.SLICE_2449 ( 
    .D1(\Controller_inst.n162[2] ), .C1(\Controller_inst.n6_adj_2092 ), 
    .B1(\Controller_inst.int_FIFO_COUNT[3] ), .D0(\Controller_inst.n162[1] ), 
    .C0(\Controller_inst.n4_adj_2065 ), 
    .A0(\Controller_inst.int_FIFO_COUNT[2] ), 
    .F0(\Controller_inst.n6_adj_2092 ), .F1(\Controller_inst.n8_adj_2093 ));
  Controller_inst_SLICE_2450 \Controller_inst.SLICE_2450 ( 
    .DI1(\Controller_inst.n167_adj_2232[17] ), 
    .C1(\Controller_inst.n133_adj_2231[17] ), .A1(n6997), 
    .D0(\Controller_inst.rhd_index[27] ), .C0(\Controller_inst.rhd_index[29] ), 
    .B0(\Controller_inst.rhd_index[13] ), .A0(\Controller_inst.rhd_index[22] ), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q1(\Controller_inst.rhd_index[17] ), 
    .F0(\Controller_inst.n42 ), .F1(\Controller_inst.n167_adj_2232[17] ));
  Controller_inst_SLICE_2451 \Controller_inst.SLICE_2451 ( 
    .D1(\Controller_inst.n40 ), .C1(\Controller_inst.n39 ), 
    .B1(\Controller_inst.n41 ), .A1(\Controller_inst.n42 ), 
    .D0(\Controller_inst.rhd_index[26] ), .C0(\Controller_inst.rhd_index[11] ), 
    .B0(\Controller_inst.rhd_index[8] ), .A0(\Controller_inst.rhd_index[10] ), 
    .F0(\Controller_inst.n39 ), .F1(\Controller_inst.n48 ));
  Controller_inst_SLICE_2452 \Controller_inst.SLICE_2452 ( 
    .D0(\Controller_inst.rhd_index[24] ), .C0(\Controller_inst.rhd_index[21] ), 
    .B0(\Controller_inst.rhd_index[12] ), .F0(\Controller_inst.n38 ));
  Controller_inst_SLICE_2453 \Controller_inst.SLICE_2453 ( 
    .D1(\Controller_inst.n38 ), .C1(\Controller_inst.n43 ), 
    .B1(\Controller_inst.rhd_index[25] ), .A1(\Controller_inst.rhd_index[14] ), 
    .D0(\Controller_inst.rhd_index[16] ), .C0(\Controller_inst.rhd_index[18] ), 
    .B0(\Controller_inst.rhd_index[17] ), .A0(\Controller_inst.rhd_index[23] ), 
    .F0(\Controller_inst.n43 ), .F1(\Controller_inst.n47 ));
  Controller_inst_SLICE_2454 \Controller_inst.SLICE_2454 ( 
    .D1(\Controller_inst.rhd_index[5] ), .C1(\Controller_inst.n181_adj_2069 ), 
    .B1(\Controller_inst.rhd_index[4] ), .A1(\Controller_inst.rhd_index[0] ), 
    .D0(\Controller_inst.rhd_index[2] ), .C0(\Controller_inst.rhd_index[1] ), 
    .B0(\Controller_inst.rhd_index[3] ), .F0(\Controller_inst.n181_adj_2069 ), 
    .F1(\Controller_inst.n15882 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2457 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2457 ( 
    .DI1(n7405), .D1(n7053), .C1(o_Controller_Mode_c_0), 
    .B1(o_Controller_Mode_c_1), .D0(n9844), .C0(int_RHD_TX_Ready), 
    .B0(o_Controller_Mode_c_0), .A0(o_Controller_Mode_c_1), .CE(n8742), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q1(RGB0_OUT_c), 
    .F0(\Controller_inst.n2_adj_2085 ), .F1(n7405));
  Controller_inst_SLICE_2458 \Controller_inst.SLICE_2458 ( 
    .D1(\stm32_state[1] ), .C1(\stm32_state[2] ), .B1(\stm32_state[0] ), 
    .A1(\Controller_inst.stm32_state[3] ), .D0(\stm32_state[2] ), 
    .C0(\stm32_state[1] ), .B0(\Controller_inst.stm32_state[3] ), 
    .A0(\stm32_state[0] ), .F0(\Controller_inst.n20 ), 
    .F1(\Controller_inst.n16215 ));
  Controller_inst_SLICE_2459 \Controller_inst.SLICE_2459 ( 
    .D1(\Controller_inst.n20 ), .C1(\Controller_inst.n8543 ), 
    .B1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), 
    .D0(\Controller_inst.stm32_state[3] ), .C0(\stm32_state[1] ), 
    .F0(\Controller_inst.n8543 ), .F1(\Controller_inst.n16231 ));
  Controller_inst_SLICE_2460 \Controller_inst.SLICE_2460 ( 
    .D0(\Controller_inst.r_SPI_Clk_Count[0] ), .C0(\Controller_inst.n14052 ), 
    .A0(\Controller_inst.int_RHD_TX_DV ), .F0(\Controller_inst.n14054 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2461 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2461 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .F1(\Controller_inst.n14052 ));
  Controller_inst_SLICE_2463 \Controller_inst.SLICE_2463 ( 
    .D1(\Controller_inst.n162[4] ), .C1(\Controller_inst.n10_adj_2095 ), 
    .B1(\Controller_inst.int_FIFO_COUNT[5] ), .D0(\Controller_inst.n162[3] ), 
    .C0(\Controller_inst.n8_adj_2093 ), 
    .B0(\Controller_inst.int_FIFO_COUNT[4] ), 
    .F0(\Controller_inst.n10_adj_2095 ), .F1(\Controller_inst.n12_adj_2097 ));
  Controller_inst_SLICE_2465 \Controller_inst.SLICE_2465 ( 
    .D1(\Controller_inst.n162[6] ), .C1(\Controller_inst.n14_adj_2098 ), 
    .B1(\Controller_inst.int_FIFO_COUNT[7] ), .D0(\Controller_inst.n162[5] ), 
    .C0(\Controller_inst.n12_adj_2097 ), 
    .B0(\Controller_inst.int_FIFO_COUNT[6] ), 
    .F0(\Controller_inst.n14_adj_2098 ), .F1(\Controller_inst.n16_adj_2099 ));
  Controller_inst_SLICE_2467 \Controller_inst.SLICE_2467 ( 
    .D1(\Controller_inst.n16804 ), .C1(\Controller_inst.n37_adj_2102 ), 
    .B1(\Controller_inst.n16802 ), .A1(\Controller_inst.n16806 ), 
    .D0(\Controller_inst.n27_adj_2072 ), .C0(\Controller_inst.n16_adj_2099 ), 
    .B0(\Controller_inst.n35 ), .A0(\Controller_inst.n19 ), 
    .F0(\Controller_inst.n37_adj_2102 ), .F1(\Controller_inst.n46_adj_2105 ));
  Controller_inst_SLICE_2468 \Controller_inst.SLICE_2468 ( 
    .D1(\Controller_inst.n45 ), .C1(\Controller_inst.n37_adj_2104 ), 
    .B1(\Controller_inst.n41_adj_2103 ), .A1(\Controller_inst.n53 ), 
    .D0(\Controller_inst.n49 ), .C0(\Controller_inst.n55 ), 
    .B0(\Controller_inst.n47_adj_2101 ), .A0(\Controller_inst.n43_adj_2100 ), 
    .F0(\Controller_inst.n16802 ), .F1(\Controller_inst.n16870 ));
  Controller_inst_SLICE_2471 \Controller_inst.SLICE_2471 ( 
    .D1(\Controller_inst.stm32_state[3] ), .C1(\Controller_inst.n1215 ), 
    .B1(\stm32_state[1] ), .D0(\Controller_inst.n162[30] ), 
    .C0(\Controller_inst.n46_adj_2105 ), .B0(\Controller_inst.n16870 ), 
    .A0(\Controller_inst.n16868 ), .F0(\Controller_inst.n1215 ), 
    .F1(\Controller_inst.n6_adj_2066 ));
  Controller_inst_SLICE_2472 \Controller_inst.SLICE_2472 ( 
    .D1(\Controller_inst.n8530 ), .C1(\Controller_inst.n8573 ), 
    .B1(\Controller_inst.n8518 ), .A1(\Controller_inst.n8543 ), 
    .D0(\Controller_inst.stm32_state[3] ), .B0(\stm32_state[1] ), 
    .F0(\Controller_inst.n8573 ), .F1(\Controller_inst.n16884 ));
  Controller_inst_SLICE_2474 \Controller_inst.SLICE_2474 ( 
    .D1(\Controller_inst.n1626[0] ), .C1(\Controller_inst.n8505 ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), .A1(\Controller_inst.n8571 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .F0(\Controller_inst.n8505 ), .F1(\Controller_inst.n10_adj_2122 ));
  Controller_inst_SLICE_2476 \Controller_inst.SLICE_2476 ( 
    .D1(o_Controller_Mode_c_0), .C1(n8532), .B1(o_Controller_Mode_c_1), 
    .D0(\stm32_state[2] ), .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\stm32_state[1] ), .A0(\stm32_state[0] ), .F0(n8532), 
    .F1(\Controller_inst.n5423 ));
  Controller_inst_SLICE_2478 \Controller_inst.SLICE_2478 ( 
    .D1(\Controller_inst.stm32_counter[29] ), 
    .C1(\Controller_inst.n40_adj_2191 ), 
    .B1(\Controller_inst.stm32_counter[22] ), 
    .D0(\Controller_inst.stm32_counter[27] ), 
    .C0(\Controller_inst.stm32_counter[20] ), 
    .B0(\Controller_inst.stm32_counter[12] ), 
    .A0(\Controller_inst.stm32_counter[5] ), 
    .F0(\Controller_inst.n40_adj_2191 ), .F1(\Controller_inst.n46_adj_2203 ));
  Controller_inst_SLICE_2480 \Controller_inst.SLICE_2480 ( 
    .D0(\Controller_inst.stm32_counter[15] ), 
    .C0(\Controller_inst.stm32_counter[17] ), 
    .B0(\Controller_inst.stm32_counter[21] ), 
    .A0(\Controller_inst.stm32_counter[6] ), .F0(\Controller_inst.n44 ));
  Controller_inst_SLICE_2481 \Controller_inst.SLICE_2481 ( 
    .D1(\Controller_inst.n44 ), .C1(\Controller_inst.n41_adj_2202 ), 
    .B1(\Controller_inst.n42_adj_2194 ), .A1(\Controller_inst.n43_adj_2199 ), 
    .D0(\Controller_inst.stm32_counter[16] ), 
    .C0(\Controller_inst.stm32_counter[18] ), 
    .B0(\Controller_inst.stm32_counter[11] ), 
    .A0(\Controller_inst.stm32_counter[19] ), 
    .F0(\Controller_inst.n41_adj_2202 ), .F1(\Controller_inst.n50 ));
  Controller_inst_SLICE_2482 \Controller_inst.SLICE_2482 ( .D1(n8513), 
    .C1(\Controller_inst.n8518 ), .B1(\stm32_state[1] ), 
    .A1(\Controller_inst.stm32_state[3] ), .D0(\stm32_state[2] ), 
    .C0(\stm32_state[0] ), .F0(\Controller_inst.n8518 ), 
    .F1(\Controller_inst.n5421 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2484 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2484 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n1547 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1919 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n1919 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n8754 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2485 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2485 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n17 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n16 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n17 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2487 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2487 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n1691 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .C1(int_STM32_SPI_CS_n), .B1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(int_STM32_SPI_CS_n), .C0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n16758 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(int_STM32_SPI_CS_n), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n1547 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n1691 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2488 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2488 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[6] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n12 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n12 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n13 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2490 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2490 ( 
    .D1(\Controller_inst.int_STM32_TX_DV ), .C1(\Controller_inst.n14237 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16_adj_2053 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20_adj_2054 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .F0(\Controller_inst.n14237 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n1934 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2492 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2492 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[510] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n502 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[508] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[509] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n502 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17511 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2494 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2494 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19194 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17401 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18792 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19776 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17401 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17547 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2496 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2496 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[17] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[16] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2497 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2497 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15869 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2498 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2498 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20_adj_2054 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2500 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2500 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[6] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[5] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[4] )
    , .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2502 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2502 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n7637 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n43_adj_2043 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n5 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[1] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[1] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n5 ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8733 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n7637 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2503 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2503 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[4] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n6 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n6 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n5 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2504 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2504 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[4] )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n16888 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[5] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n16888 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n16890 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2506 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2506 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7650 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7650 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8547 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2508 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2508 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7786 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7786 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9210 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2510 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2510 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7650 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2037 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8564 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2511 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2511 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2037 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2040 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n1989 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2040 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15890 )
    );
  Controller_inst_SLICE_2513 \Controller_inst.SLICE_2513 ( 
    .DI1(\Controller_inst.n9496 ), .D1(\Controller_inst.n37_2[0] ), 
    .B1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .C0(\Controller_inst.int_RHD_TX_DV ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , .CE(\Controller_inst.n14054 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , .F0(\Controller_inst.n7657 ), .F1(\Controller_inst.n9496 ));

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2514
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2514 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4933 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7245 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4933 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2516
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2516 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7666 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7666 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[1] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2518
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2518 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16812 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16812 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16876 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2520
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2520 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16776 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2521
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2521 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16780 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16880 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16776 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1853 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16876 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1845 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16880 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16223 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2523
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2523 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1845 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2524
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2524 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2525
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2525 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2526
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2526 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n47 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n47 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2527
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2527 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15891 )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15891 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15871 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2528
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2528 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .C0(\Controller_inst.int_FIFO_RE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1853 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2529
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2529 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16766 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1853 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16766 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16864 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2530
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2530 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16814 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1845 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16814 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n17 )
    );
  Controller_inst_SLICE_2534 \Controller_inst.SLICE_2534 ( 
    .D1(\stm32_state[2] ), .C1(\Controller_inst.stm32_state[3] ), 
    .B1(\stm32_state[1] ), .A1(\stm32_state[0] ), 
    .D0(\Controller_inst.stm32_state[3] ), .C0(\stm32_state[2] ), 
    .B0(\stm32_state[0] ), .A0(\stm32_state[1] ), .F0(\Controller_inst.n8534 ), 
    .F1(\Controller_inst.n8571 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2536 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2536 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n8763 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n16758 ));
  SLICE_2538 SLICE_2538( .D1(o_Controller_Mode_c_0), 
    .C1(o_Controller_Mode_c_1), .B1(o_RHD2216_SPI_CS_n_c_N_1994), 
    .A1(o_RHD2216_SPI_CS_n_c), .D0(\rhd_state[1] ), .C0(o_Controller_Mode_c_0), 
    .B0(o_Controller_Mode_c_1), .F0(n5), .F1(o_RHD2216_SPI_CS_n_c));
  Controller_inst_SLICE_2539 \Controller_inst.SLICE_2539 ( .D1(n8532), 
    .C1(n1228), .B1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), 
    .D0(\rhd_state[0] ), .C0(\rhd_state[1] ), .B0(o_Controller_Mode_c_1), 
    .A0(o_Controller_Mode_c_0), .F0(\Controller_inst.n5429 ), 
    .F1(\Controller_inst.n8715 ));
  SLICE_2540 SLICE_2540( .D1(\stm32_state[2] ), .C1(\stm32_state[1] ), 
    .A1(\stm32_state[0] ), .D0(\stm32_state[0] ), .C0(\stm32_state[2] ), 
    .B0(\stm32_state[1] ), .F0(n16827), .F1(n16213));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2542 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2542 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8735 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n8797 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2544 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2544 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n7635 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10245 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n5 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[1] ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8777 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n7635 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2545 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2545 
    ( .DI1(\Controller_inst.n35_adj_2131 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , .A1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n5 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[1] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10245 ), 
    .F1(\Controller_inst.n35_adj_2131 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2546 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2546 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge_N_2026 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1]_2 )
    , .C1(\Controller_inst.n14052 ), .B1(\Controller_inst.r_SPI_Clk_Count[0] ), 
    .A1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8729 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge_N_2026 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2547 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2547 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1834[0] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8775 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1834[0] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2549 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2549 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7827 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2038 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7650 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8767 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8552 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7827 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2550 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2550 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7650 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7650 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8561 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8555 )
    );
  SLICE_2554 SLICE_2554( .D1(o_RHD2216_SPI_Clk_c), 
    .C1(o_RHD2216_SPI_Clk_c_N_1992), .B1(o_Controller_Mode_c_0), 
    .A1(o_Controller_Mode_c_1), .D0(o_RHD2216_SPI_MOSI_c), 
    .C0(o_RHD2216_SPI_MOSI_c_N_1990), .B0(o_Controller_Mode_c_1), 
    .A0(o_Controller_Mode_c_0), .F0(o_RHD2216_SPI_MOSI_c), 
    .F1(o_RHD2216_SPI_Clk_c));
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2555 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2555 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.o_RHD_RX_DV_N_2009 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15890 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(o_Controller_Mode_c_0), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV ), 
    .B0(o_Controller_Mode_c_1), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.n1926 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.o_RHD_RX_DV_N_2009 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2559 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2559 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1806 ), 
    .D1(\Controller_inst.int_RHD_TX_DV ), .C1(int_RHD2132_SPI_CS_n), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[1] ), 
    .D0(int_RHD2132_SPI_CS_n), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1746[0] ), 
    .A0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8733 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(int_RHD2132_SPI_CS_n), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n43_adj_2043 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n1806 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2560 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2560 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[0] ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10248 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .A1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .B0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n8753 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2_c ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32_2[0] ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2561 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2561 ( 
    .DI1(n16129), .D1(\rhd_state[0] ), .C1(int_RHD_TX_Ready), 
    .B1(o_Controller_Mode_c_1), .A1(o_Controller_Mode_c_0), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .A0(\Controller_inst.int_RHD_TX_DV ), .CE(n5), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q1(\Controller_inst.int_RHD_TX_DV ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14578 ), 
    .F1(n16129));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2562 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2562 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9528 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10997 )
    , .B1(int_RHD2132_SPI_MISO), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8547 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10997 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9528 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2563 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2563 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2036 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2564 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2564 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7833 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8767 )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2038 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7833 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2566 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2566 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_c )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2035 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2567 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2567 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9524 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2037 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8535 )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0] ), 
    .A1(int_RHD2132_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7650 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8535 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9524 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2568 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2568 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n38 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1]_2 )
    , .C1(\Controller_inst.n14052 ), .B1(\Controller_inst.r_SPI_Clk_Count[0] ), 
    .A1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n1989 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n38 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2569 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2569 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7649 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8767 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7649 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2570
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2570 
    ( .DI1(\Controller_inst.Controller_RHD_FIFO_1.n9491 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV ), 
    .C1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .CE(\Controller_inst.n2 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] )
    , .F1(\Controller_inst.Controller_RHD_FIFO_1.n9491 ));

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2572
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2572 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2573
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2573 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n28 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n28 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2575
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2575 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2576
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2576 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15871 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16864 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n17 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16810 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2579
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2579 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n46 )
    , .D1(\Controller_inst.int_FIFO_RE ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .C0(\Controller_inst.int_FIFO_RE ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n46 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2580
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2580 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2582
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2582 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2584
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2584 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] )
    );
  Controller_inst_SLICE_2588 \Controller_inst.SLICE_2588 ( 
    .D1(\Controller_inst.NUM_DATA[25] ), .B1(maxfan_replicated_net_952), 
    .C0(\Controller_inst.NUM_DATA[30] ), .A0(maxfan_replicated_net_952), 
    .F0(\Controller_inst.NUM_DATA[30] ), .F1(\Controller_inst.NUM_DATA[25] ));
  Controller_inst_SLICE_2594 \Controller_inst.SLICE_2594 ( .D1(o_reset_c), 
    .C1(\Controller_inst.NUM_DATA[12] ), .D0(\Controller_inst.NUM_DATA[9] ), 
    .C0(o_reset_c), .F0(\Controller_inst.NUM_DATA[9] ), 
    .F1(\Controller_inst.NUM_DATA[12] ));
  Controller_inst_SLICE_2596 \Controller_inst.SLICE_2596 ( 
    .D1(\Controller_inst.NUM_DATA[11] ), .B1(o_reset_c), 
    .D0(\Controller_inst.NUM_DATA[10] ), .C0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[10] ), .F1(\Controller_inst.NUM_DATA[11] ));
  Controller_inst_SLICE_2598 \Controller_inst.SLICE_2598 ( 
    .D1(\Controller_inst.NUM_DATA[24] ), .C1(maxfan_replicated_net_952), 
    .D0(\Controller_inst.NUM_DATA[16] ), .B0(maxfan_replicated_net_952), 
    .F0(\Controller_inst.NUM_DATA[16] ), .F1(\Controller_inst.NUM_DATA[24] ));
  Controller_inst_SLICE_2600 \Controller_inst.SLICE_2600 ( 
    .D1(\Controller_inst.NUM_DATA[23] ), .C1(maxfan_replicated_net_952), 
    .D0(\Controller_inst.NUM_DATA[18] ), .B0(maxfan_replicated_net_952), 
    .F0(\Controller_inst.NUM_DATA[18] ), .F1(\Controller_inst.NUM_DATA[23] ));
  Controller_inst_SLICE_2602 \Controller_inst.SLICE_2602 ( 
    .D1(\Controller_inst.NUM_DATA[22] ), .C1(maxfan_replicated_net_952), 
    .D0(\Controller_inst.NUM_DATA[19] ), .B0(maxfan_replicated_net_952), 
    .F0(\Controller_inst.NUM_DATA[19] ), .F1(\Controller_inst.NUM_DATA[22] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2606 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2606 ( 
    .DI1(\Controller_inst.n9 ), .D1(\Controller_inst.int_STM32_TX_DV ), 
    .C1(\Controller_inst.n14237 ), .C0(\Controller_inst.int_STM32_TX_DV ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.int_STM32_TX_Ready_N_2015 ), 
    .F1(\Controller_inst.n9 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2607 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2607 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9512 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[2] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count[0] ), 
    .C0(\Controller_inst.n14237 ), .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14239 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14239 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9512 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2608 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2608 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[0] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[0] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n8754 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n8504 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[0] ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2609 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2609 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n15864 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_SPI_Clk_Count[0] ), 
    .B1(\Controller_inst.n14237 ), .A1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16236 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n15864 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2613 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2613 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[0] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[0] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[22] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[23] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16236 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1794[0] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2616 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2616 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19182 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19392 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17590 ));

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2618
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2618 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4933 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7230 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2619
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2619 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4933 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4933 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7237 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7241 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2620
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2620 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7666 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[0] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2621
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2621 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7666 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7666 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[5] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[3] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2623
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2623 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4933 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4933 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7235 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7243 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2625
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2625 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7666 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7666 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[2] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2627
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2627 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[4] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4933 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4933 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7233 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7239 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2629
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2629 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7666 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[7] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7666 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[7] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1854[4] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2630
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2630 
    ( .DI1(\Controller_inst.n7375 ), .D1(\Controller_inst.init_FIFO_Read ), 
    .C1(o_Controller_Mode_c_0), .B1(\Controller_inst.n5066[0] ), 
    .A1(o_Controller_Mode_c_1), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r )
    , .C0(\Controller_inst.int_FIFO_RE ), .CE(\Controller_inst.n16053 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.int_FIFO_RE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w )
    , .F1(\Controller_inst.n7375 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2635 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2635 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n16 ));
  Controller_inst_SLICE_2637 \Controller_inst.SLICE_2637 ( 
    .D1(\Controller_inst.stm32_counter[8] ), 
    .C1(\Controller_inst.stm32_counter[10] ), 
    .B1(\Controller_inst.stm32_counter[25] ), 
    .A1(\Controller_inst.stm32_counter[23] ), 
    .D0(\Controller_inst.stm32_counter[14] ), 
    .C0(\Controller_inst.stm32_counter[9] ), 
    .B0(\Controller_inst.stm32_counter[7] ), 
    .A0(\Controller_inst.stm32_counter[28] ), 
    .F0(\Controller_inst.n43_adj_2199 ), .F1(\Controller_inst.n42_adj_2194 ));
  Controller_inst_SLICE_2638 \Controller_inst.SLICE_2638 ( 
    .D0(\Controller_inst.n57 ), .C0(\Controller_inst.n61 ), 
    .B0(\Controller_inst.n39_adj_2106 ), .A0(\Controller_inst.n21 ), 
    .F0(\Controller_inst.n16868 ));
  Controller_inst_SLICE_2640 \Controller_inst.SLICE_2640 ( 
    .DI1(\Controller_inst.n16057 ), .D1(\Controller_inst.n6_adj_2066 ), 
    .C1(\Controller_inst.n8518 ), .B1(\Controller_inst.first_packet ), 
    .A1(n8513), .D0(\Controller_inst.n29 ), .C0(\Controller_inst.n25 ), 
    .B0(\Controller_inst.n23 ), .A0(\Controller_inst.n17 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.first_packet ), .F0(\Controller_inst.n16804 ), 
    .F1(\Controller_inst.n16057 ));
  Controller_inst_SLICE_2641 \Controller_inst.SLICE_2641 ( 
    .D0(\Controller_inst.n59 ), .C0(\Controller_inst.n51 ), 
    .B0(\Controller_inst.n33 ), .A0(\Controller_inst.n31 ), 
    .F0(\Controller_inst.n16806 ));
  Controller_inst_SLICE_2642 \Controller_inst.SLICE_2642 ( 
    .D0(\Controller_inst.rhd_index[31] ), .C0(\Controller_inst.n48 ), 
    .B0(\Controller_inst.n15882 ), .A0(\Controller_inst.n47 ), .F0(n6997));
  Controller_inst_SLICE_2645 \Controller_inst.SLICE_2645 ( 
    .D0(\Controller_inst.rhd_index[28] ), .C0(\Controller_inst.rhd_index[20] ), 
    .B0(\Controller_inst.rhd_index[19] ), .A0(\Controller_inst.rhd_index[6] ), 
    .F0(\Controller_inst.n41 ));
  Controller_inst_SLICE_2648 \Controller_inst.SLICE_2648 ( 
    .D0(\Controller_inst.full_cycle_count[23] ), 
    .C0(\Controller_inst.full_cycle_count[28] ), 
    .B0(\Controller_inst.full_cycle_count[20] ), 
    .A0(\Controller_inst.full_cycle_count[15] ), .F0(\Controller_inst.n27 ));
  Controller_inst_SLICE_2649 \Controller_inst.SLICE_2649 ( 
    .DI1(\Controller_inst.n167[29] ), .D1(\Controller_inst.n133[29] ), 
    .C1(n7053), .D0(\Controller_inst.full_cycle_count[21] ), 
    .C0(\Controller_inst.full_cycle_count[29] ), 
    .B0(\Controller_inst.full_cycle_count[30] ), 
    .A0(\Controller_inst.full_cycle_count[26] ), .CE(\Controller_inst.n3 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.full_cycle_count[29] ), 
    .F0(\Controller_inst.n29_adj_2056 ), .F1(\Controller_inst.n167[29] ));
  SLICE_2651 SLICE_2651( .D0(\reset_counter[22] ), .C0(\reset_counter[20] ), 
    .B0(\reset_counter[9] ), .A0(\reset_counter[26] ), .F0(n39));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2652 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2652 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n7645 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n13_adj_2055 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n16852 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1547 ), 
    .A1(\Controller_inst.n1626[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[5] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.n1626[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n16852 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n7645 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2653 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2653 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[6] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.n47[7] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[6] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1626[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n8763 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n13_adj_2055 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1252[6] ));

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2655
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2655 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n3 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15871 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16864 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n17 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16810 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r )
    , .C0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n3 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2656 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2656 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1834[3] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7786 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7774 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8775 )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7774 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1834[3] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2657 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2657 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19422 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17656 )
    );
  Controller_inst_SLICE_2658 \Controller_inst.SLICE_2658 ( 
    .DI1(\Controller_inst.n9525 ), .D1(\Controller_inst.init_FIFO_Read ), 
    .C1(o_Controller_Mode_c_0), .B1(o_Controller_Mode_c_1), 
    .D0(o_Controller_Mode_c_0), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q1(\Controller_inst.init_FIFO_Read ), 
    .F0(\Controller_inst.n2 ), .F1(\Controller_inst.n9525 ));
  SLICE_2660 SLICE_2660( .F0(VCC_net));
  SLICE_2661 SLICE_2661( .DI1(n9527), .D1(stop_counting), .C1(n11266), 
    .C0(stop_counting), .CLK(pll_clk_int), .Q1(stop_counting), .F0(n5382), 
    .F1(n9527));
  SLICE_2662 SLICE_2662( .F0(GND_net));
  Controller_inst_SLICE_2664 \Controller_inst.SLICE_2664 ( 
    .DI1(\Controller_inst.n167_adj_2232[15] ), 
    .D1(\Controller_inst.n133_adj_2231[15] ), .C1(n6997), 
    .D0(\Controller_inst.rhd_index[7] ), .C0(\Controller_inst.rhd_index[9] ), 
    .B0(\Controller_inst.rhd_index[15] ), .A0(\Controller_inst.rhd_index[30] ), 
    .CE(\Controller_inst.n2_adj_2085 ), .LSR(maxfan_replicated_net_952), 
    .CLK(pll_clk_int), .Q1(\Controller_inst.rhd_index[15] ), 
    .F0(\Controller_inst.n40 ), .F1(\Controller_inst.n167_adj_2232[15] ));
  Controller_inst_SLICE_2665 \Controller_inst.SLICE_2665 ( 
    .DI1(\Controller_inst.n7628 ), .D1(\Controller_inst.rhd_done_config ), 
    .C1(\Controller_inst.n11138 ), .B1(n16232), .A1(int_RHD_TX_Ready), 
    .D0(\Controller_inst.data_array_send_count[2] ), 
    .C0(\Controller_inst.data_array_send_count[3] ), 
    .B0(\Controller_inst.data_array_send_count[0] ), 
    .A0(\Controller_inst.data_array_send_count[1] ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.rhd_done_config ), .F0(\Controller_inst.n11138 ), 
    .F1(\Controller_inst.n7628 ));
  Controller_inst_SLICE_2666 \Controller_inst.SLICE_2666 ( 
    .DI1(\Controller_inst.n11303 ), .D1(\Controller_inst.n8573 ), 
    .C1(\Controller_inst.n8523 ), .B1(\Controller_inst.n8530 ), .A1(n8532), 
    .D0(\stm32_state[2] ), .C0(\stm32_state[0] ), .CE(n8727), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), .Q1(\stm32_state[2] ), 
    .F0(\Controller_inst.n8523 ), .F1(\Controller_inst.n11303 ));
  Controller_inst_SLICE_2668 \Controller_inst.SLICE_2668 ( 
    .D0(\Controller_inst.stm32_counter[26] ), 
    .C0(\Controller_inst.stm32_counter[30] ), 
    .B0(\Controller_inst.stm32_counter[24] ), 
    .A0(\Controller_inst.stm32_counter[13] ), 
    .F0(\Controller_inst.n45_adj_2206 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2670 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2670 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[9] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[9] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n1626[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n8754 ), 
    .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n7408 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[9] ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2671 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2671 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16_adj_2053 ));

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2677
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2677 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16780 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2678
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2678 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n2 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15871 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16810 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n17 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16864 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , .LSR(maxfan_replicated_net_952), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n16810 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n2 )
    );
  pll_inst_lscc_pll_inst_u_PLL_B \pll_inst.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(i_clk_c), .FEEDBACK(\pll_inst.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\pll_inst.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(pll_clk_int));
  o_STM32_SPI4_CS_n o_STM32_SPI4_CS_n_I( .PADDT(o_Controller_Mode_c_1), 
    .PADDO(int_STM32_SPI_CS_n), .PADDI(o_RHD2216_SPI_CS_n_c_N_1994), 
    .o_STM32_SPI4_CS_n(o_STM32_SPI4_CS_n));
  o_STM32_SPI4_Clk o_STM32_SPI4_Clk_I( .PADDT(o_Controller_Mode_c_1), 
    .PADDO(int_STM32_SPI_Clk), .PADDI(o_RHD2216_SPI_Clk_c_N_1992), 
    .o_STM32_SPI4_Clk(o_STM32_SPI4_Clk));
  o_STM32_SPI4_MOSI o_STM32_SPI4_MOSI_I( .PADDT(o_Controller_Mode_c_1), 
    .PADDO(int_STM32_SPI_MOSI), .PADDI(o_RHD2216_SPI_MOSI_c_N_1990), 
    .o_STM32_SPI4_MOSI(o_STM32_SPI4_MOSI));

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_waddr_r_0__I_0
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r_0__I_0 
    ( 
    .RADDR6(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] )
    , 
    .RADDR5(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] )
    , 
    .RADDR4(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] )
    , 
    .RADDR3(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] )
    , 
    .RADDR2(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] )
    , 
    .RADDR1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] )
    , 
    .RADDR0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] )
    , 
    .WADDR6(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] )
    , 
    .WADDR5(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] )
    , 
    .WADDR4(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] )
    , 
    .WADDR3(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] )
    , 
    .WADDR2(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] )
    , 
    .WADDR1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] )
    , 
    .WADDR0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] )
    , .WDATA15(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[15] ), 
    .WDATA14(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[14] ), 
    .WDATA13(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[13] ), 
    .WDATA12(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[12] ), 
    .WDATA11(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[11] ), 
    .WDATA10(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[10] ), 
    .WDATA9(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[9] ), 
    .WDATA8(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[8] ), 
    .WDATA7(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[7] ), 
    .WDATA6(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[6] ), 
    .WDATA5(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[5] ), 
    .WDATA4(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[4] ), 
    .WDATA3(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[3] ), 
    .WDATA2(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[2] ), 
    .WDATA1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[1] ), 
    .WDATA0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[0] ), 
    .RCLKE(VCC_net), .RCLK(pll_clk_int), 
    .RE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w )
    , .WCLKE(VCC_net), .WCLK(pll_clk_int), 
    .WE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w )
    , 
    .RDATA15(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] )
    , 
    .RDATA14(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] )
    , 
    .RDATA13(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] )
    , 
    .RDATA12(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] )
    , 
    .RDATA11(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] )
    , 
    .RDATA10(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] )
    , 
    .RDATA9(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] )
    , 
    .RDATA8(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] )
    , 
    .RDATA7(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] )
    , 
    .RDATA6(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] )
    , 
    .RDATA5(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] )
    , 
    .RDATA4(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] )
    , 
    .RDATA3(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] )
    , 
    .RDATA2(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] )
    , 
    .RDATA1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] )
    );
  CTRL0_IN CTRL0_IN_I( .PADDI(CTRL0_IN_c), .CTRL0_IN(CTRL0_IN));
  i_RHD2216_SPI_MISO i_RHD2216_SPI_MISO_I( .PADDI(i_RHD2216_SPI_MISO_c), 
    .i_RHD2216_SPI_MISO(i_RHD2216_SPI_MISO));
  i_RHD2132_SPI_MISO i_RHD2132_SPI_MISO_I( .PADDI(i_RHD2132_SPI_MISO_c), 
    .i_RHD2132_SPI_MISO(i_RHD2132_SPI_MISO));
  i_clk i_clk_I( .PADDI(i_clk_c), .i_clk(i_clk));
  o_reset o_reset_I( .PADDO(maxfan_replicated_net_952), .o_reset(o_reset));
  o_Controller_Mode_0_ \o_Controller_Mode[0]_I ( .PADDO(o_Controller_Mode_c_0), 
    .oControllerMode0(o_Controller_Mode[0]));
  o_Controller_Mode_1_ \o_Controller_Mode[1]_I ( .PADDO(o_Controller_Mode_c_1), 
    .oControllerMode1(o_Controller_Mode[1]));
  o_Controller_Mode_2_ \o_Controller_Mode[2]_I ( .PADDO(GND_net), 
    .oControllerMode2(o_Controller_Mode[2]));
  o_Controller_Mode_3_ \o_Controller_Mode[3]_I ( .PADDO(GND_net), 
    .oControllerMode3(o_Controller_Mode[3]));
  LED4_OUT LED4_OUT_I( .PADDO(VCC_net), .LED4_OUT(LED4_OUT));
  LED3_OUT LED3_OUT_I( .PADDO(VCC_net), .LED3_OUT(LED3_OUT));
  LED2_OUT LED2_OUT_I( .PADDO(VCC_net), .LED2_OUT(LED2_OUT));
  LED1_OUT LED1_OUT_I( .PADDO(VCC_net), .LED1_OUT(LED1_OUT));
  o_BOOST_ENABLE o_BOOST_ENABLE_I( .PADDO(VCC_net), 
    .o_BOOST_ENABLE(o_BOOST_ENABLE));
  o_RHD2216_SPI_CS_n o_RHD2216_SPI_CS_n_I( .PADDO(o_RHD2216_SPI_CS_n_c), 
    .o_RHD2216_SPI_CS_n(o_RHD2216_SPI_CS_n));
  o_RHD2216_SPI_Clk o_RHD2216_SPI_Clk_I( .PADDO(o_RHD2216_SPI_Clk_c), 
    .o_RHD2216_SPI_Clk(o_RHD2216_SPI_Clk));
  o_RHD2216_SPI_MOSI o_RHD2216_SPI_MOSI_I( .PADDO(o_RHD2216_SPI_MOSI_c), 
    .o_RHD2216_SPI_MOSI(o_RHD2216_SPI_MOSI));
  o_RHD2132_SPI_CS_n o_RHD2132_SPI_CS_n_I( .PADDO(o_RHD2132_SPI_CS_n_c), 
    .o_RHD2132_SPI_CS_n(o_RHD2132_SPI_CS_n));
  o_RHD2132_SPI_Clk o_RHD2132_SPI_Clk_I( .PADDO(o_RHD2132_SPI_Clk_c), 
    .o_RHD2132_SPI_Clk(o_RHD2132_SPI_Clk));
  o_RHD2132_SPI_MOSI o_RHD2132_SPI_MOSI_I( .PADDO(o_RHD2132_SPI_MOSI_c), 
    .o_RHD2132_SPI_MOSI(o_RHD2132_SPI_MOSI));
  i_STM32_SPI4_MISO i_STM32_SPI4_MISO_I( .PADDO(i_STM32_SPI4_MISO_c), 
    .i_STM32_SPI4_MISO(i_STM32_SPI4_MISO));
  RGB1_OUT RGB1_OUT_I( .PADDO(RGB1_OUT_c), .RGB1_OUT(RGB1_OUT));
  RGB0_OUT RGB0_OUT_I( .PADDO(RGB0_OUT_c), .RGB0_OUT(RGB0_OUT));
  RGB2_OUT RGB2_OUT_I( .PADDO(VCC_net), .RGB2_OUT(RGB2_OUT));
endmodule

module SLICE_0 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 reset_counter_966_add_4_29( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i28( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_27( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i26( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i27( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_25( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i24( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i25( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_23( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i22( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i23( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_21( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i20( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i21( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_19( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i18( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i19( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_17( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i16( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i17( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_15( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i14( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i15( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_13( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i12( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i13( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_11( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i10( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i11( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_9( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i8( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i9( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_7( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i6( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i7( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_5( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i4( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i5( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_966_add_4_3( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_966__i2( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i3( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 reset_counter_966_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_966__i1( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module Controller_inst_SLICE_15 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_16 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_17 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_18 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_19 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_20 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_21 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_22 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_23 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_24 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_25 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_26 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_27 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_28 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_29 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_30 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/add_964_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_31 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_32 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_33 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_34 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_35 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_36 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_37 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_38 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_39 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_40 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_41 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_42 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/rhd_index_969_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_43 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \Controller_inst/data_array_send_count_970_971_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/data_array_send_count_970_971__i4 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module Controller_inst_SLICE_44 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \Controller_inst/data_array_send_count_970_971_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/data_array_send_count_970_971__i2 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \Controller_inst/data_array_send_count_970_971__i3 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_45 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \Controller_inst/data_array_send_count_970_971_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \Controller_inst/data_array_send_count_970_971__i1 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_46 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_33 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_47 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_31 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_48 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_29 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_49 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_27 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_50 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_25 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_51 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_23 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_52 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_53 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_54 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_55 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_973_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_56 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_33 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_57 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_31 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_58 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_29 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_59 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_27 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_60 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_25 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_61 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_23 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_62 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_63 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_64 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_65 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_66 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_67 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_68 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_69 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_70 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_71 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_968_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_72 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_73 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/stm32_counter_968_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_74 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_75 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_31 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_76 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_77 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_29 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_78 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_79 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_27 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_80 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_969_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_81 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_25 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_82 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_23 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_83 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_21 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_84 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_964_add_5_19 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_85 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975_add_4_10 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_86 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975_add_4_8 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_87 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975_add_4_6 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_88 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975_add_4_4 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_89 ( input D1, C1, B1, D0, 
    C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975_add_4_2 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_90 ( input D1, D0, C0, B0, 
    CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/add_1553_8 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_91 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/add_1553_6 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_92 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/add_1553_4 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_93 ( input D1, C1, B1, D0, 
    C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/add_1553_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_94 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_95 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_96 ( input D1, 
    C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_97 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_9 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_98 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_99 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_100 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_101 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_9 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_102 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_11 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_103 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_104 ( input D1, 
    C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_105 ( 
    input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/add_1554_8 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_106 ( 
    input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/add_1554_6 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_107 ( 
    input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/add_1554_4 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_108 ( 
    input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/add_1554_2 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_109
   ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_110
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_111
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_112
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_113
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_8 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_114
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_6 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_115
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_4 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_116
   ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_2 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_117
   ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_9 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_118
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_7 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_119
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_5 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_120
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_3 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_121
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_122
   ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_9 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_123
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_7 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_124
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_5 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_125
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_3 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_126
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_127 ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 SLICE_127_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i636_1_lut( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 w_Controller_Mode__i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 w_Controller_Mode__i1( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_130 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 SLICE_130_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 SLICE_130_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 w_reset( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 w_reset_rep_155( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x0037") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x0507") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_131 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_131_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i155 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_132 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_132_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_132_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i74 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i73 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_133 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_133_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_133_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i1 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_134 ( input DI1, DI0, D1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_134_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst/i11296_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_135 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_135_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_135_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i71 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i72 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_136 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_136_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_136_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i153 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i154 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_138 ( input DI1, DI0, D1, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_138_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \Controller_inst.SLICE_138_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i151 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i152 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_141 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_141_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_141_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i69 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i70 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_142 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_142_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_142_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i40 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i41 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_144 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_144_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_144_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i67 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i68 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_146 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_146_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_146_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i65 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i66 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_148 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_148_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_148_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i149 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i150 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_149 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_149_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_149_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i63 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i64 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_152 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_152_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_152_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i61 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i62 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_154 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_154_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_154_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i59 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i60 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_155 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst/i1_4_lut_adj_35 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40011 \Controller_inst/i3_4_lut_adj_63 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_state_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_state_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x08FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xBAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_157 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_157_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_157_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i57 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i58 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_159 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_159_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_159_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i55 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i56 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_161 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_161_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_161_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i53 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i54 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_162 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_162_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_162_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i156 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i157 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_163 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_163_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_163_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i147 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i148 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_166 ( input DI0, D0, C0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40012 i1_3_lut_4_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20013 \Controller_inst/rgd_info_sig_blue ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20013 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module Controller_inst_SLICE_167 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_167_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i52 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_170 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_170_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_170_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i50 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i51 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_173 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_173_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_173_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i48 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i49 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_175 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_175_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_175_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i46 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i47 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_177 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_177_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_177_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i44 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i45 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_179 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_179_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_179_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i42 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i43 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_182 ( input DI1, DI0, D1, C1, B1, A1, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40014 \Controller_inst/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \Controller_inst.SLICE_182_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xD0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_183 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_183_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_183_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i145 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i146 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_184 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, 
    CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40015 \Controller_inst/i1_3_lut_adj_53 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \Controller_inst.i1_2_lut_adj_37 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_state_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_state_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x0330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x0032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_186 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_186_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i144 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_187 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_187_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_187_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i142 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i143 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_189 ( input DI0, D0, C0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i5549_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/full_cycle_count_973__i0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_190 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5672_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \Controller_inst/i5550_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_191 ( input DI0, D0, C0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \Controller_inst/i5551_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/stm32_counter_968__i0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_192 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40007 \Controller_inst.SLICE_192_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i141 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_193 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_193_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_193_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i510 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i511 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_195 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_195_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i509 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_196 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_196_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_196_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i507 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i508 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_198 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_198_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_198_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i505 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i506 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_200 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_200_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_200_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i503 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i504 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_202 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_202_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_202_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i501 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i502 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_204 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_204_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_204_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i499 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i500 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_206 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_206_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_206_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i497 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i498 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_208 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_208_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_208_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i495 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i496 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_210 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_210_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_210_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i493 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i494 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_212 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_212_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_212_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i491 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i492 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_214 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_214_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_214_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i489 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i490 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_216 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_216_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_216_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i487 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i488 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_218 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_218_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_218_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i485 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i486 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_220 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_220_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_220_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i483 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i484 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_222 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_222_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_222_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i481 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i482 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_224 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_224_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_224_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i479 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i480 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_226 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_226_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_226_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i477 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i478 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_228 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_228_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_228_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i475 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i476 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_230 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_230_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_230_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i473 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i474 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_232 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_232_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_232_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i471 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i472 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_234 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_234_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_234_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i469 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i470 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_236 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_236_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_236_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i467 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i468 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_238 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_238_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_238_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i465 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i466 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_240 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_240_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_240_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i463 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i464 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_242 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_242_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_242_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i461 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i462 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_244 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_244_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_244_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i459 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i460 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_246 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_246_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_246_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i457 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i458 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_248 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_248_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_248_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i455 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i456 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_250 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_250_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_250_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i453 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i454 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_252 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_252_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_252_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i451 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i452 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_254 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_254_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_254_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i449 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i450 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_256 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_256_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_256_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i447 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i448 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_258 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_258_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_258_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i445 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i446 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_260 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_260_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_260_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i443 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i444 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_262 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_262_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_262_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i441 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i442 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_264 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_264_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_264_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i439 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i440 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_266 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_266_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_266_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i437 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i438 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_268 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_268_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_268_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i435 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i436 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_270 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_270_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_270_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i433 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i434 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_272 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_272_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_272_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i431 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i432 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_274 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_274_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_274_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i429 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i430 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_276 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_276_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_276_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i427 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i428 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_278 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_278_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_278_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i425 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i426 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_280 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_280_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_280_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i423 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i424 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_282 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_282_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_282_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i421 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i422 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_284 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_284_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_284_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i419 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i420 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_286 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_286_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_286_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i417 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i418 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_288 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_288_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_288_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i415 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i416 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_290 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_290_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_290_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i413 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i414 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_292 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_292_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_292_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i411 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i412 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_294 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_294_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_294_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i409 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i410 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_296 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_296_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_296_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i407 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i408 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_298 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_298_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_298_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i405 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i406 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_300 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_300_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_300_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i403 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i404 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_302 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_302_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_302_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i401 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i402 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_304 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_304_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_304_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i399 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i400 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_306 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_306_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_306_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i397 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i398 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_308 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_308_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_308_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i395 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i396 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_310 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_310_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_310_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i393 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i394 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_312 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_312_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_312_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i391 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i392 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_314 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_314_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_314_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i389 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i390 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_316 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_316_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_316_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i387 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i388 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_318 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_318_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_318_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i385 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i386 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_320 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_320_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_320_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i383 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i384 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_322 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_322_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_322_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i381 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i382 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_324 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_324_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_324_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i379 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i380 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_326 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_326_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_326_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i377 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i378 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_328 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_328_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_328_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i375 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i376 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_330 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_330_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_330_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i373 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i374 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_332 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_332_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_332_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i371 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i372 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_334 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_334_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_334_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i369 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i370 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_336 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_336_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_336_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i367 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i368 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_338 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_338_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_338_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i365 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i366 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_340 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_340_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_340_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i363 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i364 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_342 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_342_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_342_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i361 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i362 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_344 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_344_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_344_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i359 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i360 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_346 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_346_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_346_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i357 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i358 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_348 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_348_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_348_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i355 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i356 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_350 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_350_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_350_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i353 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i354 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_352 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_352_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_352_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i351 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i352 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_354 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_354_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_354_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i349 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i350 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_356 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_356_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_356_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i347 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i348 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_358 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_358_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_358_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i345 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i346 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_360 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_360_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_360_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i343 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i344 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_362 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_362_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_362_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i341 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i342 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_364 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_364_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_364_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i339 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i340 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_366 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_366_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_366_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i337 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i338 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_368 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_368_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_368_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i335 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i336 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_370 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_370_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_370_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i333 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i334 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_372 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_372_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_372_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i331 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i332 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_374 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_374_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_374_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i329 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i330 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_376 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_376_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_376_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i327 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i328 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_378 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_378_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_378_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i325 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i326 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_380 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_380_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_380_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i323 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i324 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_382 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_382_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_382_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i321 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i322 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_384 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_384_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_384_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i319 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i320 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_386 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_386_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_386_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i317 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i318 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_388 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_388_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_388_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i315 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i316 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_390 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_390_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_390_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i313 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i314 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_392 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_392_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_392_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i311 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i312 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_394 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_394_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_394_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i309 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i310 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_396 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_396_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_396_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i307 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i308 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_398 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_398_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_398_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i305 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i306 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_400 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_400_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_400_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i303 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i304 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_402 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_402_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_402_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i301 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i302 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_404 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_404_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_404_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i299 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i300 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_406 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_406_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_406_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i297 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i298 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_408 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_408_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i140 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_409 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_409_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_409_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i295 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i296 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_410 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_410_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i139 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_412 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40007 \Controller_inst.SLICE_412_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i294 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_413 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_413_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i293 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_414 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_414_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_414_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i291 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i292 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_416 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_416_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_416_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i289 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i290 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_418 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_418_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_418_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i287 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i288 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_420 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_420_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_420_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i285 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i286 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_422 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_422_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_422_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i283 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i284 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_424 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_424_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_424_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i281 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i282 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_426 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_426_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_426_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i279 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i280 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_428 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_428_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_428_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i277 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i278 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_430 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_430_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_430_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i275 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i276 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_432 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_432_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_432_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i273 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i274 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_434 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_434_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i138 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_435 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_435_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_435_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i271 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i272 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_436 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_436_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i137 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_438 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_438_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_438_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i135 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i136 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_439 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_439_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_439_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i269 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i270 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_442 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_442_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_442_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i252 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i268 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_443 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_443_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_443_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i251 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i267 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_444 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_444_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_444_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i265 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i266 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_446 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_446_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_446_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i263 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i264 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_448 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_448_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_448_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i261 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i262 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_450 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_450_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_450_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i259 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i260 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_452 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_452_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_452_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i257 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i258 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_454 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_454_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_454_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i255 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i256 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_456 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_456_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_456_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i253 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i254 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_460 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_460_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_460_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i249 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i250 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_462 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_462_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i134 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_463 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_463_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_463_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i247 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i248 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_464 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_464_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_464_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i132 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i133 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_467 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_467_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_467_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i245 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i246 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_468 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_468_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_468_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i130 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i131 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_471 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_471_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_471_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i243 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i244 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_472 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_472_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_472_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i128 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i129 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_475 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_475_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_475_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i226 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i242 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_476 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_476_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_476_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i126 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i127 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_477 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_477_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i241 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_479 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_479_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_479_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i239 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i240 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_480 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_480_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_480_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i124 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i125 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_483 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_483_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_483_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i237 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i238 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_484 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_484_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_484_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i122 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i123 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_487 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_487_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_487_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i235 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i236 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_488 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_488_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_488_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i120 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i121 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_491 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_491_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_491_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i233 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i234 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_492 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_492_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_492_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i118 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i119 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_495 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_495_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_495_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i231 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i232 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_496 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_496_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_496_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i116 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i117 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_499 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_499_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_499_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i229 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i230 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_500 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_500_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_500_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i114 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i115 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_503 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_503_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_503_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i227 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i228 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_504 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_504_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_504_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i112 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i113 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_507 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_507_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_507_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i224 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i225 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_509 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_509_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_509_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i222 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i223 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_511 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_511_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_511_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i220 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i221 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_513 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_513_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_513_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i218 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i219 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_515 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_515_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_515_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i216 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i217 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_517 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_517_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_517_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i214 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i215 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_519 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_519_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_519_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i212 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i213 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_521 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_521_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_521_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i210 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i211 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_523 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_523_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_523_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i208 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i209 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_525 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_525_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_525_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i206 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i207 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_527 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_527_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_527_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i204 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i205 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_529 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_529_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_529_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i202 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i203 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_531 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_531_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_531_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i200 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i201 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_533 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_533_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_533_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i198 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i199 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_535 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_535_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_535_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i196 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i197 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_537 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_537_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_537_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i194 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i195 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_539 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_539_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_539_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i192 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i193 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_541 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_541_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_541_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i190 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i191 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_543 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_543_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_543_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i188 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i189 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_545 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_545_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_545_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i186 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i187 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_547 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_547_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_547_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i184 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i185 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_549 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_549_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_549_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i182 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i183 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_551 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_551_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_551_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i180 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i181 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_553 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_553_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_553_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i178 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i179 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_555 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_555_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_555_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i176 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i177 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_557 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_557_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_557_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i174 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i175 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_559 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_559_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_559_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i172 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i173 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_561 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_561_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_561_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i170 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i171 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_563 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_563_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_563_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i168 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i169 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_565 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_565_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_565_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i166 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i167 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_567 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40020 \Controller_inst.SLICE_567_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_567_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i164 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i165 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_569 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_569_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_569_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i162 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i163 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_571 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_571_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_571_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i160 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i161 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_573 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_573_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_573_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i158 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i159 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_575 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_575_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_575_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i156 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i157 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_577 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_577_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_577_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i154 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i155 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_579 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_579_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_579_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i152 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i153 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_581 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_581_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_581_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i150 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i151 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_583 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_583_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_583_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i148 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i149 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_585 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_585_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_585_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i146 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i147 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_587 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_587_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_587_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i144 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i145 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_589 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_589_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_589_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i142 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i143 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_591 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_591_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_591_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i140 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i141 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_593 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_593_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_593_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i138 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i139 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_595 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_595_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_595_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i136 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i137 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_597 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_597_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_597_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i134 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i135 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_599 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_599_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_599_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i132 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i133 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_601 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_601_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_601_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i130 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i131 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_603 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_603_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_603_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i128 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i129 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_605 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_605_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_605_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i126 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i127 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_607 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_607_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_607_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i124 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i125 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_609 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_609_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_609_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i122 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i123 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_611 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_611_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_611_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i120 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i121 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_613 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_613_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_613_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i118 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i119 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_615 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_615_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_615_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i116 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i117 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_617 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_617_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_617_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i114 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i115 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_619 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_619_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_619_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i112 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i113 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_621 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_621_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_621_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i110 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i111 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_623 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_623_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_623_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i108 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i109 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_625 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_625_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_625_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i106 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i107 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_627 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_627_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_627_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i104 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i105 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_629 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_629_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_629_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i102 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i103 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_631 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_631_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_631_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i100 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i101 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_633 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_633_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_633_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i98 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i99 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_635 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_635_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_635_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i96 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i97 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_637 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_637_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_637_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i94 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i95 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_639 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_639_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_639_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i92 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i93 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_641 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_641_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_641_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i90 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i91 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_643 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_643_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_643_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i88 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i89 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_645 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_645_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_645_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i86 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i87 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_647 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_647_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_647_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i84 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i85 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_649 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_649_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_649_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i82 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i83 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_651 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_651_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_651_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i80 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i81 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_653 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_653_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_653_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i78 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i79 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_655 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_655_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_655_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i76 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i77 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_657 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_657_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_657_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i74 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i75 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_659 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_659_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_659_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i72 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i73 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_661 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_661_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_661_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i70 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i71 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_663 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_663_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_663_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i68 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i69 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_665 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_665_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_665_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i66 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i67 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_667 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_667_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_667_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i64 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i65 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_669 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_669_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_669_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i62 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i63 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_671 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_671_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_671_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i60 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i61 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_673 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_673_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_673_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i58 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i59 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_675 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_675_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_675_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i56 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i57 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_677 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_677_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_677_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i54 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i55 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_679 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_679_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_679_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i52 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i53 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_681 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_681_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_681_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i50 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i51 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_683 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_683_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_683_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i48 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i49 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_685 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_685_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_685_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i46 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i47 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_687 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_687_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_687_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i44 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i45 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_689 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_689_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_689_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i42 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i43 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_691 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_691_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_691_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i40 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i41 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_693 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_693_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_693_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i38 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i39 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_695 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_695_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_695_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i36 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i37 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_697 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_697_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_697_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i34 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i35 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_699 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_699_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_699_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i32 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i33 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_701 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_701_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_701_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i30 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i31 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_703 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_703_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_703_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i28 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i29 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_705 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_705_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_705_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i26 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i27 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_707 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_707_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_707_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i24 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i25 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_709 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_709_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_709_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i22 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i23 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_711 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_711_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_711_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i20 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i21 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_713 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_713_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_713_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i18 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i19 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_715 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_715_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_715_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i16 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i17 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_717 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_717_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_717_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_719 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_719_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_719_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_721 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_721_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_721_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_723 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_723_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_723_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_725 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_725_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_725_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_727 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_727_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_727_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_729 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_729_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_729_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_732 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_732_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_732_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i510 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i511 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_734 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_734_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i509 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_735 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40020 \Controller_inst.SLICE_735_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_735_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i507 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i508 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_737 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_737_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_737_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i505 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i506 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_739 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_739_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_739_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i503 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i504 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_741 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_741_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_741_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i501 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i502 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_743 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_743_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_743_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i499 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i500 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_745 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_745_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_745_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i497 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i498 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_747 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_747_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_747_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i495 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i496 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_749 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_749_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_749_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i493 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i494 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_751 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_751_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_751_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i491 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i492 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_753 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_753_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_753_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i489 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i490 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_755 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_755_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_755_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i487 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i488 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_757 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_757_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_757_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i485 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i486 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_759 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_759_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_759_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i483 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i484 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_761 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_761_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_761_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i481 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i482 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_763 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_763_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_763_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i479 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i480 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_765 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_765_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_765_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i477 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i478 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_767 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_767_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_767_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i475 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i476 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_769 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_769_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_769_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i473 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i474 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_771 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_771_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_771_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i471 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i472 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_773 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_773_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_773_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i469 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i470 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_775 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_775_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_775_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i467 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i468 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_777 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_777_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_777_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i465 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i466 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_779 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_779_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_779_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i463 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i464 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_781 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_781_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_781_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i461 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i462 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_783 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_783_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_783_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i459 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i460 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_785 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_785_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_785_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i457 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i458 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_787 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_787_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_787_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i455 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i456 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_789 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_789_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_789_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i453 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i454 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_791 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_791_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_791_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i451 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i452 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_793 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_793_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_793_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i449 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i450 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_795 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_795_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_795_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i447 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i448 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_797 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_797_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_797_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i445 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i446 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_799 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_799_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_799_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i443 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i444 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_801 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_801_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_801_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i441 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i442 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_803 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_803_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_803_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i439 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i440 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_805 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_805_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_805_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i437 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i438 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_807 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_807_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_807_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i435 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i436 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_809 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_809_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_809_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i433 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i434 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_811 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_811_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_811_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i431 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i432 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_813 ( input DI1, DI0, D1, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_813_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \Controller_inst.SLICE_813_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i429 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i430 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_815 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_815_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_815_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i427 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i428 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_817 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_817_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_817_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i425 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i426 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_819 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_819_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_819_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i423 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i424 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_821 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_821_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_821_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i421 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i422 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_823 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_823_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_823_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i419 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i420 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_825 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_825_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_825_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i417 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i418 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_827 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_827_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_827_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i415 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i416 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_829 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_829_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_829_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i413 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i414 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_831 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_831_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_831_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i411 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i412 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_833 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_833_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_833_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i409 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i410 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_835 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_835_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_835_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i407 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i408 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_837 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_837_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_837_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i405 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i406 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_839 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_839_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_839_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i403 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i404 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_841 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_841_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_841_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i401 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i402 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_843 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_843_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_843_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i399 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i400 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_845 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_845_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_845_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i397 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i398 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_847 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_847_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_847_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i395 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i396 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_849 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_849_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_849_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i393 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i394 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_851 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_851_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_851_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i391 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i392 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_853 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_853_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_853_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i389 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i390 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_855 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_855_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i388 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_856 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_856_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_856_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i386 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i387 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_858 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_858_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_858_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i384 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i385 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_860 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_860_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_860_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i382 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i383 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_862 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_862_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_862_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i380 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i381 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_864 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_864_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_864_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i378 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i379 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_866 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_866_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_866_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i376 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i377 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_868 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_868_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_868_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i374 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i375 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_870 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_870_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_870_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i372 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i373 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_872 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_872_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_872_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i370 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i371 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_874 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_874_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_874_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i368 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i369 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_876 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_876_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_876_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i366 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i367 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_878 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_878_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_878_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i364 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i365 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_880 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_880_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_880_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i362 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i363 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_882 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_882_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_882_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i360 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i361 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_884 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_884_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_884_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i358 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i359 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_886 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_886_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_886_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i356 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i357 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_888 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_888_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_888_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i354 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i355 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_890 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_890_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_890_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i352 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i353 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_892 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_892_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_892_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i350 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i351 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_894 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_894_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_894_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i348 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i349 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_896 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_896_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_896_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i346 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i347 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_898 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_898_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_898_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i344 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i345 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_900 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_900_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_900_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i342 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i343 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_902 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_902_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_902_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i340 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i341 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_904 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_904_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_904_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i338 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i339 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_906 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_906_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_906_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i336 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i337 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_908 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_908_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_908_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i334 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i335 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_910 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_910_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_910_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i332 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i333 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_912 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_912_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_912_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i330 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i331 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_914 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_914_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_914_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i328 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i329 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_916 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_916_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_916_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i326 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i327 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_918 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_918_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_918_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i324 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i325 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_920 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_920_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_920_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i322 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i323 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_922 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_922_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_922_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i320 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i321 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_924 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_924_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_924_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i318 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i319 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_926 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_926_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_926_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i316 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i317 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_928 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_928_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_928_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i314 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i315 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_930 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_930_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_930_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i312 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i313 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_932 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_932_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_932_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i310 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i311 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_934 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_934_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_934_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i308 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i309 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_936 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_936_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_936_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i306 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i307 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_938 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_938_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_938_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i304 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i305 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_940 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_940_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_940_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i302 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i303 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_942 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_942_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_942_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i300 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i301 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_944 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_944_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_944_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i298 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i299 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_946 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_946_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_946_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i296 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i297 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_948 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_948_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_948_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i294 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i295 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_950 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_950_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_950_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i292 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i293 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_952 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_952_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_952_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i290 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i291 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_954 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_954_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_954_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i288 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i289 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_956 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_956_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_956_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i286 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i287 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_958 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_958_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_958_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i284 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i285 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_960 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_960_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_960_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i282 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i283 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_962 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_962_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_962_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i280 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i281 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_964 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_964_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_964_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i278 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i279 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_966 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_966_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_966_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i276 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i277 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_968 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_968_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_968_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i274 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i275 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_970 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_970_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_970_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i272 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i273 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_972 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_972_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_972_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i270 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i271 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_974 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_974_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_974_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i268 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i269 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_976 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_976_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_976_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i266 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i267 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_978 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_978_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_978_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i264 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i265 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_980 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_980_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_980_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i262 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i263 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_982 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_982_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_982_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i260 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i261 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_984 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_984_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_984_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i258 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i259 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_986 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_986_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_986_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i256 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i257 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_988 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_988_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_988_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i254 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i255 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_990 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_990_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_990_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i252 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i253 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_992 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_992_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_992_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i250 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i251 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_994 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_994_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_994_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i248 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i249 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_996 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_996_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_996_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i246 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i247 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_998 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_998_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_998_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i244 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i245 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1000 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1000_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1000_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i242 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i243 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1002 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1002_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1002_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i240 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i241 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1004 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1004_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1004_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i238 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i239 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1006 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1006_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1006_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i236 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i237 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1008 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1008_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1008_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i234 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i235 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1010 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1010_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1010_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i232 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i233 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1012 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1012_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1012_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i230 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i231 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1014 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1014_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1014_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i228 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i229 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1016 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1016_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1016_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i226 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i227 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1018 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1018_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1018_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i224 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i225 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1020 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1020_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1020_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i222 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i223 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1022 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1022_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1022_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i220 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i221 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1024 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1024_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1024_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i218 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i219 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1026 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1026_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1026_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i216 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i217 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1028 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1028_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1028_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i214 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i215 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1030 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1030_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1030_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i212 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i213 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1032 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1032_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1032_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i210 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i211 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1034 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1034_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1034_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i208 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i209 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1036 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1036_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1036_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i206 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i207 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1038 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1038_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1038_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i204 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i205 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1040 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1040_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1040_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i202 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i203 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1042 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1042_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1042_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i200 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i201 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1044 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1044_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1044_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i198 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i199 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1046 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1046_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1046_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i196 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i197 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1048 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1048_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1048_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i194 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i195 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1050 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1050_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1050_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i192 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i193 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1052 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1052_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1052_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i190 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i191 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1054 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1054_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1054_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i188 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i189 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1056 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1056_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1056_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i186 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i187 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1058 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1058_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1058_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i184 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i185 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1060 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1060_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1060_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i182 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i183 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1062 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1062_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1062_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i180 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i181 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1064 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1064_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1064_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i178 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i179 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1066 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1066_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1066_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i176 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i177 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1068 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1068_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1068_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i174 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i175 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1070 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1070_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1070_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i172 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i173 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1072 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1072_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1072_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i170 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i171 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1074 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1074_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1074_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i168 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i169 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1076 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1076_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1076_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i166 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i167 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1078 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1078_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1078_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i164 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i165 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1080 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1080_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1080_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i162 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i163 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1082 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1082_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1082_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i160 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i161 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1084 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1084_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1084_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i158 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i159 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1086 ( input DI1, DI0, D1, D0, C0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1086_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \Controller_inst/i4084_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_DV_c ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \Controller_inst/int_STM32_TX_DV_c ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1088 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1088_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1088_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i38 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i39 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1091 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1091_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1091_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i110 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i111 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1092 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1092_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1092_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i36 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i37 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1095 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1095_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1095_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i108 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i109 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1096 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1096_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1096_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i34 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i35 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1099 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1099_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1099_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i106 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i107 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1100 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1100_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1100_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i32 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i33 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1103 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1103_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1103_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i104 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i105 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1104 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1104_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1104_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i30 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i31 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1107 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1107_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1107_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i102 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i103 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1108 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1108_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1108_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i28 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i29 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1111 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1111_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1111_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i100 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i101 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1112 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1112_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1112_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i26 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i27 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1115 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1115_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1115_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i98 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i99 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1116 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1116_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1116_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i24 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i25 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1119 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1119_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1119_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i96 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i97 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1120 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1120_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1120_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i22 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i23 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1123 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1123_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1123_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i94 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i95 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1124 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1124_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1124_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i20 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i21 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1127 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1127_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1127_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i92 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i93 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1128 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1128_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1128_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i18 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i19 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1131 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1131_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1131_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i90 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i91 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1132 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1132_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1132_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i16 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i17 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1135 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1135_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1135_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i88 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i89 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1136 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1136_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1136_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1139 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1139_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1139_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i86 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i87 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1140 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1140_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1140_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1143 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1143_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1143_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i84 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i85 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1144 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1144_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1144_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1148 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1148_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1148_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i82 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i83 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1149 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1149_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i9 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1151 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1151_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i8 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1152 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1152_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1152_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i80 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i81 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1153 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1153_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1153_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i6 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i7 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1157 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1157_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1157_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i78 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i79 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1158 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1158_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i5 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1160 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1160_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i4 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1161 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1161_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1161_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i76 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i77 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1162 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1162_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1162_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1166 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1166_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i75 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1171 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40022 \Controller_inst/i1_4_lut_adj_54 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xB0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1172 ( input DI1, DI0, D1, C1, B1, A1, D0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40023 \Controller_inst/i1_2_lut_4_lut_adj_73 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40005 \Controller_inst.SLICE_1172_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1176 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5642_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5641_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1178 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5644_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5643_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1180 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5646_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5645_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i6 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i5 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1182 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5648_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5647_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i8 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i7 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1184 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5650_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5649_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i9 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1186 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5652_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5651_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1188 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5654_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5653_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1190 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5656_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5655_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i16 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1192 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5658_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5657_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i18 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i17 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1194 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5660_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5659_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i20 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i19 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1196 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5662_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5661_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i22 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i21 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1198 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5664_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5663_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i24 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i23 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1200 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5666_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5665_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i26 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i25 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1202 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5668_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5667_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i28 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i27 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1205 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5671_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5670_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i31 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_973__i30 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1208 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5674_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5673_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1210 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5676_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5675_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1212 ( input DI1, DI0, C1, A1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40025 \Controller_inst/i5678_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5677_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1214 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5680_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \Controller_inst/i5679_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1216 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5682_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \Controller_inst/i5681_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1218 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5684_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5683_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1220 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5687_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5685_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i16 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1224 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5690_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5689_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i18 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1226 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5692_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5691_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i20 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1228 ( input DI1, DI0, C1, A1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40025 \Controller_inst/i5694_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5693_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1230 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5696_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5695_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i25 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i24 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1232 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5698_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5697_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i27 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i26 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1234 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5700_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5699_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i29 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i28 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1236 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5702_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5701_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i31 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_969__i30 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1238 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5704_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5703_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1240 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5707_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5705_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i5 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1241 ( input DI0, D0, B0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \Controller_inst/i5706_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/stm32_counter_968__i4 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1243 ( input DI1, DI0, C1, B1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40026 \Controller_inst/i5709_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5708_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i7 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i6 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1245 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5711_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5710_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i9 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i8 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1247 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5713_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5712_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i11 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i10 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1249 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5715_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5714_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i13 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i12 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1251 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40027 \Controller_inst/i5717_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \Controller_inst/i5716_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i15 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i14 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1253 ( input DI1, DI0, D1, B1, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40028 \Controller_inst/i5719_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \Controller_inst/i5718_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i17 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i16 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1255 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40028 \Controller_inst/i5721_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \Controller_inst/i5720_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i19 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i18 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1257 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5723_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5722_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i21 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i20 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1259 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5725_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5724_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i23 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i22 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1261 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5727_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5726_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i25 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i24 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1263 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5729_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5728_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i27 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i26 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1265 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5731_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5730_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i29 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i28 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1267 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5733_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/i5732_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_968__i31 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_968__i30 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1273 ( input DI1, DI0, D1, 
    B1, D0, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40028 \Controller_inst/SPI_Master_CS_STM32_1/i5615_2_lut ( .A(GNDI), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \Controller_inst/SPI_Master_CS_STM32_1/i5614_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1275 ( input DI1, DI0, D1, 
    C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/SPI_Master_CS_STM32_1/i5555_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/SPI_Master_CS_STM32_1/i5552_2_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1277 ( input DI1, DI0, D1, 
    C1, C0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40027 \Controller_inst/SPI_Master_CS_STM32_1/i5472_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \Controller_inst/SPI_Master_CS_STM32_1/i5556_2_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1278 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40030 \Controller_inst/SPI_Master_CS_STM32_1/i2507_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \Controller_inst/SPI_Master_CS_STM32_1/i2505_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS_FSM_i2 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS_FSM_i3 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x5D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1280 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \Controller_inst/SPI_Master_CS_STM32_1/i5633_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \Controller_inst/SPI_Master_CS_STM32_1/i5632_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975__i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975__i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1282 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40034 \Controller_inst/SPI_Master_CS_STM32_1/i5635_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 \Controller_inst/SPI_Master_CS_STM32_1/i5634_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975__i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975__i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1284 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40034 \Controller_inst/SPI_Master_CS_STM32_1/i5637_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 \Controller_inst/SPI_Master_CS_STM32_1/i5636_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975__i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975__i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1286 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \Controller_inst/SPI_Master_CS_STM32_1/i5639_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \Controller_inst/SPI_Master_CS_STM32_1/i5638_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975__i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975__i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1289 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1289_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i0 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1291 ( input 
    DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5535_2_lut ( 
    .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5536_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1292 ( input 
    DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5533_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5534_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1296 ( input 
    DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5531_2_lut ( 
    .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5532_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1298 ( input 
    DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40041 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5539_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5530_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i10 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i9 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1300 ( input 
    DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40042 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i56_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_MOSI ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1301 ( input 
    DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40005 \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1301_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_Clk ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1302 ( input 
    DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40043 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_c 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1303 ( input 
    DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5538_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5434_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i1 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i0 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1305 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1305_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i511 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1306 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1306_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i510 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1307 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1307_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1307_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i508 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i509 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1309 ( input DI1, DI0, D1, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1309_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \Controller_inst.SLICE_1309_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i506 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i507 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1311 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1311_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1311_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i504 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i505 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1313 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1313_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1313_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i502 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i503 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1315 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1315_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1315_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i500 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i501 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1317 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1317_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1317_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i498 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i499 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1319 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1319_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1319_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i496 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i497 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1321 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1321_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1321_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i494 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i495 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1323 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1323_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1323_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i492 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i493 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1325 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1325_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1325_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i490 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i491 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1327 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1327_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1327_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i488 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i489 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1329 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1329_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1329_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i486 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i487 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1331 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1331_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1331_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i484 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i485 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1333 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40020 \Controller_inst.SLICE_1333_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1333_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i482 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i483 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1335 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1335_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1335_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i480 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i481 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1337 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1337_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1337_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i478 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i479 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1339 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1339_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1339_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i476 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i477 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1341 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1341_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1341_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i474 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i475 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1343 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1343_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1343_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i472 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i473 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1345 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1345_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1345_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i470 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i471 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1347 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1347_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1347_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i468 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i469 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1349 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1349_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1349_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i466 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i467 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1351 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1351_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1351_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i464 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i465 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1353 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1353_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1353_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i462 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i463 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1355 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1355_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1355_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i460 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i461 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1357 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1357_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1357_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i458 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i459 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1359 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1359_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1359_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i456 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i457 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1361 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1361_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1361_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i454 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i455 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1363 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1363_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1363_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i452 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i453 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1365 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1365_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1365_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i450 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i451 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1367 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1367_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1367_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i448 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i449 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1369 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1369_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1369_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i446 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i447 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1371 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1371_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1371_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i444 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i445 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1373 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1373_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1373_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i442 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i443 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1375 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1375_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1375_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i440 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i441 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1377 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1377_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1377_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i438 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i439 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1379 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1379_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1379_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i436 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i437 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1381 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1381_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1381_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i434 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i435 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1383 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1383_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1383_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i432 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i433 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1385 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1385_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1385_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i430 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i431 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1387 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1387_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1387_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i428 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i429 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1389 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1389_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1389_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i426 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i427 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1391 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1391_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1391_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i424 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i425 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1393 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1393_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1393_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i422 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i423 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1395 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1395_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1395_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i420 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i421 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1397 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1397_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1397_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i418 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i419 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1399 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1399_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1399_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i416 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i417 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1401 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1401_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1401_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i414 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i415 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1403 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1403_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1403_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i412 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i413 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1405 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1405_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1405_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i410 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i411 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1407 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1407_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1407_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i408 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i409 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1409 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1409_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1409_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i406 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i407 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1411 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1411_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1411_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i404 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i405 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1413 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1413_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1413_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i402 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i403 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1415 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1415_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1415_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i400 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i401 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1417 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1417_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1417_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i398 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i399 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1419 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1419_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1419_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i396 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i397 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1421 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1421_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1421_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i394 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i395 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1423 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1423_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1423_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i392 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i393 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1425 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1425_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1425_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i390 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i391 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1427 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1427_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1427_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i388 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i389 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1429 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1429_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1429_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i386 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i387 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1431 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1431_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1431_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i384 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i385 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1433 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1433_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1433_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i382 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i383 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1435 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1435_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1435_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i380 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i381 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1437 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1437_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1437_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i378 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i379 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1439 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1439_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1439_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i376 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i377 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1441 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1441_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1441_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i374 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i375 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1443 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1443_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1443_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i372 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i373 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1445 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1445_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1445_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i370 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i371 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1447 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1447_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1447_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i368 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i369 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1449 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1449_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1449_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i366 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i367 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1451 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1451_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1451_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i364 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i365 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1453 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1453_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1453_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i362 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i363 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1455 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1455_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1455_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i360 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i361 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1457 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1457_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1457_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i358 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i359 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1459 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1459_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1459_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i356 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i357 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1461 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1461_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1461_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i354 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i355 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1463 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1463_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1463_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i352 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i353 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1465 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1465_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1465_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i350 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i351 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1467 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1467_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1467_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i348 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i349 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1469 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1469_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1469_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i346 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i347 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1471 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1471_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1471_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i344 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i345 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1473 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1473_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1473_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i342 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i343 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1475 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1475_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1475_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i340 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i341 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1477 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1477_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1477_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i338 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i339 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1479 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1479_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1479_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i336 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i337 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1481 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1481_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1481_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i334 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i335 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1483 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1483_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1483_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i332 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i333 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1485 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1485_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1485_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i330 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i331 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1487 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1487_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1487_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i328 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i329 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1489 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1489_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1489_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i326 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i327 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1491 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1491_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1491_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i324 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i325 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1493 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1493_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1493_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i322 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i323 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1495 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1495_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1495_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i320 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i321 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1497 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1497_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i319 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1498 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1498_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i318 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1499 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1499_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i317 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1500 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1500_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1500_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i315 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i316 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1502 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1502_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1502_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i313 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i314 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1504 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1504_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1504_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i311 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i312 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1506 ( input 
    DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40044 \Controller_inst/SPI_Master_CS_STM32_1/i8801_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8793_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Count_976__i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Count_976__i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xBF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xCF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1507 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1507_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1507_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i309 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i310 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1509 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1509_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1509_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i307 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i308 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1511 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1511_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1511_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i305 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i306 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1513 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1513_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1513_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i303 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i304 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1515 ( input DI1, DI0, B1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40020 \Controller_inst.SLICE_1515_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1515_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i301 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i302 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1517 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1517_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i300 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1518 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1518_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i299 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1519 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1519_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1519_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i297 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i298 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1521 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1521_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1521_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i295 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i296 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1523 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1523_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1523_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i293 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i294 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1525 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1525_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i292 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1526 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1526_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i291 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1527 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1527_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1527_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i289 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i290 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1529 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1529_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i288 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1530 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1530_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i287 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1531 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1531_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1531_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i285 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i286 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1533 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1533_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i284 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1534 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1534_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i283 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1535 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1535_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1535_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i281 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i282 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1537 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1537_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1537_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i279 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i280 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1539 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1539_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1539_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i277 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i278 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1541 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1541_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1541_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i275 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i276 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1543 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1543_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1543_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i273 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i274 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1545 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1545_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1545_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i271 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i272 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1547 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1547_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1547_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i269 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i270 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1549 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1549_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1549_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i267 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i268 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1551 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1551_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1551_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i265 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i266 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1553 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1553_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1553_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i263 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i264 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1555 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1555_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1555_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i261 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i262 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1557 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1557_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1557_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i259 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i260 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1559 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1559_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1559_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i257 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i258 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1561 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1561_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1561_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i255 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i256 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1563 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1563_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1563_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i253 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i254 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1565 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1565_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1565_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i251 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i252 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1567 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1567_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1567_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i249 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i250 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1569 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1569_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1569_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i247 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i248 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1571 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1571_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1571_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i245 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i246 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1573 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1573_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1573_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i243 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i244 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1575 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1575_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1575_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i241 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i242 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1577 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1577_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1577_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i239 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i240 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1579 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1579_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1579_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i237 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i238 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1581 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1581_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1581_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i235 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i236 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1583 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1583_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1583_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i233 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i234 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1585 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1585_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1585_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i231 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i232 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1587 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1587_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1587_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i229 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i230 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1589 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1589_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1589_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i227 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i228 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1591 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1591_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1591_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i225 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i226 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1593 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1593_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1593_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i223 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i224 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1595 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1595_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1595_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i221 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i222 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1597 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1597_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1597_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i219 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i220 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1599 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1599_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1599_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i217 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i218 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1601 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1601_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1601_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i215 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i216 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1603 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1603_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1603_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i213 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i214 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1605 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1605_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1605_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i211 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i212 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1607 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1607_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1607_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i209 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i210 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1609 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1609_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1609_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i207 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i208 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1611 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1611_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1611_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i205 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i206 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1613 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1613_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1613_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i203 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i204 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1615 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1615_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1615_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i201 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i202 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1617 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1617_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1617_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i199 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i200 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1619 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1619_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1619_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i197 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i198 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1621 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1621_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1621_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i195 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i196 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1623 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1623_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1623_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i193 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i194 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1625 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1625_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1625_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i191 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i192 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1627 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1627_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1627_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i189 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i190 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1629 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1629_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1629_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i187 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i188 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1631 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1631_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1631_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i185 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i186 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1633 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1633_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1633_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i183 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i184 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1635 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1635_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1635_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i181 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i182 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1637 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1637_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1637_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i179 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i180 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1639 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1639_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1639_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i177 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i178 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1641 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1641_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1641_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i175 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i176 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1643 ( input DI1, DI0, D1, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1643_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \Controller_inst.SLICE_1643_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i173 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i174 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1645 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1645_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1645_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i171 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i172 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1647 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1647_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1647_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i169 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i170 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1649 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1649_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1649_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i167 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i168 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1651 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1651_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1651_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i165 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i166 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1653 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1653_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1653_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i163 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i164 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1655 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1655_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1655_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i161 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i162 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1657 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1657_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1657_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i159 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i160 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1659 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1659_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1659_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i157 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i158 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1661 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1661_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1661_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i155 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i156 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1663 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1663_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1663_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i153 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i154 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1665 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1665_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1665_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i151 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i152 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1667 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1667_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1667_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i149 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i150 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1669 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1669_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1669_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i147 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i148 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1671 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1671_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1671_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i145 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i146 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1673 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1673_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1673_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i143 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i144 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1675 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1675_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1675_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i141 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i142 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1677 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1677_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1677_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i139 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i140 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1679 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1679_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1679_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i137 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i138 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1681 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1681_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1681_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i135 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i136 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1683 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1683_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1683_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i133 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i134 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1685 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1685_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1685_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i131 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i132 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1687 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1687_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1687_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i129 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i130 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1689 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1689_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1689_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i127 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i128 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1691 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1691_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1691_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i125 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i126 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1693 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1693_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1693_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i123 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i124 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1695 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1695_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1695_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i121 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i122 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1697 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1697_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1697_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i119 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i120 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1699 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1699_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1699_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i117 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i118 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1701 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1701_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1701_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i115 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i116 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1703 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1703_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1703_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i113 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i114 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1705 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1705_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1705_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i111 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i112 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1707 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1707_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1707_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i109 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i110 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1709 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1709_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1709_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i107 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i108 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1711 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1711_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1711_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i105 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i106 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1713 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1713_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1713_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i103 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i104 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1715 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1715_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1715_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i101 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i102 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1717 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1717_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1717_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i99 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i100 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1719 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1719_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1719_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i97 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i98 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1721 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1721_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1721_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i95 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i96 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1723 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1723_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1723_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i93 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i94 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1725 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1725_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1725_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i91 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i92 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1727 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1727_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1727_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i89 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i90 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1729 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1729_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1729_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i87 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i88 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1731 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1731_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1731_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i85 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i86 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1733 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1733_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1733_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i83 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i84 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1735 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1735_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1735_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i81 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i82 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1737 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1737_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1737_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i79 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i80 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1739 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1739_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1739_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i77 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i78 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1741 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1741_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1741_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i75 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i76 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1743 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1743_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1743_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i73 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i74 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1745 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1745_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1745_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i71 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i72 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1747 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1747_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1747_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i69 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i70 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1749 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1749_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1749_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i67 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i68 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1751 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1751_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1751_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i65 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i66 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1753 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1753_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1753_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i63 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i64 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1755 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1755_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1755_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i61 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i62 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1757 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1757_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1757_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i59 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i60 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1759 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1759_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1759_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i57 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i58 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1761 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1761_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1761_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i55 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i56 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1763 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1763_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1763_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i53 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i54 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1765 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1765_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1765_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i51 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i52 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1767 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1767_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1767_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i49 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i50 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1769 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1769_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1769_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i47 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i48 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1771 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1771_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1771_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i45 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i46 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1773 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1773_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1773_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i43 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i44 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1775 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1775_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1775_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i41 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i42 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1777 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1777_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1777_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i39 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i40 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1779 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1779_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1779_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i37 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i38 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1781 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1781_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1781_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i35 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i36 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1783 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1783_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1783_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i33 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i34 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1785 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1785_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1785_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i31 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i32 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1787 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1787_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1787_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i29 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i30 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1789 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1789_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1789_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i27 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i28 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1791 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1791_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1791_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i25 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i26 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1793 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1793_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1793_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i23 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i24 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1795 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1795_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1795_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i21 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i22 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1797 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1797_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1797_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i19 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i20 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1799 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1799_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1799_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i17 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i18 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1801 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1801_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1801_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i15 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i16 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1803 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1803_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1803_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i13 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i14 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1805 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1805_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1805_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i11 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i12 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1807 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1807_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1807_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i9 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i10 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1809 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1809_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1809_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i7 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i8 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1811 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1811_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1811_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i5 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i6 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1813 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1813_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1813_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i3 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i4 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1815 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1815_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.SLICE_1815_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i1 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1817 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5494_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5491_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20013 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i7 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i8 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1819 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5496_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5495_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20013 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i5 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i6 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1821 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5510_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5497_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20013 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i3 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i4 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1823 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5597_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5511_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20013 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i1 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_1831 ( input DI0, D0, CE, 
    LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1831_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_1832 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1832_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1832_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_1834 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1834_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1834_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_1836 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1836_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1836_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_1838 ( input DI1, DI0, C1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1838_K1 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1838_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i10 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i9 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_1840 ( input DI1, DI0, C1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1840_K1 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1840_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i12 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i11 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_1842 ( input DI1, DI0, D1, 
    C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1842_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1842_K0 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i14 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i13 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_1844 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1844_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.Controller_RHD_FIFO_1.SLICE_1844_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i16 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i15 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1846 ( 
    input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i5596_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i5471_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1851 ( 
    input DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40049 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i5591_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i6 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1852 ( 
    input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i5593_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i5592_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i5 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1854 ( 
    input DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40028 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i5595_2_lut 
    ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i5594_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1857 ( 
    input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40050 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_3_lut_4_lut_adj_25 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_978__i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_978__i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xA082") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xC048") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1859 ( 
    input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40052 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_4_lut_adj_20 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_3_lut_adj_22 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_978__i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_978__i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xA802") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xC00C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1865
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40054 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4095_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4096_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1867 ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1867_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1870
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_1870_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_Clk 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1872
   ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40056 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i56_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1873
   ( input DI0, D0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40057 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i17_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_c 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1874 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1874_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte__i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1875
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40044 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i8747_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i8739_2_lut_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_979__i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_979__i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xC3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1876
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40059 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4093_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4094_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i8 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i7 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1878
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40054 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4091_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4092_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i10 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i9 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1880
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40061 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4089_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4090_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i12 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i11 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1882
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40063 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4087_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4088_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i14 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i13 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1885 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40065 \Controller_inst/i1_2_lut_adj_52 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \Controller_inst/i1_2_lut_adj_49 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1887
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40067 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5606_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5607_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1891
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40069 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5480_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5481_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1892 ( input DI0, D0, C0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40071 \Controller_inst/i1_2_lut_adj_36 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1894
   ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40065 \Controller_inst/i1_2_lut_adj_51 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5616_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i5 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1898 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1898_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1898_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte__i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte__i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1900 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \Controller_inst.SLICE_1900_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1900_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte__i6 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte__i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1903
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40073 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4099_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4100_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_1905
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40059 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4097_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4098_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_1907 ( 
    input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40074 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i2503_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_SM_CS_FSM_i1 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1910
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40075 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1910_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_nxt_w_I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_mem_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_r_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1912
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1912_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1912_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1913
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40077 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1913_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1913_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1914
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1914_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1cmp_r_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1915
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40079 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1915_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1915_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1916
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1916_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1916_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1917
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1917_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1917_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1918
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1918_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1918_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1919
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1919_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1919_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1920
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40081 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1920_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1920_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1921
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40081 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1921_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1921_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1922
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40079 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1922_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1922_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1923
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1923_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1923_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1924
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40083 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1924_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1924_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1925
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1925_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1925_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_1926
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_1926_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_1926_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1928
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40081 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1928_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1928_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.empty_flag_r_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_1929
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_1929_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1930
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1930_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1930_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1931
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1931_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1931_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1933
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1933_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1933_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1935
   ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1935_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1935_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i6 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1938
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1938_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1938_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1940
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1940_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1940_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1942
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1942_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1942_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1945
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40077 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1945_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1945_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1947
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40077 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1947_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1947_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1951
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40077 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1951_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1951_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1953
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40077 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1953_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1953_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1957
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1957_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1957_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1959
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1959_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1959_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1961
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1961_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1963
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1963_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1963_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1965
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1965_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1965_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1967
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1967_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1967_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i6 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1970
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1970_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1970_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1972
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1972_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1972_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1974
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1974_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1974_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1977
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1977_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1977_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1979
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1979_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1979_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1981
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1981_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1981_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1984
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40083 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1984_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1984_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1986
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40083 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1986_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1986_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1990
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40083 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1990_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1990_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1992
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40083 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1992_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1992_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1996
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40077 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1996_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1996_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1998
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40077 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1998_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1998_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2000
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40077 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2000_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2000_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2003
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2003_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2003_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2005
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2005_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2005_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2007
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2007_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2007_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2010
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40085 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2010_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2010_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2012
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40083 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2012_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2012_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2014
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40087 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2014_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2014_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2017
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2017_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2017_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2019
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2019_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2019_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2021
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2021_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2021_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2024
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2024_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2024_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2026
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2026_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2026_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2028
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2028_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2028_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i8 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i7 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2030
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2030_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2030_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i10 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i9 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2032
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2032_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2032_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i12 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i11 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2034
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2034_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2034_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i14 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i13 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2036
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2036_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i15 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2037
   ( input DI0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40007 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2037_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2039 ( input DI0, D0, CE, 
    LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2039_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2042 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40088 \Controller_inst/i21_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40089 i22_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2044 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 o_RHD2132_SPI_CS_n_c_I_0_3_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 i21_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2046 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 o_RHD2132_SPI_MOSI_c_I_0_3_lut_4_lut( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 i19_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2048 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 o_RHD2132_SPI_Clk_c_I_0_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 i17_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2050 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40091 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \Controller_inst/i1_2_lut_adj_45 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2051 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 i2241_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 i1_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xF222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2052 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40095 \Controller_inst/i5785_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40096 \Controller_inst/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2054 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40038 \Controller_inst/i5564_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2055 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40097 \Controller_inst/i10275_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \Controller_inst/i5570_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2056 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40098 \Controller_inst/i10302_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \Controller_inst/i5563_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2058 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40037 \Controller_inst/i5560_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i5562_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2059 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40099 \Controller_inst/i10285_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \Controller_inst/i5576_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2061 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40100 \Controller_inst/mux_17_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 \Controller_inst/i2062_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2062 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40102 \Controller_inst/LessThan_11_i4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40040 \Controller_inst/i5430_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x8AEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2063 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40103 \Controller_inst/LessThan_14_i4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40040 \Controller_inst/i5590_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xCF4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2064 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40104 \Controller_inst/mux_725_i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40105 \Controller_inst/i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x3101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2066 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40106 \Controller_inst/LessThan_14_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \Controller_inst/LessThan_14_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2067 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40039 \Controller_inst/i5588_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i5589_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2070 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40106 \Controller_inst/LessThan_14_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \Controller_inst/LessThan_14_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2071 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \Controller_inst/i5586_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i5587_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2074 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40109 \Controller_inst/LessThan_14_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \Controller_inst/LessThan_14_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2075 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40039 \Controller_inst/i5584_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i5585_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2078 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40110 \Controller_inst/i10277_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \Controller_inst/i5583_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2079 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40037 \Controller_inst/i5578_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \Controller_inst/i5577_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2080 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40112 \Controller_inst/i22_4_lut_adj_57 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40113 \Controller_inst/i13_4_lut_adj_56 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2081 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40039 \Controller_inst/i5565_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i5574_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2082 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40098 \Controller_inst/i10304_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \Controller_inst/i5571_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2084 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18903_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_18 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2086 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18789_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_2 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2088 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18843_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_9 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2090 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18897_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_17 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2092 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18837_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_8 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2094 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18891_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_16 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2096 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18831_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_7 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2098 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18885_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_15 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2100 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19785_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2102 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19779_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_125 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2104 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19773_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_124 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2106 ( input 
    D0, C0, B0, A0, output F0 );

  lut40122 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2107 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40123 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_2 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19767_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2108 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18879_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_14 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2110 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19761_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_123 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2112 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19755_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_122 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2114 ( input 
    D0, C0, B0, A0, output F0 );

  lut40122 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_31 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2115 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40123 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_3 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19749_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2116 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19743_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_121 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2118 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19737_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_120 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2120 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19731_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_119 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2122 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19725_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_118 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2124 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19719_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_117 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2126 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19713_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_116 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2128 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19707_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_115 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2130 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_30 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2131 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40123 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_7 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19701_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2132 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19695_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_114 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2134 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19689_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_113 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2136 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19683_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_112 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2138 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19677_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_111 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2140 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19671_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_110 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2142 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19665_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_109 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2144 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19659_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_108 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2146 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19653_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_107 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2148 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19647_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_106 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2150 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19641_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_105 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2152 ( input 
    D0, C0, B0, A0, output F0 );

  lut40131 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_29 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2153 ( input 
    D0, C0, B0, A0, output F0 );

  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19635_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2154 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19629_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_104 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2156 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19623_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_103 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2158 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_28 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2159 ( input 
    D0, C0, B0, A0, output F0 );

  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19617_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2160 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19611_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_102 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2162 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19605_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_101 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2164 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19599_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_100 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2166 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19593_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_99 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2168 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19587_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_98 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2170 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19581_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_97 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2172 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19575_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_96 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2174 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_27 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2175 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40123 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19569_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2176 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19563_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_95 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2178 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_26 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2179 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_5 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19557_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2180 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19551_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_94 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2182 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19545_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_93 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2184 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19539_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_92 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2186 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19533_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_91 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2188 ( input 
    D0, C0, B0, A0, output F0 );

  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_25 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2189 ( input 
    D0, C0, B0, A0, output F0 );

  lut40124 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19527_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2190 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19521_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_90 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2192 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_24 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2193 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40123 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_8 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19515_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2194 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19509_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_89 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2196 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19503_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_88 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2198 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19497_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_87 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2200 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_23 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2201 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40123 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_6 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19491_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2202 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19485_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_86 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2204 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19479_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_85 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2206 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19473_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_84 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2208 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19467_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_83 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2210 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19461_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_82 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2212 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19455_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_81 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2214 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_22 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2215 ( input 
    D0, C0, B0, A0, output F0 );

  lut40127 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19449_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2216 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19443_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_80 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2219 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19437_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19197_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2220 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_21 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2221 ( input 
    D0, C0, B0, A0, output F0 );

  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19431_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2222 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19425_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_79 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2224 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19413_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_78 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2226 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19407_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_77 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2228 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19401_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_76 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2230 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19395_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_75 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2233 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19389_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18945_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2234 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19383_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_74 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2236 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_20 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2237 ( input 
    D0, C0, B0, A0, output F0 );

  lut40124 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19377_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2238 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19371_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_73 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2240 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_19 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2241 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40138 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_4 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19365_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2242 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19359_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_72 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2245 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19353_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19275_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2246 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19347_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_71 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2248 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19341_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_70 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2250 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19335_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_69 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2252 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19329_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_68 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2254 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19323_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_67 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2257 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19317_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19041_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2258 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19311_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_66 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2260 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19305_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_65 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2262 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18825_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_6 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2264 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19299_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_64 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2266 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_18 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2267 ( input 
    D0, C0, B0, A0, output F0 );

  lut40124 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19293_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2268 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19287_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_63 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2270 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19281_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_62 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2272 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_17 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2274 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19269_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_61 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2277 ( input 
    D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i10904_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19263_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2278 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19257_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_60 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2280 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19251_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_59 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2282 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19245_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_58 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2284 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19239_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_57 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2286 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19233_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_56 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2288 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[7]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i10886_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2289 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19227_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i10850_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2290 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18873_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_13 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2293 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19221_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19125_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2294 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18819_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_5 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2296 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19215_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_55 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2298 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_16 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2299 ( input 
    D0, C0, B0, A0, output F0 );

  lut40124 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19209_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2300 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19203_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_54 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2302 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_15 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2304 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40144 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i19_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2305 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19191_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i17_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2306 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19185_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_53 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2309 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19179_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19143_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2310 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19173_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_52 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2312 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19167_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_51 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2314 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19161_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_50 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2316 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18867_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_12 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2318 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19155_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_49 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2320 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19149_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_48 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2322 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_14 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2324 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18813_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_4 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2327 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19137_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19089_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2328 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19131_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_47 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2330 ( input 
    D0, C0, B0, A0, output F0 );

  lut40122 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_13 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2332 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19119_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_46 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2334 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19113_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_45 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2336 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19107_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_44 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2338 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19101_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_43 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2340 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19095_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_42 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2342 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_12 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2344 ( input 
    D0, C0, B0, A0, output F0 );

  lut40122 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_4 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2345 ( input 
    D0, C0, B0, A0, output F0 );

  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18861_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2346 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19083_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_41 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2348 ( input 
    D0, C0, B0, A0, output F0 );

  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_11 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2349 ( input 
    D0, C0, B0, A0, output F0 );

  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19077_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2350 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19071_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_40 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2352 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19065_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_39 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2354 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19059_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_38 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2356 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_3 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2357 ( input 
    D0, C0, B0, A0, output F0 );

  lut40124 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18807_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2358 ( input 
    D0, C0, B0, A0, output F0 );

  lut40122 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_10 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2359 ( input 
    D0, C0, B0, A0, output F0 );

  lut40127 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19053_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2360 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19047_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_37 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2362 ( input 
    D0, C0, B0, A0, output F0 );

  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_9 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2364 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19035_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_36 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2366 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19029_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_35 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2368 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19023_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_34 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2370 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18855_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_11 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2372 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19017_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_33 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2374 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19011_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_32 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2376 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_8 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2377 ( input 
    D0, C0, B0, A0, output F0 );

  lut40124 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n19005_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2378 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18801_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_3 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2380 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18999_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_31 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2382 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_7 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2383 ( input 
    D0, C0, B0, A0, output F0 );

  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18993_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2384 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18987_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_30 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2386 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18981_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_29 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2388 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18975_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_28 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2390 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18969_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_27 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2392 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18963_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_26 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2394 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18957_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_25 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2396 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18951_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_24 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2398 ( input 
    D0, C0, B0, A0, output F0 );

  lut40122 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_6 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2400 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18939_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_23 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2402 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18933_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_22 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2404 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_5 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2405 ( input 
    D0, C0, B0, A0, output F0 );

  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18927_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2406 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18849_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_10 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2408 ( input 
    D0, C0, B0, A0, output F0 );

  lut40118 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_2 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2409 ( input 
    D0, C0, B0, A0, output F0 );

  lut40130 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18795_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2410 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18921_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_21 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2412 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18915_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_20 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2414 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n18909_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_19 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2416 ( 
    input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40149 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_2_lut_adj_24 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x3310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2417
   ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40150 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/int_RHD_TX_Ready_I_0_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x5550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2418
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/n19419_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2420 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 i11333_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 i10942_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x1D00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2421 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, LSR, CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40155 \Controller_inst/i1_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40156 \Controller_inst/i1_3_lut_4_lut_4_lut_adj_74 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/stm32_state_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x0720") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xFB7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2423 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40157 \Controller_inst/i3_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \Controller_inst/i1_2_lut_adj_78 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2424 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40158 i5_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2425 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 i19_4_lut_adj_79( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2426 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40161 i18_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 i13_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2428 ( input D0, C0, B0, A0, output F0 );

  lut40163 i17_4_lut_adj_80( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2429 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 i11327_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 i22_4_lut_adj_81( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x0307") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2430 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40166 \Controller_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_2_lut_3_lut_adj_26 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2432 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40168 \Controller_inst/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \Controller_inst/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2434 ( input D0, C0, B0, A0, output F0 );

  lut40170 \Controller_inst/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2435 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40171 \Controller_inst/i1149_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \Controller_inst/i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2436 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40172 \Controller_inst/i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \Controller_inst/i3_4_lut_adj_32 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2438 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40019 \Controller_inst/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2439 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40174 \Controller_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40175 \Controller_inst/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2440 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40176 \Controller_inst/i2_4_lut_adj_33 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40177 \Controller_inst.i5558_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xDDFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x3020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2442 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40178 \Controller_inst/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40179 \Controller_inst/i3765_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x1311") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2444 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40180 \Controller_inst/i912_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \Controller_inst/i1_4_lut_adj_38 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x030A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2445 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40182 \Controller_inst/i1_4_lut_adj_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 \Controller_inst/i1_4_lut_adj_39 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x04F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2446 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40184 \Controller_inst/i10943_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \Controller_inst/i1147_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2449 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40186 \Controller_inst/LessThan_11_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \Controller_inst/LessThan_11_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2450 ( input DI1, C1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40025 \Controller_inst/i5688_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \Controller_inst/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2451 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40097 \Controller_inst/i23_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 \Controller_inst/i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2452 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40048 \Controller_inst/i13_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2453 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40097 \Controller_inst/i22_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \Controller_inst/i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2454 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40191 \Controller_inst/i3_4_lut_adj_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40192 \Controller_inst/i1_2_lut_3_lut_adj_55 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2457 ( 
    input DI1, D1, C1, B1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40193 i5422_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_2_lut_4_lut_adj_27 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20013 \Controller_inst/rgd_info_sig_green ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2458 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40195 \Controller_inst.i1_2_lut_4_lut_adj_64 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40196 \Controller_inst/i1_4_lut_adj_46 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x10DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2459 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40197 \Controller_inst/i2_4_lut_adj_47 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40198 \Controller_inst/i1_2_lut_adj_76 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2460 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40199 \Controller_inst/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2461
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2463 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40186 \Controller_inst/LessThan_11_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40201 \Controller_inst/LessThan_11_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2465 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40186 \Controller_inst/LessThan_11_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40201 \Controller_inst/LessThan_11_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2467 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40202 \Controller_inst/i22_4_lut_adj_59 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40203 \Controller_inst/i13_4_lut_adj_58 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2468 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40204 \Controller_inst/i10316_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40163 \Controller_inst/i10250_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2471 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40205 \Controller_inst.i2_2_lut_adj_41 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \Controller_inst/i2063_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2472 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40207 \Controller_inst/i10330_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40208 \Controller_inst/i1_2_lut_adj_60 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2474 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40209 \Controller_inst/i2_4_lut_adj_62 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40210 \Controller_inst/SPI_Master_CS_STM32_1/i1_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x1110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2476 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40211 \Controller_inst/i1_2_lut_3_lut_adj_66 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \Controller_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2478 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40213 \Controller_inst/i20_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 \Controller_inst/i14_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2480 ( input D0, C0, B0, A0, output F0 );

  lut40190 \Controller_inst/i18_4_lut_adj_69 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2481 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40110 \Controller_inst/i24_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \Controller_inst/i15_4_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2482 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40215 \Controller_inst.i1_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40169 \Controller_inst/i1_2_lut_adj_77 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2484 ( input D1, C1, B1, A1, 
    D0, C0, output F0, F1 );
  wire   GNDI;

  lut40216 \Controller_inst/SPI_Master_CS_STM32_1/i11305_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \Controller_inst/SPI_Master_CS_STM32_1/i471_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x5140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2485 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40217 \Controller_inst/SPI_Master_CS_STM32_1/i9_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40214 \Controller_inst/SPI_Master_CS_STM32_1/i7_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2487 ( input DI1, D1, C1, 
    B1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40218 \Controller_inst/SPI_Master_CS_STM32_1/i5473_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \Controller_inst/SPI_Master_CS_STM32_1/i5_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20013 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_n ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xFF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2488 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40219 \Controller_inst/SPI_Master_CS_STM32_1/i11300_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40220 \Controller_inst/SPI_Master_CS_STM32_1/i5_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2490 ( input D1, C1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \Controller_inst/SPI_Master_CS_STM32_1/i1_2_lut_adj_31 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i10_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2492 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40140 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i10789_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i502_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2494 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40100 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i10825_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i10679_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2496 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40140 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i16_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2497 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40224 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i6_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2498 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40225 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i9_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2500 ( 
    input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40227 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i11293_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40170 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i5_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2502 ( 
    input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40228 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_4_lut_adj_18 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_4_lut_adj_21 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_SM_CS_FSM_i2 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x1505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2503 ( 
    input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40230 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i4_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2504 ( 
    input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40161 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i10336_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i10334_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2506
   ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40232 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i2_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40233 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i2_3_lut_adj_12 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2508
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40234 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i3850_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i2649_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2510
   ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40213 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_10 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_78_i7_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2511
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40235 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i3_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_285_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2513 ( input DI1, D1, B1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40236 \Controller_inst/i1_2_lut_adj_50 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40237 \Controller_inst.i1_2_lut_adj_65 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2514
   ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40238 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40239 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_961_i2_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x00A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x03F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2516
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40240 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2698_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x00A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2518
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40242 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i10322_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40243 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i10260_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2520
   ( input D0, C0, B0, A0, output F0 );

  lut40244 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i10224_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2521
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40245 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40246 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i10326_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2523
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40077 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_7__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2524
   ( input D0, C0, output F0 );
  wire   GNDI;

  lut40043 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/not_equal_21_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2525
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40247 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i5_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40248 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2526
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40081 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2526_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_4_lut_adj_7 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2527
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40246 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i6_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2528
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40083 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_7__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i9_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2529
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40251 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i10310_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i10214_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2530
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i7_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i10262_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x0208") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2534 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40253 \Controller_inst/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40170 \Controller_inst/i1_2_lut_4_lut_adj_67 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2536 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40254 \Controller_inst/SPI_Master_CS_STM32_1/i11308_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 \Controller_inst/SPI_Master_CS_STM32_1/i1_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x030B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2538 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40256 o_RHD2216_SPI_CS_n_c_I_0_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40257 i13_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xC3CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2539 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40258 \Controller_inst.i5498_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40259 \Controller_inst/i1_3_lut_4_lut_adj_75 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2540 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40260 i1_4_lut_4_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40261 i10274_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2542 ( input 
    D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut_adj_29 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x00FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2544 ( 
    input DI1, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40263 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_3_lut_adj_19 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_2_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_SM_CS_FSM_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2545
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40265 \Controller_inst.i11286_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40266 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_8 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2546
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40267 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_4_lut_adj_13 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2547
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40269 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5490_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_15 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2549
   ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40271 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5608_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_17 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xFF5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2550
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40273 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_16 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_11 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2554 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 o_RHD2216_SPI_Clk_c_I_0_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40276 o_RHD2216_SPI_MOSI_c_I_0_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2555 ( input DI1, D1, C1, 
    B1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40277 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5435_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40266 \Controller_inst/Controller_RHD_FIFO_1/i1_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x3303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2559 ( 
    input DI1, D1, C1, A1, D0, C0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40278 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_3_lut_adj_23 ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20013 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_n ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2560 ( 
    input DI1, D1, C1, A1, D0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40280 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40281 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i8759_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_978__i0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x5A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2561 ( 
    input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40282 i2_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i8774_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_DV_c ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x0060") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2562
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40284 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4086_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40019 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5482_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i15 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2563
   ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40285 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_278_i6_2_lut 
    ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_285_i6_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2564
   ( input DI1, D1, C1, B1, D0, C0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40287 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5605_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1242_2_lut_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2566
   ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40288 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_276_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_275_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2567
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40289 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4082_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_9 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2568
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40291 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2569
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40292 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5449_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40261 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_14 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xABFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2570
   ( input DI1, D1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40293 \Controller_inst/Controller_RHD_FIFO_1/i5438_2_lut_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_1__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_WE ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2572
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_2__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2573
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40295 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2573_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_6__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2575
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_0__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_5__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2576
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40296 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_nxt_w_I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_4__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2579
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40087 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2579_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40297 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_6__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2580
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40298 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_5__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_0__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2582
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40083 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_4__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_1__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2584
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40085 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40299 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_2__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2588 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40037 \Controller_inst/i5566_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \Controller_inst/i5561_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2594 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40221 \Controller_inst/i5579_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i5582_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2596 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40037 \Controller_inst/i5580_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i5581_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2598 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40039 \Controller_inst/i5567_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i5575_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2600 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40039 \Controller_inst/i5568_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i5573_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2602 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40039 \Controller_inst/i5569_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i5572_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2606 ( input DI1, D1, C1, 
    C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40300 \Controller_inst/i11289_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \Controller_inst/SPI_Master_CS_STM32_1/i37_1_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_TX_Ready ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2607 ( input 
    DI1, D1, C1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40039 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5537_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40301 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2608 ( input DI1, D1, C1, 
    B1, A1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \Controller_inst/SPI_Master_CS_STM32_1/i5548_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \Controller_inst/SPI_Master_CS_STM32_1/i1_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975__i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2609 ( input 
    DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40267 \Controller_inst/SPI_Master_CS_STM32_1/i2_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut_adj_28 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_Trailing_Edge_c ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2613 ( input 
    DI1, D1, C1, A1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40302 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5443_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i20_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20013 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2616 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40143 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i10868_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2618
   ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40303 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_961_i1_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x330F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2619
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40304 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_961_i4_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40305 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_961_i6_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x0C3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x05F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2620
   ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40145 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2530_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2621
   ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40306 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2702_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2706_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2623
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40308 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_961_i3_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40305 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_961_i7_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2625
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40309 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2700_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40310 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2708_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2627
   ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40308 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_961_i5_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_961_i8_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2629
   ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40306 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2704_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2710_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2630
   ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40311 \Controller_inst/i2244_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/int_FIFO_RE_I_6_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_FIFO_RE_c ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2635 ( input D0, C0, B0, A0, 
    output F0 );

  lut40312 \Controller_inst/SPI_Master_CS_STM32_1/i6_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2637 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40313 \Controller_inst/i16_4_lut_adj_70 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40160 \Controller_inst/i17_4_lut_adj_71 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2638 ( input D0, C0, B0, A0, output F0 );

  lut40231 \Controller_inst/i10314_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2640 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40314 \Controller_inst/i1_4_lut_adj_42 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40315 \Controller_inst/i10252_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/first_packet_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xCECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2641 ( input D0, C0, B0, A0, output F0 );

  lut40315 \Controller_inst/i10254_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2642 ( input D0, C0, B0, A0, output F0 );

  lut40316 \Controller_inst/i1148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2645 ( input D0, C0, B0, A0, output F0 );

  lut40317 \Controller_inst/i16_4_lut_adj_43 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2648 ( input D0, C0, B0, A0, output F0 );

  lut40318 \Controller_inst/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2649 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5669_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \Controller_inst/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_973__i29 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2651 ( input D0, C0, B0, A0, output F0 );

  lut40319 i16_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2652 ( input DI1, D1, C1, 
    B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40320 \Controller_inst/SPI_Master_CS_STM32_1/i2509_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40317 \Controller_inst/SPI_Master_CS_STM32_1/i10299_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20013 \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS_FSM_i1 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0x2F22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2653 ( input DI1, D1, C1, 
    D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40321 \Controller_inst/SPI_Master_CS_STM32_1/i5613_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40322 \Controller_inst/SPI_Master_CS_STM32_1/i5_4_lut_adj_30 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20013 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2655
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40296 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2655_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/o_FIFO_WE_I_0_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_mem_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2656
   ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40323 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5479_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i2637_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20013 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2657
   ( input D0, C0, output F0 );
  wire   GNDI;

  lut40092 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i10944_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2658 ( input DI1, D1, C1, B1, D0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40324 \Controller_inst/i5487_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \Controller_inst/i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/init_FIFO_Read_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2660 ( output F0 );
  wire   GNDI;

  lut40326 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2661 ( input DI1, D1, C1, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40321 i5778_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i958_1_lut( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 stop_counting_c( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_2662 ( output F0 );
  wire   GNDI;

  lut40327 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2664 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40018 \Controller_inst/i5686_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40328 \Controller_inst/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_969__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2665 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40329 \Controller_inst/i1_4_lut_adj_48 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40330 \Controller_inst/i11331_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_done_config_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xFF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2666 ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40331 \Controller_inst/i11303_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40049 \Controller_inst/i1_2_lut_adj_61 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/stm32_state_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x777F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2668 ( input D0, C0, B0, A0, output F0 );

  lut40332 \Controller_inst/i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2670 ( input DI1, D1, C1, 
    B1, A1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40333 \Controller_inst/SPI_Master_CS_STM32_1/i5640_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \Controller_inst/SPI_Master_CS_STM32_1/i2277_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_975__i9 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2671 ( input 
    D0, C0, output F0 );
  wire   GNDI;

  lut40158 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2677
   ( input D0, C0, B0, A0, output F0 );

  lut40243 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i10228_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2678
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40334 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2678_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40248 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i10258_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.full_flag_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pll_inst_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll_inst/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "55";
  defparam INST10.DIVQ = "4";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module o_STM32_SPI4_CS_n ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI4_CS_n );

  BB_B_B o_STM32_SPI4_CS_n_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI4_CS_n));

  specify
    (PADDT => o_STM32_SPI4_CS_n) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI4_CS_n) = (0:0:0,0:0:0);
    (o_STM32_SPI4_CS_n => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module o_STM32_SPI4_Clk ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI4_Clk );

  BB_B_B o_STM32_SPI4_Clk_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI4_Clk));

  specify
    (PADDT => o_STM32_SPI4_Clk) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI4_Clk) = (0:0:0,0:0:0);
    (o_STM32_SPI4_Clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_STM32_SPI4_MOSI ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI4_MOSI );

  BB_B_B o_STM32_SPI4_MOSI_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI4_MOSI));

  specify
    (PADDT => o_STM32_SPI4_MOSI) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI4_MOSI) = (0:0:0,0:0:0);
    (o_STM32_SPI4_MOSI => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_waddr_r_0__I_0
   ( input RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1 );
  wire   GNDI, RADDR6_dly, RCLK_dly, RADDR5_dly, RADDR4_dly, RADDR3_dly, 
         RADDR2_dly, RADDR1_dly, RADDR0_dly, WADDR6_dly, WCLK_dly, WADDR5_dly, 
         WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, 
         WDATA15_dly, WDATA14_dly, WDATA13_dly, WDATA12_dly, WDATA11_dly, 
         WDATA10_dly, WDATA9_dly, WDATA8_dly, WDATA7_dly, WDATA6_dly, 
         WDATA5_dly, WDATA4_dly, WDATA3_dly, WDATA2_dly, WDATA1_dly, 
         WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B_B 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_0__I_0 
    ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(WDATA15_dly), 
    .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), 
    .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), 
    .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), 
    .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), 
    .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module CTRL0_IN ( output PADDI, input CTRL0_IN );
  wire   GNDI;

  BB_B_B \CTRL0_IN_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(CTRL0_IN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CTRL0_IN => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_RHD2216_SPI_MISO ( output PADDI, input i_RHD2216_SPI_MISO );
  wire   GNDI;

  BB_B_B \i_RHD2216_SPI_MISO_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(i_RHD2216_SPI_MISO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (i_RHD2216_SPI_MISO => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_RHD2132_SPI_MISO ( output PADDI, input i_RHD2132_SPI_MISO );
  wire   GNDI;

  BB_B_B \i_RHD2132_SPI_MISO_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(i_RHD2132_SPI_MISO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (i_RHD2132_SPI_MISO => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_clk ( output PADDI, input i_clk );
  wire   GNDI;

  BB_B_B \i_clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(i_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (i_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_reset ( input PADDO, output o_reset );
  wire   VCCI;

  BB_B_B \o_reset_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(o_reset));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_reset) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_0_ ( input PADDO, output oControllerMode0 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode0) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_1_ ( input PADDO, output oControllerMode1 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode1) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_2_ ( input PADDO, output oControllerMode2 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode2) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_3_ ( input PADDO, output oControllerMode3 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode3) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED4_OUT ( input PADDO, output LED4_OUT );
  wire   VCCI;

  BB_B_B \LED4_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED4_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED4_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED3_OUT ( input PADDO, output LED3_OUT );
  wire   VCCI;

  BB_B_B \LED3_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED3_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED3_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED2_OUT ( input PADDO, output LED2_OUT );
  wire   VCCI;

  BB_B_B \LED2_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED2_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED2_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED1_OUT ( input PADDO, output LED1_OUT );
  wire   VCCI;

  BB_B_B \LED1_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED1_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED1_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_BOOST_ENABLE ( input PADDO, output o_BOOST_ENABLE );
  wire   VCCI;

  BB_B_B \o_BOOST_ENABLE_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_BOOST_ENABLE));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_BOOST_ENABLE) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD2216_SPI_CS_n ( input PADDO, output o_RHD2216_SPI_CS_n );
  wire   VCCI;

  BB_B_B \o_RHD2216_SPI_CS_n_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD2216_SPI_CS_n));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD2216_SPI_CS_n) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD2216_SPI_Clk ( input PADDO, output o_RHD2216_SPI_Clk );
  wire   VCCI;

  BB_B_B \o_RHD2216_SPI_Clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD2216_SPI_Clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD2216_SPI_Clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD2216_SPI_MOSI ( input PADDO, output o_RHD2216_SPI_MOSI );
  wire   VCCI;

  BB_B_B \o_RHD2216_SPI_MOSI_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD2216_SPI_MOSI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD2216_SPI_MOSI) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD2132_SPI_CS_n ( input PADDO, output o_RHD2132_SPI_CS_n );
  wire   VCCI;

  BB_B_B \o_RHD2132_SPI_CS_n_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD2132_SPI_CS_n));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD2132_SPI_CS_n) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD2132_SPI_Clk ( input PADDO, output o_RHD2132_SPI_Clk );
  wire   VCCI;

  BB_B_B \o_RHD2132_SPI_Clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD2132_SPI_Clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD2132_SPI_Clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD2132_SPI_MOSI ( input PADDO, output o_RHD2132_SPI_MOSI );
  wire   VCCI;

  BB_B_B \o_RHD2132_SPI_MOSI_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD2132_SPI_MOSI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD2132_SPI_MOSI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_STM32_SPI4_MISO ( input PADDO, output i_STM32_SPI4_MISO );
  wire   VCCI;

  BB_B_B \i_STM32_SPI4_MISO_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(i_STM32_SPI4_MISO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => i_STM32_SPI4_MISO) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB1_OUT ( input PADDO, output RGB1_OUT );
  wire   VCCI;

  BB_OD_B \RGB1_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_OD_B ( input T_N, I, output O, inout B );

  BB_OD INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB0_OUT ( input PADDO, output RGB0_OUT );
  wire   VCCI;

  BB_OD_B \RGB0_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB2_OUT ( input PADDO, output RGB2_OUT );
  wire   VCCI;

  BB_OD_B \RGB2_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule
