m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dZ:/VerilogCodes/ModelSim/007_4Bit_Adder_NAND_
vBit_4_FullAdder
Z0 !s110 1666806308
!i10b 1
!s100 4L;g6i:jC7U]`=6IEEe5K2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I6A0>=kJJIA=[T;?9We@^L2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dZ:/VerilogCodes/ModelSim/007_4Bit_Adder_NAND
Z4 w1666801486
Z5 8Z:/VerilogCodes/ModelSim/007_4Bit_Adder_NAND/Bit_4_FullAdder.v
Z6 FZ:/VerilogCodes/ModelSim/007_4Bit_Adder_NAND/Bit_4_FullAdder.v
!i122 2
L0 5 17
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1666806308.000000
Z9 !s107 Z:/VerilogCodes/ModelSim/007_4Bit_Adder_NAND/Bit_4_FullAdder.v|
Z10 !s90 -reportprogress|300|-work|work|-stats=none|Z:/VerilogCodes/ModelSim/007_4Bit_Adder_NAND/Bit_4_FullAdder.v|
!i113 1
Z11 o-work work
Z12 tCvgOpt 0
n@bit_4_@full@adder
vfullAdderNAND
R0
!i10b 1
!s100 :::9>`S>V_jlJA7HTo3TQ2
R1
I66RVKD=CJ<aFXbA@>aD_@2
R2
R3
R4
R5
R6
!i122 2
L0 24 22
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
nfull@adder@n@a@n@d
vfullAdderNAND_TB
R0
!i10b 1
!s100 ^dVFh;J^S0iKh^T<ZBU_M1
R1
I=dl]?55o_LLHzi=]>jgDE2
R2
R3
w1666801493
8Z:/VerilogCodes/ModelSim/007_4Bit_Adder_NAND/Bit_4_FullAdderTB.v
FZ:/VerilogCodes/ModelSim/007_4Bit_Adder_NAND/Bit_4_FullAdderTB.v
!i122 3
L0 6 30
R7
r1
!s85 0
31
R8
!s107 Z:/VerilogCodes/ModelSim/007_4Bit_Adder_NAND/Bit_4_FullAdderTB.v|
!s90 -reportprogress|300|-work|work|-stats=none|Z:/VerilogCodes/ModelSim/007_4Bit_Adder_NAND/Bit_4_FullAdderTB.v|
!i113 1
R11
R12
nfull@adder@n@a@n@d_@t@b
