
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000141                       # Number of seconds simulated
sim_ticks                                   141188000                       # Number of ticks simulated
final_tick                                  141188000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 261916                       # Simulator instruction rate (inst/s)
host_op_rate                                   466549                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6604463116                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660788                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                        5597                       # Number of instructions simulated
sim_ops                                          9972                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           14592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         7936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           124                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                124                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          103351560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           60288410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             163639969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     103351560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        103351560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        56208743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             56208743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        56208743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         103351560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          60288410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            219848712                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                         940                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                         885                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             7                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        7123                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            31                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       141188000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           282376                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                        5597                       # Number of instructions committed
system.cpu.committedOps                          9972                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                  9839                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                         207                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts          993                       # number of instructions that are conditional controls
system.cpu.num_int_insts                         9839                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads               18417                       # number of times the integer registers were read
system.cpu.num_int_register_writes               7691                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads                 6963                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                3900                       # number of times the CC registers were written
system.cpu.num_mem_refs                          1825                       # number of memory refs
system.cpu.num_load_insts                         940                       # Number of load instructions
system.cpu.num_store_insts                        885                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                     282376                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                              1287                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     1      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                      8128     81.51%     81.52% # Class of executed instruction
system.cpu.op_class::IntMult                       11      0.11%     81.63% # Class of executed instruction
system.cpu.op_class::IntDiv                         7      0.07%     81.70% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::MemRead                      940      9.43%     91.13% # Class of executed instruction
system.cpu.op_class::MemWrite                     885      8.87%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                       9972                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            79.288778                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1825                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               133                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.721805                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    79.288778                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.154861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.154861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.259766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              3783                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             3783                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data          884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             884                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            370                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          1254                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1254                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         1254                       # number of overall hits
system.cpu.dcache.overall_hits::total            1254                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           56                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            56                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          571                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            571                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          571                       # number of overall misses
system.cpu.dcache.overall_misses::total           571                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     22734000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22734000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     45568500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45568500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     68302500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     68302500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     68302500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     68302500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data          940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         1825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         1825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1825                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.059574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059574                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.581921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.581921                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.312877                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.312877                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.312877                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.312877                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 405964.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 405964.285714                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88482.524272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88482.524272                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 119619.089317                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 119619.089317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 119619.089317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 119619.089317                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           56                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          515                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          515                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          571                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          571                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     22678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     45053500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45053500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     67731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     67731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     67731500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     67731500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.059574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.059574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.581921                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.581921                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.312877                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.312877                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.312877                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.312877                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 404964.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 404964.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87482.524272                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87482.524272                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 118619.089317                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 118619.089317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 118619.089317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 118619.089317                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            97.752834                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7123                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               229                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.104803                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    97.752834                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.190924                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.190924                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14475                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14475                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         6894                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6894                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          6894                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6894                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         6894                       # number of overall hits
system.cpu.icache.overall_hits::total            6894                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          229                       # number of overall misses
system.cpu.icache.overall_misses::total           229                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     64738500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64738500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     64738500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64738500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     64738500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64738500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         7123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         7123                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7123                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         7123                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7123                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032149                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032149                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032149                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032149                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032149                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032149                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 282700.873362                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 282700.873362                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 282700.873362                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 282700.873362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 282700.873362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 282700.873362                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     64509500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64509500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     64509500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64509500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     64509500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64509500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032149                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032149                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032149                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032149                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 281700.873362                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 281700.873362                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 281700.873362                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 281700.873362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 281700.873362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 281700.873362                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   182.048281                       # Cycle average of tags in use
system.l2.tags.total_refs                        1354                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       361                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.750693                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        102.749611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         79.298670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.050171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.038720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.088891                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.176270                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11193                       # Number of tag accesses
system.l2.tags.data_accesses                    11193                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           13                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               13                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks             541                       # number of WriteClean hits
system.l2.WriteClean_hits::total                  541                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data               249                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  249                       # number of UpgradeReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data             189                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                189                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data               77                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  77                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              228                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              56                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 228                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 133                       # number of demand (read+write) misses
system.l2.demand_misses::total                    361                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                228                       # number of overall misses
system.l2.overall_misses::cpu.data                133                       # number of overall misses
system.l2.overall_misses::total                   361                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data     12033500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12033500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     29629000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      29629000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64146500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64146500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     22594000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22594000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64146500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      52223000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        116369500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64146500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     52223000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       116369500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks          541                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total              541                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           438                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              438                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             77                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                77                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            56                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               229                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               133                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  362                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              229                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              133                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 362                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.431507                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.431507                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.995633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995633                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.995633                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997238                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.995633                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997238                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 63669.312169                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 63669.312169                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 384792.207792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 384792.207792                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 281344.298246                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 281344.298246                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 403464.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 403464.285714                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 281344.298246                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 392654.135338                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 322353.185596                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 281344.298246                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 392654.135338                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 322353.185596                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.UpgradeReq_mshr_misses::cpu.data          189                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           189                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           77                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             77                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           56                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           56                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               361                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              361                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data     10143500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10143500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     28859000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28859000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     61866500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61866500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     22034000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     22034000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     61866500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     50893000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    112759500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     61866500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     50893000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    112759500                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.431507                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.431507                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.995633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.995633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997238                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.995633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997238                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 53669.312169                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 53669.312169                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 374792.207792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 374792.207792                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 271344.298246                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 271344.298246                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 393464.285714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 393464.285714                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 271344.298246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 382654.135338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 312353.185596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 271344.298246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 382654.135338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 312353.185596                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                   182.075128                       # Cycle average of tags in use
system.l3.tags.total_refs                         800                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                       361                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.216066                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        102.766567                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data         79.308561                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.006272                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.004841                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.011113                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024           361                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.022034                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     13161                       # Number of tag accesses
system.l3.tags.data_accesses                    13161                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.l3.WriteClean_hits::writebacks             250                       # number of WriteClean hits
system.l3.WriteClean_hits::total                  250                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data               124                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                  124                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::cpu.data              65                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 65                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data               77                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  77                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          228                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           56                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             284                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 228                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                 133                       # number of demand (read+write) misses
system.l3.demand_misses::total                    361                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                228                       # number of overall misses
system.l3.overall_misses::cpu.data                133                       # number of overall misses
system.l3.overall_misses::total                   361                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data      6762500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total      6762500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data     28012000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      28012000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     59358500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     21418000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     80776500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      59358500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data      49430000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        108788500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     59358500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data     49430000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       108788500                       # number of overall miss cycles
system.l3.WriteClean_accesses::writebacks          250                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total              250                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data           189                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              189                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data             77                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                77                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          228                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data           56                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           284                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               228                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data               133                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  361                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              228                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data              133                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 361                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.343915                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.343915                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 104038.461538                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 104038.461538                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 363792.207792                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 363792.207792                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 260344.298246                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 382464.285714                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 284424.295775                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 260344.298246                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 371654.135338                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 301353.185596                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 260344.298246                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 371654.135338                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 301353.185596                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.UpgradeReq_mshr_misses::cpu.data           65                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            65                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data           77                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             77                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          228                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           56                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          284                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            228                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data            133                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               361                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           228                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data           133                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              361                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data      6112500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      6112500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data     27242000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     27242000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     57078500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     20858000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     77936500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     57078500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data     48100000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    105178500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     57078500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data     48100000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    105178500                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.343915                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.343915                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 94038.461538                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 94038.461538                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 353792.207792                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 353792.207792                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 250344.298246                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 372464.285714                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 274424.295775                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 250344.298246                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 361654.135338                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 291353.185596                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 250344.298246                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 361654.135338                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 291353.185596                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           426                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                284                       # Transaction distribution
system.membus.trans_dist::WriteClean              124                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               65                       # Transaction distribution
system.membus.trans_dist::ReadExReq                77                       # Transaction distribution
system.membus.trans_dist::ReadExResp               77                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           284                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port          911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total          911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port        31040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total        31040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               426                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     426    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 426                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1100000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1816000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          813                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            374                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          373                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               285                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           13                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean             915                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             438                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               77                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              77                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           229                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           56                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        15488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        43136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  58624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             374                       # Total snoops (count)
system.tol2bus.snoopTraffic                     23936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1174                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.320273                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.468603                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    799     68.06%     68.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    374     31.86%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1174                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1231000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            343500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            418500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    141188000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp               284                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean             374                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             189                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            189                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               77                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              77                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          284                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side         1350                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side        39104                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                             124                       # Total snoops (count)
system.tol3bus.snoopTraffic                      7936                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples              674                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.183976                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.387753                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                    550     81.60%     81.60% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    124     18.40%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                674                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy             650000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy            636000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
