Rajkishore Barik, Efficient computation of may-happen-in-parallel information for concurrent java programs, Proceedings of the 18th international conference on Languages and Compilers for Parallel Computing, p.152-169, October 20-22, 2005, Hawthorne, NY[doi>10.1007/978-3-540-69330-7_11]
Nikolaos Bellas , Ibrahim Hajj , Constantine D. Polychronopoulos , George Stamoulis, Architectural and compiler techniques for energy reduction in high-performance microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.317-326, June 2000[doi>10.1109/92.845897]
Rob H. Bisseling, Parallel Scientific Computation: A Structured Approach Using BSP and MPI, Oxford University Press, 2004
J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, USA[doi>10.1145/360128.360148]
David Callahan , Jaspal Sublok, Static analysis of low-level synchronization, Proceedings of the 1988 ACM SIGPLAN and SIGOPS workshop on Parallel and distributed debugging, p.100-111, May 05-06, 1988, Madison, Wisconsin, USA[doi>10.1145/68210.69225]
Hojung Cha , Dongho Lee, H-BSP: A Hierarchical BSP Computation Model, The Journal of Supercomputing, v.18 n.2, p.179-200, Feb. 1, 2001[doi>10.1023/A:1008113017444]
A. P. Chandrakasan, S. Sheng, and R. W. Brodersen. 1992. Low-power cmos digital design. IEEE J. Solid-State Circ. 27, 4, 473--484.
Jui-Ming Chang , Massoud Pedram, Register allocation and binding for low power, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.29-35, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217502]
Daniel Cordeiro , Grégory Mounié , Swann Perarnau , Denis Trystram , Jean-Marc Vincent , Frédéric Wagner, Random graph generation for scheduling simulations, Proceedings of the 3rd International ICST Conference on Simulation Tools and Techniques, March 15-19, 2010, Torremolinos, Malaga, Spain
Steven Dropsho , Volkan Kursun , David H. Albonesi , Sandhya Dwarkadas , Eby G. Friedman, Managing static leakage energy in microprocessor functional units, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Evelyn Duesterwald , Mary Lou Soffa, Concurrency analysis in the presence of procedures using a data-flow framework, Proceedings of the symposium on Testing, analysis, and verification, p.36-48, October 08-10, 1991, Victoria, British Columbia, Canada[doi>10.1145/120807.120811]
J. Goodacre. 2011. Understanding what those 250 million transistors are doing. In Proceedings of the 11<sup>th</sup> International Forum on Embedded MPSoC and Multicore (MPSoC'11).
M. Horowitz, T. Indermaur, and R. Gonzalez. 1994. Low-power digital design. In Proceedings of the IEEE Symposium on Low Power Electronics. 8--11.
P. Y T Hsu , E. S. Davidson, Highly concurrent scalar processing, Proceedings of the 13th annual international symposium on Computer architecture, p.386-395, June 02-05, 1986, Tokyo, Japan
Zhigang Hu , Alper Buyuktosunoglu , Viji Srinivasan , Victor Zyuban , Hans Jacobson , Pradip Bose, Microarchitectural techniques for power gating of execution units, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013249]
J. T. Kao and A. P. Chandrakasan. 2000. Dual-threshold voltage techniques for low-power digital circuits. IEEE J. Solid-State Circ. 35, 7, 1009--1018.
Christoph W. Keßler, NestStep: Nested Parallelism and Virtual Shared Memory for the BSP Model, The Journal of Supercomputing, v.17 n.3, p.245-262, Nov. 2000[doi>10.1023/A:1026511306490]
Chingren Lee , Jenq Kuen Lee , Tingting Hwang , Shi-Chun Tsai, Compiler optimization on VLIW instruction scheduling for low power, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.2, p.252-268, April 2003[doi>10.1145/762488.762494]
Jaejin Lee , Jungwon Kim , Sangmin Seo , Seungkyun Kim , Jungho Park , Honggyu Kim , Thanh Tuan Dao , Yongjin Cho , Sung Jong Seo , Seung Hak Lee , Seung Mo Cho , Hyo Jung Song , Sang-Bum Suh , Jong-Deok Choi, An OpenCL framework for heterogeneous multicores with local memory, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854301]
Jongwon Lee , Jonghee M. Youn , Doosan Cho , Yunheung Paek, Reducing instruction bit-width for low-power VLIW architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.2, p.1-32, March 2013[doi>10.1145/2442087.2442096]
Mike Tien-Chien Lee , Masahiro Fujita , Vivek Tiwari , Sharad Malik, Power analysis and minimization techniques for embedded DSP software, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.123-135, March 1997[doi>10.1109/92.555992]
Lin Li , Clark Verbrugge, A practical MHP information analysis for concurrent java programs, Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing, p.194-208, September 22-24, 2004, West Lafayette, IN[doi>10.1007/11532378_15]
Lian Li , Jingling Xue, A trace-based binary compilation framework for energy-aware computing, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA[doi>10.1145/997163.997178]
Stephen P. Masticola , Barbara G. Ryder, Non-concurrency analysis, Proceedings of the fourth ACM SIGPLAN symposium on Principles and practice of parallel programming, p.129-138, May 19-22, 1993, San Diego, California, USA[doi>10.1145/155332.155346]
William F. McColl, Universal Computing, Proceedings of the Second International Euro-Par Conference on Parallel Processing, p.25-36, August 26-29, 1996
Gleb Naumovich , George S. Avrunin, A conservative data flow algorithm for detecting all pairs of statements that may happen in parallel, Proceedings of the 6th ACM SIGSOFT international symposium on Foundations of software engineering, p.24-34, November 01-05, 1998, Lake Buena Vista, Florida, USA[doi>10.1145/288195.288213]
Gleb Naumovich , George S. Avrunin , Lori A. Clarke, An efficient algorithm for computingMHPinformation for concurrent Java programs, Proceedings of the 7th European software engineering conference held jointly with the 7th ACM SIGSOFT international symposium on Foundations of software engineering, p.338-354, September 06-10, 1999, Toulouse, France
G. Ramalingam, Context-sensitive synchronization-sensitive analysis is undecidable, ACM Transactions on Programming Languages and Systems (TOPLAS), v.22 n.2, p.416-430, March 2000[doi>10.1145/349214.349241]
Siddharth Rele , Santosh Pande , Soner Önder , Rajiv Gupta, Optimizing Static Power Dissipation by Functional Units in Superscalar Processors, Proceedings of the 11th International Conference on Compiler Construction, p.261-275, April 08-12, 2002
S. Rusu, S. Tam, H. Muljono, D. Ayers, J. Chang, B. Cherkauer, J. Stinson, J. Benoit, R. Varada, J. Leung, et al. 2007. A 65-nm dual-core multithreaded xeon® processor with 16-mb l3 cache. IEEE J. Solid-State Circ. 42, 1, 17--25.
Ching-Long Su , A. M. Despain, Cache designs for energy efficiency, Proceedings of the 28th Hawaii International Conference on System Sciences, p.306, January 04-07, 1995
R. N. Taylor. 1983. Complexity of analyzing the synchronization structure of concurrent programs. Acta Informatica 19, 57--84.
Vivek Tiwari , Ryan Donnelly , Sharad Malik , Ricardo Gonzalez, Dynamic Power Management for Microprocessors: A Case Study, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.185, January 04-07, 1997
Vivek Tiwari , Deo Singh , Suresh Rajgopal , Gaurav Mehta , Rakesh Patel , Franklin Baez, Reducing power in high-performance microprocessors, Proceedings of the 35th annual Design Automation Conference, p.732-737, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277227]
Pilar de la Torre , Clyde P. Kruskal, Submachine Locality in the Bulk Synchronous Setting (Extended Abstract), Proceedings of the Second International Euro-Par Conference on Parallel Processing-Volume II, p.352-358, August 26-29, 1996
Leslie G. Valiant, A bridging model for parallel computation, Communications of the ACM, v.33 n.8, p.103-111, Aug. 1990[doi>10.1145/79173.79181]
Leslie G. Valiant, A Bridging Model for Multi-core Computing, Proceedings of the 16th annual European symposium on Algorithms, September 15-17, 2008, Karlsruhe, Germany[doi>10.1007/978-3-540-87744-8_2]
Leslie G. Valiant, A bridging model for multi-core computing, Journal of Computer and System Sciences, v.77 n.1, p.154-166, January, 2011[doi>10.1016/j.jcss.2010.06.012]
H. Yang, R. Govindarajan, G. R. Gao, G. Cai, and Z. Hu. 2002. Exploiting schedule slacks for rate-optimal power-minimum software pipelining. In Proceedings of the 3<sup>rd</sup> Workshop on Compilers and Operating Systems for Low Power (COLP'02).
Yi-Ping You , Chung-Wen Huang , Jenq Kuen Lee, A sink-n-hoist framework for leakage power reduction, Proceedings of the 5th ACM international conference on Embedded software, September 18-22, 2005, Jersey City, NJ, USA[doi>10.1145/1086228.1086252]
Yi-Ping You , Chung-Wen Huang , Jenq Kuen Lee, Compilation for compact power-gating controls, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.51-es, September 2007[doi>10.1145/1278349.1278364]
Yi-Ping You , Chingren Lee , Jenq Kuen Lee, Compiler analysis and supports for leakage power reduction on microprocessors, Proceedings of the 15th international conference on Languages and Compilers for Parallel Computing, p.45-60, July 25-27, 2002, College Park, MD[doi>10.1007/11596110_4]
Yi-Ping You , Chingren Lee , Jenq Kuen Lee, Compilers for leakage power reduction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.147-164, January 2006[doi>10.1145/1124713.1124723]
W. Zhang , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , V. De, Compiler Support for Reducing Leakage Energy Consumption, Proceedings of the conference on Design, Automation and Test in Europe, p.11146, March 03-07, 2003
V. Zivojnovic, J. M. Velarde, and C. Schlager. 1994. DSPstone: A dsp-oriented benchmarking methodology. In Proceedings of 5<sup>th</sup> International Conference on Signal Processing Applications and Technology.
