
WSST_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095d8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  08009778  08009778  00019778  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c0c  08009c0c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009c0c  08009c0c  00019c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c14  08009c14  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c14  08009c14  00019c14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c18  08009c18  00019c18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009c1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042f8  200001dc  08009df8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200044d4  08009df8  000244d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015d06  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003295  00000000  00000000  00035f55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001330  00000000  00000000  000391f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ee3  00000000  00000000  0003a520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a74b  00000000  00000000  0003b403  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016005  00000000  00000000  00055b4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a47b6  00000000  00000000  0006bb53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000061fc  00000000  00000000  0011030c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00116508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009760 	.word	0x08009760

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08009760 	.word	0x08009760

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	4a07      	ldr	r2, [pc, #28]	; (8000f80 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	4a06      	ldr	r2, [pc, #24]	; (8000f84 <vApplicationGetIdleTaskMemory+0x30>)
 8000f6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2280      	movs	r2, #128	; 0x80
 8000f70:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f72:	bf00      	nop
 8000f74:	3714      	adds	r7, #20
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	200001f8 	.word	0x200001f8
 8000f84:	200002a8 	.word	0x200002a8

08000f88 <set_setpoint>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void set_setpoint(uint32_t new_setpoint)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	temp_setpoint = new_setpoint;
 8000f90:	4a04      	ldr	r2, [pc, #16]	; (8000fa4 <set_setpoint+0x1c>)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6013      	str	r3, [r2, #0]
}
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	20000598 	.word	0x20000598

08000fa8 <reset_setpoint>:

void reset_setpoint(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
	temp_setpoint = 0;
 8000fac:	4b03      	ldr	r3, [pc, #12]	; (8000fbc <reset_setpoint+0x14>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	20000598 	.word	0x20000598

08000fc0 <thermistor_adc_to_temp_c>:

float thermistor_adc_to_temp_c(uint32_t thermistor_adc_value)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
	float thermistor_resistance_ohm = (((float) 4096/(float) thermistor_adc_value) - 1) * (float) THERMISTOR_RESISTOR;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	ee07 3a90 	vmov	s15, r3
 8000fce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fd2:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8001048 <thermistor_adc_to_temp_c+0x88>
 8000fd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fda:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000fde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fe2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800104c <thermistor_adc_to_temp_c+0x8c>
 8000fe6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fea:	edc7 7a03 	vstr	s15, [r7, #12]

	float thermistor_temp = -(30.21*logf(thermistor_resistance_ohm)) + 137.57;
 8000fee:	ed97 0a03 	vldr	s0, [r7, #12]
 8000ff2:	f008 fa8f 	bl	8009514 <logf>
 8000ff6:	ee10 3a10 	vmov	r3, s0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff faac 	bl	8000558 <__aeabi_f2d>
 8001000:	a30d      	add	r3, pc, #52	; (adr r3, 8001038 <thermistor_adc_to_temp_c+0x78>)
 8001002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001006:	f7ff faff 	bl	8000608 <__aeabi_dmul>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	a10c      	add	r1, pc, #48	; (adr r1, 8001040 <thermistor_adc_to_temp_c+0x80>)
 8001010:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001014:	f7ff f940 	bl	8000298 <__aeabi_dsub>
 8001018:	4602      	mov	r2, r0
 800101a:	460b      	mov	r3, r1
 800101c:	4610      	mov	r0, r2
 800101e:	4619      	mov	r1, r3
 8001020:	f7ff fdca 	bl	8000bb8 <__aeabi_d2f>
 8001024:	4603      	mov	r3, r0
 8001026:	60bb      	str	r3, [r7, #8]
	return thermistor_temp;
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	ee07 3a90 	vmov	s15, r3
}
 800102e:	eeb0 0a67 	vmov.f32	s0, s15
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	8f5c28f6 	.word	0x8f5c28f6
 800103c:	403e35c2 	.word	0x403e35c2
 8001040:	70a3d70a 	.word	0x70a3d70a
 8001044:	4061323d 	.word	0x4061323d
 8001048:	45800000 	.word	0x45800000
 800104c:	409570a4 	.word	0x409570a4

08001050 <cycle_heater_state>:

void cycle_heater_state(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  switch(heater_state)
 8001054:	4b10      	ldr	r3, [pc, #64]	; (8001098 <cycle_heater_state+0x48>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b02      	cmp	r3, #2
 800105a:	d014      	beq.n	8001086 <cycle_heater_state+0x36>
 800105c:	2b02      	cmp	r3, #2
 800105e:	dc18      	bgt.n	8001092 <cycle_heater_state+0x42>
 8001060:	2b00      	cmp	r3, #0
 8001062:	d002      	beq.n	800106a <cycle_heater_state+0x1a>
 8001064:	2b01      	cmp	r3, #1
 8001066:	d007      	beq.n	8001078 <cycle_heater_state+0x28>
	case FULL_HEAT:
		heater_state = OFF;
		reset_setpoint();
		break;
  }
}
 8001068:	e013      	b.n	8001092 <cycle_heater_state+0x42>
		heater_state = PRE_HEAT;
 800106a:	4b0b      	ldr	r3, [pc, #44]	; (8001098 <cycle_heater_state+0x48>)
 800106c:	2201      	movs	r2, #1
 800106e:	701a      	strb	r2, [r3, #0]
		set_setpoint(PRE_HEAT_SETPOINT);
 8001070:	207d      	movs	r0, #125	; 0x7d
 8001072:	f7ff ff89 	bl	8000f88 <set_setpoint>
		break;
 8001076:	e00c      	b.n	8001092 <cycle_heater_state+0x42>
		heater_state = FULL_HEAT;
 8001078:	4b07      	ldr	r3, [pc, #28]	; (8001098 <cycle_heater_state+0x48>)
 800107a:	2202      	movs	r2, #2
 800107c:	701a      	strb	r2, [r3, #0]
		set_setpoint(FULL_HEAT_STOPPOINT);
 800107e:	2096      	movs	r0, #150	; 0x96
 8001080:	f7ff ff82 	bl	8000f88 <set_setpoint>
		break;
 8001084:	e005      	b.n	8001092 <cycle_heater_state+0x42>
		heater_state = OFF;
 8001086:	4b04      	ldr	r3, [pc, #16]	; (8001098 <cycle_heater_state+0x48>)
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]
		reset_setpoint();
 800108c:	f7ff ff8c 	bl	8000fa8 <reset_setpoint>
		break;
 8001090:	bf00      	nop
}
 8001092:	bf00      	nop
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	200005a8 	.word	0x200005a8

0800109c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_13)
 80010a6:	88fb      	ldrh	r3, [r7, #6]
 80010a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80010ac:	d102      	bne.n	80010b4 <HAL_GPIO_EXTI_Callback+0x18>
  {
	  cycle_heater_state();
 80010ae:	f7ff ffcf 	bl	8001050 <cycle_heater_state>
  else if(GPIO_Pin == GPIO_PIN_7)
  {
//	  rpm_time = HAL_GetTick();
	  IR_RPM_interrupt_count++;
  }
}
 80010b2:	e007      	b.n	80010c4 <HAL_GPIO_EXTI_Callback+0x28>
  else if(GPIO_Pin == GPIO_PIN_7)
 80010b4:	88fb      	ldrh	r3, [r7, #6]
 80010b6:	2b80      	cmp	r3, #128	; 0x80
 80010b8:	d104      	bne.n	80010c4 <HAL_GPIO_EXTI_Callback+0x28>
	  IR_RPM_interrupt_count++;
 80010ba:	4b04      	ldr	r3, [pc, #16]	; (80010cc <HAL_GPIO_EXTI_Callback+0x30>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	3301      	adds	r3, #1
 80010c0:	4a02      	ldr	r2, [pc, #8]	; (80010cc <HAL_GPIO_EXTI_Callback+0x30>)
 80010c2:	6013      	str	r3, [r2, #0]
}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	200005ac 	.word	0x200005ac

080010d0 <read_adc_channel>:
			break;
	}
}

uint32_t read_adc_channel()
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
	uint32_t return_value = 0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	607b      	str	r3, [r7, #4]
	HAL_ADC_Start(&hadc1);
 80010da:	4808      	ldr	r0, [pc, #32]	; (80010fc <read_adc_channel+0x2c>)
 80010dc:	f000 ff4c 	bl	8001f78 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80010e0:	f04f 31ff 	mov.w	r1, #4294967295
 80010e4:	4805      	ldr	r0, [pc, #20]	; (80010fc <read_adc_channel+0x2c>)
 80010e6:	f000 fffb 	bl	80020e0 <HAL_ADC_PollForConversion>
	return_value = HAL_ADC_GetValue(&hadc1);
 80010ea:	4804      	ldr	r0, [pc, #16]	; (80010fc <read_adc_channel+0x2c>)
 80010ec:	f001 f883 	bl	80021f6 <HAL_ADC_GetValue>
 80010f0:	6078      	str	r0, [r7, #4]

	return return_value;
 80010f2:	687b      	ldr	r3, [r7, #4]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	200004a8 	.word	0x200004a8

08001100 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001100:	b5b0      	push	{r4, r5, r7, lr}
 8001102:	b0a4      	sub	sp, #144	; 0x90
 8001104:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001106:	f000 feb1 	bl	8001e6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800110a:	f000 f881 	bl	8001210 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800110e:	f000 f9bf 	bl	8001490 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001112:	f000 f8e7 	bl	80012e4 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001116:	f000 f991 	bl	800143c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800111a:	f000 f937 	bl	800138c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 800111e:	4831      	ldr	r0, [pc, #196]	; (80011e4 <main+0xe4>)
 8001120:	f000 ff2a 	bl	8001f78 <HAL_ADC_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001124:	4b30      	ldr	r3, [pc, #192]	; (80011e8 <main+0xe8>)
 8001126:	f107 0474 	add.w	r4, r7, #116	; 0x74
 800112a:	461d      	mov	r5, r3
 800112c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800112e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001130:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001134:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001138:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f004 f8af 	bl	80052a2 <osThreadCreate>
 8001144:	4603      	mov	r3, r0
 8001146:	4a29      	ldr	r2, [pc, #164]	; (80011ec <main+0xec>)
 8001148:	6013      	str	r3, [r2, #0]

  /* definition and creation of readSensors */
  osThreadDef(readSensors, startReadSensors, osPriorityNormal, 0, 128);
 800114a:	4b29      	ldr	r3, [pc, #164]	; (80011f0 <main+0xf0>)
 800114c:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001150:	461d      	mov	r5, r3
 8001152:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001154:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001156:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800115a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readSensorsHandle = osThreadCreate(osThread(readSensors), NULL);
 800115e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001162:	2100      	movs	r1, #0
 8001164:	4618      	mov	r0, r3
 8001166:	f004 f89c 	bl	80052a2 <osThreadCreate>
 800116a:	4603      	mov	r3, r0
 800116c:	4a21      	ldr	r2, [pc, #132]	; (80011f4 <main+0xf4>)
 800116e:	6013      	str	r3, [r2, #0]

  /* definition and creation of bangBangControl */
  osThreadDef(bangBangControl, StartBangBangControl, osPriorityRealtime, 0, 128);
 8001170:	4b21      	ldr	r3, [pc, #132]	; (80011f8 <main+0xf8>)
 8001172:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001176:	461d      	mov	r5, r3
 8001178:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800117a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800117c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001180:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  bangBangControlHandle = osThreadCreate(osThread(bangBangControl), NULL);
 8001184:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001188:	2100      	movs	r1, #0
 800118a:	4618      	mov	r0, r3
 800118c:	f004 f889 	bl	80052a2 <osThreadCreate>
 8001190:	4603      	mov	r3, r0
 8001192:	4a1a      	ldr	r2, [pc, #104]	; (80011fc <main+0xfc>)
 8001194:	6013      	str	r3, [r2, #0]

  /* definition and creation of communicationTa */
  osThreadDef(communicationTa, StartComTask, osPriorityNormal, 0, 128);
 8001196:	4b1a      	ldr	r3, [pc, #104]	; (8001200 <main+0x100>)
 8001198:	f107 0420 	add.w	r4, r7, #32
 800119c:	461d      	mov	r5, r3
 800119e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  communicationTaHandle = osThreadCreate(osThread(communicationTa), NULL);
 80011aa:	f107 0320 	add.w	r3, r7, #32
 80011ae:	2100      	movs	r1, #0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f004 f876 	bl	80052a2 <osThreadCreate>
 80011b6:	4603      	mov	r3, r0
 80011b8:	4a12      	ldr	r2, [pc, #72]	; (8001204 <main+0x104>)
 80011ba:	6013      	str	r3, [r2, #0]

  /* definition and creation of motorTask */
  osThreadDef(motorTask, startMotorTask, osPriorityNormal, 0, 128);
 80011bc:	4b12      	ldr	r3, [pc, #72]	; (8001208 <main+0x108>)
 80011be:	1d3c      	adds	r4, r7, #4
 80011c0:	461d      	mov	r5, r3
 80011c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  motorTaskHandle = osThreadCreate(osThread(motorTask), NULL);
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	2100      	movs	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f004 f865 	bl	80052a2 <osThreadCreate>
 80011d8:	4603      	mov	r3, r0
 80011da:	4a0c      	ldr	r2, [pc, #48]	; (800120c <main+0x10c>)
 80011dc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80011de:	f004 f859 	bl	8005294 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011e2:	e7fe      	b.n	80011e2 <main+0xe2>
 80011e4:	200004a8 	.word	0x200004a8
 80011e8:	08009784 	.word	0x08009784
 80011ec:	20000580 	.word	0x20000580
 80011f0:	080097ac 	.word	0x080097ac
 80011f4:	20000584 	.word	0x20000584
 80011f8:	080097d8 	.word	0x080097d8
 80011fc:	20000588 	.word	0x20000588
 8001200:	08009804 	.word	0x08009804
 8001204:	2000058c 	.word	0x2000058c
 8001208:	0800982c 	.word	0x0800982c
 800120c:	20000590 	.word	0x20000590

08001210 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b094      	sub	sp, #80	; 0x50
 8001214:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001216:	f107 0320 	add.w	r3, r7, #32
 800121a:	2230      	movs	r2, #48	; 0x30
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f006 f827 	bl	8007272 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001234:	2300      	movs	r3, #0
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	4b28      	ldr	r3, [pc, #160]	; (80012dc <SystemClock_Config+0xcc>)
 800123a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123c:	4a27      	ldr	r2, [pc, #156]	; (80012dc <SystemClock_Config+0xcc>)
 800123e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001242:	6413      	str	r3, [r2, #64]	; 0x40
 8001244:	4b25      	ldr	r3, [pc, #148]	; (80012dc <SystemClock_Config+0xcc>)
 8001246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001250:	2300      	movs	r3, #0
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	4b22      	ldr	r3, [pc, #136]	; (80012e0 <SystemClock_Config+0xd0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800125c:	4a20      	ldr	r2, [pc, #128]	; (80012e0 <SystemClock_Config+0xd0>)
 800125e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001262:	6013      	str	r3, [r2, #0]
 8001264:	4b1e      	ldr	r3, [pc, #120]	; (80012e0 <SystemClock_Config+0xd0>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800126c:	607b      	str	r3, [r7, #4]
 800126e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001270:	2302      	movs	r3, #2
 8001272:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001274:	2301      	movs	r3, #1
 8001276:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001278:	2310      	movs	r3, #16
 800127a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800127c:	2302      	movs	r3, #2
 800127e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001280:	2300      	movs	r3, #0
 8001282:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001284:	2308      	movs	r3, #8
 8001286:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001288:	2348      	movs	r3, #72	; 0x48
 800128a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800128c:	2302      	movs	r3, #2
 800128e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001290:	2304      	movs	r3, #4
 8001292:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001294:	f107 0320 	add.w	r3, r7, #32
 8001298:	4618      	mov	r0, r3
 800129a:	f001 fd01 	bl	8002ca0 <HAL_RCC_OscConfig>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80012a4:	f000 fb00 	bl	80018a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a8:	230f      	movs	r3, #15
 80012aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ac:	2302      	movs	r3, #2
 80012ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012be:	f107 030c 	add.w	r3, r7, #12
 80012c2:	2102      	movs	r1, #2
 80012c4:	4618      	mov	r0, r3
 80012c6:	f001 ff63 	bl	8003190 <HAL_RCC_ClockConfig>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80012d0:	f000 faea 	bl	80018a8 <Error_Handler>
  }
}
 80012d4:	bf00      	nop
 80012d6:	3750      	adds	r7, #80	; 0x50
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	40023800 	.word	0x40023800
 80012e0:	40007000 	.word	0x40007000

080012e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012ea:	463b      	mov	r3, r7
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012f6:	4b22      	ldr	r3, [pc, #136]	; (8001380 <MX_ADC1_Init+0x9c>)
 80012f8:	4a22      	ldr	r2, [pc, #136]	; (8001384 <MX_ADC1_Init+0xa0>)
 80012fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012fc:	4b20      	ldr	r3, [pc, #128]	; (8001380 <MX_ADC1_Init+0x9c>)
 80012fe:	2200      	movs	r2, #0
 8001300:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001302:	4b1f      	ldr	r3, [pc, #124]	; (8001380 <MX_ADC1_Init+0x9c>)
 8001304:	2200      	movs	r2, #0
 8001306:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001308:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <MX_ADC1_Init+0x9c>)
 800130a:	2201      	movs	r2, #1
 800130c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800130e:	4b1c      	ldr	r3, [pc, #112]	; (8001380 <MX_ADC1_Init+0x9c>)
 8001310:	2200      	movs	r2, #0
 8001312:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8001314:	4b1a      	ldr	r3, [pc, #104]	; (8001380 <MX_ADC1_Init+0x9c>)
 8001316:	2201      	movs	r2, #1
 8001318:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 800131c:	4b18      	ldr	r3, [pc, #96]	; (8001380 <MX_ADC1_Init+0x9c>)
 800131e:	2201      	movs	r2, #1
 8001320:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001322:	4b17      	ldr	r3, [pc, #92]	; (8001380 <MX_ADC1_Init+0x9c>)
 8001324:	2200      	movs	r2, #0
 8001326:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001328:	4b15      	ldr	r3, [pc, #84]	; (8001380 <MX_ADC1_Init+0x9c>)
 800132a:	4a17      	ldr	r2, [pc, #92]	; (8001388 <MX_ADC1_Init+0xa4>)
 800132c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800132e:	4b14      	ldr	r3, [pc, #80]	; (8001380 <MX_ADC1_Init+0x9c>)
 8001330:	2200      	movs	r2, #0
 8001332:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001334:	4b12      	ldr	r3, [pc, #72]	; (8001380 <MX_ADC1_Init+0x9c>)
 8001336:	2201      	movs	r2, #1
 8001338:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800133a:	4b11      	ldr	r3, [pc, #68]	; (8001380 <MX_ADC1_Init+0x9c>)
 800133c:	2200      	movs	r2, #0
 800133e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001342:	4b0f      	ldr	r3, [pc, #60]	; (8001380 <MX_ADC1_Init+0x9c>)
 8001344:	2201      	movs	r2, #1
 8001346:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001348:	480d      	ldr	r0, [pc, #52]	; (8001380 <MX_ADC1_Init+0x9c>)
 800134a:	f000 fdd1 	bl	8001ef0 <HAL_ADC_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001354:	f000 faa8 	bl	80018a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001358:	2300      	movs	r3, #0
 800135a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800135c:	2301      	movs	r3, #1
 800135e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001360:	2300      	movs	r3, #0
 8001362:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001364:	463b      	mov	r3, r7
 8001366:	4619      	mov	r1, r3
 8001368:	4805      	ldr	r0, [pc, #20]	; (8001380 <MX_ADC1_Init+0x9c>)
 800136a:	f000 ff51 	bl	8002210 <HAL_ADC_ConfigChannel>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001374:	f000 fa98 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001378:	bf00      	nop
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	200004a8 	.word	0x200004a8
 8001384:	40012000 	.word	0x40012000
 8001388:	0f000001 	.word	0x0f000001

0800138c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08a      	sub	sp, #40	; 0x28
 8001390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001392:	f107 0320 	add.w	r3, r7, #32
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800139c:	1d3b      	adds	r3, r7, #4
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	611a      	str	r2, [r3, #16]
 80013aa:	615a      	str	r2, [r3, #20]
 80013ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013ae:	4b22      	ldr	r3, [pc, #136]	; (8001438 <MX_TIM2_Init+0xac>)
 80013b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013b4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80013b6:	4b20      	ldr	r3, [pc, #128]	; (8001438 <MX_TIM2_Init+0xac>)
 80013b8:	2247      	movs	r2, #71	; 0x47
 80013ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013bc:	4b1e      	ldr	r3, [pc, #120]	; (8001438 <MX_TIM2_Init+0xac>)
 80013be:	2200      	movs	r2, #0
 80013c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80013c2:	4b1d      	ldr	r3, [pc, #116]	; (8001438 <MX_TIM2_Init+0xac>)
 80013c4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ca:	4b1b      	ldr	r3, [pc, #108]	; (8001438 <MX_TIM2_Init+0xac>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d0:	4b19      	ldr	r3, [pc, #100]	; (8001438 <MX_TIM2_Init+0xac>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013d6:	4818      	ldr	r0, [pc, #96]	; (8001438 <MX_TIM2_Init+0xac>)
 80013d8:	f002 f9a8 	bl	800372c <HAL_TIM_PWM_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80013e2:	f000 fa61 	bl	80018a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e6:	2300      	movs	r3, #0
 80013e8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ea:	2300      	movs	r3, #0
 80013ec:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013ee:	f107 0320 	add.w	r3, r7, #32
 80013f2:	4619      	mov	r1, r3
 80013f4:	4810      	ldr	r0, [pc, #64]	; (8001438 <MX_TIM2_Init+0xac>)
 80013f6:	f002 feb1 	bl	800415c <HAL_TIMEx_MasterConfigSynchronization>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001400:	f000 fa52 	bl	80018a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001404:	2360      	movs	r3, #96	; 0x60
 8001406:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001408:	2300      	movs	r3, #0
 800140a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800140c:	2300      	movs	r3, #0
 800140e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001410:	2300      	movs	r3, #0
 8001412:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	2200      	movs	r2, #0
 8001418:	4619      	mov	r1, r3
 800141a:	4807      	ldr	r0, [pc, #28]	; (8001438 <MX_TIM2_Init+0xac>)
 800141c:	f002 fb76 	bl	8003b0c <HAL_TIM_PWM_ConfigChannel>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001426:	f000 fa3f 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800142a:	4803      	ldr	r0, [pc, #12]	; (8001438 <MX_TIM2_Init+0xac>)
 800142c:	f000 fae8 	bl	8001a00 <HAL_TIM_MspPostInit>

}
 8001430:	bf00      	nop
 8001432:	3728      	adds	r7, #40	; 0x28
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	200004f0 	.word	0x200004f0

0800143c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001440:	4b11      	ldr	r3, [pc, #68]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001442:	4a12      	ldr	r2, [pc, #72]	; (800148c <MX_USART2_UART_Init+0x50>)
 8001444:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001446:	4b10      	ldr	r3, [pc, #64]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001448:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800144c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800144e:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001454:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001456:	2200      	movs	r2, #0
 8001458:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800145a:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 800145c:	2200      	movs	r2, #0
 800145e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001460:	4b09      	ldr	r3, [pc, #36]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001462:	220c      	movs	r2, #12
 8001464:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001466:	4b08      	ldr	r3, [pc, #32]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800146c:	4b06      	ldr	r3, [pc, #24]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 800146e:	2200      	movs	r2, #0
 8001470:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001472:	4805      	ldr	r0, [pc, #20]	; (8001488 <MX_USART2_UART_Init+0x4c>)
 8001474:	f002 fef4 	bl	8004260 <HAL_UART_Init>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800147e:	f000 fa13 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000538 	.word	0x20000538
 800148c:	40004400 	.word	0x40004400

08001490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b088      	sub	sp, #32
 8001494:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001496:	f107 030c 	add.w	r3, r7, #12
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
 80014a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	60bb      	str	r3, [r7, #8]
 80014aa:	4b2f      	ldr	r3, [pc, #188]	; (8001568 <MX_GPIO_Init+0xd8>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	4a2e      	ldr	r2, [pc, #184]	; (8001568 <MX_GPIO_Init+0xd8>)
 80014b0:	f043 0304 	orr.w	r3, r3, #4
 80014b4:	6313      	str	r3, [r2, #48]	; 0x30
 80014b6:	4b2c      	ldr	r3, [pc, #176]	; (8001568 <MX_GPIO_Init+0xd8>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	607b      	str	r3, [r7, #4]
 80014c6:	4b28      	ldr	r3, [pc, #160]	; (8001568 <MX_GPIO_Init+0xd8>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	4a27      	ldr	r2, [pc, #156]	; (8001568 <MX_GPIO_Init+0xd8>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	6313      	str	r3, [r2, #48]	; 0x30
 80014d2:	4b25      	ldr	r3, [pc, #148]	; (8001568 <MX_GPIO_Init+0xd8>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	607b      	str	r3, [r7, #4]
 80014dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 80014de:	2200      	movs	r2, #0
 80014e0:	f44f 71b0 	mov.w	r1, #352	; 0x160
 80014e4:	4821      	ldr	r0, [pc, #132]	; (800156c <MX_GPIO_Init+0xdc>)
 80014e6:	f001 fba9 	bl	8002c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Blue_Button_Interrupt_Pin */
  GPIO_InitStruct.Pin = Blue_Button_Interrupt_Pin;
 80014ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014f0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80014f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014f6:	2301      	movs	r3, #1
 80014f8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Blue_Button_Interrupt_GPIO_Port, &GPIO_InitStruct);
 80014fa:	f107 030c 	add.w	r3, r7, #12
 80014fe:	4619      	mov	r1, r3
 8001500:	481b      	ldr	r0, [pc, #108]	; (8001570 <MX_GPIO_Init+0xe0>)
 8001502:	f001 fa17 	bl	8002934 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
 8001506:	f44f 73b0 	mov.w	r3, #352	; 0x160
 800150a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800150c:	2301      	movs	r3, #1
 800150e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001514:	2300      	movs	r3, #0
 8001516:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001518:	f107 030c 	add.w	r3, r7, #12
 800151c:	4619      	mov	r1, r3
 800151e:	4813      	ldr	r0, [pc, #76]	; (800156c <MX_GPIO_Init+0xdc>)
 8001520:	f001 fa08 	bl	8002934 <HAL_GPIO_Init>

  /*Configure GPIO pin : IR_Input_Interrupt_Pin */
  GPIO_InitStruct.Pin = IR_Input_Interrupt_Pin;
 8001524:	2380      	movs	r3, #128	; 0x80
 8001526:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001528:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800152c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800152e:	2301      	movs	r3, #1
 8001530:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IR_Input_Interrupt_GPIO_Port, &GPIO_InitStruct);
 8001532:	f107 030c 	add.w	r3, r7, #12
 8001536:	4619      	mov	r1, r3
 8001538:	480c      	ldr	r0, [pc, #48]	; (800156c <MX_GPIO_Init+0xdc>)
 800153a:	f001 f9fb 	bl	8002934 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800153e:	2200      	movs	r2, #0
 8001540:	2105      	movs	r1, #5
 8001542:	2017      	movs	r0, #23
 8001544:	f001 f93a 	bl	80027bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001548:	2017      	movs	r0, #23
 800154a:	f001 f953 	bl	80027f4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	2105      	movs	r1, #5
 8001552:	2028      	movs	r0, #40	; 0x28
 8001554:	f001 f932 	bl	80027bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001558:	2028      	movs	r0, #40	; 0x28
 800155a:	f001 f94b 	bl	80027f4 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800155e:	bf00      	nop
 8001560:	3720      	adds	r7, #32
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40023800 	.word	0x40023800
 800156c:	40020000 	.word	0x40020000
 8001570:	40020800 	.word	0x40020800

08001574 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  reset_setpoint();
 800157c:	f7ff fd14 	bl	8000fa8 <reset_setpoint>
  /* Infinite loop */
  for(;;)
  {
    osDelay(10000);
 8001580:	f242 7010 	movw	r0, #10000	; 0x2710
 8001584:	f003 fed9 	bl	800533a <osDelay>
 8001588:	e7fa      	b.n	8001580 <StartDefaultTask+0xc>
	...

0800158c <startReadSensors>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startReadSensors */
void startReadSensors(void const * argument)
{
 800158c:	b590      	push	{r4, r7, lr}
 800158e:	b09b      	sub	sp, #108	; 0x6c
 8001590:	af04      	add	r7, sp, #16
 8001592:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startReadSensors */
  int accumulator_temp = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	657b      	str	r3, [r7, #84]	; 0x54
  int accumulator_pot = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	653b      	str	r3, [r7, #80]	; 0x50
  int oversample_count_max = 10;
 800159c:	230a      	movs	r3, #10
 800159e:	64bb      	str	r3, [r7, #72]	; 0x48
  int oversample_count = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  for(;;)
  {
//	HAL_ADC_Start(&hadc1);
//	select_adc_channel(0);
//	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
	accumulator_temp += read_adc_channel();
 80015a4:	f7ff fd94 	bl	80010d0 <read_adc_channel>
 80015a8:	4602      	mov	r2, r0
 80015aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015ac:	4413      	add	r3, r2
 80015ae:	657b      	str	r3, [r7, #84]	; 0x54
	accumulator_pot += read_adc_channel();
 80015b0:	f7ff fd8e 	bl	80010d0 <read_adc_channel>
 80015b4:	4602      	mov	r2, r0
 80015b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015b8:	4413      	add	r3, r2
 80015ba:	653b      	str	r3, [r7, #80]	; 0x50

	oversample_count++;
 80015bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80015be:	3301      	adds	r3, #1
 80015c0:	64fb      	str	r3, [r7, #76]	; 0x4c

	if(oversample_count == oversample_count_max)
 80015c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80015c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d13f      	bne.n	800164a <startReadSensors+0xbe>
	{
		oversample_count = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	64fb      	str	r3, [r7, #76]	; 0x4c
		thermistor_sensor_adc = accumulator_temp/oversample_count_max;
 80015ce:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80015d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015d2:	fb92 f3f3 	sdiv	r3, r2, r3
 80015d6:	461a      	mov	r2, r3
 80015d8:	4b1e      	ldr	r3, [pc, #120]	; (8001654 <startReadSensors+0xc8>)
 80015da:	601a      	str	r2, [r3, #0]
		thermistor_temp = thermistor_adc_to_temp_c(thermistor_sensor_adc);
 80015dc:	4b1d      	ldr	r3, [pc, #116]	; (8001654 <startReadSensors+0xc8>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff fced 	bl	8000fc0 <thermistor_adc_to_temp_c>
 80015e6:	eef0 7a40 	vmov.f32	s15, s0
 80015ea:	4b1b      	ldr	r3, [pc, #108]	; (8001658 <startReadSensors+0xcc>)
 80015ec:	edc3 7a00 	vstr	s15, [r3]
		potentiometer_val_adc = accumulator_pot/oversample_count_max;
 80015f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80015f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015f4:	fb92 f3f3 	sdiv	r3, r2, r3
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b18      	ldr	r3, [pc, #96]	; (800165c <startReadSensors+0xd0>)
 80015fc:	601a      	str	r2, [r3, #0]
		accumulator_temp = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	657b      	str	r3, [r7, #84]	; 0x54
		accumulator_pot = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	653b      	str	r3, [r7, #80]	; 0x50
		char buf[64];
		sprintf(buf, "ADC: %ld // Temp(C): %f // State: %d\r\n", thermistor_sensor_adc, thermistor_temp, heater_state);
 8001606:	4b13      	ldr	r3, [pc, #76]	; (8001654 <startReadSensors+0xc8>)
 8001608:	681c      	ldr	r4, [r3, #0]
 800160a:	4b13      	ldr	r3, [pc, #76]	; (8001658 <startReadSensors+0xcc>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe ffa2 	bl	8000558 <__aeabi_f2d>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	4911      	ldr	r1, [pc, #68]	; (8001660 <startReadSensors+0xd4>)
 800161a:	7809      	ldrb	r1, [r1, #0]
 800161c:	f107 0008 	add.w	r0, r7, #8
 8001620:	9102      	str	r1, [sp, #8]
 8001622:	e9cd 2300 	strd	r2, r3, [sp]
 8001626:	4622      	mov	r2, r4
 8001628:	490e      	ldr	r1, [pc, #56]	; (8001664 <startReadSensors+0xd8>)
 800162a:	f005 fdbf 	bl	80071ac <siprintf>
		HAL_UART_Transmit(&huart2, buf, strlen(buf), HAL_MAX_DELAY);
 800162e:	f107 0308 	add.w	r3, r7, #8
 8001632:	4618      	mov	r0, r3
 8001634:	f7fe fe24 	bl	8000280 <strlen>
 8001638:	4603      	mov	r3, r0
 800163a:	b29a      	uxth	r2, r3
 800163c:	f107 0108 	add.w	r1, r7, #8
 8001640:	f04f 33ff 	mov.w	r3, #4294967295
 8001644:	4808      	ldr	r0, [pc, #32]	; (8001668 <startReadSensors+0xdc>)
 8001646:	f002 fe5b 	bl	8004300 <HAL_UART_Transmit>
//		uint32_t Motor_PWM_Val = (potentiometer_val_adc/4); //approximates to 4096
//		char buf2[64];
//		sprintf(buf2, "Value of PWM: %ld\r\n", Motor_PWM_Val);
//		HAL_UART_Transmit(&huart2, buf2, strlen(buf2), HAL_MAX_DELAY);
	}
    osDelay(1);
 800164a:	2001      	movs	r0, #1
 800164c:	f003 fe75 	bl	800533a <osDelay>
	accumulator_temp += read_adc_channel();
 8001650:	e7a8      	b.n	80015a4 <startReadSensors+0x18>
 8001652:	bf00      	nop
 8001654:	200005a0 	.word	0x200005a0
 8001658:	200005a4 	.word	0x200005a4
 800165c:	20000594 	.word	0x20000594
 8001660:	200005a8 	.word	0x200005a8
 8001664:	08009848 	.word	0x08009848
 8001668:	20000538 	.word	0x20000538

0800166c <StartBangBangControl>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBangBangControl */
void StartBangBangControl(void const * argument)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBangBangControl */
  TIM2->CCR1 = 500; // Divide by 1000 to get PWM Duty Cycle
 8001674:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001678:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800167c:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800167e:	2100      	movs	r1, #0
 8001680:	4834      	ldr	r0, [pc, #208]	; (8001754 <StartBangBangControl+0xe8>)
 8001682:	f002 f8a3 	bl	80037cc <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); // D7 on board
 8001686:	2201      	movs	r2, #1
 8001688:	f44f 7180 	mov.w	r1, #256	; 0x100
 800168c:	4832      	ldr	r0, [pc, #200]	; (8001758 <StartBangBangControl+0xec>)
 800168e:	f001 fad5 	bl	8002c3c <HAL_GPIO_WritePin>
  for(;;)
  {
//	HAL_ADC_Start(&hadc1);
//	select_adc_channel(1);
//	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
	if(heater_state == PRE_HEAT)
 8001692:	4b32      	ldr	r3, [pc, #200]	; (800175c <StartBangBangControl+0xf0>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d123      	bne.n	80016e2 <StartBangBangControl+0x76>
	{
		if(thermistor_temp < temp_setpoint - PRE_HEAT_DEADBAND)
 800169a:	4b31      	ldr	r3, [pc, #196]	; (8001760 <StartBangBangControl+0xf4>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	ee07 3a90 	vmov	s15, r3
 80016a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016a6:	4b2f      	ldr	r3, [pc, #188]	; (8001764 <StartBangBangControl+0xf8>)
 80016a8:	edd3 7a00 	vldr	s15, [r3]
 80016ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b4:	dd0a      	ble.n	80016cc <StartBangBangControl+0x60>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80016b6:	2201      	movs	r2, #1
 80016b8:	2120      	movs	r1, #32
 80016ba:	4827      	ldr	r0, [pc, #156]	; (8001758 <StartBangBangControl+0xec>)
 80016bc:	f001 fabe 	bl	8002c3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET); // D12 on board
 80016c0:	2201      	movs	r2, #1
 80016c2:	2140      	movs	r1, #64	; 0x40
 80016c4:	4824      	ldr	r0, [pc, #144]	; (8001758 <StartBangBangControl+0xec>)
 80016c6:	f001 fab9 	bl	8002c3c <HAL_GPIO_WritePin>
 80016ca:	e03e      	b.n	800174a <StartBangBangControl+0xde>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2120      	movs	r1, #32
 80016d0:	4821      	ldr	r0, [pc, #132]	; (8001758 <StartBangBangControl+0xec>)
 80016d2:	f001 fab3 	bl	8002c3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2140      	movs	r1, #64	; 0x40
 80016da:	481f      	ldr	r0, [pc, #124]	; (8001758 <StartBangBangControl+0xec>)
 80016dc:	f001 faae 	bl	8002c3c <HAL_GPIO_WritePin>
 80016e0:	e033      	b.n	800174a <StartBangBangControl+0xde>
//			shrinking_temp_deadband = shrinking_temp_deadband/2;
		}
	}
	else if(heater_state == FULL_HEAT)
 80016e2:	4b1e      	ldr	r3, [pc, #120]	; (800175c <StartBangBangControl+0xf0>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d122      	bne.n	8001730 <StartBangBangControl+0xc4>
	{
		if(thermistor_temp < FULL_HEAT_STOPPOINT)
 80016ea:	4b1e      	ldr	r3, [pc, #120]	; (8001764 <StartBangBangControl+0xf8>)
 80016ec:	edd3 7a00 	vldr	s15, [r3]
 80016f0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001768 <StartBangBangControl+0xfc>
 80016f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016fc:	d50a      	bpl.n	8001714 <StartBangBangControl+0xa8>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80016fe:	2201      	movs	r2, #1
 8001700:	2120      	movs	r1, #32
 8001702:	4815      	ldr	r0, [pc, #84]	; (8001758 <StartBangBangControl+0xec>)
 8001704:	f001 fa9a 	bl	8002c3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET); // D12 on board
 8001708:	2201      	movs	r2, #1
 800170a:	2140      	movs	r1, #64	; 0x40
 800170c:	4812      	ldr	r0, [pc, #72]	; (8001758 <StartBangBangControl+0xec>)
 800170e:	f001 fa95 	bl	8002c3c <HAL_GPIO_WritePin>
 8001712:	e01a      	b.n	800174a <StartBangBangControl+0xde>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001714:	2200      	movs	r2, #0
 8001716:	2120      	movs	r1, #32
 8001718:	480f      	ldr	r0, [pc, #60]	; (8001758 <StartBangBangControl+0xec>)
 800171a:	f001 fa8f 	bl	8002c3c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800171e:	2200      	movs	r2, #0
 8001720:	2140      	movs	r1, #64	; 0x40
 8001722:	480d      	ldr	r0, [pc, #52]	; (8001758 <StartBangBangControl+0xec>)
 8001724:	f001 fa8a 	bl	8002c3c <HAL_GPIO_WritePin>
			heater_state = OFF;
 8001728:	4b0c      	ldr	r3, [pc, #48]	; (800175c <StartBangBangControl+0xf0>)
 800172a:	2200      	movs	r2, #0
 800172c:	701a      	strb	r2, [r3, #0]
 800172e:	e00c      	b.n	800174a <StartBangBangControl+0xde>
		}
	}
	else
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001730:	2200      	movs	r2, #0
 8001732:	2120      	movs	r1, #32
 8001734:	4808      	ldr	r0, [pc, #32]	; (8001758 <StartBangBangControl+0xec>)
 8001736:	f001 fa81 	bl	8002c3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800173a:	2200      	movs	r2, #0
 800173c:	2140      	movs	r1, #64	; 0x40
 800173e:	4806      	ldr	r0, [pc, #24]	; (8001758 <StartBangBangControl+0xec>)
 8001740:	f001 fa7c 	bl	8002c3c <HAL_GPIO_WritePin>
		shrinking_temp_deadband = PRE_HEAT_DEADBAND;
 8001744:	4b09      	ldr	r3, [pc, #36]	; (800176c <StartBangBangControl+0x100>)
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
	}
	osDelay(100);
 800174a:	2064      	movs	r0, #100	; 0x64
 800174c:	f003 fdf5 	bl	800533a <osDelay>
	if(heater_state == PRE_HEAT)
 8001750:	e79f      	b.n	8001692 <StartBangBangControl+0x26>
 8001752:	bf00      	nop
 8001754:	200004f0 	.word	0x200004f0
 8001758:	40020000 	.word	0x40020000
 800175c:	200005a8 	.word	0x200005a8
 8001760:	20000598 	.word	0x20000598
 8001764:	200005a4 	.word	0x200005a4
 8001768:	43160000 	.word	0x43160000
 800176c:	2000059c 	.word	0x2000059c

08001770 <StartComTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartComTask */
void StartComTask(void const * argument)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  for(;;)
  {
//	sprintf(buf, "Temp(C): %f // State: %d // RPM: %f\r\n", thermistor_temp, heater_state, rpm_avg);
//	HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);

    osDelay(200);
 8001778:	20c8      	movs	r0, #200	; 0xc8
 800177a:	f003 fdde 	bl	800533a <osDelay>
 800177e:	e7fb      	b.n	8001778 <StartComTask+0x8>

08001780 <startMotorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startMotorTask */
void startMotorTask(void const * argument)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startMotorTask */
  int i = 0;
 8001788:	2300      	movs	r3, #0
 800178a:	617b      	str	r3, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	rpm_time = HAL_GetTick();
 800178c:	f000 fba4 	bl	8001ed8 <HAL_GetTick>
 8001790:	4603      	mov	r3, r0
 8001792:	4a34      	ldr	r2, [pc, #208]	; (8001864 <startMotorTask+0xe4>)
 8001794:	6013      	str	r3, [r2, #0]
	float time_delta = ((float) rpm_time - (float) prev_rpm_time)/MS_TO_S;
 8001796:	4b33      	ldr	r3, [pc, #204]	; (8001864 <startMotorTask+0xe4>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	ee07 3a90 	vmov	s15, r3
 800179e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017a2:	4b31      	ldr	r3, [pc, #196]	; (8001868 <startMotorTask+0xe8>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	ee07 3a90 	vmov	s15, r3
 80017aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017ae:	ee77 6a67 	vsub.f32	s13, s14, s15
 80017b2:	4b2e      	ldr	r3, [pc, #184]	; (800186c <startMotorTask+0xec>)
 80017b4:	ed93 7a00 	vldr	s14, [r3]
 80017b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017bc:	edc7 7a03 	vstr	s15, [r7, #12]
	centrifuge_RPM[i] = (IR_RPM_interrupt_count/time_delta)*60;
 80017c0:	4b2b      	ldr	r3, [pc, #172]	; (8001870 <startMotorTask+0xf0>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	ee07 3a90 	vmov	s15, r3
 80017c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80017cc:	ed97 7a03 	vldr	s14, [r7, #12]
 80017d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017d4:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001874 <startMotorTask+0xf4>
 80017d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017dc:	4a26      	ldr	r2, [pc, #152]	; (8001878 <startMotorTask+0xf8>)
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4413      	add	r3, r2
 80017e4:	edc3 7a00 	vstr	s15, [r3]
	IR_RPM_interrupt_count = 0;
 80017e8:	4b21      	ldr	r3, [pc, #132]	; (8001870 <startMotorTask+0xf0>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	601a      	str	r2, [r3, #0]
	prev_rpm_time = rpm_time;
 80017ee:	4b1d      	ldr	r3, [pc, #116]	; (8001864 <startMotorTask+0xe4>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a1d      	ldr	r2, [pc, #116]	; (8001868 <startMotorTask+0xe8>)
 80017f4:	6013      	str	r3, [r2, #0]

	rpm_avg = 0;
 80017f6:	4b21      	ldr	r3, [pc, #132]	; (800187c <startMotorTask+0xfc>)
 80017f8:	f04f 0200 	mov.w	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]

	for(int index = 0; index < 10; index++)
 80017fe:	2300      	movs	r3, #0
 8001800:	613b      	str	r3, [r7, #16]
 8001802:	e010      	b.n	8001826 <startMotorTask+0xa6>
	{
		rpm_avg += centrifuge_RPM[index];
 8001804:	4a1c      	ldr	r2, [pc, #112]	; (8001878 <startMotorTask+0xf8>)
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	4413      	add	r3, r2
 800180c:	ed93 7a00 	vldr	s14, [r3]
 8001810:	4b1a      	ldr	r3, [pc, #104]	; (800187c <startMotorTask+0xfc>)
 8001812:	edd3 7a00 	vldr	s15, [r3]
 8001816:	ee77 7a27 	vadd.f32	s15, s14, s15
 800181a:	4b18      	ldr	r3, [pc, #96]	; (800187c <startMotorTask+0xfc>)
 800181c:	edc3 7a00 	vstr	s15, [r3]
	for(int index = 0; index < 10; index++)
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	3301      	adds	r3, #1
 8001824:	613b      	str	r3, [r7, #16]
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	2b09      	cmp	r3, #9
 800182a:	ddeb      	ble.n	8001804 <startMotorTask+0x84>
	}

	rpm_avg = (rpm_avg/10);
 800182c:	4b13      	ldr	r3, [pc, #76]	; (800187c <startMotorTask+0xfc>)
 800182e:	ed93 7a00 	vldr	s14, [r3]
 8001832:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001836:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800183a:	4b10      	ldr	r3, [pc, #64]	; (800187c <startMotorTask+0xfc>)
 800183c:	edc3 7a00 	vstr	s15, [r3]

//	char buf[64];
//	sprintf(buf, "Value of sensor: %ld\r\n", (uint32_t) rpm_avg);
//	HAL_UART_Transmit(&huart2, buf, strlen(buf), HAL_MAX_DELAY);

	i = (i+1) % 10;
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	1c5a      	adds	r2, r3, #1
 8001844:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <startMotorTask+0x100>)
 8001846:	fb83 1302 	smull	r1, r3, r3, r2
 800184a:	1099      	asrs	r1, r3, #2
 800184c:	17d3      	asrs	r3, r2, #31
 800184e:	1ac9      	subs	r1, r1, r3
 8001850:	460b      	mov	r3, r1
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	440b      	add	r3, r1
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	617b      	str	r3, [r7, #20]

    osDelay(100);
 800185c:	2064      	movs	r0, #100	; 0x64
 800185e:	f003 fd6c 	bl	800533a <osDelay>
  {
 8001862:	e793      	b.n	800178c <startMotorTask+0xc>
 8001864:	200005d8 	.word	0x200005d8
 8001868:	200005dc 	.word	0x200005dc
 800186c:	20000000 	.word	0x20000000
 8001870:	200005ac 	.word	0x200005ac
 8001874:	42700000 	.word	0x42700000
 8001878:	200005b0 	.word	0x200005b0
 800187c:	200005e0 	.word	0x200005e0
 8001880:	66666667 	.word	0x66666667

08001884 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a04      	ldr	r2, [pc, #16]	; (80018a4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d101      	bne.n	800189a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001896:	f000 fb0b 	bl	8001eb0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40010000 	.word	0x40010000

080018a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b090      	sub	sp, #64	; 0x40
 80018ac:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018ae:	b672      	cpsid	i
}
 80018b0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  char buf[64];
  sprintf(buf, "BRUH MOMENT");
 80018b2:	463b      	mov	r3, r7
 80018b4:	4908      	ldr	r1, [pc, #32]	; (80018d8 <Error_Handler+0x30>)
 80018b6:	4618      	mov	r0, r3
 80018b8:	f005 fc78 	bl	80071ac <siprintf>

  HAL_UART_Transmit(&huart2, buf, strlen(buf), HAL_MAX_DELAY);
 80018bc:	463b      	mov	r3, r7
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fcde 	bl	8000280 <strlen>
 80018c4:	4603      	mov	r3, r0
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	4639      	mov	r1, r7
 80018ca:	f04f 33ff 	mov.w	r3, #4294967295
 80018ce:	4803      	ldr	r0, [pc, #12]	; (80018dc <Error_Handler+0x34>)
 80018d0:	f002 fd16 	bl	8004300 <HAL_UART_Transmit>
  while (1)
 80018d4:	e7fe      	b.n	80018d4 <Error_Handler+0x2c>
 80018d6:	bf00      	nop
 80018d8:	08009870 	.word	0x08009870
 80018dc:	20000538 	.word	0x20000538

080018e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	4b12      	ldr	r3, [pc, #72]	; (8001934 <HAL_MspInit+0x54>)
 80018ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ee:	4a11      	ldr	r2, [pc, #68]	; (8001934 <HAL_MspInit+0x54>)
 80018f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018f4:	6453      	str	r3, [r2, #68]	; 0x44
 80018f6:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <HAL_MspInit+0x54>)
 80018f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018fe:	607b      	str	r3, [r7, #4]
 8001900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	603b      	str	r3, [r7, #0]
 8001906:	4b0b      	ldr	r3, [pc, #44]	; (8001934 <HAL_MspInit+0x54>)
 8001908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190a:	4a0a      	ldr	r2, [pc, #40]	; (8001934 <HAL_MspInit+0x54>)
 800190c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001910:	6413      	str	r3, [r2, #64]	; 0x40
 8001912:	4b08      	ldr	r3, [pc, #32]	; (8001934 <HAL_MspInit+0x54>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800191a:	603b      	str	r3, [r7, #0]
 800191c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800191e:	2200      	movs	r2, #0
 8001920:	210f      	movs	r1, #15
 8001922:	f06f 0001 	mvn.w	r0, #1
 8001926:	f000 ff49 	bl	80027bc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800192a:	bf00      	nop
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40023800 	.word	0x40023800

08001938 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08a      	sub	sp, #40	; 0x28
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001940:	f107 0314 	add.w	r3, r7, #20
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	60da      	str	r2, [r3, #12]
 800194e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a17      	ldr	r2, [pc, #92]	; (80019b4 <HAL_ADC_MspInit+0x7c>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d127      	bne.n	80019aa <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	613b      	str	r3, [r7, #16]
 800195e:	4b16      	ldr	r3, [pc, #88]	; (80019b8 <HAL_ADC_MspInit+0x80>)
 8001960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001962:	4a15      	ldr	r2, [pc, #84]	; (80019b8 <HAL_ADC_MspInit+0x80>)
 8001964:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001968:	6453      	str	r3, [r2, #68]	; 0x44
 800196a:	4b13      	ldr	r3, [pc, #76]	; (80019b8 <HAL_ADC_MspInit+0x80>)
 800196c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800196e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	4b0f      	ldr	r3, [pc, #60]	; (80019b8 <HAL_ADC_MspInit+0x80>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	4a0e      	ldr	r2, [pc, #56]	; (80019b8 <HAL_ADC_MspInit+0x80>)
 8001980:	f043 0301 	orr.w	r3, r3, #1
 8001984:	6313      	str	r3, [r2, #48]	; 0x30
 8001986:	4b0c      	ldr	r3, [pc, #48]	; (80019b8 <HAL_ADC_MspInit+0x80>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001992:	2301      	movs	r3, #1
 8001994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001996:	2303      	movs	r3, #3
 8001998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199e:	f107 0314 	add.w	r3, r7, #20
 80019a2:	4619      	mov	r1, r3
 80019a4:	4805      	ldr	r0, [pc, #20]	; (80019bc <HAL_ADC_MspInit+0x84>)
 80019a6:	f000 ffc5 	bl	8002934 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80019aa:	bf00      	nop
 80019ac:	3728      	adds	r7, #40	; 0x28
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40012000 	.word	0x40012000
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40020000 	.word	0x40020000

080019c0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019d0:	d10d      	bne.n	80019ee <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
 80019d6:	4b09      	ldr	r3, [pc, #36]	; (80019fc <HAL_TIM_PWM_MspInit+0x3c>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019da:	4a08      	ldr	r2, [pc, #32]	; (80019fc <HAL_TIM_PWM_MspInit+0x3c>)
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	6413      	str	r3, [r2, #64]	; 0x40
 80019e2:	4b06      	ldr	r3, [pc, #24]	; (80019fc <HAL_TIM_PWM_MspInit+0x3c>)
 80019e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80019ee:	bf00      	nop
 80019f0:	3714      	adds	r7, #20
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	40023800 	.word	0x40023800

08001a00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b088      	sub	sp, #32
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a08:	f107 030c 	add.w	r3, r7, #12
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	605a      	str	r2, [r3, #4]
 8001a12:	609a      	str	r2, [r3, #8]
 8001a14:	60da      	str	r2, [r3, #12]
 8001a16:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a20:	d11e      	bne.n	8001a60 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <HAL_TIM_MspPostInit+0x68>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	4a0f      	ldr	r2, [pc, #60]	; (8001a68 <HAL_TIM_MspPostInit+0x68>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6313      	str	r3, [r2, #48]	; 0x30
 8001a32:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <HAL_TIM_MspPostInit+0x68>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	60bb      	str	r3, [r7, #8]
 8001a3c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a42:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a44:	2302      	movs	r3, #2
 8001a46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a50:	2301      	movs	r3, #1
 8001a52:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a54:	f107 030c 	add.w	r3, r7, #12
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4804      	ldr	r0, [pc, #16]	; (8001a6c <HAL_TIM_MspPostInit+0x6c>)
 8001a5c:	f000 ff6a 	bl	8002934 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001a60:	bf00      	nop
 8001a62:	3720      	adds	r7, #32
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020000 	.word	0x40020000

08001a70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08a      	sub	sp, #40	; 0x28
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a78:	f107 0314 	add.w	r3, r7, #20
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	605a      	str	r2, [r3, #4]
 8001a82:	609a      	str	r2, [r3, #8]
 8001a84:	60da      	str	r2, [r3, #12]
 8001a86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a1d      	ldr	r2, [pc, #116]	; (8001b04 <HAL_UART_MspInit+0x94>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d133      	bne.n	8001afa <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	613b      	str	r3, [r7, #16]
 8001a96:	4b1c      	ldr	r3, [pc, #112]	; (8001b08 <HAL_UART_MspInit+0x98>)
 8001a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9a:	4a1b      	ldr	r2, [pc, #108]	; (8001b08 <HAL_UART_MspInit+0x98>)
 8001a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8001aa2:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <HAL_UART_MspInit+0x98>)
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <HAL_UART_MspInit+0x98>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	4a14      	ldr	r2, [pc, #80]	; (8001b08 <HAL_UART_MspInit+0x98>)
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	6313      	str	r3, [r2, #48]	; 0x30
 8001abe:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <HAL_UART_MspInit+0x98>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001aca:	230c      	movs	r3, #12
 8001acc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ada:	2307      	movs	r3, #7
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ade:	f107 0314 	add.w	r3, r7, #20
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4809      	ldr	r0, [pc, #36]	; (8001b0c <HAL_UART_MspInit+0x9c>)
 8001ae6:	f000 ff25 	bl	8002934 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001aea:	2200      	movs	r2, #0
 8001aec:	2105      	movs	r1, #5
 8001aee:	2026      	movs	r0, #38	; 0x26
 8001af0:	f000 fe64 	bl	80027bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001af4:	2026      	movs	r0, #38	; 0x26
 8001af6:	f000 fe7d 	bl	80027f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001afa:	bf00      	nop
 8001afc:	3728      	adds	r7, #40	; 0x28
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40004400 	.word	0x40004400
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	40020000 	.word	0x40020000

08001b10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b08c      	sub	sp, #48	; 0x30
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b20:	2300      	movs	r3, #0
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	4b2e      	ldr	r3, [pc, #184]	; (8001be0 <HAL_InitTick+0xd0>)
 8001b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b28:	4a2d      	ldr	r2, [pc, #180]	; (8001be0 <HAL_InitTick+0xd0>)
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	6453      	str	r3, [r2, #68]	; 0x44
 8001b30:	4b2b      	ldr	r3, [pc, #172]	; (8001be0 <HAL_InitTick+0xd0>)
 8001b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	60bb      	str	r3, [r7, #8]
 8001b3a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b3c:	f107 020c 	add.w	r2, r7, #12
 8001b40:	f107 0310 	add.w	r3, r7, #16
 8001b44:	4611      	mov	r1, r2
 8001b46:	4618      	mov	r0, r3
 8001b48:	f001 fd02 	bl	8003550 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001b4c:	f001 fcec 	bl	8003528 <HAL_RCC_GetPCLK2Freq>
 8001b50:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b54:	4a23      	ldr	r2, [pc, #140]	; (8001be4 <HAL_InitTick+0xd4>)
 8001b56:	fba2 2303 	umull	r2, r3, r2, r3
 8001b5a:	0c9b      	lsrs	r3, r3, #18
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001b60:	4b21      	ldr	r3, [pc, #132]	; (8001be8 <HAL_InitTick+0xd8>)
 8001b62:	4a22      	ldr	r2, [pc, #136]	; (8001bec <HAL_InitTick+0xdc>)
 8001b64:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001b66:	4b20      	ldr	r3, [pc, #128]	; (8001be8 <HAL_InitTick+0xd8>)
 8001b68:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b6c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001b6e:	4a1e      	ldr	r2, [pc, #120]	; (8001be8 <HAL_InitTick+0xd8>)
 8001b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b72:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001b74:	4b1c      	ldr	r3, [pc, #112]	; (8001be8 <HAL_InitTick+0xd8>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b7a:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <HAL_InitTick+0xd8>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b80:	4b19      	ldr	r3, [pc, #100]	; (8001be8 <HAL_InitTick+0xd8>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001b86:	4818      	ldr	r0, [pc, #96]	; (8001be8 <HAL_InitTick+0xd8>)
 8001b88:	f001 fd14 	bl	80035b4 <HAL_TIM_Base_Init>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001b92:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d11b      	bne.n	8001bd2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001b9a:	4813      	ldr	r0, [pc, #76]	; (8001be8 <HAL_InitTick+0xd8>)
 8001b9c:	f001 fd64 	bl	8003668 <HAL_TIM_Base_Start_IT>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001ba6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d111      	bne.n	8001bd2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001bae:	2019      	movs	r0, #25
 8001bb0:	f000 fe20 	bl	80027f4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2b0f      	cmp	r3, #15
 8001bb8:	d808      	bhi.n	8001bcc <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001bba:	2200      	movs	r2, #0
 8001bbc:	6879      	ldr	r1, [r7, #4]
 8001bbe:	2019      	movs	r0, #25
 8001bc0:	f000 fdfc 	bl	80027bc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bc4:	4a0a      	ldr	r2, [pc, #40]	; (8001bf0 <HAL_InitTick+0xe0>)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6013      	str	r3, [r2, #0]
 8001bca:	e002      	b.n	8001bd2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001bd2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3730      	adds	r7, #48	; 0x30
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40023800 	.word	0x40023800
 8001be4:	431bde83 	.word	0x431bde83
 8001be8:	200005e4 	.word	0x200005e4
 8001bec:	40010000 	.word	0x40010000
 8001bf0:	20000008 	.word	0x20000008

08001bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bf8:	e7fe      	b.n	8001bf8 <NMI_Handler+0x4>

08001bfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bfe:	e7fe      	b.n	8001bfe <HardFault_Handler+0x4>

08001c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c04:	e7fe      	b.n	8001c04 <MemManage_Handler+0x4>

08001c06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c06:	b480      	push	{r7}
 8001c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c0a:	e7fe      	b.n	8001c0a <BusFault_Handler+0x4>

08001c0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c10:	e7fe      	b.n	8001c10 <UsageFault_Handler+0x4>

08001c12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IR_Input_Interrupt_Pin);
 8001c24:	2080      	movs	r0, #128	; 0x80
 8001c26:	f001 f823 	bl	8002c70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c34:	4802      	ldr	r0, [pc, #8]	; (8001c40 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001c36:	f001 fe79 	bl	800392c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	200005e4 	.word	0x200005e4

08001c44 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c48:	4802      	ldr	r0, [pc, #8]	; (8001c54 <USART2_IRQHandler+0x10>)
 8001c4a:	f002 fbe5 	bl	8004418 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000538 	.word	0x20000538

08001c58 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Blue_Button_Interrupt_Pin);
 8001c5c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c60:	f001 f806 	bl	8002c70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c64:	bf00      	nop
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return 1;
 8001c6c:	2301      	movs	r3, #1
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <_kill>:

int _kill(int pid, int sig)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c82:	f005 fb9f 	bl	80073c4 <__errno>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2216      	movs	r2, #22
 8001c8a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <_exit>:

void _exit (int status)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7ff ffe7 	bl	8001c78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001caa:	e7fe      	b.n	8001caa <_exit+0x12>

08001cac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]
 8001cbc:	e00a      	b.n	8001cd4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cbe:	f3af 8000 	nop.w
 8001cc2:	4601      	mov	r1, r0
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	1c5a      	adds	r2, r3, #1
 8001cc8:	60ba      	str	r2, [r7, #8]
 8001cca:	b2ca      	uxtb	r2, r1
 8001ccc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	dbf0      	blt.n	8001cbe <_read+0x12>
  }

  return len;
 8001cdc:	687b      	ldr	r3, [r7, #4]
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3718      	adds	r7, #24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b086      	sub	sp, #24
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	60f8      	str	r0, [r7, #12]
 8001cee:	60b9      	str	r1, [r7, #8]
 8001cf0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	e009      	b.n	8001d0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	1c5a      	adds	r2, r3, #1
 8001cfc:	60ba      	str	r2, [r7, #8]
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	617b      	str	r3, [r7, #20]
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	dbf1      	blt.n	8001cf8 <_write+0x12>
  }
  return len;
 8001d14:	687b      	ldr	r3, [r7, #4]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <_close>:

int _close(int file)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	b083      	sub	sp, #12
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr

08001d36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d36:	b480      	push	{r7}
 8001d38:	b083      	sub	sp, #12
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
 8001d3e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d46:	605a      	str	r2, [r3, #4]
  return 0;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <_isatty>:

int _isatty(int file)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b083      	sub	sp, #12
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d5e:	2301      	movs	r3, #1
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3714      	adds	r7, #20
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
	...

08001d88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d90:	4a14      	ldr	r2, [pc, #80]	; (8001de4 <_sbrk+0x5c>)
 8001d92:	4b15      	ldr	r3, [pc, #84]	; (8001de8 <_sbrk+0x60>)
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d9c:	4b13      	ldr	r3, [pc, #76]	; (8001dec <_sbrk+0x64>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d102      	bne.n	8001daa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001da4:	4b11      	ldr	r3, [pc, #68]	; (8001dec <_sbrk+0x64>)
 8001da6:	4a12      	ldr	r2, [pc, #72]	; (8001df0 <_sbrk+0x68>)
 8001da8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001daa:	4b10      	ldr	r3, [pc, #64]	; (8001dec <_sbrk+0x64>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4413      	add	r3, r2
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d207      	bcs.n	8001dc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001db8:	f005 fb04 	bl	80073c4 <__errno>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	220c      	movs	r2, #12
 8001dc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc6:	e009      	b.n	8001ddc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dc8:	4b08      	ldr	r3, [pc, #32]	; (8001dec <_sbrk+0x64>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dce:	4b07      	ldr	r3, [pc, #28]	; (8001dec <_sbrk+0x64>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	4a05      	ldr	r2, [pc, #20]	; (8001dec <_sbrk+0x64>)
 8001dd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dda:	68fb      	ldr	r3, [r7, #12]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	20018000 	.word	0x20018000
 8001de8:	00000400 	.word	0x00000400
 8001dec:	2000062c 	.word	0x2000062c
 8001df0:	200044d8 	.word	0x200044d8

08001df4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001df8:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <SystemInit+0x20>)
 8001dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dfe:	4a05      	ldr	r2, [pc, #20]	; (8001e14 <SystemInit+0x20>)
 8001e00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e50 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e1c:	f7ff ffea 	bl	8001df4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e20:	480c      	ldr	r0, [pc, #48]	; (8001e54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e22:	490d      	ldr	r1, [pc, #52]	; (8001e58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e24:	4a0d      	ldr	r2, [pc, #52]	; (8001e5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e28:	e002      	b.n	8001e30 <LoopCopyDataInit>

08001e2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e2e:	3304      	adds	r3, #4

08001e30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e34:	d3f9      	bcc.n	8001e2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e36:	4a0a      	ldr	r2, [pc, #40]	; (8001e60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e38:	4c0a      	ldr	r4, [pc, #40]	; (8001e64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e3c:	e001      	b.n	8001e42 <LoopFillZerobss>

08001e3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e40:	3204      	adds	r2, #4

08001e42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e44:	d3fb      	bcc.n	8001e3e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001e46:	f005 fac3 	bl	80073d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e4a:	f7ff f959 	bl	8001100 <main>
  bx  lr    
 8001e4e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e50:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e58:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001e5c:	08009c1c 	.word	0x08009c1c
  ldr r2, =_sbss
 8001e60:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001e64:	200044d4 	.word	0x200044d4

08001e68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e68:	e7fe      	b.n	8001e68 <ADC_IRQHandler>
	...

08001e6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e70:	4b0e      	ldr	r3, [pc, #56]	; (8001eac <HAL_Init+0x40>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a0d      	ldr	r2, [pc, #52]	; (8001eac <HAL_Init+0x40>)
 8001e76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e7c:	4b0b      	ldr	r3, [pc, #44]	; (8001eac <HAL_Init+0x40>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a0a      	ldr	r2, [pc, #40]	; (8001eac <HAL_Init+0x40>)
 8001e82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e88:	4b08      	ldr	r3, [pc, #32]	; (8001eac <HAL_Init+0x40>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a07      	ldr	r2, [pc, #28]	; (8001eac <HAL_Init+0x40>)
 8001e8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e94:	2003      	movs	r0, #3
 8001e96:	f000 fc86 	bl	80027a6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e9a:	200f      	movs	r0, #15
 8001e9c:	f7ff fe38 	bl	8001b10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ea0:	f7ff fd1e 	bl	80018e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40023c00 	.word	0x40023c00

08001eb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001eb4:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <HAL_IncTick+0x20>)
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	461a      	mov	r2, r3
 8001eba:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <HAL_IncTick+0x24>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	4a04      	ldr	r2, [pc, #16]	; (8001ed4 <HAL_IncTick+0x24>)
 8001ec2:	6013      	str	r3, [r2, #0]
}
 8001ec4:	bf00      	nop
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	2000000c 	.word	0x2000000c
 8001ed4:	20000630 	.word	0x20000630

08001ed8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  return uwTick;
 8001edc:	4b03      	ldr	r3, [pc, #12]	; (8001eec <HAL_GetTick+0x14>)
 8001ede:	681b      	ldr	r3, [r3, #0]
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	20000630 	.word	0x20000630

08001ef0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e033      	b.n	8001f6e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d109      	bne.n	8001f22 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7ff fd12 	bl	8001938 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	f003 0310 	and.w	r3, r3, #16
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d118      	bne.n	8001f60 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f32:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f36:	f023 0302 	bic.w	r3, r3, #2
 8001f3a:	f043 0202 	orr.w	r2, r3, #2
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f000 fa86 	bl	8002454 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	f023 0303 	bic.w	r3, r3, #3
 8001f56:	f043 0201 	orr.w	r2, r3, #1
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	641a      	str	r2, [r3, #64]	; 0x40
 8001f5e:	e001      	b.n	8001f64 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
	...

08001f78 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d101      	bne.n	8001f92 <HAL_ADC_Start+0x1a>
 8001f8e:	2302      	movs	r3, #2
 8001f90:	e097      	b.n	80020c2 <HAL_ADC_Start+0x14a>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2201      	movs	r2, #1
 8001f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d018      	beq.n	8001fda <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	689a      	ldr	r2, [r3, #8]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f042 0201 	orr.w	r2, r2, #1
 8001fb6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fb8:	4b45      	ldr	r3, [pc, #276]	; (80020d0 <HAL_ADC_Start+0x158>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a45      	ldr	r2, [pc, #276]	; (80020d4 <HAL_ADC_Start+0x15c>)
 8001fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc2:	0c9a      	lsrs	r2, r3, #18
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	4413      	add	r3, r2
 8001fca:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001fcc:	e002      	b.n	8001fd4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1f9      	bne.n	8001fce <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d15f      	bne.n	80020a8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001ff0:	f023 0301 	bic.w	r3, r3, #1
 8001ff4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002006:	2b00      	cmp	r3, #0
 8002008:	d007      	beq.n	800201a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002012:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002022:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002026:	d106      	bne.n	8002036 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202c:	f023 0206 	bic.w	r2, r3, #6
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	645a      	str	r2, [r3, #68]	; 0x44
 8002034:	e002      	b.n	800203c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002044:	4b24      	ldr	r3, [pc, #144]	; (80020d8 <HAL_ADC_Start+0x160>)
 8002046:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002050:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f003 031f 	and.w	r3, r3, #31
 800205a:	2b00      	cmp	r3, #0
 800205c:	d10f      	bne.n	800207e <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002068:	2b00      	cmp	r3, #0
 800206a:	d129      	bne.n	80020c0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800207a:	609a      	str	r2, [r3, #8]
 800207c:	e020      	b.n	80020c0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a16      	ldr	r2, [pc, #88]	; (80020dc <HAL_ADC_Start+0x164>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d11b      	bne.n	80020c0 <HAL_ADC_Start+0x148>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d114      	bne.n	80020c0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	689a      	ldr	r2, [r3, #8]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80020a4:	609a      	str	r2, [r3, #8]
 80020a6:	e00b      	b.n	80020c0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ac:	f043 0210 	orr.w	r2, r3, #16
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b8:	f043 0201 	orr.w	r2, r3, #1
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	20000004 	.word	0x20000004
 80020d4:	431bde83 	.word	0x431bde83
 80020d8:	40012300 	.word	0x40012300
 80020dc:	40012000 	.word	0x40012000

080020e0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80020ea:	2300      	movs	r3, #0
 80020ec:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020fc:	d113      	bne.n	8002126 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002108:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800210c:	d10b      	bne.n	8002126 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	f043 0220 	orr.w	r2, r3, #32
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e063      	b.n	80021ee <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002126:	f7ff fed7 	bl	8001ed8 <HAL_GetTick>
 800212a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800212c:	e021      	b.n	8002172 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002134:	d01d      	beq.n	8002172 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d007      	beq.n	800214c <HAL_ADC_PollForConversion+0x6c>
 800213c:	f7ff fecc 	bl	8001ed8 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	683a      	ldr	r2, [r7, #0]
 8002148:	429a      	cmp	r2, r3
 800214a:	d212      	bcs.n	8002172 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	2b02      	cmp	r3, #2
 8002158:	d00b      	beq.n	8002172 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215e:	f043 0204 	orr.w	r2, r3, #4
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e03d      	b.n	80021ee <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0302 	and.w	r3, r3, #2
 800217c:	2b02      	cmp	r3, #2
 800217e:	d1d6      	bne.n	800212e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f06f 0212 	mvn.w	r2, #18
 8002188:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d123      	bne.n	80021ec <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d11f      	bne.n	80021ec <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d006      	beq.n	80021c8 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d111      	bne.n	80021ec <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d105      	bne.n	80021ec <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e4:	f043 0201 	orr.w	r2, r3, #1
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002204:	4618      	mov	r0, r3
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800221a:	2300      	movs	r3, #0
 800221c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002224:	2b01      	cmp	r3, #1
 8002226:	d101      	bne.n	800222c <HAL_ADC_ConfigChannel+0x1c>
 8002228:	2302      	movs	r3, #2
 800222a:	e105      	b.n	8002438 <HAL_ADC_ConfigChannel+0x228>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2201      	movs	r2, #1
 8002230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b09      	cmp	r3, #9
 800223a:	d925      	bls.n	8002288 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68d9      	ldr	r1, [r3, #12]
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	b29b      	uxth	r3, r3
 8002248:	461a      	mov	r2, r3
 800224a:	4613      	mov	r3, r2
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	4413      	add	r3, r2
 8002250:	3b1e      	subs	r3, #30
 8002252:	2207      	movs	r2, #7
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	43da      	mvns	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	400a      	ands	r2, r1
 8002260:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68d9      	ldr	r1, [r3, #12]
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	b29b      	uxth	r3, r3
 8002272:	4618      	mov	r0, r3
 8002274:	4603      	mov	r3, r0
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	4403      	add	r3, r0
 800227a:	3b1e      	subs	r3, #30
 800227c:	409a      	lsls	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	430a      	orrs	r2, r1
 8002284:	60da      	str	r2, [r3, #12]
 8002286:	e022      	b.n	80022ce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	6919      	ldr	r1, [r3, #16]
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	b29b      	uxth	r3, r3
 8002294:	461a      	mov	r2, r3
 8002296:	4613      	mov	r3, r2
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	4413      	add	r3, r2
 800229c:	2207      	movs	r2, #7
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	43da      	mvns	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	400a      	ands	r2, r1
 80022aa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	6919      	ldr	r1, [r3, #16]
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	689a      	ldr	r2, [r3, #8]
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	4618      	mov	r0, r3
 80022be:	4603      	mov	r3, r0
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	4403      	add	r3, r0
 80022c4:	409a      	lsls	r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	2b06      	cmp	r3, #6
 80022d4:	d824      	bhi.n	8002320 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685a      	ldr	r2, [r3, #4]
 80022e0:	4613      	mov	r3, r2
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	4413      	add	r3, r2
 80022e6:	3b05      	subs	r3, #5
 80022e8:	221f      	movs	r2, #31
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	43da      	mvns	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	400a      	ands	r2, r1
 80022f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	b29b      	uxth	r3, r3
 8002304:	4618      	mov	r0, r3
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	4613      	mov	r3, r2
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	4413      	add	r3, r2
 8002310:	3b05      	subs	r3, #5
 8002312:	fa00 f203 	lsl.w	r2, r0, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	430a      	orrs	r2, r1
 800231c:	635a      	str	r2, [r3, #52]	; 0x34
 800231e:	e04c      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2b0c      	cmp	r3, #12
 8002326:	d824      	bhi.n	8002372 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685a      	ldr	r2, [r3, #4]
 8002332:	4613      	mov	r3, r2
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	4413      	add	r3, r2
 8002338:	3b23      	subs	r3, #35	; 0x23
 800233a:	221f      	movs	r2, #31
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	43da      	mvns	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	400a      	ands	r2, r1
 8002348:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	b29b      	uxth	r3, r3
 8002356:	4618      	mov	r0, r3
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685a      	ldr	r2, [r3, #4]
 800235c:	4613      	mov	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	4413      	add	r3, r2
 8002362:	3b23      	subs	r3, #35	; 0x23
 8002364:	fa00 f203 	lsl.w	r2, r0, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	430a      	orrs	r2, r1
 800236e:	631a      	str	r2, [r3, #48]	; 0x30
 8002370:	e023      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	4413      	add	r3, r2
 8002382:	3b41      	subs	r3, #65	; 0x41
 8002384:	221f      	movs	r2, #31
 8002386:	fa02 f303 	lsl.w	r3, r2, r3
 800238a:	43da      	mvns	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	400a      	ands	r2, r1
 8002392:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	b29b      	uxth	r3, r3
 80023a0:	4618      	mov	r0, r3
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	4413      	add	r3, r2
 80023ac:	3b41      	subs	r3, #65	; 0x41
 80023ae:	fa00 f203 	lsl.w	r2, r0, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	430a      	orrs	r2, r1
 80023b8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023ba:	4b22      	ldr	r3, [pc, #136]	; (8002444 <HAL_ADC_ConfigChannel+0x234>)
 80023bc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a21      	ldr	r2, [pc, #132]	; (8002448 <HAL_ADC_ConfigChannel+0x238>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d109      	bne.n	80023dc <HAL_ADC_ConfigChannel+0x1cc>
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2b12      	cmp	r3, #18
 80023ce:	d105      	bne.n	80023dc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a19      	ldr	r2, [pc, #100]	; (8002448 <HAL_ADC_ConfigChannel+0x238>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d123      	bne.n	800242e <HAL_ADC_ConfigChannel+0x21e>
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2b10      	cmp	r3, #16
 80023ec:	d003      	beq.n	80023f6 <HAL_ADC_ConfigChannel+0x1e6>
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2b11      	cmp	r3, #17
 80023f4:	d11b      	bne.n	800242e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2b10      	cmp	r3, #16
 8002408:	d111      	bne.n	800242e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800240a:	4b10      	ldr	r3, [pc, #64]	; (800244c <HAL_ADC_ConfigChannel+0x23c>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a10      	ldr	r2, [pc, #64]	; (8002450 <HAL_ADC_ConfigChannel+0x240>)
 8002410:	fba2 2303 	umull	r2, r3, r2, r3
 8002414:	0c9a      	lsrs	r2, r3, #18
 8002416:	4613      	mov	r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	4413      	add	r3, r2
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002420:	e002      	b.n	8002428 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	3b01      	subs	r3, #1
 8002426:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f9      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	40012300 	.word	0x40012300
 8002448:	40012000 	.word	0x40012000
 800244c:	20000004 	.word	0x20000004
 8002450:	431bde83 	.word	0x431bde83

08002454 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800245c:	4b79      	ldr	r3, [pc, #484]	; (8002644 <ADC_Init+0x1f0>)
 800245e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	431a      	orrs	r2, r3
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	685a      	ldr	r2, [r3, #4]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002488:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	6859      	ldr	r1, [r3, #4]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	691b      	ldr	r3, [r3, #16]
 8002494:	021a      	lsls	r2, r3, #8
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	430a      	orrs	r2, r1
 800249c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	685a      	ldr	r2, [r3, #4]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80024ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	6859      	ldr	r1, [r3, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	430a      	orrs	r2, r1
 80024be:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6899      	ldr	r1, [r3, #8]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	68da      	ldr	r2, [r3, #12]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e6:	4a58      	ldr	r2, [pc, #352]	; (8002648 <ADC_Init+0x1f4>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d022      	beq.n	8002532 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80024fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6899      	ldr	r1, [r3, #8]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800251c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	6899      	ldr	r1, [r3, #8]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	e00f      	b.n	8002552 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002540:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	689a      	ldr	r2, [r3, #8]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002550:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689a      	ldr	r2, [r3, #8]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f022 0202 	bic.w	r2, r2, #2
 8002560:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6899      	ldr	r1, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	7e1b      	ldrb	r3, [r3, #24]
 800256c:	005a      	lsls	r2, r3, #1
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 3020 	ldrb.w	r3, [r3, #32]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d01b      	beq.n	80025b8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800258e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	685a      	ldr	r2, [r3, #4]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800259e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	6859      	ldr	r1, [r3, #4]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025aa:	3b01      	subs	r3, #1
 80025ac:	035a      	lsls	r2, r3, #13
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	430a      	orrs	r2, r1
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	e007      	b.n	80025c8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025c6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80025d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	69db      	ldr	r3, [r3, #28]
 80025e2:	3b01      	subs	r3, #1
 80025e4:	051a      	lsls	r2, r3, #20
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	430a      	orrs	r2, r1
 80025ec:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80025fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	6899      	ldr	r1, [r3, #8]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800260a:	025a      	lsls	r2, r3, #9
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	689a      	ldr	r2, [r3, #8]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002622:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6899      	ldr	r1, [r3, #8]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	029a      	lsls	r2, r3, #10
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	430a      	orrs	r2, r1
 8002636:	609a      	str	r2, [r3, #8]
}
 8002638:	bf00      	nop
 800263a:	3714      	adds	r7, #20
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr
 8002644:	40012300 	.word	0x40012300
 8002648:	0f000001 	.word	0x0f000001

0800264c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f003 0307 	and.w	r3, r3, #7
 800265a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800265c:	4b0c      	ldr	r3, [pc, #48]	; (8002690 <__NVIC_SetPriorityGrouping+0x44>)
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002662:	68ba      	ldr	r2, [r7, #8]
 8002664:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002668:	4013      	ands	r3, r2
 800266a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002674:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002678:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800267c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800267e:	4a04      	ldr	r2, [pc, #16]	; (8002690 <__NVIC_SetPriorityGrouping+0x44>)
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	60d3      	str	r3, [r2, #12]
}
 8002684:	bf00      	nop
 8002686:	3714      	adds	r7, #20
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	e000ed00 	.word	0xe000ed00

08002694 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002698:	4b04      	ldr	r3, [pc, #16]	; (80026ac <__NVIC_GetPriorityGrouping+0x18>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	0a1b      	lsrs	r3, r3, #8
 800269e:	f003 0307 	and.w	r3, r3, #7
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	e000ed00 	.word	0xe000ed00

080026b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	db0b      	blt.n	80026da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026c2:	79fb      	ldrb	r3, [r7, #7]
 80026c4:	f003 021f 	and.w	r2, r3, #31
 80026c8:	4907      	ldr	r1, [pc, #28]	; (80026e8 <__NVIC_EnableIRQ+0x38>)
 80026ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ce:	095b      	lsrs	r3, r3, #5
 80026d0:	2001      	movs	r0, #1
 80026d2:	fa00 f202 	lsl.w	r2, r0, r2
 80026d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026da:	bf00      	nop
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	e000e100 	.word	0xe000e100

080026ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	6039      	str	r1, [r7, #0]
 80026f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	db0a      	blt.n	8002716 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	b2da      	uxtb	r2, r3
 8002704:	490c      	ldr	r1, [pc, #48]	; (8002738 <__NVIC_SetPriority+0x4c>)
 8002706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270a:	0112      	lsls	r2, r2, #4
 800270c:	b2d2      	uxtb	r2, r2
 800270e:	440b      	add	r3, r1
 8002710:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002714:	e00a      	b.n	800272c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	b2da      	uxtb	r2, r3
 800271a:	4908      	ldr	r1, [pc, #32]	; (800273c <__NVIC_SetPriority+0x50>)
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	3b04      	subs	r3, #4
 8002724:	0112      	lsls	r2, r2, #4
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	440b      	add	r3, r1
 800272a:	761a      	strb	r2, [r3, #24]
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	e000e100 	.word	0xe000e100
 800273c:	e000ed00 	.word	0xe000ed00

08002740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002740:	b480      	push	{r7}
 8002742:	b089      	sub	sp, #36	; 0x24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	f1c3 0307 	rsb	r3, r3, #7
 800275a:	2b04      	cmp	r3, #4
 800275c:	bf28      	it	cs
 800275e:	2304      	movcs	r3, #4
 8002760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	3304      	adds	r3, #4
 8002766:	2b06      	cmp	r3, #6
 8002768:	d902      	bls.n	8002770 <NVIC_EncodePriority+0x30>
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	3b03      	subs	r3, #3
 800276e:	e000      	b.n	8002772 <NVIC_EncodePriority+0x32>
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002774:	f04f 32ff 	mov.w	r2, #4294967295
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	43da      	mvns	r2, r3
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	401a      	ands	r2, r3
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002788:	f04f 31ff 	mov.w	r1, #4294967295
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	fa01 f303 	lsl.w	r3, r1, r3
 8002792:	43d9      	mvns	r1, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002798:	4313      	orrs	r3, r2
         );
}
 800279a:	4618      	mov	r0, r3
 800279c:	3724      	adds	r7, #36	; 0x24
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b082      	sub	sp, #8
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f7ff ff4c 	bl	800264c <__NVIC_SetPriorityGrouping>
}
 80027b4:	bf00      	nop
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	4603      	mov	r3, r0
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
 80027c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027ca:	2300      	movs	r3, #0
 80027cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027ce:	f7ff ff61 	bl	8002694 <__NVIC_GetPriorityGrouping>
 80027d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	68b9      	ldr	r1, [r7, #8]
 80027d8:	6978      	ldr	r0, [r7, #20]
 80027da:	f7ff ffb1 	bl	8002740 <NVIC_EncodePriority>
 80027de:	4602      	mov	r2, r0
 80027e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027e4:	4611      	mov	r1, r2
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff ff80 	bl	80026ec <__NVIC_SetPriority>
}
 80027ec:	bf00      	nop
 80027ee:	3718      	adds	r7, #24
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	4603      	mov	r3, r0
 80027fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002802:	4618      	mov	r0, r3
 8002804:	f7ff ff54 	bl	80026b0 <__NVIC_EnableIRQ>
}
 8002808:	bf00      	nop
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800281c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800281e:	f7ff fb5b 	bl	8001ed8 <HAL_GetTick>
 8002822:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800282a:	b2db      	uxtb	r3, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d008      	beq.n	8002842 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2280      	movs	r2, #128	; 0x80
 8002834:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e052      	b.n	80028e8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f022 0216 	bic.w	r2, r2, #22
 8002850:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	695a      	ldr	r2, [r3, #20]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002860:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	2b00      	cmp	r3, #0
 8002868:	d103      	bne.n	8002872 <HAL_DMA_Abort+0x62>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800286e:	2b00      	cmp	r3, #0
 8002870:	d007      	beq.n	8002882 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f022 0208 	bic.w	r2, r2, #8
 8002880:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 0201 	bic.w	r2, r2, #1
 8002890:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002892:	e013      	b.n	80028bc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002894:	f7ff fb20 	bl	8001ed8 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b05      	cmp	r3, #5
 80028a0:	d90c      	bls.n	80028bc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2220      	movs	r2, #32
 80028a6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2203      	movs	r2, #3
 80028ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e015      	b.n	80028e8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1e4      	bne.n	8002894 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ce:	223f      	movs	r2, #63	; 0x3f
 80028d0:	409a      	lsls	r2, r3
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2201      	movs	r2, #1
 80028da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	2b02      	cmp	r3, #2
 8002902:	d004      	beq.n	800290e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2280      	movs	r2, #128	; 0x80
 8002908:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e00c      	b.n	8002928 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2205      	movs	r2, #5
 8002912:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 0201 	bic.w	r2, r2, #1
 8002924:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002926:	2300      	movs	r3, #0
}
 8002928:	4618      	mov	r0, r3
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002934:	b480      	push	{r7}
 8002936:	b089      	sub	sp, #36	; 0x24
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800293e:	2300      	movs	r3, #0
 8002940:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002942:	2300      	movs	r3, #0
 8002944:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002946:	2300      	movs	r3, #0
 8002948:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800294a:	2300      	movs	r3, #0
 800294c:	61fb      	str	r3, [r7, #28]
 800294e:	e159      	b.n	8002c04 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002950:	2201      	movs	r2, #1
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	697a      	ldr	r2, [r7, #20]
 8002960:	4013      	ands	r3, r2
 8002962:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	429a      	cmp	r2, r3
 800296a:	f040 8148 	bne.w	8002bfe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f003 0303 	and.w	r3, r3, #3
 8002976:	2b01      	cmp	r3, #1
 8002978:	d005      	beq.n	8002986 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002982:	2b02      	cmp	r3, #2
 8002984:	d130      	bne.n	80029e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	2203      	movs	r2, #3
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43db      	mvns	r3, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4013      	ands	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	68da      	ldr	r2, [r3, #12]
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029bc:	2201      	movs	r2, #1
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	43db      	mvns	r3, r3
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	4013      	ands	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	091b      	lsrs	r3, r3, #4
 80029d2:	f003 0201 	and.w	r2, r3, #1
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	4313      	orrs	r3, r2
 80029e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f003 0303 	and.w	r3, r3, #3
 80029f0:	2b03      	cmp	r3, #3
 80029f2:	d017      	beq.n	8002a24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	2203      	movs	r2, #3
 8002a00:	fa02 f303 	lsl.w	r3, r2, r3
 8002a04:	43db      	mvns	r3, r3
 8002a06:	69ba      	ldr	r2, [r7, #24]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f003 0303 	and.w	r3, r3, #3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d123      	bne.n	8002a78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	08da      	lsrs	r2, r3, #3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	3208      	adds	r2, #8
 8002a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	f003 0307 	and.w	r3, r3, #7
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	220f      	movs	r2, #15
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	4013      	ands	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	691a      	ldr	r2, [r3, #16]
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	f003 0307 	and.w	r3, r3, #7
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	08da      	lsrs	r2, r3, #3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3208      	adds	r2, #8
 8002a72:	69b9      	ldr	r1, [r7, #24]
 8002a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	005b      	lsls	r3, r3, #1
 8002a82:	2203      	movs	r2, #3
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 0203 	and.w	r2, r3, #3
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f000 80a2 	beq.w	8002bfe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aba:	2300      	movs	r3, #0
 8002abc:	60fb      	str	r3, [r7, #12]
 8002abe:	4b57      	ldr	r3, [pc, #348]	; (8002c1c <HAL_GPIO_Init+0x2e8>)
 8002ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac2:	4a56      	ldr	r2, [pc, #344]	; (8002c1c <HAL_GPIO_Init+0x2e8>)
 8002ac4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ac8:	6453      	str	r3, [r2, #68]	; 0x44
 8002aca:	4b54      	ldr	r3, [pc, #336]	; (8002c1c <HAL_GPIO_Init+0x2e8>)
 8002acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ace:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ad2:	60fb      	str	r3, [r7, #12]
 8002ad4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ad6:	4a52      	ldr	r2, [pc, #328]	; (8002c20 <HAL_GPIO_Init+0x2ec>)
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	089b      	lsrs	r3, r3, #2
 8002adc:	3302      	adds	r3, #2
 8002ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	f003 0303 	and.w	r3, r3, #3
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	220f      	movs	r2, #15
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43db      	mvns	r3, r3
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	4013      	ands	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a49      	ldr	r2, [pc, #292]	; (8002c24 <HAL_GPIO_Init+0x2f0>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d019      	beq.n	8002b36 <HAL_GPIO_Init+0x202>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a48      	ldr	r2, [pc, #288]	; (8002c28 <HAL_GPIO_Init+0x2f4>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d013      	beq.n	8002b32 <HAL_GPIO_Init+0x1fe>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a47      	ldr	r2, [pc, #284]	; (8002c2c <HAL_GPIO_Init+0x2f8>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d00d      	beq.n	8002b2e <HAL_GPIO_Init+0x1fa>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a46      	ldr	r2, [pc, #280]	; (8002c30 <HAL_GPIO_Init+0x2fc>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d007      	beq.n	8002b2a <HAL_GPIO_Init+0x1f6>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a45      	ldr	r2, [pc, #276]	; (8002c34 <HAL_GPIO_Init+0x300>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d101      	bne.n	8002b26 <HAL_GPIO_Init+0x1f2>
 8002b22:	2304      	movs	r3, #4
 8002b24:	e008      	b.n	8002b38 <HAL_GPIO_Init+0x204>
 8002b26:	2307      	movs	r3, #7
 8002b28:	e006      	b.n	8002b38 <HAL_GPIO_Init+0x204>
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e004      	b.n	8002b38 <HAL_GPIO_Init+0x204>
 8002b2e:	2302      	movs	r3, #2
 8002b30:	e002      	b.n	8002b38 <HAL_GPIO_Init+0x204>
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <HAL_GPIO_Init+0x204>
 8002b36:	2300      	movs	r3, #0
 8002b38:	69fa      	ldr	r2, [r7, #28]
 8002b3a:	f002 0203 	and.w	r2, r2, #3
 8002b3e:	0092      	lsls	r2, r2, #2
 8002b40:	4093      	lsls	r3, r2
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b48:	4935      	ldr	r1, [pc, #212]	; (8002c20 <HAL_GPIO_Init+0x2ec>)
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	089b      	lsrs	r3, r3, #2
 8002b4e:	3302      	adds	r3, #2
 8002b50:	69ba      	ldr	r2, [r7, #24]
 8002b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b56:	4b38      	ldr	r3, [pc, #224]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	43db      	mvns	r3, r3
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	4013      	ands	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d003      	beq.n	8002b7a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b7a:	4a2f      	ldr	r2, [pc, #188]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b80:	4b2d      	ldr	r3, [pc, #180]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d003      	beq.n	8002ba4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ba4:	4a24      	ldr	r2, [pc, #144]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002baa:	4b23      	ldr	r3, [pc, #140]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d003      	beq.n	8002bce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bce:	4a1a      	ldr	r2, [pc, #104]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bd4:	4b18      	ldr	r3, [pc, #96]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	4013      	ands	r3, r2
 8002be2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d003      	beq.n	8002bf8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bf8:	4a0f      	ldr	r2, [pc, #60]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	3301      	adds	r3, #1
 8002c02:	61fb      	str	r3, [r7, #28]
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	2b0f      	cmp	r3, #15
 8002c08:	f67f aea2 	bls.w	8002950 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c0c:	bf00      	nop
 8002c0e:	bf00      	nop
 8002c10:	3724      	adds	r7, #36	; 0x24
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	40013800 	.word	0x40013800
 8002c24:	40020000 	.word	0x40020000
 8002c28:	40020400 	.word	0x40020400
 8002c2c:	40020800 	.word	0x40020800
 8002c30:	40020c00 	.word	0x40020c00
 8002c34:	40021000 	.word	0x40021000
 8002c38:	40013c00 	.word	0x40013c00

08002c3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	460b      	mov	r3, r1
 8002c46:	807b      	strh	r3, [r7, #2]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c4c:	787b      	ldrb	r3, [r7, #1]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c52:	887a      	ldrh	r2, [r7, #2]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c58:	e003      	b.n	8002c62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c5a:	887b      	ldrh	r3, [r7, #2]
 8002c5c:	041a      	lsls	r2, r3, #16
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	619a      	str	r2, [r3, #24]
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
	...

08002c70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c7a:	4b08      	ldr	r3, [pc, #32]	; (8002c9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c7c:	695a      	ldr	r2, [r3, #20]
 8002c7e:	88fb      	ldrh	r3, [r7, #6]
 8002c80:	4013      	ands	r3, r2
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d006      	beq.n	8002c94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c86:	4a05      	ldr	r2, [pc, #20]	; (8002c9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c88:	88fb      	ldrh	r3, [r7, #6]
 8002c8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c8c:	88fb      	ldrh	r3, [r7, #6]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7fe fa04 	bl	800109c <HAL_GPIO_EXTI_Callback>
  }
}
 8002c94:	bf00      	nop
 8002c96:	3708      	adds	r7, #8
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40013c00 	.word	0x40013c00

08002ca0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e267      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d075      	beq.n	8002daa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cbe:	4b88      	ldr	r3, [pc, #544]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f003 030c 	and.w	r3, r3, #12
 8002cc6:	2b04      	cmp	r3, #4
 8002cc8:	d00c      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cca:	4b85      	ldr	r3, [pc, #532]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cd2:	2b08      	cmp	r3, #8
 8002cd4:	d112      	bne.n	8002cfc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cd6:	4b82      	ldr	r3, [pc, #520]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cde:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ce2:	d10b      	bne.n	8002cfc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce4:	4b7e      	ldr	r3, [pc, #504]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d05b      	beq.n	8002da8 <HAL_RCC_OscConfig+0x108>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d157      	bne.n	8002da8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e242      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d04:	d106      	bne.n	8002d14 <HAL_RCC_OscConfig+0x74>
 8002d06:	4b76      	ldr	r3, [pc, #472]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a75      	ldr	r2, [pc, #468]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002d0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d10:	6013      	str	r3, [r2, #0]
 8002d12:	e01d      	b.n	8002d50 <HAL_RCC_OscConfig+0xb0>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d1c:	d10c      	bne.n	8002d38 <HAL_RCC_OscConfig+0x98>
 8002d1e:	4b70      	ldr	r3, [pc, #448]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a6f      	ldr	r2, [pc, #444]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002d24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d28:	6013      	str	r3, [r2, #0]
 8002d2a:	4b6d      	ldr	r3, [pc, #436]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a6c      	ldr	r2, [pc, #432]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002d30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d34:	6013      	str	r3, [r2, #0]
 8002d36:	e00b      	b.n	8002d50 <HAL_RCC_OscConfig+0xb0>
 8002d38:	4b69      	ldr	r3, [pc, #420]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a68      	ldr	r2, [pc, #416]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002d3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d42:	6013      	str	r3, [r2, #0]
 8002d44:	4b66      	ldr	r3, [pc, #408]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a65      	ldr	r2, [pc, #404]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002d4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d013      	beq.n	8002d80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d58:	f7ff f8be 	bl	8001ed8 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d60:	f7ff f8ba 	bl	8001ed8 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b64      	cmp	r3, #100	; 0x64
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e207      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d72:	4b5b      	ldr	r3, [pc, #364]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d0f0      	beq.n	8002d60 <HAL_RCC_OscConfig+0xc0>
 8002d7e:	e014      	b.n	8002daa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d80:	f7ff f8aa 	bl	8001ed8 <HAL_GetTick>
 8002d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d86:	e008      	b.n	8002d9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d88:	f7ff f8a6 	bl	8001ed8 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b64      	cmp	r3, #100	; 0x64
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e1f3      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d9a:	4b51      	ldr	r3, [pc, #324]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d1f0      	bne.n	8002d88 <HAL_RCC_OscConfig+0xe8>
 8002da6:	e000      	b.n	8002daa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d063      	beq.n	8002e7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002db6:	4b4a      	ldr	r3, [pc, #296]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f003 030c 	and.w	r3, r3, #12
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00b      	beq.n	8002dda <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dc2:	4b47      	ldr	r3, [pc, #284]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dca:	2b08      	cmp	r3, #8
 8002dcc:	d11c      	bne.n	8002e08 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dce:	4b44      	ldr	r3, [pc, #272]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d116      	bne.n	8002e08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dda:	4b41      	ldr	r3, [pc, #260]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d005      	beq.n	8002df2 <HAL_RCC_OscConfig+0x152>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d001      	beq.n	8002df2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e1c7      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002df2:	4b3b      	ldr	r3, [pc, #236]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	4937      	ldr	r1, [pc, #220]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002e02:	4313      	orrs	r3, r2
 8002e04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e06:	e03a      	b.n	8002e7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d020      	beq.n	8002e52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e10:	4b34      	ldr	r3, [pc, #208]	; (8002ee4 <HAL_RCC_OscConfig+0x244>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e16:	f7ff f85f 	bl	8001ed8 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e1e:	f7ff f85b 	bl	8001ed8 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e1a8      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e30:	4b2b      	ldr	r3, [pc, #172]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0302 	and.w	r3, r3, #2
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0f0      	beq.n	8002e1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3c:	4b28      	ldr	r3, [pc, #160]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	00db      	lsls	r3, r3, #3
 8002e4a:	4925      	ldr	r1, [pc, #148]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	600b      	str	r3, [r1, #0]
 8002e50:	e015      	b.n	8002e7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e52:	4b24      	ldr	r3, [pc, #144]	; (8002ee4 <HAL_RCC_OscConfig+0x244>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e58:	f7ff f83e 	bl	8001ed8 <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e60:	f7ff f83a 	bl	8001ed8 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e187      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e72:	4b1b      	ldr	r3, [pc, #108]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1f0      	bne.n	8002e60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0308 	and.w	r3, r3, #8
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d036      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d016      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e92:	4b15      	ldr	r3, [pc, #84]	; (8002ee8 <HAL_RCC_OscConfig+0x248>)
 8002e94:	2201      	movs	r2, #1
 8002e96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e98:	f7ff f81e 	bl	8001ed8 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ea0:	f7ff f81a 	bl	8001ed8 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e167      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eb2:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <HAL_RCC_OscConfig+0x240>)
 8002eb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d0f0      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x200>
 8002ebe:	e01b      	b.n	8002ef8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ec0:	4b09      	ldr	r3, [pc, #36]	; (8002ee8 <HAL_RCC_OscConfig+0x248>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ec6:	f7ff f807 	bl	8001ed8 <HAL_GetTick>
 8002eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ecc:	e00e      	b.n	8002eec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ece:	f7ff f803 	bl	8001ed8 <HAL_GetTick>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d907      	bls.n	8002eec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	e150      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	42470000 	.word	0x42470000
 8002ee8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eec:	4b88      	ldr	r3, [pc, #544]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002eee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1ea      	bne.n	8002ece <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f000 8097 	beq.w	8003034 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f06:	2300      	movs	r3, #0
 8002f08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f0a:	4b81      	ldr	r3, [pc, #516]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10f      	bne.n	8002f36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	60bb      	str	r3, [r7, #8]
 8002f1a:	4b7d      	ldr	r3, [pc, #500]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	4a7c      	ldr	r2, [pc, #496]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002f20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f24:	6413      	str	r3, [r2, #64]	; 0x40
 8002f26:	4b7a      	ldr	r3, [pc, #488]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f2e:	60bb      	str	r3, [r7, #8]
 8002f30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f32:	2301      	movs	r3, #1
 8002f34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f36:	4b77      	ldr	r3, [pc, #476]	; (8003114 <HAL_RCC_OscConfig+0x474>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d118      	bne.n	8002f74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f42:	4b74      	ldr	r3, [pc, #464]	; (8003114 <HAL_RCC_OscConfig+0x474>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a73      	ldr	r2, [pc, #460]	; (8003114 <HAL_RCC_OscConfig+0x474>)
 8002f48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f4e:	f7fe ffc3 	bl	8001ed8 <HAL_GetTick>
 8002f52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f54:	e008      	b.n	8002f68 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f56:	f7fe ffbf 	bl	8001ed8 <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d901      	bls.n	8002f68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e10c      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f68:	4b6a      	ldr	r3, [pc, #424]	; (8003114 <HAL_RCC_OscConfig+0x474>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d0f0      	beq.n	8002f56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d106      	bne.n	8002f8a <HAL_RCC_OscConfig+0x2ea>
 8002f7c:	4b64      	ldr	r3, [pc, #400]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f80:	4a63      	ldr	r2, [pc, #396]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002f82:	f043 0301 	orr.w	r3, r3, #1
 8002f86:	6713      	str	r3, [r2, #112]	; 0x70
 8002f88:	e01c      	b.n	8002fc4 <HAL_RCC_OscConfig+0x324>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	2b05      	cmp	r3, #5
 8002f90:	d10c      	bne.n	8002fac <HAL_RCC_OscConfig+0x30c>
 8002f92:	4b5f      	ldr	r3, [pc, #380]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002f94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f96:	4a5e      	ldr	r2, [pc, #376]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002f98:	f043 0304 	orr.w	r3, r3, #4
 8002f9c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f9e:	4b5c      	ldr	r3, [pc, #368]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa2:	4a5b      	ldr	r2, [pc, #364]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002fa4:	f043 0301 	orr.w	r3, r3, #1
 8002fa8:	6713      	str	r3, [r2, #112]	; 0x70
 8002faa:	e00b      	b.n	8002fc4 <HAL_RCC_OscConfig+0x324>
 8002fac:	4b58      	ldr	r3, [pc, #352]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002fae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb0:	4a57      	ldr	r2, [pc, #348]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002fb2:	f023 0301 	bic.w	r3, r3, #1
 8002fb6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fb8:	4b55      	ldr	r3, [pc, #340]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fbc:	4a54      	ldr	r2, [pc, #336]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002fbe:	f023 0304 	bic.w	r3, r3, #4
 8002fc2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d015      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fcc:	f7fe ff84 	bl	8001ed8 <HAL_GetTick>
 8002fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fd2:	e00a      	b.n	8002fea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fd4:	f7fe ff80 	bl	8001ed8 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e0cb      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fea:	4b49      	ldr	r3, [pc, #292]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8002fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d0ee      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x334>
 8002ff6:	e014      	b.n	8003022 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ff8:	f7fe ff6e 	bl	8001ed8 <HAL_GetTick>
 8002ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ffe:	e00a      	b.n	8003016 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003000:	f7fe ff6a 	bl	8001ed8 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	f241 3288 	movw	r2, #5000	; 0x1388
 800300e:	4293      	cmp	r3, r2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e0b5      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003016:	4b3e      	ldr	r3, [pc, #248]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8003018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1ee      	bne.n	8003000 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003022:	7dfb      	ldrb	r3, [r7, #23]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d105      	bne.n	8003034 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003028:	4b39      	ldr	r3, [pc, #228]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 800302a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302c:	4a38      	ldr	r2, [pc, #224]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 800302e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003032:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	699b      	ldr	r3, [r3, #24]
 8003038:	2b00      	cmp	r3, #0
 800303a:	f000 80a1 	beq.w	8003180 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800303e:	4b34      	ldr	r3, [pc, #208]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	f003 030c 	and.w	r3, r3, #12
 8003046:	2b08      	cmp	r3, #8
 8003048:	d05c      	beq.n	8003104 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	699b      	ldr	r3, [r3, #24]
 800304e:	2b02      	cmp	r3, #2
 8003050:	d141      	bne.n	80030d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003052:	4b31      	ldr	r3, [pc, #196]	; (8003118 <HAL_RCC_OscConfig+0x478>)
 8003054:	2200      	movs	r2, #0
 8003056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003058:	f7fe ff3e 	bl	8001ed8 <HAL_GetTick>
 800305c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800305e:	e008      	b.n	8003072 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003060:	f7fe ff3a 	bl	8001ed8 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b02      	cmp	r3, #2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e087      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003072:	4b27      	ldr	r3, [pc, #156]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1f0      	bne.n	8003060 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	69da      	ldr	r2, [r3, #28]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a1b      	ldr	r3, [r3, #32]
 8003086:	431a      	orrs	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308c:	019b      	lsls	r3, r3, #6
 800308e:	431a      	orrs	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003094:	085b      	lsrs	r3, r3, #1
 8003096:	3b01      	subs	r3, #1
 8003098:	041b      	lsls	r3, r3, #16
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a0:	061b      	lsls	r3, r3, #24
 80030a2:	491b      	ldr	r1, [pc, #108]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030a8:	4b1b      	ldr	r3, [pc, #108]	; (8003118 <HAL_RCC_OscConfig+0x478>)
 80030aa:	2201      	movs	r2, #1
 80030ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ae:	f7fe ff13 	bl	8001ed8 <HAL_GetTick>
 80030b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030b4:	e008      	b.n	80030c8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030b6:	f7fe ff0f 	bl	8001ed8 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d901      	bls.n	80030c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e05c      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030c8:	4b11      	ldr	r3, [pc, #68]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d0f0      	beq.n	80030b6 <HAL_RCC_OscConfig+0x416>
 80030d4:	e054      	b.n	8003180 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030d6:	4b10      	ldr	r3, [pc, #64]	; (8003118 <HAL_RCC_OscConfig+0x478>)
 80030d8:	2200      	movs	r2, #0
 80030da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030dc:	f7fe fefc 	bl	8001ed8 <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030e4:	f7fe fef8 	bl	8001ed8 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e045      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030f6:	4b06      	ldr	r3, [pc, #24]	; (8003110 <HAL_RCC_OscConfig+0x470>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1f0      	bne.n	80030e4 <HAL_RCC_OscConfig+0x444>
 8003102:	e03d      	b.n	8003180 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	2b01      	cmp	r3, #1
 800310a:	d107      	bne.n	800311c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e038      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
 8003110:	40023800 	.word	0x40023800
 8003114:	40007000 	.word	0x40007000
 8003118:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800311c:	4b1b      	ldr	r3, [pc, #108]	; (800318c <HAL_RCC_OscConfig+0x4ec>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d028      	beq.n	800317c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003134:	429a      	cmp	r2, r3
 8003136:	d121      	bne.n	800317c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003142:	429a      	cmp	r2, r3
 8003144:	d11a      	bne.n	800317c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800314c:	4013      	ands	r3, r2
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003152:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003154:	4293      	cmp	r3, r2
 8003156:	d111      	bne.n	800317c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003162:	085b      	lsrs	r3, r3, #1
 8003164:	3b01      	subs	r3, #1
 8003166:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003168:	429a      	cmp	r2, r3
 800316a:	d107      	bne.n	800317c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003176:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003178:	429a      	cmp	r2, r3
 800317a:	d001      	beq.n	8003180 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e000      	b.n	8003182 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3718      	adds	r7, #24
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	40023800 	.word	0x40023800

08003190 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d101      	bne.n	80031a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e0cc      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031a4:	4b68      	ldr	r3, [pc, #416]	; (8003348 <HAL_RCC_ClockConfig+0x1b8>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0307 	and.w	r3, r3, #7
 80031ac:	683a      	ldr	r2, [r7, #0]
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d90c      	bls.n	80031cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031b2:	4b65      	ldr	r3, [pc, #404]	; (8003348 <HAL_RCC_ClockConfig+0x1b8>)
 80031b4:	683a      	ldr	r2, [r7, #0]
 80031b6:	b2d2      	uxtb	r2, r2
 80031b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ba:	4b63      	ldr	r3, [pc, #396]	; (8003348 <HAL_RCC_ClockConfig+0x1b8>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0307 	and.w	r3, r3, #7
 80031c2:	683a      	ldr	r2, [r7, #0]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d001      	beq.n	80031cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e0b8      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0302 	and.w	r3, r3, #2
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d020      	beq.n	800321a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0304 	and.w	r3, r3, #4
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d005      	beq.n	80031f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031e4:	4b59      	ldr	r3, [pc, #356]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	4a58      	ldr	r2, [pc, #352]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 80031ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0308 	and.w	r3, r3, #8
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d005      	beq.n	8003208 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031fc:	4b53      	ldr	r3, [pc, #332]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	4a52      	ldr	r2, [pc, #328]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003202:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003206:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003208:	4b50      	ldr	r3, [pc, #320]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	494d      	ldr	r1, [pc, #308]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003216:	4313      	orrs	r3, r2
 8003218:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	2b00      	cmp	r3, #0
 8003224:	d044      	beq.n	80032b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d107      	bne.n	800323e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800322e:	4b47      	ldr	r3, [pc, #284]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d119      	bne.n	800326e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e07f      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b02      	cmp	r3, #2
 8003244:	d003      	beq.n	800324e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800324a:	2b03      	cmp	r3, #3
 800324c:	d107      	bne.n	800325e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800324e:	4b3f      	ldr	r3, [pc, #252]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d109      	bne.n	800326e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e06f      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800325e:	4b3b      	ldr	r3, [pc, #236]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e067      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800326e:	4b37      	ldr	r3, [pc, #220]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f023 0203 	bic.w	r2, r3, #3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	4934      	ldr	r1, [pc, #208]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 800327c:	4313      	orrs	r3, r2
 800327e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003280:	f7fe fe2a 	bl	8001ed8 <HAL_GetTick>
 8003284:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003286:	e00a      	b.n	800329e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003288:	f7fe fe26 	bl	8001ed8 <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	f241 3288 	movw	r2, #5000	; 0x1388
 8003296:	4293      	cmp	r3, r2
 8003298:	d901      	bls.n	800329e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e04f      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800329e:	4b2b      	ldr	r3, [pc, #172]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 020c 	and.w	r2, r3, #12
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d1eb      	bne.n	8003288 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032b0:	4b25      	ldr	r3, [pc, #148]	; (8003348 <HAL_RCC_ClockConfig+0x1b8>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d20c      	bcs.n	80032d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032be:	4b22      	ldr	r3, [pc, #136]	; (8003348 <HAL_RCC_ClockConfig+0x1b8>)
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	b2d2      	uxtb	r2, r2
 80032c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c6:	4b20      	ldr	r3, [pc, #128]	; (8003348 <HAL_RCC_ClockConfig+0x1b8>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	683a      	ldr	r2, [r7, #0]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d001      	beq.n	80032d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e032      	b.n	800333e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d008      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032e4:	4b19      	ldr	r3, [pc, #100]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	4916      	ldr	r1, [pc, #88]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0308 	and.w	r3, r3, #8
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d009      	beq.n	8003316 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003302:	4b12      	ldr	r3, [pc, #72]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	490e      	ldr	r1, [pc, #56]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 8003312:	4313      	orrs	r3, r2
 8003314:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003316:	f000 f821 	bl	800335c <HAL_RCC_GetSysClockFreq>
 800331a:	4602      	mov	r2, r0
 800331c:	4b0b      	ldr	r3, [pc, #44]	; (800334c <HAL_RCC_ClockConfig+0x1bc>)
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	091b      	lsrs	r3, r3, #4
 8003322:	f003 030f 	and.w	r3, r3, #15
 8003326:	490a      	ldr	r1, [pc, #40]	; (8003350 <HAL_RCC_ClockConfig+0x1c0>)
 8003328:	5ccb      	ldrb	r3, [r1, r3]
 800332a:	fa22 f303 	lsr.w	r3, r2, r3
 800332e:	4a09      	ldr	r2, [pc, #36]	; (8003354 <HAL_RCC_ClockConfig+0x1c4>)
 8003330:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003332:	4b09      	ldr	r3, [pc, #36]	; (8003358 <HAL_RCC_ClockConfig+0x1c8>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4618      	mov	r0, r3
 8003338:	f7fe fbea 	bl	8001b10 <HAL_InitTick>

  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3710      	adds	r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	40023c00 	.word	0x40023c00
 800334c:	40023800 	.word	0x40023800
 8003350:	08009884 	.word	0x08009884
 8003354:	20000004 	.word	0x20000004
 8003358:	20000008 	.word	0x20000008

0800335c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800335c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003360:	b090      	sub	sp, #64	; 0x40
 8003362:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003364:	2300      	movs	r3, #0
 8003366:	637b      	str	r3, [r7, #52]	; 0x34
 8003368:	2300      	movs	r3, #0
 800336a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800336c:	2300      	movs	r3, #0
 800336e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003370:	2300      	movs	r3, #0
 8003372:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003374:	4b59      	ldr	r3, [pc, #356]	; (80034dc <HAL_RCC_GetSysClockFreq+0x180>)
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f003 030c 	and.w	r3, r3, #12
 800337c:	2b08      	cmp	r3, #8
 800337e:	d00d      	beq.n	800339c <HAL_RCC_GetSysClockFreq+0x40>
 8003380:	2b08      	cmp	r3, #8
 8003382:	f200 80a1 	bhi.w	80034c8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003386:	2b00      	cmp	r3, #0
 8003388:	d002      	beq.n	8003390 <HAL_RCC_GetSysClockFreq+0x34>
 800338a:	2b04      	cmp	r3, #4
 800338c:	d003      	beq.n	8003396 <HAL_RCC_GetSysClockFreq+0x3a>
 800338e:	e09b      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003390:	4b53      	ldr	r3, [pc, #332]	; (80034e0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003392:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003394:	e09b      	b.n	80034ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003396:	4b53      	ldr	r3, [pc, #332]	; (80034e4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003398:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800339a:	e098      	b.n	80034ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800339c:	4b4f      	ldr	r3, [pc, #316]	; (80034dc <HAL_RCC_GetSysClockFreq+0x180>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033a4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033a6:	4b4d      	ldr	r3, [pc, #308]	; (80034dc <HAL_RCC_GetSysClockFreq+0x180>)
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d028      	beq.n	8003404 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033b2:	4b4a      	ldr	r3, [pc, #296]	; (80034dc <HAL_RCC_GetSysClockFreq+0x180>)
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	099b      	lsrs	r3, r3, #6
 80033b8:	2200      	movs	r2, #0
 80033ba:	623b      	str	r3, [r7, #32]
 80033bc:	627a      	str	r2, [r7, #36]	; 0x24
 80033be:	6a3b      	ldr	r3, [r7, #32]
 80033c0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80033c4:	2100      	movs	r1, #0
 80033c6:	4b47      	ldr	r3, [pc, #284]	; (80034e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80033c8:	fb03 f201 	mul.w	r2, r3, r1
 80033cc:	2300      	movs	r3, #0
 80033ce:	fb00 f303 	mul.w	r3, r0, r3
 80033d2:	4413      	add	r3, r2
 80033d4:	4a43      	ldr	r2, [pc, #268]	; (80034e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80033d6:	fba0 1202 	umull	r1, r2, r0, r2
 80033da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80033dc:	460a      	mov	r2, r1
 80033de:	62ba      	str	r2, [r7, #40]	; 0x28
 80033e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033e2:	4413      	add	r3, r2
 80033e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033e8:	2200      	movs	r2, #0
 80033ea:	61bb      	str	r3, [r7, #24]
 80033ec:	61fa      	str	r2, [r7, #28]
 80033ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033f2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80033f6:	f7fd fc2f 	bl	8000c58 <__aeabi_uldivmod>
 80033fa:	4602      	mov	r2, r0
 80033fc:	460b      	mov	r3, r1
 80033fe:	4613      	mov	r3, r2
 8003400:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003402:	e053      	b.n	80034ac <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003404:	4b35      	ldr	r3, [pc, #212]	; (80034dc <HAL_RCC_GetSysClockFreq+0x180>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	099b      	lsrs	r3, r3, #6
 800340a:	2200      	movs	r2, #0
 800340c:	613b      	str	r3, [r7, #16]
 800340e:	617a      	str	r2, [r7, #20]
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003416:	f04f 0b00 	mov.w	fp, #0
 800341a:	4652      	mov	r2, sl
 800341c:	465b      	mov	r3, fp
 800341e:	f04f 0000 	mov.w	r0, #0
 8003422:	f04f 0100 	mov.w	r1, #0
 8003426:	0159      	lsls	r1, r3, #5
 8003428:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800342c:	0150      	lsls	r0, r2, #5
 800342e:	4602      	mov	r2, r0
 8003430:	460b      	mov	r3, r1
 8003432:	ebb2 080a 	subs.w	r8, r2, sl
 8003436:	eb63 090b 	sbc.w	r9, r3, fp
 800343a:	f04f 0200 	mov.w	r2, #0
 800343e:	f04f 0300 	mov.w	r3, #0
 8003442:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003446:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800344a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800344e:	ebb2 0408 	subs.w	r4, r2, r8
 8003452:	eb63 0509 	sbc.w	r5, r3, r9
 8003456:	f04f 0200 	mov.w	r2, #0
 800345a:	f04f 0300 	mov.w	r3, #0
 800345e:	00eb      	lsls	r3, r5, #3
 8003460:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003464:	00e2      	lsls	r2, r4, #3
 8003466:	4614      	mov	r4, r2
 8003468:	461d      	mov	r5, r3
 800346a:	eb14 030a 	adds.w	r3, r4, sl
 800346e:	603b      	str	r3, [r7, #0]
 8003470:	eb45 030b 	adc.w	r3, r5, fp
 8003474:	607b      	str	r3, [r7, #4]
 8003476:	f04f 0200 	mov.w	r2, #0
 800347a:	f04f 0300 	mov.w	r3, #0
 800347e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003482:	4629      	mov	r1, r5
 8003484:	028b      	lsls	r3, r1, #10
 8003486:	4621      	mov	r1, r4
 8003488:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800348c:	4621      	mov	r1, r4
 800348e:	028a      	lsls	r2, r1, #10
 8003490:	4610      	mov	r0, r2
 8003492:	4619      	mov	r1, r3
 8003494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003496:	2200      	movs	r2, #0
 8003498:	60bb      	str	r3, [r7, #8]
 800349a:	60fa      	str	r2, [r7, #12]
 800349c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034a0:	f7fd fbda 	bl	8000c58 <__aeabi_uldivmod>
 80034a4:	4602      	mov	r2, r0
 80034a6:	460b      	mov	r3, r1
 80034a8:	4613      	mov	r3, r2
 80034aa:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80034ac:	4b0b      	ldr	r3, [pc, #44]	; (80034dc <HAL_RCC_GetSysClockFreq+0x180>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	0c1b      	lsrs	r3, r3, #16
 80034b2:	f003 0303 	and.w	r3, r3, #3
 80034b6:	3301      	adds	r3, #1
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80034bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80034be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034c4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80034c6:	e002      	b.n	80034ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034c8:	4b05      	ldr	r3, [pc, #20]	; (80034e0 <HAL_RCC_GetSysClockFreq+0x184>)
 80034ca:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80034cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3740      	adds	r7, #64	; 0x40
 80034d4:	46bd      	mov	sp, r7
 80034d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034da:	bf00      	nop
 80034dc:	40023800 	.word	0x40023800
 80034e0:	00f42400 	.word	0x00f42400
 80034e4:	017d7840 	.word	0x017d7840

080034e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034ec:	4b03      	ldr	r3, [pc, #12]	; (80034fc <HAL_RCC_GetHCLKFreq+0x14>)
 80034ee:	681b      	ldr	r3, [r3, #0]
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	20000004 	.word	0x20000004

08003500 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003504:	f7ff fff0 	bl	80034e8 <HAL_RCC_GetHCLKFreq>
 8003508:	4602      	mov	r2, r0
 800350a:	4b05      	ldr	r3, [pc, #20]	; (8003520 <HAL_RCC_GetPCLK1Freq+0x20>)
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	0a9b      	lsrs	r3, r3, #10
 8003510:	f003 0307 	and.w	r3, r3, #7
 8003514:	4903      	ldr	r1, [pc, #12]	; (8003524 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003516:	5ccb      	ldrb	r3, [r1, r3]
 8003518:	fa22 f303 	lsr.w	r3, r2, r3
}
 800351c:	4618      	mov	r0, r3
 800351e:	bd80      	pop	{r7, pc}
 8003520:	40023800 	.word	0x40023800
 8003524:	08009894 	.word	0x08009894

08003528 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800352c:	f7ff ffdc 	bl	80034e8 <HAL_RCC_GetHCLKFreq>
 8003530:	4602      	mov	r2, r0
 8003532:	4b05      	ldr	r3, [pc, #20]	; (8003548 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	0b5b      	lsrs	r3, r3, #13
 8003538:	f003 0307 	and.w	r3, r3, #7
 800353c:	4903      	ldr	r1, [pc, #12]	; (800354c <HAL_RCC_GetPCLK2Freq+0x24>)
 800353e:	5ccb      	ldrb	r3, [r1, r3]
 8003540:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003544:	4618      	mov	r0, r3
 8003546:	bd80      	pop	{r7, pc}
 8003548:	40023800 	.word	0x40023800
 800354c:	08009894 	.word	0x08009894

08003550 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	220f      	movs	r2, #15
 800355e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003560:	4b12      	ldr	r3, [pc, #72]	; (80035ac <HAL_RCC_GetClockConfig+0x5c>)
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f003 0203 	and.w	r2, r3, #3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800356c:	4b0f      	ldr	r3, [pc, #60]	; (80035ac <HAL_RCC_GetClockConfig+0x5c>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003578:	4b0c      	ldr	r3, [pc, #48]	; (80035ac <HAL_RCC_GetClockConfig+0x5c>)
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003584:	4b09      	ldr	r3, [pc, #36]	; (80035ac <HAL_RCC_GetClockConfig+0x5c>)
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	08db      	lsrs	r3, r3, #3
 800358a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003592:	4b07      	ldr	r3, [pc, #28]	; (80035b0 <HAL_RCC_GetClockConfig+0x60>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0207 	and.w	r2, r3, #7
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	601a      	str	r2, [r3, #0]
}
 800359e:	bf00      	nop
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	40023800 	.word	0x40023800
 80035b0:	40023c00 	.word	0x40023c00

080035b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e041      	b.n	800364a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d106      	bne.n	80035e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 f839 	bl	8003652 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2202      	movs	r2, #2
 80035e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	3304      	adds	r3, #4
 80035f0:	4619      	mov	r1, r3
 80035f2:	4610      	mov	r0, r2
 80035f4:	f000 fb74 	bl	8003ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3708      	adds	r7, #8
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003652:	b480      	push	{r7}
 8003654:	b083      	sub	sp, #12
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800365a:	bf00      	nop
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
	...

08003668 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003668:	b480      	push	{r7}
 800366a:	b085      	sub	sp, #20
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b01      	cmp	r3, #1
 800367a:	d001      	beq.n	8003680 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e044      	b.n	800370a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2202      	movs	r2, #2
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	68da      	ldr	r2, [r3, #12]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f042 0201 	orr.w	r2, r2, #1
 8003696:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a1e      	ldr	r2, [pc, #120]	; (8003718 <HAL_TIM_Base_Start_IT+0xb0>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d018      	beq.n	80036d4 <HAL_TIM_Base_Start_IT+0x6c>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036aa:	d013      	beq.n	80036d4 <HAL_TIM_Base_Start_IT+0x6c>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a1a      	ldr	r2, [pc, #104]	; (800371c <HAL_TIM_Base_Start_IT+0xb4>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d00e      	beq.n	80036d4 <HAL_TIM_Base_Start_IT+0x6c>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a19      	ldr	r2, [pc, #100]	; (8003720 <HAL_TIM_Base_Start_IT+0xb8>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d009      	beq.n	80036d4 <HAL_TIM_Base_Start_IT+0x6c>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a17      	ldr	r2, [pc, #92]	; (8003724 <HAL_TIM_Base_Start_IT+0xbc>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d004      	beq.n	80036d4 <HAL_TIM_Base_Start_IT+0x6c>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a16      	ldr	r2, [pc, #88]	; (8003728 <HAL_TIM_Base_Start_IT+0xc0>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d111      	bne.n	80036f8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f003 0307 	and.w	r3, r3, #7
 80036de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2b06      	cmp	r3, #6
 80036e4:	d010      	beq.n	8003708 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f042 0201 	orr.w	r2, r2, #1
 80036f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036f6:	e007      	b.n	8003708 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f042 0201 	orr.w	r2, r2, #1
 8003706:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3714      	adds	r7, #20
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	40010000 	.word	0x40010000
 800371c:	40000400 	.word	0x40000400
 8003720:	40000800 	.word	0x40000800
 8003724:	40000c00 	.word	0x40000c00
 8003728:	40014000 	.word	0x40014000

0800372c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d101      	bne.n	800373e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e041      	b.n	80037c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d106      	bne.n	8003758 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f7fe f934 	bl	80019c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2202      	movs	r2, #2
 800375c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	3304      	adds	r3, #4
 8003768:	4619      	mov	r1, r3
 800376a:	4610      	mov	r0, r2
 800376c:	f000 fab8 	bl	8003ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
	...

080037cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d109      	bne.n	80037f0 <HAL_TIM_PWM_Start+0x24>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	bf14      	ite	ne
 80037e8:	2301      	movne	r3, #1
 80037ea:	2300      	moveq	r3, #0
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	e022      	b.n	8003836 <HAL_TIM_PWM_Start+0x6a>
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	2b04      	cmp	r3, #4
 80037f4:	d109      	bne.n	800380a <HAL_TIM_PWM_Start+0x3e>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	2b01      	cmp	r3, #1
 8003800:	bf14      	ite	ne
 8003802:	2301      	movne	r3, #1
 8003804:	2300      	moveq	r3, #0
 8003806:	b2db      	uxtb	r3, r3
 8003808:	e015      	b.n	8003836 <HAL_TIM_PWM_Start+0x6a>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b08      	cmp	r3, #8
 800380e:	d109      	bne.n	8003824 <HAL_TIM_PWM_Start+0x58>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003816:	b2db      	uxtb	r3, r3
 8003818:	2b01      	cmp	r3, #1
 800381a:	bf14      	ite	ne
 800381c:	2301      	movne	r3, #1
 800381e:	2300      	moveq	r3, #0
 8003820:	b2db      	uxtb	r3, r3
 8003822:	e008      	b.n	8003836 <HAL_TIM_PWM_Start+0x6a>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800382a:	b2db      	uxtb	r3, r3
 800382c:	2b01      	cmp	r3, #1
 800382e:	bf14      	ite	ne
 8003830:	2301      	movne	r3, #1
 8003832:	2300      	moveq	r3, #0
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e068      	b.n	8003910 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d104      	bne.n	800384e <HAL_TIM_PWM_Start+0x82>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2202      	movs	r2, #2
 8003848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800384c:	e013      	b.n	8003876 <HAL_TIM_PWM_Start+0xaa>
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	2b04      	cmp	r3, #4
 8003852:	d104      	bne.n	800385e <HAL_TIM_PWM_Start+0x92>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2202      	movs	r2, #2
 8003858:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800385c:	e00b      	b.n	8003876 <HAL_TIM_PWM_Start+0xaa>
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	2b08      	cmp	r3, #8
 8003862:	d104      	bne.n	800386e <HAL_TIM_PWM_Start+0xa2>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2202      	movs	r2, #2
 8003868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800386c:	e003      	b.n	8003876 <HAL_TIM_PWM_Start+0xaa>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2202      	movs	r2, #2
 8003872:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2201      	movs	r2, #1
 800387c:	6839      	ldr	r1, [r7, #0]
 800387e:	4618      	mov	r0, r3
 8003880:	f000 fc46 	bl	8004110 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a23      	ldr	r2, [pc, #140]	; (8003918 <HAL_TIM_PWM_Start+0x14c>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d107      	bne.n	800389e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800389c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a1d      	ldr	r2, [pc, #116]	; (8003918 <HAL_TIM_PWM_Start+0x14c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d018      	beq.n	80038da <HAL_TIM_PWM_Start+0x10e>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038b0:	d013      	beq.n	80038da <HAL_TIM_PWM_Start+0x10e>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a19      	ldr	r2, [pc, #100]	; (800391c <HAL_TIM_PWM_Start+0x150>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d00e      	beq.n	80038da <HAL_TIM_PWM_Start+0x10e>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a17      	ldr	r2, [pc, #92]	; (8003920 <HAL_TIM_PWM_Start+0x154>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d009      	beq.n	80038da <HAL_TIM_PWM_Start+0x10e>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a16      	ldr	r2, [pc, #88]	; (8003924 <HAL_TIM_PWM_Start+0x158>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d004      	beq.n	80038da <HAL_TIM_PWM_Start+0x10e>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a14      	ldr	r2, [pc, #80]	; (8003928 <HAL_TIM_PWM_Start+0x15c>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d111      	bne.n	80038fe <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2b06      	cmp	r3, #6
 80038ea:	d010      	beq.n	800390e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f042 0201 	orr.w	r2, r2, #1
 80038fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038fc:	e007      	b.n	800390e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f042 0201 	orr.w	r2, r2, #1
 800390c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	40010000 	.word	0x40010000
 800391c:	40000400 	.word	0x40000400
 8003920:	40000800 	.word	0x40000800
 8003924:	40000c00 	.word	0x40000c00
 8003928:	40014000 	.word	0x40014000

0800392c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	691b      	ldr	r3, [r3, #16]
 8003942:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d020      	beq.n	8003990 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	2b00      	cmp	r3, #0
 8003956:	d01b      	beq.n	8003990 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f06f 0202 	mvn.w	r2, #2
 8003960:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2201      	movs	r2, #1
 8003966:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	f003 0303 	and.w	r3, r3, #3
 8003972:	2b00      	cmp	r3, #0
 8003974:	d003      	beq.n	800397e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f000 f994 	bl	8003ca4 <HAL_TIM_IC_CaptureCallback>
 800397c:	e005      	b.n	800398a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 f986 	bl	8003c90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f000 f997 	bl	8003cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	f003 0304 	and.w	r3, r3, #4
 8003996:	2b00      	cmp	r3, #0
 8003998:	d020      	beq.n	80039dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f003 0304 	and.w	r3, r3, #4
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d01b      	beq.n	80039dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f06f 0204 	mvn.w	r2, #4
 80039ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2202      	movs	r2, #2
 80039b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 f96e 	bl	8003ca4 <HAL_TIM_IC_CaptureCallback>
 80039c8:	e005      	b.n	80039d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 f960 	bl	8003c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f000 f971 	bl	8003cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	f003 0308 	and.w	r3, r3, #8
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d020      	beq.n	8003a28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f003 0308 	and.w	r3, r3, #8
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d01b      	beq.n	8003a28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f06f 0208 	mvn.w	r2, #8
 80039f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2204      	movs	r2, #4
 80039fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	f003 0303 	and.w	r3, r3, #3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d003      	beq.n	8003a16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f000 f948 	bl	8003ca4 <HAL_TIM_IC_CaptureCallback>
 8003a14:	e005      	b.n	8003a22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 f93a 	bl	8003c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f000 f94b 	bl	8003cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	f003 0310 	and.w	r3, r3, #16
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d020      	beq.n	8003a74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f003 0310 	and.w	r3, r3, #16
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d01b      	beq.n	8003a74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f06f 0210 	mvn.w	r2, #16
 8003a44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2208      	movs	r2, #8
 8003a4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 f922 	bl	8003ca4 <HAL_TIM_IC_CaptureCallback>
 8003a60:	e005      	b.n	8003a6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 f914 	bl	8003c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 f925 	bl	8003cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d00c      	beq.n	8003a98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d007      	beq.n	8003a98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f06f 0201 	mvn.w	r2, #1
 8003a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f7fd fef6 	bl	8001884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00c      	beq.n	8003abc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d007      	beq.n	8003abc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ab4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 fbc8 	bl	800424c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00c      	beq.n	8003ae0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d007      	beq.n	8003ae0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 f8f6 	bl	8003ccc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	f003 0320 	and.w	r3, r3, #32
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00c      	beq.n	8003b04 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	f003 0320 	and.w	r3, r3, #32
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d007      	beq.n	8003b04 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f06f 0220 	mvn.w	r2, #32
 8003afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 fb9a 	bl	8004238 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b04:	bf00      	nop
 8003b06:	3710      	adds	r7, #16
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d101      	bne.n	8003b2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003b26:	2302      	movs	r3, #2
 8003b28:	e0ae      	b.n	8003c88 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2b0c      	cmp	r3, #12
 8003b36:	f200 809f 	bhi.w	8003c78 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003b3a:	a201      	add	r2, pc, #4	; (adr r2, 8003b40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b40:	08003b75 	.word	0x08003b75
 8003b44:	08003c79 	.word	0x08003c79
 8003b48:	08003c79 	.word	0x08003c79
 8003b4c:	08003c79 	.word	0x08003c79
 8003b50:	08003bb5 	.word	0x08003bb5
 8003b54:	08003c79 	.word	0x08003c79
 8003b58:	08003c79 	.word	0x08003c79
 8003b5c:	08003c79 	.word	0x08003c79
 8003b60:	08003bf7 	.word	0x08003bf7
 8003b64:	08003c79 	.word	0x08003c79
 8003b68:	08003c79 	.word	0x08003c79
 8003b6c:	08003c79 	.word	0x08003c79
 8003b70:	08003c37 	.word	0x08003c37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68b9      	ldr	r1, [r7, #8]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f000 f93c 	bl	8003df8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	699a      	ldr	r2, [r3, #24]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f042 0208 	orr.w	r2, r2, #8
 8003b8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	699a      	ldr	r2, [r3, #24]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f022 0204 	bic.w	r2, r2, #4
 8003b9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6999      	ldr	r1, [r3, #24]
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	691a      	ldr	r2, [r3, #16]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	619a      	str	r2, [r3, #24]
      break;
 8003bb2:	e064      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68b9      	ldr	r1, [r7, #8]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f000 f982 	bl	8003ec4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	699a      	ldr	r2, [r3, #24]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	699a      	ldr	r2, [r3, #24]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	6999      	ldr	r1, [r3, #24]
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	691b      	ldr	r3, [r3, #16]
 8003bea:	021a      	lsls	r2, r3, #8
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	619a      	str	r2, [r3, #24]
      break;
 8003bf4:	e043      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68b9      	ldr	r1, [r7, #8]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f000 f9cd 	bl	8003f9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	69da      	ldr	r2, [r3, #28]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 0208 	orr.w	r2, r2, #8
 8003c10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	69da      	ldr	r2, [r3, #28]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f022 0204 	bic.w	r2, r2, #4
 8003c20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	69d9      	ldr	r1, [r3, #28]
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	691a      	ldr	r2, [r3, #16]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	430a      	orrs	r2, r1
 8003c32:	61da      	str	r2, [r3, #28]
      break;
 8003c34:	e023      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68b9      	ldr	r1, [r7, #8]
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f000 fa17 	bl	8004070 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	69da      	ldr	r2, [r3, #28]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	69da      	ldr	r2, [r3, #28]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	69d9      	ldr	r1, [r3, #28]
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	021a      	lsls	r2, r3, #8
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	430a      	orrs	r2, r1
 8003c74:	61da      	str	r2, [r3, #28]
      break;
 8003c76:	e002      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	75fb      	strb	r3, [r7, #23]
      break;
 8003c7c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c86:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c98:	bf00      	nop
 8003c9a:	370c      	adds	r7, #12
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr

08003ca4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cac:	bf00      	nop
 8003cae:	370c      	adds	r7, #12
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr

08003cb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cc0:	bf00      	nop
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003cd4:	bf00      	nop
 8003cd6:	370c      	adds	r7, #12
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a3a      	ldr	r2, [pc, #232]	; (8003ddc <TIM_Base_SetConfig+0xfc>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d00f      	beq.n	8003d18 <TIM_Base_SetConfig+0x38>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cfe:	d00b      	beq.n	8003d18 <TIM_Base_SetConfig+0x38>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a37      	ldr	r2, [pc, #220]	; (8003de0 <TIM_Base_SetConfig+0x100>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d007      	beq.n	8003d18 <TIM_Base_SetConfig+0x38>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a36      	ldr	r2, [pc, #216]	; (8003de4 <TIM_Base_SetConfig+0x104>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d003      	beq.n	8003d18 <TIM_Base_SetConfig+0x38>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a35      	ldr	r2, [pc, #212]	; (8003de8 <TIM_Base_SetConfig+0x108>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d108      	bne.n	8003d2a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	68fa      	ldr	r2, [r7, #12]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a2b      	ldr	r2, [pc, #172]	; (8003ddc <TIM_Base_SetConfig+0xfc>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d01b      	beq.n	8003d6a <TIM_Base_SetConfig+0x8a>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d38:	d017      	beq.n	8003d6a <TIM_Base_SetConfig+0x8a>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a28      	ldr	r2, [pc, #160]	; (8003de0 <TIM_Base_SetConfig+0x100>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d013      	beq.n	8003d6a <TIM_Base_SetConfig+0x8a>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a27      	ldr	r2, [pc, #156]	; (8003de4 <TIM_Base_SetConfig+0x104>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d00f      	beq.n	8003d6a <TIM_Base_SetConfig+0x8a>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a26      	ldr	r2, [pc, #152]	; (8003de8 <TIM_Base_SetConfig+0x108>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d00b      	beq.n	8003d6a <TIM_Base_SetConfig+0x8a>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a25      	ldr	r2, [pc, #148]	; (8003dec <TIM_Base_SetConfig+0x10c>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d007      	beq.n	8003d6a <TIM_Base_SetConfig+0x8a>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a24      	ldr	r2, [pc, #144]	; (8003df0 <TIM_Base_SetConfig+0x110>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d003      	beq.n	8003d6a <TIM_Base_SetConfig+0x8a>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a23      	ldr	r2, [pc, #140]	; (8003df4 <TIM_Base_SetConfig+0x114>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d108      	bne.n	8003d7c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	68fa      	ldr	r2, [r7, #12]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	689a      	ldr	r2, [r3, #8]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a0e      	ldr	r2, [pc, #56]	; (8003ddc <TIM_Base_SetConfig+0xfc>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d103      	bne.n	8003db0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	f003 0301 	and.w	r3, r3, #1
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d105      	bne.n	8003dce <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	f023 0201 	bic.w	r2, r3, #1
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	611a      	str	r2, [r3, #16]
  }
}
 8003dce:	bf00      	nop
 8003dd0:	3714      	adds	r7, #20
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	40010000 	.word	0x40010000
 8003de0:	40000400 	.word	0x40000400
 8003de4:	40000800 	.word	0x40000800
 8003de8:	40000c00 	.word	0x40000c00
 8003dec:	40014000 	.word	0x40014000
 8003df0:	40014400 	.word	0x40014400
 8003df4:	40014800 	.word	0x40014800

08003df8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b087      	sub	sp, #28
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a1b      	ldr	r3, [r3, #32]
 8003e0c:	f023 0201 	bic.w	r2, r3, #1
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f023 0303 	bic.w	r3, r3, #3
 8003e2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	f023 0302 	bic.w	r3, r3, #2
 8003e40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a1c      	ldr	r2, [pc, #112]	; (8003ec0 <TIM_OC1_SetConfig+0xc8>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d10c      	bne.n	8003e6e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	f023 0308 	bic.w	r3, r3, #8
 8003e5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	697a      	ldr	r2, [r7, #20]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	f023 0304 	bic.w	r3, r3, #4
 8003e6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4a13      	ldr	r2, [pc, #76]	; (8003ec0 <TIM_OC1_SetConfig+0xc8>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d111      	bne.n	8003e9a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	693a      	ldr	r2, [r7, #16]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	699b      	ldr	r3, [r3, #24]
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68fa      	ldr	r2, [r7, #12]
 8003ea4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	697a      	ldr	r2, [r7, #20]
 8003eb2:	621a      	str	r2, [r3, #32]
}
 8003eb4:	bf00      	nop
 8003eb6:	371c      	adds	r7, #28
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr
 8003ec0:	40010000 	.word	0x40010000

08003ec4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b087      	sub	sp, #28
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a1b      	ldr	r3, [r3, #32]
 8003ed2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
 8003ed8:	f023 0210 	bic.w	r2, r3, #16
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ef2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003efa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	021b      	lsls	r3, r3, #8
 8003f02:	68fa      	ldr	r2, [r7, #12]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	f023 0320 	bic.w	r3, r3, #32
 8003f0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	011b      	lsls	r3, r3, #4
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a1e      	ldr	r2, [pc, #120]	; (8003f98 <TIM_OC2_SetConfig+0xd4>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d10d      	bne.n	8003f40 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	011b      	lsls	r3, r3, #4
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a15      	ldr	r2, [pc, #84]	; (8003f98 <TIM_OC2_SetConfig+0xd4>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d113      	bne.n	8003f70 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	695b      	ldr	r3, [r3, #20]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	685a      	ldr	r2, [r3, #4]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	621a      	str	r2, [r3, #32]
}
 8003f8a:	bf00      	nop
 8003f8c:	371c      	adds	r7, #28
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40010000 	.word	0x40010000

08003f9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b087      	sub	sp, #28
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a1b      	ldr	r3, [r3, #32]
 8003faa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a1b      	ldr	r3, [r3, #32]
 8003fb0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f023 0303 	bic.w	r3, r3, #3
 8003fd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003fe4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	021b      	lsls	r3, r3, #8
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a1d      	ldr	r2, [pc, #116]	; (800406c <TIM_OC3_SetConfig+0xd0>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d10d      	bne.n	8004016 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004000:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	021b      	lsls	r3, r3, #8
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	4313      	orrs	r3, r2
 800400c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004014:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a14      	ldr	r2, [pc, #80]	; (800406c <TIM_OC3_SetConfig+0xd0>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d113      	bne.n	8004046 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004024:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800402c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	695b      	ldr	r3, [r3, #20]
 8004032:	011b      	lsls	r3, r3, #4
 8004034:	693a      	ldr	r2, [r7, #16]
 8004036:	4313      	orrs	r3, r2
 8004038:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	699b      	ldr	r3, [r3, #24]
 800403e:	011b      	lsls	r3, r3, #4
 8004040:	693a      	ldr	r2, [r7, #16]
 8004042:	4313      	orrs	r3, r2
 8004044:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	693a      	ldr	r2, [r7, #16]
 800404a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	685a      	ldr	r2, [r3, #4]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	621a      	str	r2, [r3, #32]
}
 8004060:	bf00      	nop
 8004062:	371c      	adds	r7, #28
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr
 800406c:	40010000 	.word	0x40010000

08004070 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004070:	b480      	push	{r7}
 8004072:	b087      	sub	sp, #28
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a1b      	ldr	r3, [r3, #32]
 8004084:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	69db      	ldr	r3, [r3, #28]
 8004096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800409e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	021b      	lsls	r3, r3, #8
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80040ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	031b      	lsls	r3, r3, #12
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a10      	ldr	r2, [pc, #64]	; (800410c <TIM_OC4_SetConfig+0x9c>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d109      	bne.n	80040e4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	695b      	ldr	r3, [r3, #20]
 80040dc:	019b      	lsls	r3, r3, #6
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	68fa      	ldr	r2, [r7, #12]
 80040ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	685a      	ldr	r2, [r3, #4]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	621a      	str	r2, [r3, #32]
}
 80040fe:	bf00      	nop
 8004100:	371c      	adds	r7, #28
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	40010000 	.word	0x40010000

08004110 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004110:	b480      	push	{r7}
 8004112:	b087      	sub	sp, #28
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	f003 031f 	and.w	r3, r3, #31
 8004122:	2201      	movs	r2, #1
 8004124:	fa02 f303 	lsl.w	r3, r2, r3
 8004128:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6a1a      	ldr	r2, [r3, #32]
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	43db      	mvns	r3, r3
 8004132:	401a      	ands	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6a1a      	ldr	r2, [r3, #32]
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	f003 031f 	and.w	r3, r3, #31
 8004142:	6879      	ldr	r1, [r7, #4]
 8004144:	fa01 f303 	lsl.w	r3, r1, r3
 8004148:	431a      	orrs	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	621a      	str	r2, [r3, #32]
}
 800414e:	bf00      	nop
 8004150:	371c      	adds	r7, #28
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
	...

0800415c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800416c:	2b01      	cmp	r3, #1
 800416e:	d101      	bne.n	8004174 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004170:	2302      	movs	r3, #2
 8004172:	e050      	b.n	8004216 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2202      	movs	r2, #2
 8004180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800419a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68fa      	ldr	r2, [r7, #12]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68fa      	ldr	r2, [r7, #12]
 80041ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a1c      	ldr	r2, [pc, #112]	; (8004224 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d018      	beq.n	80041ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041c0:	d013      	beq.n	80041ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a18      	ldr	r2, [pc, #96]	; (8004228 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d00e      	beq.n	80041ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a16      	ldr	r2, [pc, #88]	; (800422c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d009      	beq.n	80041ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a15      	ldr	r2, [pc, #84]	; (8004230 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d004      	beq.n	80041ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a13      	ldr	r2, [pc, #76]	; (8004234 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d10c      	bne.n	8004204 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	68ba      	ldr	r2, [r7, #8]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	68ba      	ldr	r2, [r7, #8]
 8004202:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3714      	adds	r7, #20
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	40010000 	.word	0x40010000
 8004228:	40000400 	.word	0x40000400
 800422c:	40000800 	.word	0x40000800
 8004230:	40000c00 	.word	0x40000c00
 8004234:	40014000 	.word	0x40014000

08004238 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr

08004260 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e042      	b.n	80042f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d106      	bne.n	800428c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f7fd fbf2 	bl	8001a70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2224      	movs	r2, #36	; 0x24
 8004290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68da      	ldr	r2, [r3, #12]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80042a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 fd69 	bl	8004d7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	691a      	ldr	r2, [r3, #16]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	695a      	ldr	r2, [r3, #20]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80042c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68da      	ldr	r2, [r3, #12]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80042d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2220      	movs	r2, #32
 80042e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2220      	movs	r2, #32
 80042ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3708      	adds	r7, #8
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b08a      	sub	sp, #40	; 0x28
 8004304:	af02      	add	r7, sp, #8
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	603b      	str	r3, [r7, #0]
 800430c:	4613      	mov	r3, r2
 800430e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800431a:	b2db      	uxtb	r3, r3
 800431c:	2b20      	cmp	r3, #32
 800431e:	d175      	bne.n	800440c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <HAL_UART_Transmit+0x2c>
 8004326:	88fb      	ldrh	r3, [r7, #6]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d101      	bne.n	8004330 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e06e      	b.n	800440e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2200      	movs	r2, #0
 8004334:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2221      	movs	r2, #33	; 0x21
 800433a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800433e:	f7fd fdcb 	bl	8001ed8 <HAL_GetTick>
 8004342:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	88fa      	ldrh	r2, [r7, #6]
 8004348:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	88fa      	ldrh	r2, [r7, #6]
 800434e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004358:	d108      	bne.n	800436c <HAL_UART_Transmit+0x6c>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d104      	bne.n	800436c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004362:	2300      	movs	r3, #0
 8004364:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	61bb      	str	r3, [r7, #24]
 800436a:	e003      	b.n	8004374 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004370:	2300      	movs	r3, #0
 8004372:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004374:	e02e      	b.n	80043d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	2200      	movs	r2, #0
 800437e:	2180      	movs	r1, #128	; 0x80
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f000 fb05 	bl	8004990 <UART_WaitOnFlagUntilTimeout>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d005      	beq.n	8004398 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2220      	movs	r2, #32
 8004390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e03a      	b.n	800440e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d10b      	bne.n	80043b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	881b      	ldrh	r3, [r3, #0]
 80043a2:	461a      	mov	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	3302      	adds	r3, #2
 80043b2:	61bb      	str	r3, [r7, #24]
 80043b4:	e007      	b.n	80043c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	781a      	ldrb	r2, [r3, #0]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	3301      	adds	r3, #1
 80043c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	3b01      	subs	r3, #1
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80043d8:	b29b      	uxth	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1cb      	bne.n	8004376 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	9300      	str	r3, [sp, #0]
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	2200      	movs	r2, #0
 80043e6:	2140      	movs	r1, #64	; 0x40
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f000 fad1 	bl	8004990 <UART_WaitOnFlagUntilTimeout>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d005      	beq.n	8004400 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2220      	movs	r2, #32
 80043f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e006      	b.n	800440e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2220      	movs	r2, #32
 8004404:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004408:	2300      	movs	r3, #0
 800440a:	e000      	b.n	800440e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800440c:	2302      	movs	r3, #2
  }
}
 800440e:	4618      	mov	r0, r3
 8004410:	3720      	adds	r7, #32
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
	...

08004418 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b0ba      	sub	sp, #232	; 0xe8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800443e:	2300      	movs	r3, #0
 8004440:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004444:	2300      	movs	r3, #0
 8004446:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800444a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800444e:	f003 030f 	and.w	r3, r3, #15
 8004452:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004456:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10f      	bne.n	800447e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800445e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004462:	f003 0320 	and.w	r3, r3, #32
 8004466:	2b00      	cmp	r3, #0
 8004468:	d009      	beq.n	800447e <HAL_UART_IRQHandler+0x66>
 800446a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	2b00      	cmp	r3, #0
 8004474:	d003      	beq.n	800447e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 fbc2 	bl	8004c00 <UART_Receive_IT>
      return;
 800447c:	e25b      	b.n	8004936 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800447e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004482:	2b00      	cmp	r3, #0
 8004484:	f000 80de 	beq.w	8004644 <HAL_UART_IRQHandler+0x22c>
 8004488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800448c:	f003 0301 	and.w	r3, r3, #1
 8004490:	2b00      	cmp	r3, #0
 8004492:	d106      	bne.n	80044a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004498:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800449c:	2b00      	cmp	r3, #0
 800449e:	f000 80d1 	beq.w	8004644 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80044a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00b      	beq.n	80044c6 <HAL_UART_IRQHandler+0xae>
 80044ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d005      	beq.n	80044c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044be:	f043 0201 	orr.w	r2, r3, #1
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80044c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044ca:	f003 0304 	and.w	r3, r3, #4
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00b      	beq.n	80044ea <HAL_UART_IRQHandler+0xd2>
 80044d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d005      	beq.n	80044ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e2:	f043 0202 	orr.w	r2, r3, #2
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80044ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00b      	beq.n	800450e <HAL_UART_IRQHandler+0xf6>
 80044f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80044fa:	f003 0301 	and.w	r3, r3, #1
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d005      	beq.n	800450e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004506:	f043 0204 	orr.w	r2, r3, #4
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800450e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004512:	f003 0308 	and.w	r3, r3, #8
 8004516:	2b00      	cmp	r3, #0
 8004518:	d011      	beq.n	800453e <HAL_UART_IRQHandler+0x126>
 800451a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800451e:	f003 0320 	and.w	r3, r3, #32
 8004522:	2b00      	cmp	r3, #0
 8004524:	d105      	bne.n	8004532 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004526:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800452a:	f003 0301 	and.w	r3, r3, #1
 800452e:	2b00      	cmp	r3, #0
 8004530:	d005      	beq.n	800453e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004536:	f043 0208 	orr.w	r2, r3, #8
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004542:	2b00      	cmp	r3, #0
 8004544:	f000 81f2 	beq.w	800492c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004548:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800454c:	f003 0320 	and.w	r3, r3, #32
 8004550:	2b00      	cmp	r3, #0
 8004552:	d008      	beq.n	8004566 <HAL_UART_IRQHandler+0x14e>
 8004554:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004558:	f003 0320 	and.w	r3, r3, #32
 800455c:	2b00      	cmp	r3, #0
 800455e:	d002      	beq.n	8004566 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 fb4d 	bl	8004c00 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	695b      	ldr	r3, [r3, #20]
 800456c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004570:	2b40      	cmp	r3, #64	; 0x40
 8004572:	bf0c      	ite	eq
 8004574:	2301      	moveq	r3, #1
 8004576:	2300      	movne	r3, #0
 8004578:	b2db      	uxtb	r3, r3
 800457a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004582:	f003 0308 	and.w	r3, r3, #8
 8004586:	2b00      	cmp	r3, #0
 8004588:	d103      	bne.n	8004592 <HAL_UART_IRQHandler+0x17a>
 800458a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800458e:	2b00      	cmp	r3, #0
 8004590:	d04f      	beq.n	8004632 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fa55 	bl	8004a42 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a2:	2b40      	cmp	r3, #64	; 0x40
 80045a4:	d141      	bne.n	800462a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	3314      	adds	r3, #20
 80045ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80045b4:	e853 3f00 	ldrex	r3, [r3]
 80045b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80045bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80045c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	3314      	adds	r3, #20
 80045ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80045d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80045d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80045de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80045e2:	e841 2300 	strex	r3, r2, [r1]
 80045e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80045ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1d9      	bne.n	80045a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d013      	beq.n	8004622 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045fe:	4a7e      	ldr	r2, [pc, #504]	; (80047f8 <HAL_UART_IRQHandler+0x3e0>)
 8004600:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004606:	4618      	mov	r0, r3
 8004608:	f7fe f972 	bl	80028f0 <HAL_DMA_Abort_IT>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d016      	beq.n	8004640 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004616:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800461c:	4610      	mov	r0, r2
 800461e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004620:	e00e      	b.n	8004640 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f99e 	bl	8004964 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004628:	e00a      	b.n	8004640 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 f99a 	bl	8004964 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004630:	e006      	b.n	8004640 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 f996 	bl	8004964 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800463e:	e175      	b.n	800492c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004640:	bf00      	nop
    return;
 8004642:	e173      	b.n	800492c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004648:	2b01      	cmp	r3, #1
 800464a:	f040 814f 	bne.w	80048ec <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800464e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004652:	f003 0310 	and.w	r3, r3, #16
 8004656:	2b00      	cmp	r3, #0
 8004658:	f000 8148 	beq.w	80048ec <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800465c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004660:	f003 0310 	and.w	r3, r3, #16
 8004664:	2b00      	cmp	r3, #0
 8004666:	f000 8141 	beq.w	80048ec <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800466a:	2300      	movs	r3, #0
 800466c:	60bb      	str	r3, [r7, #8]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	60bb      	str	r3, [r7, #8]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	60bb      	str	r3, [r7, #8]
 800467e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800468a:	2b40      	cmp	r3, #64	; 0x40
 800468c:	f040 80b6 	bne.w	80047fc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800469c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	f000 8145 	beq.w	8004930 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80046aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80046ae:	429a      	cmp	r2, r3
 80046b0:	f080 813e 	bcs.w	8004930 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80046ba:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046c6:	f000 8088 	beq.w	80047da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	330c      	adds	r3, #12
 80046d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80046d8:	e853 3f00 	ldrex	r3, [r3]
 80046dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80046e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80046e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	330c      	adds	r3, #12
 80046f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80046f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80046fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004702:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004706:	e841 2300 	strex	r3, r2, [r1]
 800470a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800470e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1d9      	bne.n	80046ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	3314      	adds	r3, #20
 800471c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800471e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004720:	e853 3f00 	ldrex	r3, [r3]
 8004724:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004726:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004728:	f023 0301 	bic.w	r3, r3, #1
 800472c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	3314      	adds	r3, #20
 8004736:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800473a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800473e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004740:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004742:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004746:	e841 2300 	strex	r3, r2, [r1]
 800474a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800474c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1e1      	bne.n	8004716 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	3314      	adds	r3, #20
 8004758:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800475c:	e853 3f00 	ldrex	r3, [r3]
 8004760:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004762:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004764:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004768:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	3314      	adds	r3, #20
 8004772:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004776:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004778:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800477a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800477c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800477e:	e841 2300 	strex	r3, r2, [r1]
 8004782:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004784:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1e3      	bne.n	8004752 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2220      	movs	r2, #32
 800478e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	330c      	adds	r3, #12
 800479e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047a2:	e853 3f00 	ldrex	r3, [r3]
 80047a6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80047a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047aa:	f023 0310 	bic.w	r3, r3, #16
 80047ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	330c      	adds	r3, #12
 80047b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80047bc:	65ba      	str	r2, [r7, #88]	; 0x58
 80047be:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80047c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80047c4:	e841 2300 	strex	r3, r2, [r1]
 80047c8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80047ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1e3      	bne.n	8004798 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7fe f81b 	bl	8002810 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2202      	movs	r2, #2
 80047de:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	4619      	mov	r1, r3
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f000 f8c1 	bl	8004978 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80047f6:	e09b      	b.n	8004930 <HAL_UART_IRQHandler+0x518>
 80047f8:	08004b09 	.word	0x08004b09
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004804:	b29b      	uxth	r3, r3
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004810:	b29b      	uxth	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	f000 808e 	beq.w	8004934 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004818:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800481c:	2b00      	cmp	r3, #0
 800481e:	f000 8089 	beq.w	8004934 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	330c      	adds	r3, #12
 8004828:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800482a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800482c:	e853 3f00 	ldrex	r3, [r3]
 8004830:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004834:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004838:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	330c      	adds	r3, #12
 8004842:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004846:	647a      	str	r2, [r7, #68]	; 0x44
 8004848:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800484c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800484e:	e841 2300 	strex	r3, r2, [r1]
 8004852:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004854:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1e3      	bne.n	8004822 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	3314      	adds	r3, #20
 8004860:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004864:	e853 3f00 	ldrex	r3, [r3]
 8004868:	623b      	str	r3, [r7, #32]
   return(result);
 800486a:	6a3b      	ldr	r3, [r7, #32]
 800486c:	f023 0301 	bic.w	r3, r3, #1
 8004870:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	3314      	adds	r3, #20
 800487a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800487e:	633a      	str	r2, [r7, #48]	; 0x30
 8004880:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004882:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004884:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004886:	e841 2300 	strex	r3, r2, [r1]
 800488a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800488c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1e3      	bne.n	800485a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2220      	movs	r2, #32
 8004896:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	330c      	adds	r3, #12
 80048a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	e853 3f00 	ldrex	r3, [r3]
 80048ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f023 0310 	bic.w	r3, r3, #16
 80048b6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	330c      	adds	r3, #12
 80048c0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80048c4:	61fa      	str	r2, [r7, #28]
 80048c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c8:	69b9      	ldr	r1, [r7, #24]
 80048ca:	69fa      	ldr	r2, [r7, #28]
 80048cc:	e841 2300 	strex	r3, r2, [r1]
 80048d0:	617b      	str	r3, [r7, #20]
   return(result);
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d1e3      	bne.n	80048a0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2202      	movs	r2, #2
 80048dc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80048de:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80048e2:	4619      	mov	r1, r3
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f000 f847 	bl	8004978 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80048ea:	e023      	b.n	8004934 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80048ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d009      	beq.n	800490c <HAL_UART_IRQHandler+0x4f4>
 80048f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004900:	2b00      	cmp	r3, #0
 8004902:	d003      	beq.n	800490c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 f913 	bl	8004b30 <UART_Transmit_IT>
    return;
 800490a:	e014      	b.n	8004936 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800490c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00e      	beq.n	8004936 <HAL_UART_IRQHandler+0x51e>
 8004918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800491c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004920:	2b00      	cmp	r3, #0
 8004922:	d008      	beq.n	8004936 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f000 f953 	bl	8004bd0 <UART_EndTransmit_IT>
    return;
 800492a:	e004      	b.n	8004936 <HAL_UART_IRQHandler+0x51e>
    return;
 800492c:	bf00      	nop
 800492e:	e002      	b.n	8004936 <HAL_UART_IRQHandler+0x51e>
      return;
 8004930:	bf00      	nop
 8004932:	e000      	b.n	8004936 <HAL_UART_IRQHandler+0x51e>
      return;
 8004934:	bf00      	nop
  }
}
 8004936:	37e8      	adds	r7, #232	; 0xe8
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004944:	bf00      	nop
 8004946:	370c      	adds	r7, #12
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr

08004950 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004958:	bf00      	nop
 800495a:	370c      	adds	r7, #12
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr

08004964 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800496c:	bf00      	nop
 800496e:	370c      	adds	r7, #12
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr

08004978 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	460b      	mov	r3, r1
 8004982:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004984:	bf00      	nop
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b086      	sub	sp, #24
 8004994:	af00      	add	r7, sp, #0
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	603b      	str	r3, [r7, #0]
 800499c:	4613      	mov	r3, r2
 800499e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049a0:	e03b      	b.n	8004a1a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049a2:	6a3b      	ldr	r3, [r7, #32]
 80049a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a8:	d037      	beq.n	8004a1a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049aa:	f7fd fa95 	bl	8001ed8 <HAL_GetTick>
 80049ae:	4602      	mov	r2, r0
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	1ad3      	subs	r3, r2, r3
 80049b4:	6a3a      	ldr	r2, [r7, #32]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d302      	bcc.n	80049c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80049ba:	6a3b      	ldr	r3, [r7, #32]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d101      	bne.n	80049c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e03a      	b.n	8004a3a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	f003 0304 	and.w	r3, r3, #4
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d023      	beq.n	8004a1a <UART_WaitOnFlagUntilTimeout+0x8a>
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	2b80      	cmp	r3, #128	; 0x80
 80049d6:	d020      	beq.n	8004a1a <UART_WaitOnFlagUntilTimeout+0x8a>
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	2b40      	cmp	r3, #64	; 0x40
 80049dc:	d01d      	beq.n	8004a1a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0308 	and.w	r3, r3, #8
 80049e8:	2b08      	cmp	r3, #8
 80049ea:	d116      	bne.n	8004a1a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80049ec:	2300      	movs	r3, #0
 80049ee:	617b      	str	r3, [r7, #20]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	617b      	str	r3, [r7, #20]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	617b      	str	r3, [r7, #20]
 8004a00:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a02:	68f8      	ldr	r0, [r7, #12]
 8004a04:	f000 f81d 	bl	8004a42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2208      	movs	r2, #8
 8004a0c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e00f      	b.n	8004a3a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	4013      	ands	r3, r2
 8004a24:	68ba      	ldr	r2, [r7, #8]
 8004a26:	429a      	cmp	r2, r3
 8004a28:	bf0c      	ite	eq
 8004a2a:	2301      	moveq	r3, #1
 8004a2c:	2300      	movne	r3, #0
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	461a      	mov	r2, r3
 8004a32:	79fb      	ldrb	r3, [r7, #7]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d0b4      	beq.n	80049a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3718      	adds	r7, #24
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a42:	b480      	push	{r7}
 8004a44:	b095      	sub	sp, #84	; 0x54
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	330c      	adds	r3, #12
 8004a50:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a54:	e853 3f00 	ldrex	r3, [r3]
 8004a58:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a5c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a60:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	330c      	adds	r3, #12
 8004a68:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a6a:	643a      	str	r2, [r7, #64]	; 0x40
 8004a6c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a6e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004a70:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a72:	e841 2300 	strex	r3, r2, [r1]
 8004a76:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d1e5      	bne.n	8004a4a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	3314      	adds	r3, #20
 8004a84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a86:	6a3b      	ldr	r3, [r7, #32]
 8004a88:	e853 3f00 	ldrex	r3, [r3]
 8004a8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	f023 0301 	bic.w	r3, r3, #1
 8004a94:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	3314      	adds	r3, #20
 8004a9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a9e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004aa0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004aa4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004aa6:	e841 2300 	strex	r3, r2, [r1]
 8004aaa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1e5      	bne.n	8004a7e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d119      	bne.n	8004aee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	330c      	adds	r3, #12
 8004ac0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	e853 3f00 	ldrex	r3, [r3]
 8004ac8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	f023 0310 	bic.w	r3, r3, #16
 8004ad0:	647b      	str	r3, [r7, #68]	; 0x44
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	330c      	adds	r3, #12
 8004ad8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ada:	61ba      	str	r2, [r7, #24]
 8004adc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ade:	6979      	ldr	r1, [r7, #20]
 8004ae0:	69ba      	ldr	r2, [r7, #24]
 8004ae2:	e841 2300 	strex	r3, r2, [r1]
 8004ae6:	613b      	str	r3, [r7, #16]
   return(result);
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1e5      	bne.n	8004aba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2220      	movs	r2, #32
 8004af2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004afc:	bf00      	nop
 8004afe:	3754      	adds	r7, #84	; 0x54
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b14:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f7ff ff1e 	bl	8004964 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b28:	bf00      	nop
 8004b2a:	3710      	adds	r7, #16
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b085      	sub	sp, #20
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	2b21      	cmp	r3, #33	; 0x21
 8004b42:	d13e      	bne.n	8004bc2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b4c:	d114      	bne.n	8004b78 <UART_Transmit_IT+0x48>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d110      	bne.n	8004b78 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a1b      	ldr	r3, [r3, #32]
 8004b5a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	881b      	ldrh	r3, [r3, #0]
 8004b60:	461a      	mov	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b6a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a1b      	ldr	r3, [r3, #32]
 8004b70:	1c9a      	adds	r2, r3, #2
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	621a      	str	r2, [r3, #32]
 8004b76:	e008      	b.n	8004b8a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	1c59      	adds	r1, r3, #1
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	6211      	str	r1, [r2, #32]
 8004b82:	781a      	ldrb	r2, [r3, #0]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	3b01      	subs	r3, #1
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	4619      	mov	r1, r3
 8004b98:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10f      	bne.n	8004bbe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68da      	ldr	r2, [r3, #12]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bac:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68da      	ldr	r2, [r3, #12]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bbc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	e000      	b.n	8004bc4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004bc2:	2302      	movs	r3, #2
  }
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3714      	adds	r7, #20
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68da      	ldr	r2, [r3, #12]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004be6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2220      	movs	r2, #32
 8004bec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f7ff fea3 	bl	800493c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3708      	adds	r7, #8
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b08c      	sub	sp, #48	; 0x30
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	2b22      	cmp	r3, #34	; 0x22
 8004c12:	f040 80ae 	bne.w	8004d72 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c1e:	d117      	bne.n	8004c50 <UART_Receive_IT+0x50>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	691b      	ldr	r3, [r3, #16]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d113      	bne.n	8004c50 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c30:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c42:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c48:	1c9a      	adds	r2, r3, #2
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	629a      	str	r2, [r3, #40]	; 0x28
 8004c4e:	e026      	b.n	8004c9e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c54:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004c56:	2300      	movs	r3, #0
 8004c58:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c62:	d007      	beq.n	8004c74 <UART_Receive_IT+0x74>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d10a      	bne.n	8004c82 <UART_Receive_IT+0x82>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d106      	bne.n	8004c82 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	b2da      	uxtb	r2, r3
 8004c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c7e:	701a      	strb	r2, [r3, #0]
 8004c80:	e008      	b.n	8004c94 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c8e:	b2da      	uxtb	r2, r3
 8004c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c92:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c98:	1c5a      	adds	r2, r3, #1
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	4619      	mov	r1, r3
 8004cac:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d15d      	bne.n	8004d6e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68da      	ldr	r2, [r3, #12]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f022 0220 	bic.w	r2, r2, #32
 8004cc0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	68da      	ldr	r2, [r3, #12]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004cd0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	695a      	ldr	r2, [r3, #20]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 0201 	bic.w	r2, r2, #1
 8004ce0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2220      	movs	r2, #32
 8004ce6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d135      	bne.n	8004d64 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	330c      	adds	r3, #12
 8004d04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	e853 3f00 	ldrex	r3, [r3]
 8004d0c:	613b      	str	r3, [r7, #16]
   return(result);
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	f023 0310 	bic.w	r3, r3, #16
 8004d14:	627b      	str	r3, [r7, #36]	; 0x24
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	330c      	adds	r3, #12
 8004d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d1e:	623a      	str	r2, [r7, #32]
 8004d20:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d22:	69f9      	ldr	r1, [r7, #28]
 8004d24:	6a3a      	ldr	r2, [r7, #32]
 8004d26:	e841 2300 	strex	r3, r2, [r1]
 8004d2a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1e5      	bne.n	8004cfe <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0310 	and.w	r3, r3, #16
 8004d3c:	2b10      	cmp	r3, #16
 8004d3e:	d10a      	bne.n	8004d56 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d40:	2300      	movs	r3, #0
 8004d42:	60fb      	str	r3, [r7, #12]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	60fb      	str	r3, [r7, #12]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f7ff fe0b 	bl	8004978 <HAL_UARTEx_RxEventCallback>
 8004d62:	e002      	b.n	8004d6a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f7ff fdf3 	bl	8004950 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	e002      	b.n	8004d74 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	e000      	b.n	8004d74 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004d72:	2302      	movs	r3, #2
  }
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3730      	adds	r7, #48	; 0x30
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d80:	b0c0      	sub	sp, #256	; 0x100
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	691b      	ldr	r3, [r3, #16]
 8004d90:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d98:	68d9      	ldr	r1, [r3, #12]
 8004d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	ea40 0301 	orr.w	r3, r0, r1
 8004da4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004daa:	689a      	ldr	r2, [r3, #8]
 8004dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004db0:	691b      	ldr	r3, [r3, #16]
 8004db2:	431a      	orrs	r2, r3
 8004db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004db8:	695b      	ldr	r3, [r3, #20]
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dc0:	69db      	ldr	r3, [r3, #28]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004dd4:	f021 010c 	bic.w	r1, r1, #12
 8004dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004de2:	430b      	orrs	r3, r1
 8004de4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004df6:	6999      	ldr	r1, [r3, #24]
 8004df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	ea40 0301 	orr.w	r3, r0, r1
 8004e02:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	4b8f      	ldr	r3, [pc, #572]	; (8005048 <UART_SetConfig+0x2cc>)
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d005      	beq.n	8004e1c <UART_SetConfig+0xa0>
 8004e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	4b8d      	ldr	r3, [pc, #564]	; (800504c <UART_SetConfig+0x2d0>)
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d104      	bne.n	8004e26 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e1c:	f7fe fb84 	bl	8003528 <HAL_RCC_GetPCLK2Freq>
 8004e20:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004e24:	e003      	b.n	8004e2e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e26:	f7fe fb6b 	bl	8003500 <HAL_RCC_GetPCLK1Freq>
 8004e2a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e32:	69db      	ldr	r3, [r3, #28]
 8004e34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e38:	f040 810c 	bne.w	8005054 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e40:	2200      	movs	r2, #0
 8004e42:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004e46:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004e4a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004e4e:	4622      	mov	r2, r4
 8004e50:	462b      	mov	r3, r5
 8004e52:	1891      	adds	r1, r2, r2
 8004e54:	65b9      	str	r1, [r7, #88]	; 0x58
 8004e56:	415b      	adcs	r3, r3
 8004e58:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e5a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004e5e:	4621      	mov	r1, r4
 8004e60:	eb12 0801 	adds.w	r8, r2, r1
 8004e64:	4629      	mov	r1, r5
 8004e66:	eb43 0901 	adc.w	r9, r3, r1
 8004e6a:	f04f 0200 	mov.w	r2, #0
 8004e6e:	f04f 0300 	mov.w	r3, #0
 8004e72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e7e:	4690      	mov	r8, r2
 8004e80:	4699      	mov	r9, r3
 8004e82:	4623      	mov	r3, r4
 8004e84:	eb18 0303 	adds.w	r3, r8, r3
 8004e88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004e8c:	462b      	mov	r3, r5
 8004e8e:	eb49 0303 	adc.w	r3, r9, r3
 8004e92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004ea2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004ea6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004eaa:	460b      	mov	r3, r1
 8004eac:	18db      	adds	r3, r3, r3
 8004eae:	653b      	str	r3, [r7, #80]	; 0x50
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	eb42 0303 	adc.w	r3, r2, r3
 8004eb6:	657b      	str	r3, [r7, #84]	; 0x54
 8004eb8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004ebc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004ec0:	f7fb feca 	bl	8000c58 <__aeabi_uldivmod>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	4b61      	ldr	r3, [pc, #388]	; (8005050 <UART_SetConfig+0x2d4>)
 8004eca:	fba3 2302 	umull	r2, r3, r3, r2
 8004ece:	095b      	lsrs	r3, r3, #5
 8004ed0:	011c      	lsls	r4, r3, #4
 8004ed2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004edc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004ee0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004ee4:	4642      	mov	r2, r8
 8004ee6:	464b      	mov	r3, r9
 8004ee8:	1891      	adds	r1, r2, r2
 8004eea:	64b9      	str	r1, [r7, #72]	; 0x48
 8004eec:	415b      	adcs	r3, r3
 8004eee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ef0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004ef4:	4641      	mov	r1, r8
 8004ef6:	eb12 0a01 	adds.w	sl, r2, r1
 8004efa:	4649      	mov	r1, r9
 8004efc:	eb43 0b01 	adc.w	fp, r3, r1
 8004f00:	f04f 0200 	mov.w	r2, #0
 8004f04:	f04f 0300 	mov.w	r3, #0
 8004f08:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f0c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f14:	4692      	mov	sl, r2
 8004f16:	469b      	mov	fp, r3
 8004f18:	4643      	mov	r3, r8
 8004f1a:	eb1a 0303 	adds.w	r3, sl, r3
 8004f1e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004f22:	464b      	mov	r3, r9
 8004f24:	eb4b 0303 	adc.w	r3, fp, r3
 8004f28:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004f38:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004f3c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004f40:	460b      	mov	r3, r1
 8004f42:	18db      	adds	r3, r3, r3
 8004f44:	643b      	str	r3, [r7, #64]	; 0x40
 8004f46:	4613      	mov	r3, r2
 8004f48:	eb42 0303 	adc.w	r3, r2, r3
 8004f4c:	647b      	str	r3, [r7, #68]	; 0x44
 8004f4e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004f52:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004f56:	f7fb fe7f 	bl	8000c58 <__aeabi_uldivmod>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	4611      	mov	r1, r2
 8004f60:	4b3b      	ldr	r3, [pc, #236]	; (8005050 <UART_SetConfig+0x2d4>)
 8004f62:	fba3 2301 	umull	r2, r3, r3, r1
 8004f66:	095b      	lsrs	r3, r3, #5
 8004f68:	2264      	movs	r2, #100	; 0x64
 8004f6a:	fb02 f303 	mul.w	r3, r2, r3
 8004f6e:	1acb      	subs	r3, r1, r3
 8004f70:	00db      	lsls	r3, r3, #3
 8004f72:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004f76:	4b36      	ldr	r3, [pc, #216]	; (8005050 <UART_SetConfig+0x2d4>)
 8004f78:	fba3 2302 	umull	r2, r3, r3, r2
 8004f7c:	095b      	lsrs	r3, r3, #5
 8004f7e:	005b      	lsls	r3, r3, #1
 8004f80:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004f84:	441c      	add	r4, r3
 8004f86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004f90:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004f94:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004f98:	4642      	mov	r2, r8
 8004f9a:	464b      	mov	r3, r9
 8004f9c:	1891      	adds	r1, r2, r2
 8004f9e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004fa0:	415b      	adcs	r3, r3
 8004fa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004fa4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004fa8:	4641      	mov	r1, r8
 8004faa:	1851      	adds	r1, r2, r1
 8004fac:	6339      	str	r1, [r7, #48]	; 0x30
 8004fae:	4649      	mov	r1, r9
 8004fb0:	414b      	adcs	r3, r1
 8004fb2:	637b      	str	r3, [r7, #52]	; 0x34
 8004fb4:	f04f 0200 	mov.w	r2, #0
 8004fb8:	f04f 0300 	mov.w	r3, #0
 8004fbc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004fc0:	4659      	mov	r1, fp
 8004fc2:	00cb      	lsls	r3, r1, #3
 8004fc4:	4651      	mov	r1, sl
 8004fc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fca:	4651      	mov	r1, sl
 8004fcc:	00ca      	lsls	r2, r1, #3
 8004fce:	4610      	mov	r0, r2
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	4642      	mov	r2, r8
 8004fd6:	189b      	adds	r3, r3, r2
 8004fd8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004fdc:	464b      	mov	r3, r9
 8004fde:	460a      	mov	r2, r1
 8004fe0:	eb42 0303 	adc.w	r3, r2, r3
 8004fe4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004ff4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004ff8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	18db      	adds	r3, r3, r3
 8005000:	62bb      	str	r3, [r7, #40]	; 0x28
 8005002:	4613      	mov	r3, r2
 8005004:	eb42 0303 	adc.w	r3, r2, r3
 8005008:	62fb      	str	r3, [r7, #44]	; 0x2c
 800500a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800500e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005012:	f7fb fe21 	bl	8000c58 <__aeabi_uldivmod>
 8005016:	4602      	mov	r2, r0
 8005018:	460b      	mov	r3, r1
 800501a:	4b0d      	ldr	r3, [pc, #52]	; (8005050 <UART_SetConfig+0x2d4>)
 800501c:	fba3 1302 	umull	r1, r3, r3, r2
 8005020:	095b      	lsrs	r3, r3, #5
 8005022:	2164      	movs	r1, #100	; 0x64
 8005024:	fb01 f303 	mul.w	r3, r1, r3
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	00db      	lsls	r3, r3, #3
 800502c:	3332      	adds	r3, #50	; 0x32
 800502e:	4a08      	ldr	r2, [pc, #32]	; (8005050 <UART_SetConfig+0x2d4>)
 8005030:	fba2 2303 	umull	r2, r3, r2, r3
 8005034:	095b      	lsrs	r3, r3, #5
 8005036:	f003 0207 	and.w	r2, r3, #7
 800503a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4422      	add	r2, r4
 8005042:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005044:	e106      	b.n	8005254 <UART_SetConfig+0x4d8>
 8005046:	bf00      	nop
 8005048:	40011000 	.word	0x40011000
 800504c:	40011400 	.word	0x40011400
 8005050:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005054:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005058:	2200      	movs	r2, #0
 800505a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800505e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005062:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005066:	4642      	mov	r2, r8
 8005068:	464b      	mov	r3, r9
 800506a:	1891      	adds	r1, r2, r2
 800506c:	6239      	str	r1, [r7, #32]
 800506e:	415b      	adcs	r3, r3
 8005070:	627b      	str	r3, [r7, #36]	; 0x24
 8005072:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005076:	4641      	mov	r1, r8
 8005078:	1854      	adds	r4, r2, r1
 800507a:	4649      	mov	r1, r9
 800507c:	eb43 0501 	adc.w	r5, r3, r1
 8005080:	f04f 0200 	mov.w	r2, #0
 8005084:	f04f 0300 	mov.w	r3, #0
 8005088:	00eb      	lsls	r3, r5, #3
 800508a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800508e:	00e2      	lsls	r2, r4, #3
 8005090:	4614      	mov	r4, r2
 8005092:	461d      	mov	r5, r3
 8005094:	4643      	mov	r3, r8
 8005096:	18e3      	adds	r3, r4, r3
 8005098:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800509c:	464b      	mov	r3, r9
 800509e:	eb45 0303 	adc.w	r3, r5, r3
 80050a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80050a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80050b2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80050b6:	f04f 0200 	mov.w	r2, #0
 80050ba:	f04f 0300 	mov.w	r3, #0
 80050be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80050c2:	4629      	mov	r1, r5
 80050c4:	008b      	lsls	r3, r1, #2
 80050c6:	4621      	mov	r1, r4
 80050c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050cc:	4621      	mov	r1, r4
 80050ce:	008a      	lsls	r2, r1, #2
 80050d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80050d4:	f7fb fdc0 	bl	8000c58 <__aeabi_uldivmod>
 80050d8:	4602      	mov	r2, r0
 80050da:	460b      	mov	r3, r1
 80050dc:	4b60      	ldr	r3, [pc, #384]	; (8005260 <UART_SetConfig+0x4e4>)
 80050de:	fba3 2302 	umull	r2, r3, r3, r2
 80050e2:	095b      	lsrs	r3, r3, #5
 80050e4:	011c      	lsls	r4, r3, #4
 80050e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050ea:	2200      	movs	r2, #0
 80050ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80050f0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80050f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80050f8:	4642      	mov	r2, r8
 80050fa:	464b      	mov	r3, r9
 80050fc:	1891      	adds	r1, r2, r2
 80050fe:	61b9      	str	r1, [r7, #24]
 8005100:	415b      	adcs	r3, r3
 8005102:	61fb      	str	r3, [r7, #28]
 8005104:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005108:	4641      	mov	r1, r8
 800510a:	1851      	adds	r1, r2, r1
 800510c:	6139      	str	r1, [r7, #16]
 800510e:	4649      	mov	r1, r9
 8005110:	414b      	adcs	r3, r1
 8005112:	617b      	str	r3, [r7, #20]
 8005114:	f04f 0200 	mov.w	r2, #0
 8005118:	f04f 0300 	mov.w	r3, #0
 800511c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005120:	4659      	mov	r1, fp
 8005122:	00cb      	lsls	r3, r1, #3
 8005124:	4651      	mov	r1, sl
 8005126:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800512a:	4651      	mov	r1, sl
 800512c:	00ca      	lsls	r2, r1, #3
 800512e:	4610      	mov	r0, r2
 8005130:	4619      	mov	r1, r3
 8005132:	4603      	mov	r3, r0
 8005134:	4642      	mov	r2, r8
 8005136:	189b      	adds	r3, r3, r2
 8005138:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800513c:	464b      	mov	r3, r9
 800513e:	460a      	mov	r2, r1
 8005140:	eb42 0303 	adc.w	r3, r2, r3
 8005144:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	67bb      	str	r3, [r7, #120]	; 0x78
 8005152:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005154:	f04f 0200 	mov.w	r2, #0
 8005158:	f04f 0300 	mov.w	r3, #0
 800515c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005160:	4649      	mov	r1, r9
 8005162:	008b      	lsls	r3, r1, #2
 8005164:	4641      	mov	r1, r8
 8005166:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800516a:	4641      	mov	r1, r8
 800516c:	008a      	lsls	r2, r1, #2
 800516e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005172:	f7fb fd71 	bl	8000c58 <__aeabi_uldivmod>
 8005176:	4602      	mov	r2, r0
 8005178:	460b      	mov	r3, r1
 800517a:	4611      	mov	r1, r2
 800517c:	4b38      	ldr	r3, [pc, #224]	; (8005260 <UART_SetConfig+0x4e4>)
 800517e:	fba3 2301 	umull	r2, r3, r3, r1
 8005182:	095b      	lsrs	r3, r3, #5
 8005184:	2264      	movs	r2, #100	; 0x64
 8005186:	fb02 f303 	mul.w	r3, r2, r3
 800518a:	1acb      	subs	r3, r1, r3
 800518c:	011b      	lsls	r3, r3, #4
 800518e:	3332      	adds	r3, #50	; 0x32
 8005190:	4a33      	ldr	r2, [pc, #204]	; (8005260 <UART_SetConfig+0x4e4>)
 8005192:	fba2 2303 	umull	r2, r3, r2, r3
 8005196:	095b      	lsrs	r3, r3, #5
 8005198:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800519c:	441c      	add	r4, r3
 800519e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051a2:	2200      	movs	r2, #0
 80051a4:	673b      	str	r3, [r7, #112]	; 0x70
 80051a6:	677a      	str	r2, [r7, #116]	; 0x74
 80051a8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80051ac:	4642      	mov	r2, r8
 80051ae:	464b      	mov	r3, r9
 80051b0:	1891      	adds	r1, r2, r2
 80051b2:	60b9      	str	r1, [r7, #8]
 80051b4:	415b      	adcs	r3, r3
 80051b6:	60fb      	str	r3, [r7, #12]
 80051b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051bc:	4641      	mov	r1, r8
 80051be:	1851      	adds	r1, r2, r1
 80051c0:	6039      	str	r1, [r7, #0]
 80051c2:	4649      	mov	r1, r9
 80051c4:	414b      	adcs	r3, r1
 80051c6:	607b      	str	r3, [r7, #4]
 80051c8:	f04f 0200 	mov.w	r2, #0
 80051cc:	f04f 0300 	mov.w	r3, #0
 80051d0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80051d4:	4659      	mov	r1, fp
 80051d6:	00cb      	lsls	r3, r1, #3
 80051d8:	4651      	mov	r1, sl
 80051da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051de:	4651      	mov	r1, sl
 80051e0:	00ca      	lsls	r2, r1, #3
 80051e2:	4610      	mov	r0, r2
 80051e4:	4619      	mov	r1, r3
 80051e6:	4603      	mov	r3, r0
 80051e8:	4642      	mov	r2, r8
 80051ea:	189b      	adds	r3, r3, r2
 80051ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80051ee:	464b      	mov	r3, r9
 80051f0:	460a      	mov	r2, r1
 80051f2:	eb42 0303 	adc.w	r3, r2, r3
 80051f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80051f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	663b      	str	r3, [r7, #96]	; 0x60
 8005202:	667a      	str	r2, [r7, #100]	; 0x64
 8005204:	f04f 0200 	mov.w	r2, #0
 8005208:	f04f 0300 	mov.w	r3, #0
 800520c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005210:	4649      	mov	r1, r9
 8005212:	008b      	lsls	r3, r1, #2
 8005214:	4641      	mov	r1, r8
 8005216:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800521a:	4641      	mov	r1, r8
 800521c:	008a      	lsls	r2, r1, #2
 800521e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005222:	f7fb fd19 	bl	8000c58 <__aeabi_uldivmod>
 8005226:	4602      	mov	r2, r0
 8005228:	460b      	mov	r3, r1
 800522a:	4b0d      	ldr	r3, [pc, #52]	; (8005260 <UART_SetConfig+0x4e4>)
 800522c:	fba3 1302 	umull	r1, r3, r3, r2
 8005230:	095b      	lsrs	r3, r3, #5
 8005232:	2164      	movs	r1, #100	; 0x64
 8005234:	fb01 f303 	mul.w	r3, r1, r3
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	011b      	lsls	r3, r3, #4
 800523c:	3332      	adds	r3, #50	; 0x32
 800523e:	4a08      	ldr	r2, [pc, #32]	; (8005260 <UART_SetConfig+0x4e4>)
 8005240:	fba2 2303 	umull	r2, r3, r2, r3
 8005244:	095b      	lsrs	r3, r3, #5
 8005246:	f003 020f 	and.w	r2, r3, #15
 800524a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4422      	add	r2, r4
 8005252:	609a      	str	r2, [r3, #8]
}
 8005254:	bf00      	nop
 8005256:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800525a:	46bd      	mov	sp, r7
 800525c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005260:	51eb851f 	.word	0x51eb851f

08005264 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	4603      	mov	r3, r0
 800526c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800526e:	2300      	movs	r3, #0
 8005270:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005272:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005276:	2b84      	cmp	r3, #132	; 0x84
 8005278:	d005      	beq.n	8005286 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800527a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	4413      	add	r3, r2
 8005282:	3303      	adds	r3, #3
 8005284:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005286:	68fb      	ldr	r3, [r7, #12]
}
 8005288:	4618      	mov	r0, r3
 800528a:	3714      	adds	r7, #20
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr

08005294 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005298:	f000 faf6 	bl	8005888 <vTaskStartScheduler>
  
  return osOK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80052a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052a4:	b089      	sub	sp, #36	; 0x24
 80052a6:	af04      	add	r7, sp, #16
 80052a8:	6078      	str	r0, [r7, #4]
 80052aa:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	695b      	ldr	r3, [r3, #20]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d020      	beq.n	80052f6 <osThreadCreate+0x54>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	699b      	ldr	r3, [r3, #24]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d01c      	beq.n	80052f6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	685c      	ldr	r4, [r3, #4]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	691e      	ldr	r6, [r3, #16]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7ff ffc8 	bl	8005264 <makeFreeRtosPriority>
 80052d4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052de:	9202      	str	r2, [sp, #8]
 80052e0:	9301      	str	r3, [sp, #4]
 80052e2:	9100      	str	r1, [sp, #0]
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	4632      	mov	r2, r6
 80052e8:	4629      	mov	r1, r5
 80052ea:	4620      	mov	r0, r4
 80052ec:	f000 f8ed 	bl	80054ca <xTaskCreateStatic>
 80052f0:	4603      	mov	r3, r0
 80052f2:	60fb      	str	r3, [r7, #12]
 80052f4:	e01c      	b.n	8005330 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	685c      	ldr	r4, [r3, #4]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005302:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800530a:	4618      	mov	r0, r3
 800530c:	f7ff ffaa 	bl	8005264 <makeFreeRtosPriority>
 8005310:	4602      	mov	r2, r0
 8005312:	f107 030c 	add.w	r3, r7, #12
 8005316:	9301      	str	r3, [sp, #4]
 8005318:	9200      	str	r2, [sp, #0]
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	4632      	mov	r2, r6
 800531e:	4629      	mov	r1, r5
 8005320:	4620      	mov	r0, r4
 8005322:	f000 f92f 	bl	8005584 <xTaskCreate>
 8005326:	4603      	mov	r3, r0
 8005328:	2b01      	cmp	r3, #1
 800532a:	d001      	beq.n	8005330 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800532c:	2300      	movs	r3, #0
 800532e:	e000      	b.n	8005332 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005330:	68fb      	ldr	r3, [r7, #12]
}
 8005332:	4618      	mov	r0, r3
 8005334:	3714      	adds	r7, #20
 8005336:	46bd      	mov	sp, r7
 8005338:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800533a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800533a:	b580      	push	{r7, lr}
 800533c:	b084      	sub	sp, #16
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d001      	beq.n	8005350 <osDelay+0x16>
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	e000      	b.n	8005352 <osDelay+0x18>
 8005350:	2301      	movs	r3, #1
 8005352:	4618      	mov	r0, r3
 8005354:	f000 fa64 	bl	8005820 <vTaskDelay>
  
  return osOK;
 8005358:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800535a:	4618      	mov	r0, r3
 800535c:	3710      	adds	r7, #16
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005362:	b480      	push	{r7}
 8005364:	b083      	sub	sp, #12
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f103 0208 	add.w	r2, r3, #8
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f04f 32ff 	mov.w	r2, #4294967295
 800537a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f103 0208 	add.w	r2, r3, #8
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f103 0208 	add.w	r2, r3, #8
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005396:	bf00      	nop
 8005398:	370c      	adds	r7, #12
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80053a2:	b480      	push	{r7}
 80053a4:	b083      	sub	sp, #12
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	689a      	ldr	r2, [r3, #8]
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	683a      	ldr	r2, [r7, #0]
 80053e0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	683a      	ldr	r2, [r7, #0]
 80053e6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	1c5a      	adds	r2, r3, #1
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	601a      	str	r2, [r3, #0]
}
 80053f8:	bf00      	nop
 80053fa:	3714      	adds	r7, #20
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800541a:	d103      	bne.n	8005424 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	60fb      	str	r3, [r7, #12]
 8005422:	e00c      	b.n	800543e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	3308      	adds	r3, #8
 8005428:	60fb      	str	r3, [r7, #12]
 800542a:	e002      	b.n	8005432 <vListInsert+0x2e>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	60fb      	str	r3, [r7, #12]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	429a      	cmp	r2, r3
 800543c:	d2f6      	bcs.n	800542c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	685a      	ldr	r2, [r3, #4]
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	683a      	ldr	r2, [r7, #0]
 800544c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	683a      	ldr	r2, [r7, #0]
 8005458:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	1c5a      	adds	r2, r3, #1
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	601a      	str	r2, [r3, #0]
}
 800546a:	bf00      	nop
 800546c:	3714      	adds	r7, #20
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr

08005476 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005476:	b480      	push	{r7}
 8005478:	b085      	sub	sp, #20
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	6892      	ldr	r2, [r2, #8]
 800548c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	6852      	ldr	r2, [r2, #4]
 8005496:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d103      	bne.n	80054aa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	689a      	ldr	r2, [r3, #8]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	1e5a      	subs	r2, r3, #1
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3714      	adds	r7, #20
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80054ca:	b580      	push	{r7, lr}
 80054cc:	b08e      	sub	sp, #56	; 0x38
 80054ce:	af04      	add	r7, sp, #16
 80054d0:	60f8      	str	r0, [r7, #12]
 80054d2:	60b9      	str	r1, [r7, #8]
 80054d4:	607a      	str	r2, [r7, #4]
 80054d6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80054d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d10a      	bne.n	80054f4 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80054de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e2:	f383 8811 	msr	BASEPRI, r3
 80054e6:	f3bf 8f6f 	isb	sy
 80054ea:	f3bf 8f4f 	dsb	sy
 80054ee:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80054f0:	bf00      	nop
 80054f2:	e7fe      	b.n	80054f2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80054f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10a      	bne.n	8005510 <xTaskCreateStatic+0x46>
	__asm volatile
 80054fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054fe:	f383 8811 	msr	BASEPRI, r3
 8005502:	f3bf 8f6f 	isb	sy
 8005506:	f3bf 8f4f 	dsb	sy
 800550a:	61fb      	str	r3, [r7, #28]
}
 800550c:	bf00      	nop
 800550e:	e7fe      	b.n	800550e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005510:	23b0      	movs	r3, #176	; 0xb0
 8005512:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	2bb0      	cmp	r3, #176	; 0xb0
 8005518:	d00a      	beq.n	8005530 <xTaskCreateStatic+0x66>
	__asm volatile
 800551a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800551e:	f383 8811 	msr	BASEPRI, r3
 8005522:	f3bf 8f6f 	isb	sy
 8005526:	f3bf 8f4f 	dsb	sy
 800552a:	61bb      	str	r3, [r7, #24]
}
 800552c:	bf00      	nop
 800552e:	e7fe      	b.n	800552e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005530:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005534:	2b00      	cmp	r3, #0
 8005536:	d01e      	beq.n	8005576 <xTaskCreateStatic+0xac>
 8005538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800553a:	2b00      	cmp	r3, #0
 800553c:	d01b      	beq.n	8005576 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800553e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005540:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005544:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005546:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554a:	2202      	movs	r2, #2
 800554c:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005550:	2300      	movs	r3, #0
 8005552:	9303      	str	r3, [sp, #12]
 8005554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005556:	9302      	str	r3, [sp, #8]
 8005558:	f107 0314 	add.w	r3, r7, #20
 800555c:	9301      	str	r3, [sp, #4]
 800555e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005560:	9300      	str	r3, [sp, #0]
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	68b9      	ldr	r1, [r7, #8]
 8005568:	68f8      	ldr	r0, [r7, #12]
 800556a:	f000 f851 	bl	8005610 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800556e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005570:	f000 f8ec 	bl	800574c <prvAddNewTaskToReadyList>
 8005574:	e001      	b.n	800557a <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005576:	2300      	movs	r3, #0
 8005578:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800557a:	697b      	ldr	r3, [r7, #20]
	}
 800557c:	4618      	mov	r0, r3
 800557e:	3728      	adds	r7, #40	; 0x28
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005584:	b580      	push	{r7, lr}
 8005586:	b08c      	sub	sp, #48	; 0x30
 8005588:	af04      	add	r7, sp, #16
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	603b      	str	r3, [r7, #0]
 8005590:	4613      	mov	r3, r2
 8005592:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005594:	88fb      	ldrh	r3, [r7, #6]
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4618      	mov	r0, r3
 800559a:	f000 fef5 	bl	8006388 <pvPortMalloc>
 800559e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00e      	beq.n	80055c4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80055a6:	20b0      	movs	r0, #176	; 0xb0
 80055a8:	f000 feee 	bl	8006388 <pvPortMalloc>
 80055ac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80055ae:	69fb      	ldr	r3, [r7, #28]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d003      	beq.n	80055bc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	631a      	str	r2, [r3, #48]	; 0x30
 80055ba:	e005      	b.n	80055c8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80055bc:	6978      	ldr	r0, [r7, #20]
 80055be:	f000 ffaf 	bl	8006520 <vPortFree>
 80055c2:	e001      	b.n	80055c8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80055c4:	2300      	movs	r3, #0
 80055c6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d017      	beq.n	80055fe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80055d6:	88fa      	ldrh	r2, [r7, #6]
 80055d8:	2300      	movs	r3, #0
 80055da:	9303      	str	r3, [sp, #12]
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	9302      	str	r3, [sp, #8]
 80055e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055e2:	9301      	str	r3, [sp, #4]
 80055e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e6:	9300      	str	r3, [sp, #0]
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	68b9      	ldr	r1, [r7, #8]
 80055ec:	68f8      	ldr	r0, [r7, #12]
 80055ee:	f000 f80f 	bl	8005610 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80055f2:	69f8      	ldr	r0, [r7, #28]
 80055f4:	f000 f8aa 	bl	800574c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80055f8:	2301      	movs	r3, #1
 80055fa:	61bb      	str	r3, [r7, #24]
 80055fc:	e002      	b.n	8005604 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80055fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005602:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005604:	69bb      	ldr	r3, [r7, #24]
	}
 8005606:	4618      	mov	r0, r3
 8005608:	3720      	adds	r7, #32
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
	...

08005610 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b088      	sub	sp, #32
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	607a      	str	r2, [r7, #4]
 800561c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800561e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005620:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005628:	3b01      	subs	r3, #1
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	4413      	add	r3, r2
 800562e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005630:	69bb      	ldr	r3, [r7, #24]
 8005632:	f023 0307 	bic.w	r3, r3, #7
 8005636:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005638:	69bb      	ldr	r3, [r7, #24]
 800563a:	f003 0307 	and.w	r3, r3, #7
 800563e:	2b00      	cmp	r3, #0
 8005640:	d00a      	beq.n	8005658 <prvInitialiseNewTask+0x48>
	__asm volatile
 8005642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005646:	f383 8811 	msr	BASEPRI, r3
 800564a:	f3bf 8f6f 	isb	sy
 800564e:	f3bf 8f4f 	dsb	sy
 8005652:	617b      	str	r3, [r7, #20]
}
 8005654:	bf00      	nop
 8005656:	e7fe      	b.n	8005656 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d01f      	beq.n	800569e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800565e:	2300      	movs	r3, #0
 8005660:	61fb      	str	r3, [r7, #28]
 8005662:	e012      	b.n	800568a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005664:	68ba      	ldr	r2, [r7, #8]
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	4413      	add	r3, r2
 800566a:	7819      	ldrb	r1, [r3, #0]
 800566c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	4413      	add	r3, r2
 8005672:	3334      	adds	r3, #52	; 0x34
 8005674:	460a      	mov	r2, r1
 8005676:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005678:	68ba      	ldr	r2, [r7, #8]
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	4413      	add	r3, r2
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d006      	beq.n	8005692 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	3301      	adds	r3, #1
 8005688:	61fb      	str	r3, [r7, #28]
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	2b1f      	cmp	r3, #31
 800568e:	d9e9      	bls.n	8005664 <prvInitialiseNewTask+0x54>
 8005690:	e000      	b.n	8005694 <prvInitialiseNewTask+0x84>
			{
				break;
 8005692:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005696:	2200      	movs	r2, #0
 8005698:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800569c:	e003      	b.n	80056a6 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800569e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80056a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056a8:	2b06      	cmp	r3, #6
 80056aa:	d901      	bls.n	80056b0 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80056ac:	2306      	movs	r3, #6
 80056ae:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80056b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056b4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80056b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056ba:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 80056bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056be:	2200      	movs	r2, #0
 80056c0:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80056c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c4:	3304      	adds	r3, #4
 80056c6:	4618      	mov	r0, r3
 80056c8:	f7ff fe6b 	bl	80053a2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80056cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ce:	3318      	adds	r3, #24
 80056d0:	4618      	mov	r0, r3
 80056d2:	f7ff fe66 	bl	80053a2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80056d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056da:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056de:	f1c3 0207 	rsb	r2, r3, #7
 80056e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80056e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056ea:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80056ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ee:	2200      	movs	r2, #0
 80056f0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80056f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80056fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056fe:	335c      	adds	r3, #92	; 0x5c
 8005700:	224c      	movs	r2, #76	; 0x4c
 8005702:	2100      	movs	r1, #0
 8005704:	4618      	mov	r0, r3
 8005706:	f001 fdb4 	bl	8007272 <memset>
 800570a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800570c:	4a0c      	ldr	r2, [pc, #48]	; (8005740 <prvInitialiseNewTask+0x130>)
 800570e:	661a      	str	r2, [r3, #96]	; 0x60
 8005710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005712:	4a0c      	ldr	r2, [pc, #48]	; (8005744 <prvInitialiseNewTask+0x134>)
 8005714:	665a      	str	r2, [r3, #100]	; 0x64
 8005716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005718:	4a0b      	ldr	r2, [pc, #44]	; (8005748 <prvInitialiseNewTask+0x138>)
 800571a:	669a      	str	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800571c:	683a      	ldr	r2, [r7, #0]
 800571e:	68f9      	ldr	r1, [r7, #12]
 8005720:	69b8      	ldr	r0, [r7, #24]
 8005722:	f000 fc1f 	bl	8005f64 <pxPortInitialiseStack>
 8005726:	4602      	mov	r2, r0
 8005728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800572a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800572c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800572e:	2b00      	cmp	r3, #0
 8005730:	d002      	beq.n	8005738 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005734:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005736:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005738:	bf00      	nop
 800573a:	3720      	adds	r7, #32
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}
 8005740:	20004388 	.word	0x20004388
 8005744:	200043f0 	.word	0x200043f0
 8005748:	20004458 	.word	0x20004458

0800574c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b082      	sub	sp, #8
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005754:	f000 fd36 	bl	80061c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005758:	4b2a      	ldr	r3, [pc, #168]	; (8005804 <prvAddNewTaskToReadyList+0xb8>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	3301      	adds	r3, #1
 800575e:	4a29      	ldr	r2, [pc, #164]	; (8005804 <prvAddNewTaskToReadyList+0xb8>)
 8005760:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005762:	4b29      	ldr	r3, [pc, #164]	; (8005808 <prvAddNewTaskToReadyList+0xbc>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d109      	bne.n	800577e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800576a:	4a27      	ldr	r2, [pc, #156]	; (8005808 <prvAddNewTaskToReadyList+0xbc>)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005770:	4b24      	ldr	r3, [pc, #144]	; (8005804 <prvAddNewTaskToReadyList+0xb8>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d110      	bne.n	800579a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005778:	f000 facc 	bl	8005d14 <prvInitialiseTaskLists>
 800577c:	e00d      	b.n	800579a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800577e:	4b23      	ldr	r3, [pc, #140]	; (800580c <prvAddNewTaskToReadyList+0xc0>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d109      	bne.n	800579a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005786:	4b20      	ldr	r3, [pc, #128]	; (8005808 <prvAddNewTaskToReadyList+0xbc>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005790:	429a      	cmp	r2, r3
 8005792:	d802      	bhi.n	800579a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005794:	4a1c      	ldr	r2, [pc, #112]	; (8005808 <prvAddNewTaskToReadyList+0xbc>)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800579a:	4b1d      	ldr	r3, [pc, #116]	; (8005810 <prvAddNewTaskToReadyList+0xc4>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	3301      	adds	r3, #1
 80057a0:	4a1b      	ldr	r2, [pc, #108]	; (8005810 <prvAddNewTaskToReadyList+0xc4>)
 80057a2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a8:	2201      	movs	r2, #1
 80057aa:	409a      	lsls	r2, r3
 80057ac:	4b19      	ldr	r3, [pc, #100]	; (8005814 <prvAddNewTaskToReadyList+0xc8>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	4a18      	ldr	r2, [pc, #96]	; (8005814 <prvAddNewTaskToReadyList+0xc8>)
 80057b4:	6013      	str	r3, [r2, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057ba:	4613      	mov	r3, r2
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	4413      	add	r3, r2
 80057c0:	009b      	lsls	r3, r3, #2
 80057c2:	4a15      	ldr	r2, [pc, #84]	; (8005818 <prvAddNewTaskToReadyList+0xcc>)
 80057c4:	441a      	add	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	3304      	adds	r3, #4
 80057ca:	4619      	mov	r1, r3
 80057cc:	4610      	mov	r0, r2
 80057ce:	f7ff fdf5 	bl	80053bc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80057d2:	f000 fd27 	bl	8006224 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80057d6:	4b0d      	ldr	r3, [pc, #52]	; (800580c <prvAddNewTaskToReadyList+0xc0>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00e      	beq.n	80057fc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80057de:	4b0a      	ldr	r3, [pc, #40]	; (8005808 <prvAddNewTaskToReadyList+0xbc>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d207      	bcs.n	80057fc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80057ec:	4b0b      	ldr	r3, [pc, #44]	; (800581c <prvAddNewTaskToReadyList+0xd0>)
 80057ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057f2:	601a      	str	r2, [r3, #0]
 80057f4:	f3bf 8f4f 	dsb	sy
 80057f8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057fc:	bf00      	nop
 80057fe:	3708      	adds	r7, #8
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}
 8005804:	20000734 	.word	0x20000734
 8005808:	20000634 	.word	0x20000634
 800580c:	20000740 	.word	0x20000740
 8005810:	20000750 	.word	0x20000750
 8005814:	2000073c 	.word	0x2000073c
 8005818:	20000638 	.word	0x20000638
 800581c:	e000ed04 	.word	0xe000ed04

08005820 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005828:	2300      	movs	r3, #0
 800582a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d017      	beq.n	8005862 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005832:	4b13      	ldr	r3, [pc, #76]	; (8005880 <vTaskDelay+0x60>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d00a      	beq.n	8005850 <vTaskDelay+0x30>
	__asm volatile
 800583a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800583e:	f383 8811 	msr	BASEPRI, r3
 8005842:	f3bf 8f6f 	isb	sy
 8005846:	f3bf 8f4f 	dsb	sy
 800584a:	60bb      	str	r3, [r7, #8]
}
 800584c:	bf00      	nop
 800584e:	e7fe      	b.n	800584e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005850:	f000 f884 	bl	800595c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005854:	2100      	movs	r1, #0
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 fb1e 	bl	8005e98 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800585c:	f000 f88c 	bl	8005978 <xTaskResumeAll>
 8005860:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d107      	bne.n	8005878 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005868:	4b06      	ldr	r3, [pc, #24]	; (8005884 <vTaskDelay+0x64>)
 800586a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800586e:	601a      	str	r2, [r3, #0]
 8005870:	f3bf 8f4f 	dsb	sy
 8005874:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005878:	bf00      	nop
 800587a:	3710      	adds	r7, #16
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}
 8005880:	2000075c 	.word	0x2000075c
 8005884:	e000ed04 	.word	0xe000ed04

08005888 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b08a      	sub	sp, #40	; 0x28
 800588c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800588e:	2300      	movs	r3, #0
 8005890:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005892:	2300      	movs	r3, #0
 8005894:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005896:	463a      	mov	r2, r7
 8005898:	1d39      	adds	r1, r7, #4
 800589a:	f107 0308 	add.w	r3, r7, #8
 800589e:	4618      	mov	r0, r3
 80058a0:	f7fb fb58 	bl	8000f54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80058a4:	6839      	ldr	r1, [r7, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	68ba      	ldr	r2, [r7, #8]
 80058aa:	9202      	str	r2, [sp, #8]
 80058ac:	9301      	str	r3, [sp, #4]
 80058ae:	2300      	movs	r3, #0
 80058b0:	9300      	str	r3, [sp, #0]
 80058b2:	2300      	movs	r3, #0
 80058b4:	460a      	mov	r2, r1
 80058b6:	4921      	ldr	r1, [pc, #132]	; (800593c <vTaskStartScheduler+0xb4>)
 80058b8:	4821      	ldr	r0, [pc, #132]	; (8005940 <vTaskStartScheduler+0xb8>)
 80058ba:	f7ff fe06 	bl	80054ca <xTaskCreateStatic>
 80058be:	4603      	mov	r3, r0
 80058c0:	4a20      	ldr	r2, [pc, #128]	; (8005944 <vTaskStartScheduler+0xbc>)
 80058c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80058c4:	4b1f      	ldr	r3, [pc, #124]	; (8005944 <vTaskStartScheduler+0xbc>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d002      	beq.n	80058d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80058cc:	2301      	movs	r3, #1
 80058ce:	617b      	str	r3, [r7, #20]
 80058d0:	e001      	b.n	80058d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80058d2:	2300      	movs	r3, #0
 80058d4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d11b      	bne.n	8005914 <vTaskStartScheduler+0x8c>
	__asm volatile
 80058dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e0:	f383 8811 	msr	BASEPRI, r3
 80058e4:	f3bf 8f6f 	isb	sy
 80058e8:	f3bf 8f4f 	dsb	sy
 80058ec:	613b      	str	r3, [r7, #16]
}
 80058ee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80058f0:	4b15      	ldr	r3, [pc, #84]	; (8005948 <vTaskStartScheduler+0xc0>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	335c      	adds	r3, #92	; 0x5c
 80058f6:	4a15      	ldr	r2, [pc, #84]	; (800594c <vTaskStartScheduler+0xc4>)
 80058f8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80058fa:	4b15      	ldr	r3, [pc, #84]	; (8005950 <vTaskStartScheduler+0xc8>)
 80058fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005900:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005902:	4b14      	ldr	r3, [pc, #80]	; (8005954 <vTaskStartScheduler+0xcc>)
 8005904:	2201      	movs	r2, #1
 8005906:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005908:	4b13      	ldr	r3, [pc, #76]	; (8005958 <vTaskStartScheduler+0xd0>)
 800590a:	2200      	movs	r2, #0
 800590c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800590e:	f000 fbb7 	bl	8006080 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005912:	e00e      	b.n	8005932 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800591a:	d10a      	bne.n	8005932 <vTaskStartScheduler+0xaa>
	__asm volatile
 800591c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005920:	f383 8811 	msr	BASEPRI, r3
 8005924:	f3bf 8f6f 	isb	sy
 8005928:	f3bf 8f4f 	dsb	sy
 800592c:	60fb      	str	r3, [r7, #12]
}
 800592e:	bf00      	nop
 8005930:	e7fe      	b.n	8005930 <vTaskStartScheduler+0xa8>
}
 8005932:	bf00      	nop
 8005934:	3718      	adds	r7, #24
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	0800987c 	.word	0x0800987c
 8005940:	08005ce5 	.word	0x08005ce5
 8005944:	20000758 	.word	0x20000758
 8005948:	20000634 	.word	0x20000634
 800594c:	2000006c 	.word	0x2000006c
 8005950:	20000754 	.word	0x20000754
 8005954:	20000740 	.word	0x20000740
 8005958:	20000738 	.word	0x20000738

0800595c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800595c:	b480      	push	{r7}
 800595e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005960:	4b04      	ldr	r3, [pc, #16]	; (8005974 <vTaskSuspendAll+0x18>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	3301      	adds	r3, #1
 8005966:	4a03      	ldr	r2, [pc, #12]	; (8005974 <vTaskSuspendAll+0x18>)
 8005968:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800596a:	bf00      	nop
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr
 8005974:	2000075c 	.word	0x2000075c

08005978 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800597e:	2300      	movs	r3, #0
 8005980:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005982:	2300      	movs	r3, #0
 8005984:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005986:	4b41      	ldr	r3, [pc, #260]	; (8005a8c <xTaskResumeAll+0x114>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10a      	bne.n	80059a4 <xTaskResumeAll+0x2c>
	__asm volatile
 800598e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005992:	f383 8811 	msr	BASEPRI, r3
 8005996:	f3bf 8f6f 	isb	sy
 800599a:	f3bf 8f4f 	dsb	sy
 800599e:	603b      	str	r3, [r7, #0]
}
 80059a0:	bf00      	nop
 80059a2:	e7fe      	b.n	80059a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80059a4:	f000 fc0e 	bl	80061c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80059a8:	4b38      	ldr	r3, [pc, #224]	; (8005a8c <xTaskResumeAll+0x114>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	3b01      	subs	r3, #1
 80059ae:	4a37      	ldr	r2, [pc, #220]	; (8005a8c <xTaskResumeAll+0x114>)
 80059b0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059b2:	4b36      	ldr	r3, [pc, #216]	; (8005a8c <xTaskResumeAll+0x114>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d161      	bne.n	8005a7e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80059ba:	4b35      	ldr	r3, [pc, #212]	; (8005a90 <xTaskResumeAll+0x118>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d05d      	beq.n	8005a7e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80059c2:	e02e      	b.n	8005a22 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059c4:	4b33      	ldr	r3, [pc, #204]	; (8005a94 <xTaskResumeAll+0x11c>)
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	3318      	adds	r3, #24
 80059d0:	4618      	mov	r0, r3
 80059d2:	f7ff fd50 	bl	8005476 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	3304      	adds	r3, #4
 80059da:	4618      	mov	r0, r3
 80059dc:	f7ff fd4b 	bl	8005476 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e4:	2201      	movs	r2, #1
 80059e6:	409a      	lsls	r2, r3
 80059e8:	4b2b      	ldr	r3, [pc, #172]	; (8005a98 <xTaskResumeAll+0x120>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	4a2a      	ldr	r2, [pc, #168]	; (8005a98 <xTaskResumeAll+0x120>)
 80059f0:	6013      	str	r3, [r2, #0]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059f6:	4613      	mov	r3, r2
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	4413      	add	r3, r2
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	4a27      	ldr	r2, [pc, #156]	; (8005a9c <xTaskResumeAll+0x124>)
 8005a00:	441a      	add	r2, r3
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	3304      	adds	r3, #4
 8005a06:	4619      	mov	r1, r3
 8005a08:	4610      	mov	r0, r2
 8005a0a:	f7ff fcd7 	bl	80053bc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a12:	4b23      	ldr	r3, [pc, #140]	; (8005aa0 <xTaskResumeAll+0x128>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d302      	bcc.n	8005a22 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005a1c:	4b21      	ldr	r3, [pc, #132]	; (8005aa4 <xTaskResumeAll+0x12c>)
 8005a1e:	2201      	movs	r2, #1
 8005a20:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a22:	4b1c      	ldr	r3, [pc, #112]	; (8005a94 <xTaskResumeAll+0x11c>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1cc      	bne.n	80059c4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005a30:	f000 fa12 	bl	8005e58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005a34:	4b1c      	ldr	r3, [pc, #112]	; (8005aa8 <xTaskResumeAll+0x130>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d010      	beq.n	8005a62 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005a40:	f000 f836 	bl	8005ab0 <xTaskIncrementTick>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d002      	beq.n	8005a50 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005a4a:	4b16      	ldr	r3, [pc, #88]	; (8005aa4 <xTaskResumeAll+0x12c>)
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	3b01      	subs	r3, #1
 8005a54:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1f1      	bne.n	8005a40 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8005a5c:	4b12      	ldr	r3, [pc, #72]	; (8005aa8 <xTaskResumeAll+0x130>)
 8005a5e:	2200      	movs	r2, #0
 8005a60:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005a62:	4b10      	ldr	r3, [pc, #64]	; (8005aa4 <xTaskResumeAll+0x12c>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d009      	beq.n	8005a7e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005a6e:	4b0f      	ldr	r3, [pc, #60]	; (8005aac <xTaskResumeAll+0x134>)
 8005a70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a74:	601a      	str	r2, [r3, #0]
 8005a76:	f3bf 8f4f 	dsb	sy
 8005a7a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005a7e:	f000 fbd1 	bl	8006224 <vPortExitCritical>

	return xAlreadyYielded;
 8005a82:	68bb      	ldr	r3, [r7, #8]
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3710      	adds	r7, #16
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	2000075c 	.word	0x2000075c
 8005a90:	20000734 	.word	0x20000734
 8005a94:	200006f4 	.word	0x200006f4
 8005a98:	2000073c 	.word	0x2000073c
 8005a9c:	20000638 	.word	0x20000638
 8005aa0:	20000634 	.word	0x20000634
 8005aa4:	20000748 	.word	0x20000748
 8005aa8:	20000744 	.word	0x20000744
 8005aac:	e000ed04 	.word	0xe000ed04

08005ab0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b086      	sub	sp, #24
 8005ab4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005aba:	4b4e      	ldr	r3, [pc, #312]	; (8005bf4 <xTaskIncrementTick+0x144>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	f040 808e 	bne.w	8005be0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ac4:	4b4c      	ldr	r3, [pc, #304]	; (8005bf8 <xTaskIncrementTick+0x148>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	3301      	adds	r3, #1
 8005aca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005acc:	4a4a      	ldr	r2, [pc, #296]	; (8005bf8 <xTaskIncrementTick+0x148>)
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d120      	bne.n	8005b1a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ad8:	4b48      	ldr	r3, [pc, #288]	; (8005bfc <xTaskIncrementTick+0x14c>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d00a      	beq.n	8005af8 <xTaskIncrementTick+0x48>
	__asm volatile
 8005ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae6:	f383 8811 	msr	BASEPRI, r3
 8005aea:	f3bf 8f6f 	isb	sy
 8005aee:	f3bf 8f4f 	dsb	sy
 8005af2:	603b      	str	r3, [r7, #0]
}
 8005af4:	bf00      	nop
 8005af6:	e7fe      	b.n	8005af6 <xTaskIncrementTick+0x46>
 8005af8:	4b40      	ldr	r3, [pc, #256]	; (8005bfc <xTaskIncrementTick+0x14c>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	60fb      	str	r3, [r7, #12]
 8005afe:	4b40      	ldr	r3, [pc, #256]	; (8005c00 <xTaskIncrementTick+0x150>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a3e      	ldr	r2, [pc, #248]	; (8005bfc <xTaskIncrementTick+0x14c>)
 8005b04:	6013      	str	r3, [r2, #0]
 8005b06:	4a3e      	ldr	r2, [pc, #248]	; (8005c00 <xTaskIncrementTick+0x150>)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6013      	str	r3, [r2, #0]
 8005b0c:	4b3d      	ldr	r3, [pc, #244]	; (8005c04 <xTaskIncrementTick+0x154>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	3301      	adds	r3, #1
 8005b12:	4a3c      	ldr	r2, [pc, #240]	; (8005c04 <xTaskIncrementTick+0x154>)
 8005b14:	6013      	str	r3, [r2, #0]
 8005b16:	f000 f99f 	bl	8005e58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005b1a:	4b3b      	ldr	r3, [pc, #236]	; (8005c08 <xTaskIncrementTick+0x158>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	693a      	ldr	r2, [r7, #16]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d348      	bcc.n	8005bb6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b24:	4b35      	ldr	r3, [pc, #212]	; (8005bfc <xTaskIncrementTick+0x14c>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d104      	bne.n	8005b38 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b2e:	4b36      	ldr	r3, [pc, #216]	; (8005c08 <xTaskIncrementTick+0x158>)
 8005b30:	f04f 32ff 	mov.w	r2, #4294967295
 8005b34:	601a      	str	r2, [r3, #0]
					break;
 8005b36:	e03e      	b.n	8005bb6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b38:	4b30      	ldr	r3, [pc, #192]	; (8005bfc <xTaskIncrementTick+0x14c>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d203      	bcs.n	8005b58 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005b50:	4a2d      	ldr	r2, [pc, #180]	; (8005c08 <xTaskIncrementTick+0x158>)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005b56:	e02e      	b.n	8005bb6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	3304      	adds	r3, #4
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f7ff fc8a 	bl	8005476 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d004      	beq.n	8005b74 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	3318      	adds	r3, #24
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f7ff fc81 	bl	8005476 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b78:	2201      	movs	r2, #1
 8005b7a:	409a      	lsls	r2, r3
 8005b7c:	4b23      	ldr	r3, [pc, #140]	; (8005c0c <xTaskIncrementTick+0x15c>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	4a22      	ldr	r2, [pc, #136]	; (8005c0c <xTaskIncrementTick+0x15c>)
 8005b84:	6013      	str	r3, [r2, #0]
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	4413      	add	r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4a1f      	ldr	r2, [pc, #124]	; (8005c10 <xTaskIncrementTick+0x160>)
 8005b94:	441a      	add	r2, r3
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	3304      	adds	r3, #4
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	4610      	mov	r0, r2
 8005b9e:	f7ff fc0d 	bl	80053bc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ba6:	4b1b      	ldr	r3, [pc, #108]	; (8005c14 <xTaskIncrementTick+0x164>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d3b9      	bcc.n	8005b24 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005bb4:	e7b6      	b.n	8005b24 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005bb6:	4b17      	ldr	r3, [pc, #92]	; (8005c14 <xTaskIncrementTick+0x164>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bbc:	4914      	ldr	r1, [pc, #80]	; (8005c10 <xTaskIncrementTick+0x160>)
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	4413      	add	r3, r2
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	440b      	add	r3, r1
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d901      	bls.n	8005bd2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005bd2:	4b11      	ldr	r3, [pc, #68]	; (8005c18 <xTaskIncrementTick+0x168>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d007      	beq.n	8005bea <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	617b      	str	r3, [r7, #20]
 8005bde:	e004      	b.n	8005bea <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005be0:	4b0e      	ldr	r3, [pc, #56]	; (8005c1c <xTaskIncrementTick+0x16c>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	3301      	adds	r3, #1
 8005be6:	4a0d      	ldr	r2, [pc, #52]	; (8005c1c <xTaskIncrementTick+0x16c>)
 8005be8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005bea:	697b      	ldr	r3, [r7, #20]
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3718      	adds	r7, #24
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	2000075c 	.word	0x2000075c
 8005bf8:	20000738 	.word	0x20000738
 8005bfc:	200006ec 	.word	0x200006ec
 8005c00:	200006f0 	.word	0x200006f0
 8005c04:	2000074c 	.word	0x2000074c
 8005c08:	20000754 	.word	0x20000754
 8005c0c:	2000073c 	.word	0x2000073c
 8005c10:	20000638 	.word	0x20000638
 8005c14:	20000634 	.word	0x20000634
 8005c18:	20000748 	.word	0x20000748
 8005c1c:	20000744 	.word	0x20000744

08005c20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005c20:	b480      	push	{r7}
 8005c22:	b087      	sub	sp, #28
 8005c24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005c26:	4b29      	ldr	r3, [pc, #164]	; (8005ccc <vTaskSwitchContext+0xac>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d003      	beq.n	8005c36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005c2e:	4b28      	ldr	r3, [pc, #160]	; (8005cd0 <vTaskSwitchContext+0xb0>)
 8005c30:	2201      	movs	r2, #1
 8005c32:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005c34:	e044      	b.n	8005cc0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8005c36:	4b26      	ldr	r3, [pc, #152]	; (8005cd0 <vTaskSwitchContext+0xb0>)
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c3c:	4b25      	ldr	r3, [pc, #148]	; (8005cd4 <vTaskSwitchContext+0xb4>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	fab3 f383 	clz	r3, r3
 8005c48:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005c4a:	7afb      	ldrb	r3, [r7, #11]
 8005c4c:	f1c3 031f 	rsb	r3, r3, #31
 8005c50:	617b      	str	r3, [r7, #20]
 8005c52:	4921      	ldr	r1, [pc, #132]	; (8005cd8 <vTaskSwitchContext+0xb8>)
 8005c54:	697a      	ldr	r2, [r7, #20]
 8005c56:	4613      	mov	r3, r2
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	4413      	add	r3, r2
 8005c5c:	009b      	lsls	r3, r3, #2
 8005c5e:	440b      	add	r3, r1
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10a      	bne.n	8005c7c <vTaskSwitchContext+0x5c>
	__asm volatile
 8005c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c6a:	f383 8811 	msr	BASEPRI, r3
 8005c6e:	f3bf 8f6f 	isb	sy
 8005c72:	f3bf 8f4f 	dsb	sy
 8005c76:	607b      	str	r3, [r7, #4]
}
 8005c78:	bf00      	nop
 8005c7a:	e7fe      	b.n	8005c7a <vTaskSwitchContext+0x5a>
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	4613      	mov	r3, r2
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	4413      	add	r3, r2
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	4a14      	ldr	r2, [pc, #80]	; (8005cd8 <vTaskSwitchContext+0xb8>)
 8005c88:	4413      	add	r3, r2
 8005c8a:	613b      	str	r3, [r7, #16]
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	685a      	ldr	r2, [r3, #4]
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	605a      	str	r2, [r3, #4]
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	685a      	ldr	r2, [r3, #4]
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	3308      	adds	r3, #8
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d104      	bne.n	8005cac <vTaskSwitchContext+0x8c>
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	685a      	ldr	r2, [r3, #4]
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	605a      	str	r2, [r3, #4]
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	4a0a      	ldr	r2, [pc, #40]	; (8005cdc <vTaskSwitchContext+0xbc>)
 8005cb4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005cb6:	4b09      	ldr	r3, [pc, #36]	; (8005cdc <vTaskSwitchContext+0xbc>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	335c      	adds	r3, #92	; 0x5c
 8005cbc:	4a08      	ldr	r2, [pc, #32]	; (8005ce0 <vTaskSwitchContext+0xc0>)
 8005cbe:	6013      	str	r3, [r2, #0]
}
 8005cc0:	bf00      	nop
 8005cc2:	371c      	adds	r7, #28
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr
 8005ccc:	2000075c 	.word	0x2000075c
 8005cd0:	20000748 	.word	0x20000748
 8005cd4:	2000073c 	.word	0x2000073c
 8005cd8:	20000638 	.word	0x20000638
 8005cdc:	20000634 	.word	0x20000634
 8005ce0:	2000006c 	.word	0x2000006c

08005ce4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005cec:	f000 f852 	bl	8005d94 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005cf0:	4b06      	ldr	r3, [pc, #24]	; (8005d0c <prvIdleTask+0x28>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d9f9      	bls.n	8005cec <prvIdleTask+0x8>
			{
				taskYIELD();
 8005cf8:	4b05      	ldr	r3, [pc, #20]	; (8005d10 <prvIdleTask+0x2c>)
 8005cfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cfe:	601a      	str	r2, [r3, #0]
 8005d00:	f3bf 8f4f 	dsb	sy
 8005d04:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005d08:	e7f0      	b.n	8005cec <prvIdleTask+0x8>
 8005d0a:	bf00      	nop
 8005d0c:	20000638 	.word	0x20000638
 8005d10:	e000ed04 	.word	0xe000ed04

08005d14 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b082      	sub	sp, #8
 8005d18:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	607b      	str	r3, [r7, #4]
 8005d1e:	e00c      	b.n	8005d3a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	4613      	mov	r3, r2
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	4413      	add	r3, r2
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	4a12      	ldr	r2, [pc, #72]	; (8005d74 <prvInitialiseTaskLists+0x60>)
 8005d2c:	4413      	add	r3, r2
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7ff fb17 	bl	8005362 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	3301      	adds	r3, #1
 8005d38:	607b      	str	r3, [r7, #4]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b06      	cmp	r3, #6
 8005d3e:	d9ef      	bls.n	8005d20 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005d40:	480d      	ldr	r0, [pc, #52]	; (8005d78 <prvInitialiseTaskLists+0x64>)
 8005d42:	f7ff fb0e 	bl	8005362 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005d46:	480d      	ldr	r0, [pc, #52]	; (8005d7c <prvInitialiseTaskLists+0x68>)
 8005d48:	f7ff fb0b 	bl	8005362 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005d4c:	480c      	ldr	r0, [pc, #48]	; (8005d80 <prvInitialiseTaskLists+0x6c>)
 8005d4e:	f7ff fb08 	bl	8005362 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005d52:	480c      	ldr	r0, [pc, #48]	; (8005d84 <prvInitialiseTaskLists+0x70>)
 8005d54:	f7ff fb05 	bl	8005362 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005d58:	480b      	ldr	r0, [pc, #44]	; (8005d88 <prvInitialiseTaskLists+0x74>)
 8005d5a:	f7ff fb02 	bl	8005362 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005d5e:	4b0b      	ldr	r3, [pc, #44]	; (8005d8c <prvInitialiseTaskLists+0x78>)
 8005d60:	4a05      	ldr	r2, [pc, #20]	; (8005d78 <prvInitialiseTaskLists+0x64>)
 8005d62:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d64:	4b0a      	ldr	r3, [pc, #40]	; (8005d90 <prvInitialiseTaskLists+0x7c>)
 8005d66:	4a05      	ldr	r2, [pc, #20]	; (8005d7c <prvInitialiseTaskLists+0x68>)
 8005d68:	601a      	str	r2, [r3, #0]
}
 8005d6a:	bf00      	nop
 8005d6c:	3708      	adds	r7, #8
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	20000638 	.word	0x20000638
 8005d78:	200006c4 	.word	0x200006c4
 8005d7c:	200006d8 	.word	0x200006d8
 8005d80:	200006f4 	.word	0x200006f4
 8005d84:	20000708 	.word	0x20000708
 8005d88:	20000720 	.word	0x20000720
 8005d8c:	200006ec 	.word	0x200006ec
 8005d90:	200006f0 	.word	0x200006f0

08005d94 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b082      	sub	sp, #8
 8005d98:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d9a:	e019      	b.n	8005dd0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005d9c:	f000 fa12 	bl	80061c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005da0:	4b10      	ldr	r3, [pc, #64]	; (8005de4 <prvCheckTasksWaitingTermination+0x50>)
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	3304      	adds	r3, #4
 8005dac:	4618      	mov	r0, r3
 8005dae:	f7ff fb62 	bl	8005476 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005db2:	4b0d      	ldr	r3, [pc, #52]	; (8005de8 <prvCheckTasksWaitingTermination+0x54>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	3b01      	subs	r3, #1
 8005db8:	4a0b      	ldr	r2, [pc, #44]	; (8005de8 <prvCheckTasksWaitingTermination+0x54>)
 8005dba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005dbc:	4b0b      	ldr	r3, [pc, #44]	; (8005dec <prvCheckTasksWaitingTermination+0x58>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	3b01      	subs	r3, #1
 8005dc2:	4a0a      	ldr	r2, [pc, #40]	; (8005dec <prvCheckTasksWaitingTermination+0x58>)
 8005dc4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005dc6:	f000 fa2d 	bl	8006224 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 f810 	bl	8005df0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005dd0:	4b06      	ldr	r3, [pc, #24]	; (8005dec <prvCheckTasksWaitingTermination+0x58>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d1e1      	bne.n	8005d9c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005dd8:	bf00      	nop
 8005dda:	bf00      	nop
 8005ddc:	3708      	adds	r7, #8
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	bf00      	nop
 8005de4:	20000708 	.word	0x20000708
 8005de8:	20000734 	.word	0x20000734
 8005dec:	2000071c 	.word	0x2000071c

08005df0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b084      	sub	sp, #16
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	335c      	adds	r3, #92	; 0x5c
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f001 fa55 	bl	80072ac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d108      	bne.n	8005e1e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e10:	4618      	mov	r0, r3
 8005e12:	f000 fb85 	bl	8006520 <vPortFree>
				vPortFree( pxTCB );
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 fb82 	bl	8006520 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005e1c:	e018      	b.n	8005e50 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d103      	bne.n	8005e30 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f000 fb79 	bl	8006520 <vPortFree>
	}
 8005e2e:	e00f      	b.n	8005e50 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d00a      	beq.n	8005e50 <prvDeleteTCB+0x60>
	__asm volatile
 8005e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e3e:	f383 8811 	msr	BASEPRI, r3
 8005e42:	f3bf 8f6f 	isb	sy
 8005e46:	f3bf 8f4f 	dsb	sy
 8005e4a:	60fb      	str	r3, [r7, #12]
}
 8005e4c:	bf00      	nop
 8005e4e:	e7fe      	b.n	8005e4e <prvDeleteTCB+0x5e>
	}
 8005e50:	bf00      	nop
 8005e52:	3710      	adds	r7, #16
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e5e:	4b0c      	ldr	r3, [pc, #48]	; (8005e90 <prvResetNextTaskUnblockTime+0x38>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d104      	bne.n	8005e72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005e68:	4b0a      	ldr	r3, [pc, #40]	; (8005e94 <prvResetNextTaskUnblockTime+0x3c>)
 8005e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005e70:	e008      	b.n	8005e84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e72:	4b07      	ldr	r3, [pc, #28]	; (8005e90 <prvResetNextTaskUnblockTime+0x38>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	4a04      	ldr	r2, [pc, #16]	; (8005e94 <prvResetNextTaskUnblockTime+0x3c>)
 8005e82:	6013      	str	r3, [r2, #0]
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr
 8005e90:	200006ec 	.word	0x200006ec
 8005e94:	20000754 	.word	0x20000754

08005e98 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005ea2:	4b29      	ldr	r3, [pc, #164]	; (8005f48 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ea8:	4b28      	ldr	r3, [pc, #160]	; (8005f4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	3304      	adds	r3, #4
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f7ff fae1 	bl	8005476 <uxListRemove>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d10b      	bne.n	8005ed2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005eba:	4b24      	ldr	r3, [pc, #144]	; (8005f4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec6:	43da      	mvns	r2, r3
 8005ec8:	4b21      	ldr	r3, [pc, #132]	; (8005f50 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4013      	ands	r3, r2
 8005ece:	4a20      	ldr	r2, [pc, #128]	; (8005f50 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005ed0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed8:	d10a      	bne.n	8005ef0 <prvAddCurrentTaskToDelayedList+0x58>
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d007      	beq.n	8005ef0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ee0:	4b1a      	ldr	r3, [pc, #104]	; (8005f4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	3304      	adds	r3, #4
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	481a      	ldr	r0, [pc, #104]	; (8005f54 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005eea:	f7ff fa67 	bl	80053bc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005eee:	e026      	b.n	8005f3e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ef0:	68fa      	ldr	r2, [r7, #12]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4413      	add	r3, r2
 8005ef6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ef8:	4b14      	ldr	r3, [pc, #80]	; (8005f4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68ba      	ldr	r2, [r7, #8]
 8005efe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005f00:	68ba      	ldr	r2, [r7, #8]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d209      	bcs.n	8005f1c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f08:	4b13      	ldr	r3, [pc, #76]	; (8005f58 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	4b0f      	ldr	r3, [pc, #60]	; (8005f4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	3304      	adds	r3, #4
 8005f12:	4619      	mov	r1, r3
 8005f14:	4610      	mov	r0, r2
 8005f16:	f7ff fa75 	bl	8005404 <vListInsert>
}
 8005f1a:	e010      	b.n	8005f3e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f1c:	4b0f      	ldr	r3, [pc, #60]	; (8005f5c <prvAddCurrentTaskToDelayedList+0xc4>)
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	4b0a      	ldr	r3, [pc, #40]	; (8005f4c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	3304      	adds	r3, #4
 8005f26:	4619      	mov	r1, r3
 8005f28:	4610      	mov	r0, r2
 8005f2a:	f7ff fa6b 	bl	8005404 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005f2e:	4b0c      	ldr	r3, [pc, #48]	; (8005f60 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	68ba      	ldr	r2, [r7, #8]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d202      	bcs.n	8005f3e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005f38:	4a09      	ldr	r2, [pc, #36]	; (8005f60 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	6013      	str	r3, [r2, #0]
}
 8005f3e:	bf00      	nop
 8005f40:	3710      	adds	r7, #16
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	20000738 	.word	0x20000738
 8005f4c:	20000634 	.word	0x20000634
 8005f50:	2000073c 	.word	0x2000073c
 8005f54:	20000720 	.word	0x20000720
 8005f58:	200006f0 	.word	0x200006f0
 8005f5c:	200006ec 	.word	0x200006ec
 8005f60:	20000754 	.word	0x20000754

08005f64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005f64:	b480      	push	{r7}
 8005f66:	b085      	sub	sp, #20
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	3b04      	subs	r3, #4
 8005f74:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005f7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	3b04      	subs	r3, #4
 8005f82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	f023 0201 	bic.w	r2, r3, #1
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	3b04      	subs	r3, #4
 8005f92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005f94:	4a0c      	ldr	r2, [pc, #48]	; (8005fc8 <pxPortInitialiseStack+0x64>)
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	3b14      	subs	r3, #20
 8005f9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	3b04      	subs	r3, #4
 8005faa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f06f 0202 	mvn.w	r2, #2
 8005fb2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	3b20      	subs	r3, #32
 8005fb8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005fba:	68fb      	ldr	r3, [r7, #12]
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3714      	adds	r7, #20
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr
 8005fc8:	08005fcd 	.word	0x08005fcd

08005fcc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005fd6:	4b12      	ldr	r3, [pc, #72]	; (8006020 <prvTaskExitError+0x54>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fde:	d00a      	beq.n	8005ff6 <prvTaskExitError+0x2a>
	__asm volatile
 8005fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe4:	f383 8811 	msr	BASEPRI, r3
 8005fe8:	f3bf 8f6f 	isb	sy
 8005fec:	f3bf 8f4f 	dsb	sy
 8005ff0:	60fb      	str	r3, [r7, #12]
}
 8005ff2:	bf00      	nop
 8005ff4:	e7fe      	b.n	8005ff4 <prvTaskExitError+0x28>
	__asm volatile
 8005ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ffa:	f383 8811 	msr	BASEPRI, r3
 8005ffe:	f3bf 8f6f 	isb	sy
 8006002:	f3bf 8f4f 	dsb	sy
 8006006:	60bb      	str	r3, [r7, #8]
}
 8006008:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800600a:	bf00      	nop
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d0fc      	beq.n	800600c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006012:	bf00      	nop
 8006014:	bf00      	nop
 8006016:	3714      	adds	r7, #20
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr
 8006020:	20000010 	.word	0x20000010
	...

08006030 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006030:	4b07      	ldr	r3, [pc, #28]	; (8006050 <pxCurrentTCBConst2>)
 8006032:	6819      	ldr	r1, [r3, #0]
 8006034:	6808      	ldr	r0, [r1, #0]
 8006036:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800603a:	f380 8809 	msr	PSP, r0
 800603e:	f3bf 8f6f 	isb	sy
 8006042:	f04f 0000 	mov.w	r0, #0
 8006046:	f380 8811 	msr	BASEPRI, r0
 800604a:	4770      	bx	lr
 800604c:	f3af 8000 	nop.w

08006050 <pxCurrentTCBConst2>:
 8006050:	20000634 	.word	0x20000634
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006054:	bf00      	nop
 8006056:	bf00      	nop

08006058 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006058:	4808      	ldr	r0, [pc, #32]	; (800607c <prvPortStartFirstTask+0x24>)
 800605a:	6800      	ldr	r0, [r0, #0]
 800605c:	6800      	ldr	r0, [r0, #0]
 800605e:	f380 8808 	msr	MSP, r0
 8006062:	f04f 0000 	mov.w	r0, #0
 8006066:	f380 8814 	msr	CONTROL, r0
 800606a:	b662      	cpsie	i
 800606c:	b661      	cpsie	f
 800606e:	f3bf 8f4f 	dsb	sy
 8006072:	f3bf 8f6f 	isb	sy
 8006076:	df00      	svc	0
 8006078:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800607a:	bf00      	nop
 800607c:	e000ed08 	.word	0xe000ed08

08006080 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b086      	sub	sp, #24
 8006084:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006086:	4b46      	ldr	r3, [pc, #280]	; (80061a0 <xPortStartScheduler+0x120>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a46      	ldr	r2, [pc, #280]	; (80061a4 <xPortStartScheduler+0x124>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d10a      	bne.n	80060a6 <xPortStartScheduler+0x26>
	__asm volatile
 8006090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006094:	f383 8811 	msr	BASEPRI, r3
 8006098:	f3bf 8f6f 	isb	sy
 800609c:	f3bf 8f4f 	dsb	sy
 80060a0:	613b      	str	r3, [r7, #16]
}
 80060a2:	bf00      	nop
 80060a4:	e7fe      	b.n	80060a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80060a6:	4b3e      	ldr	r3, [pc, #248]	; (80061a0 <xPortStartScheduler+0x120>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a3f      	ldr	r2, [pc, #252]	; (80061a8 <xPortStartScheduler+0x128>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d10a      	bne.n	80060c6 <xPortStartScheduler+0x46>
	__asm volatile
 80060b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b4:	f383 8811 	msr	BASEPRI, r3
 80060b8:	f3bf 8f6f 	isb	sy
 80060bc:	f3bf 8f4f 	dsb	sy
 80060c0:	60fb      	str	r3, [r7, #12]
}
 80060c2:	bf00      	nop
 80060c4:	e7fe      	b.n	80060c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80060c6:	4b39      	ldr	r3, [pc, #228]	; (80061ac <xPortStartScheduler+0x12c>)
 80060c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	781b      	ldrb	r3, [r3, #0]
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	22ff      	movs	r2, #255	; 0xff
 80060d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80060e0:	78fb      	ldrb	r3, [r7, #3]
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80060e8:	b2da      	uxtb	r2, r3
 80060ea:	4b31      	ldr	r3, [pc, #196]	; (80061b0 <xPortStartScheduler+0x130>)
 80060ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80060ee:	4b31      	ldr	r3, [pc, #196]	; (80061b4 <xPortStartScheduler+0x134>)
 80060f0:	2207      	movs	r2, #7
 80060f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80060f4:	e009      	b.n	800610a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80060f6:	4b2f      	ldr	r3, [pc, #188]	; (80061b4 <xPortStartScheduler+0x134>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	3b01      	subs	r3, #1
 80060fc:	4a2d      	ldr	r2, [pc, #180]	; (80061b4 <xPortStartScheduler+0x134>)
 80060fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006100:	78fb      	ldrb	r3, [r7, #3]
 8006102:	b2db      	uxtb	r3, r3
 8006104:	005b      	lsls	r3, r3, #1
 8006106:	b2db      	uxtb	r3, r3
 8006108:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800610a:	78fb      	ldrb	r3, [r7, #3]
 800610c:	b2db      	uxtb	r3, r3
 800610e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006112:	2b80      	cmp	r3, #128	; 0x80
 8006114:	d0ef      	beq.n	80060f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006116:	4b27      	ldr	r3, [pc, #156]	; (80061b4 <xPortStartScheduler+0x134>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f1c3 0307 	rsb	r3, r3, #7
 800611e:	2b04      	cmp	r3, #4
 8006120:	d00a      	beq.n	8006138 <xPortStartScheduler+0xb8>
	__asm volatile
 8006122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006126:	f383 8811 	msr	BASEPRI, r3
 800612a:	f3bf 8f6f 	isb	sy
 800612e:	f3bf 8f4f 	dsb	sy
 8006132:	60bb      	str	r3, [r7, #8]
}
 8006134:	bf00      	nop
 8006136:	e7fe      	b.n	8006136 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006138:	4b1e      	ldr	r3, [pc, #120]	; (80061b4 <xPortStartScheduler+0x134>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	021b      	lsls	r3, r3, #8
 800613e:	4a1d      	ldr	r2, [pc, #116]	; (80061b4 <xPortStartScheduler+0x134>)
 8006140:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006142:	4b1c      	ldr	r3, [pc, #112]	; (80061b4 <xPortStartScheduler+0x134>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800614a:	4a1a      	ldr	r2, [pc, #104]	; (80061b4 <xPortStartScheduler+0x134>)
 800614c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	b2da      	uxtb	r2, r3
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006156:	4b18      	ldr	r3, [pc, #96]	; (80061b8 <xPortStartScheduler+0x138>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a17      	ldr	r2, [pc, #92]	; (80061b8 <xPortStartScheduler+0x138>)
 800615c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006160:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006162:	4b15      	ldr	r3, [pc, #84]	; (80061b8 <xPortStartScheduler+0x138>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a14      	ldr	r2, [pc, #80]	; (80061b8 <xPortStartScheduler+0x138>)
 8006168:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800616c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800616e:	f000 f8dd 	bl	800632c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006172:	4b12      	ldr	r3, [pc, #72]	; (80061bc <xPortStartScheduler+0x13c>)
 8006174:	2200      	movs	r2, #0
 8006176:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006178:	f000 f8fc 	bl	8006374 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800617c:	4b10      	ldr	r3, [pc, #64]	; (80061c0 <xPortStartScheduler+0x140>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a0f      	ldr	r2, [pc, #60]	; (80061c0 <xPortStartScheduler+0x140>)
 8006182:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006186:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006188:	f7ff ff66 	bl	8006058 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800618c:	f7ff fd48 	bl	8005c20 <vTaskSwitchContext>
	prvTaskExitError();
 8006190:	f7ff ff1c 	bl	8005fcc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006194:	2300      	movs	r3, #0
}
 8006196:	4618      	mov	r0, r3
 8006198:	3718      	adds	r7, #24
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	e000ed00 	.word	0xe000ed00
 80061a4:	410fc271 	.word	0x410fc271
 80061a8:	410fc270 	.word	0x410fc270
 80061ac:	e000e400 	.word	0xe000e400
 80061b0:	20000760 	.word	0x20000760
 80061b4:	20000764 	.word	0x20000764
 80061b8:	e000ed20 	.word	0xe000ed20
 80061bc:	20000010 	.word	0x20000010
 80061c0:	e000ef34 	.word	0xe000ef34

080061c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
	__asm volatile
 80061ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ce:	f383 8811 	msr	BASEPRI, r3
 80061d2:	f3bf 8f6f 	isb	sy
 80061d6:	f3bf 8f4f 	dsb	sy
 80061da:	607b      	str	r3, [r7, #4]
}
 80061dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80061de:	4b0f      	ldr	r3, [pc, #60]	; (800621c <vPortEnterCritical+0x58>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	3301      	adds	r3, #1
 80061e4:	4a0d      	ldr	r2, [pc, #52]	; (800621c <vPortEnterCritical+0x58>)
 80061e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80061e8:	4b0c      	ldr	r3, [pc, #48]	; (800621c <vPortEnterCritical+0x58>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d10f      	bne.n	8006210 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80061f0:	4b0b      	ldr	r3, [pc, #44]	; (8006220 <vPortEnterCritical+0x5c>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00a      	beq.n	8006210 <vPortEnterCritical+0x4c>
	__asm volatile
 80061fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fe:	f383 8811 	msr	BASEPRI, r3
 8006202:	f3bf 8f6f 	isb	sy
 8006206:	f3bf 8f4f 	dsb	sy
 800620a:	603b      	str	r3, [r7, #0]
}
 800620c:	bf00      	nop
 800620e:	e7fe      	b.n	800620e <vPortEnterCritical+0x4a>
	}
}
 8006210:	bf00      	nop
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr
 800621c:	20000010 	.word	0x20000010
 8006220:	e000ed04 	.word	0xe000ed04

08006224 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800622a:	4b12      	ldr	r3, [pc, #72]	; (8006274 <vPortExitCritical+0x50>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d10a      	bne.n	8006248 <vPortExitCritical+0x24>
	__asm volatile
 8006232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006236:	f383 8811 	msr	BASEPRI, r3
 800623a:	f3bf 8f6f 	isb	sy
 800623e:	f3bf 8f4f 	dsb	sy
 8006242:	607b      	str	r3, [r7, #4]
}
 8006244:	bf00      	nop
 8006246:	e7fe      	b.n	8006246 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006248:	4b0a      	ldr	r3, [pc, #40]	; (8006274 <vPortExitCritical+0x50>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	3b01      	subs	r3, #1
 800624e:	4a09      	ldr	r2, [pc, #36]	; (8006274 <vPortExitCritical+0x50>)
 8006250:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006252:	4b08      	ldr	r3, [pc, #32]	; (8006274 <vPortExitCritical+0x50>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d105      	bne.n	8006266 <vPortExitCritical+0x42>
 800625a:	2300      	movs	r3, #0
 800625c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006264:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006266:	bf00      	nop
 8006268:	370c      	adds	r7, #12
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr
 8006272:	bf00      	nop
 8006274:	20000010 	.word	0x20000010
	...

08006280 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006280:	f3ef 8009 	mrs	r0, PSP
 8006284:	f3bf 8f6f 	isb	sy
 8006288:	4b15      	ldr	r3, [pc, #84]	; (80062e0 <pxCurrentTCBConst>)
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	f01e 0f10 	tst.w	lr, #16
 8006290:	bf08      	it	eq
 8006292:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006296:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800629a:	6010      	str	r0, [r2, #0]
 800629c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80062a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80062a4:	f380 8811 	msr	BASEPRI, r0
 80062a8:	f3bf 8f4f 	dsb	sy
 80062ac:	f3bf 8f6f 	isb	sy
 80062b0:	f7ff fcb6 	bl	8005c20 <vTaskSwitchContext>
 80062b4:	f04f 0000 	mov.w	r0, #0
 80062b8:	f380 8811 	msr	BASEPRI, r0
 80062bc:	bc09      	pop	{r0, r3}
 80062be:	6819      	ldr	r1, [r3, #0]
 80062c0:	6808      	ldr	r0, [r1, #0]
 80062c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062c6:	f01e 0f10 	tst.w	lr, #16
 80062ca:	bf08      	it	eq
 80062cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80062d0:	f380 8809 	msr	PSP, r0
 80062d4:	f3bf 8f6f 	isb	sy
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop
 80062dc:	f3af 8000 	nop.w

080062e0 <pxCurrentTCBConst>:
 80062e0:	20000634 	.word	0x20000634
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80062e4:	bf00      	nop
 80062e6:	bf00      	nop

080062e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b082      	sub	sp, #8
 80062ec:	af00      	add	r7, sp, #0
	__asm volatile
 80062ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f2:	f383 8811 	msr	BASEPRI, r3
 80062f6:	f3bf 8f6f 	isb	sy
 80062fa:	f3bf 8f4f 	dsb	sy
 80062fe:	607b      	str	r3, [r7, #4]
}
 8006300:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006302:	f7ff fbd5 	bl	8005ab0 <xTaskIncrementTick>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d003      	beq.n	8006314 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800630c:	4b06      	ldr	r3, [pc, #24]	; (8006328 <SysTick_Handler+0x40>)
 800630e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006312:	601a      	str	r2, [r3, #0]
 8006314:	2300      	movs	r3, #0
 8006316:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	f383 8811 	msr	BASEPRI, r3
}
 800631e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006320:	bf00      	nop
 8006322:	3708      	adds	r7, #8
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}
 8006328:	e000ed04 	.word	0xe000ed04

0800632c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800632c:	b480      	push	{r7}
 800632e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006330:	4b0b      	ldr	r3, [pc, #44]	; (8006360 <vPortSetupTimerInterrupt+0x34>)
 8006332:	2200      	movs	r2, #0
 8006334:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006336:	4b0b      	ldr	r3, [pc, #44]	; (8006364 <vPortSetupTimerInterrupt+0x38>)
 8006338:	2200      	movs	r2, #0
 800633a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800633c:	4b0a      	ldr	r3, [pc, #40]	; (8006368 <vPortSetupTimerInterrupt+0x3c>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a0a      	ldr	r2, [pc, #40]	; (800636c <vPortSetupTimerInterrupt+0x40>)
 8006342:	fba2 2303 	umull	r2, r3, r2, r3
 8006346:	099b      	lsrs	r3, r3, #6
 8006348:	4a09      	ldr	r2, [pc, #36]	; (8006370 <vPortSetupTimerInterrupt+0x44>)
 800634a:	3b01      	subs	r3, #1
 800634c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800634e:	4b04      	ldr	r3, [pc, #16]	; (8006360 <vPortSetupTimerInterrupt+0x34>)
 8006350:	2207      	movs	r2, #7
 8006352:	601a      	str	r2, [r3, #0]
}
 8006354:	bf00      	nop
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	e000e010 	.word	0xe000e010
 8006364:	e000e018 	.word	0xe000e018
 8006368:	20000004 	.word	0x20000004
 800636c:	10624dd3 	.word	0x10624dd3
 8006370:	e000e014 	.word	0xe000e014

08006374 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006374:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006384 <vPortEnableVFP+0x10>
 8006378:	6801      	ldr	r1, [r0, #0]
 800637a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800637e:	6001      	str	r1, [r0, #0]
 8006380:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006382:	bf00      	nop
 8006384:	e000ed88 	.word	0xe000ed88

08006388 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b08a      	sub	sp, #40	; 0x28
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006390:	2300      	movs	r3, #0
 8006392:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006394:	f7ff fae2 	bl	800595c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006398:	4b5b      	ldr	r3, [pc, #364]	; (8006508 <pvPortMalloc+0x180>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d101      	bne.n	80063a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80063a0:	f000 f920 	bl	80065e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80063a4:	4b59      	ldr	r3, [pc, #356]	; (800650c <pvPortMalloc+0x184>)
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4013      	ands	r3, r2
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	f040 8093 	bne.w	80064d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d01d      	beq.n	80063f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80063b8:	2208      	movs	r2, #8
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4413      	add	r3, r2
 80063be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f003 0307 	and.w	r3, r3, #7
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d014      	beq.n	80063f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f023 0307 	bic.w	r3, r3, #7
 80063d0:	3308      	adds	r3, #8
 80063d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f003 0307 	and.w	r3, r3, #7
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d00a      	beq.n	80063f4 <pvPortMalloc+0x6c>
	__asm volatile
 80063de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063e2:	f383 8811 	msr	BASEPRI, r3
 80063e6:	f3bf 8f6f 	isb	sy
 80063ea:	f3bf 8f4f 	dsb	sy
 80063ee:	617b      	str	r3, [r7, #20]
}
 80063f0:	bf00      	nop
 80063f2:	e7fe      	b.n	80063f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d06e      	beq.n	80064d8 <pvPortMalloc+0x150>
 80063fa:	4b45      	ldr	r3, [pc, #276]	; (8006510 <pvPortMalloc+0x188>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	429a      	cmp	r2, r3
 8006402:	d869      	bhi.n	80064d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006404:	4b43      	ldr	r3, [pc, #268]	; (8006514 <pvPortMalloc+0x18c>)
 8006406:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006408:	4b42      	ldr	r3, [pc, #264]	; (8006514 <pvPortMalloc+0x18c>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800640e:	e004      	b.n	800641a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006412:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800641a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	429a      	cmp	r2, r3
 8006422:	d903      	bls.n	800642c <pvPortMalloc+0xa4>
 8006424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d1f1      	bne.n	8006410 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800642c:	4b36      	ldr	r3, [pc, #216]	; (8006508 <pvPortMalloc+0x180>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006432:	429a      	cmp	r2, r3
 8006434:	d050      	beq.n	80064d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006436:	6a3b      	ldr	r3, [r7, #32]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2208      	movs	r2, #8
 800643c:	4413      	add	r3, r2
 800643e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	6a3b      	ldr	r3, [r7, #32]
 8006446:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644a:	685a      	ldr	r2, [r3, #4]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	1ad2      	subs	r2, r2, r3
 8006450:	2308      	movs	r3, #8
 8006452:	005b      	lsls	r3, r3, #1
 8006454:	429a      	cmp	r2, r3
 8006456:	d91f      	bls.n	8006498 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006458:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4413      	add	r3, r2
 800645e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006460:	69bb      	ldr	r3, [r7, #24]
 8006462:	f003 0307 	and.w	r3, r3, #7
 8006466:	2b00      	cmp	r3, #0
 8006468:	d00a      	beq.n	8006480 <pvPortMalloc+0xf8>
	__asm volatile
 800646a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800646e:	f383 8811 	msr	BASEPRI, r3
 8006472:	f3bf 8f6f 	isb	sy
 8006476:	f3bf 8f4f 	dsb	sy
 800647a:	613b      	str	r3, [r7, #16]
}
 800647c:	bf00      	nop
 800647e:	e7fe      	b.n	800647e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006482:	685a      	ldr	r2, [r3, #4]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	1ad2      	subs	r2, r2, r3
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800648c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006492:	69b8      	ldr	r0, [r7, #24]
 8006494:	f000 f908 	bl	80066a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006498:	4b1d      	ldr	r3, [pc, #116]	; (8006510 <pvPortMalloc+0x188>)
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	1ad3      	subs	r3, r2, r3
 80064a2:	4a1b      	ldr	r2, [pc, #108]	; (8006510 <pvPortMalloc+0x188>)
 80064a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80064a6:	4b1a      	ldr	r3, [pc, #104]	; (8006510 <pvPortMalloc+0x188>)
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	4b1b      	ldr	r3, [pc, #108]	; (8006518 <pvPortMalloc+0x190>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d203      	bcs.n	80064ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80064b2:	4b17      	ldr	r3, [pc, #92]	; (8006510 <pvPortMalloc+0x188>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a18      	ldr	r2, [pc, #96]	; (8006518 <pvPortMalloc+0x190>)
 80064b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80064ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064bc:	685a      	ldr	r2, [r3, #4]
 80064be:	4b13      	ldr	r3, [pc, #76]	; (800650c <pvPortMalloc+0x184>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	431a      	orrs	r2, r3
 80064c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80064c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ca:	2200      	movs	r2, #0
 80064cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80064ce:	4b13      	ldr	r3, [pc, #76]	; (800651c <pvPortMalloc+0x194>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	3301      	adds	r3, #1
 80064d4:	4a11      	ldr	r2, [pc, #68]	; (800651c <pvPortMalloc+0x194>)
 80064d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80064d8:	f7ff fa4e 	bl	8005978 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	f003 0307 	and.w	r3, r3, #7
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00a      	beq.n	80064fc <pvPortMalloc+0x174>
	__asm volatile
 80064e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ea:	f383 8811 	msr	BASEPRI, r3
 80064ee:	f3bf 8f6f 	isb	sy
 80064f2:	f3bf 8f4f 	dsb	sy
 80064f6:	60fb      	str	r3, [r7, #12]
}
 80064f8:	bf00      	nop
 80064fa:	e7fe      	b.n	80064fa <pvPortMalloc+0x172>
	return pvReturn;
 80064fc:	69fb      	ldr	r3, [r7, #28]
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3728      	adds	r7, #40	; 0x28
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	20004370 	.word	0x20004370
 800650c:	20004384 	.word	0x20004384
 8006510:	20004374 	.word	0x20004374
 8006514:	20004368 	.word	0x20004368
 8006518:	20004378 	.word	0x20004378
 800651c:	2000437c 	.word	0x2000437c

08006520 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b086      	sub	sp, #24
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d04d      	beq.n	80065ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006532:	2308      	movs	r3, #8
 8006534:	425b      	negs	r3, r3
 8006536:	697a      	ldr	r2, [r7, #20]
 8006538:	4413      	add	r3, r2
 800653a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	685a      	ldr	r2, [r3, #4]
 8006544:	4b24      	ldr	r3, [pc, #144]	; (80065d8 <vPortFree+0xb8>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4013      	ands	r3, r2
 800654a:	2b00      	cmp	r3, #0
 800654c:	d10a      	bne.n	8006564 <vPortFree+0x44>
	__asm volatile
 800654e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	60fb      	str	r3, [r7, #12]
}
 8006560:	bf00      	nop
 8006562:	e7fe      	b.n	8006562 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00a      	beq.n	8006582 <vPortFree+0x62>
	__asm volatile
 800656c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006570:	f383 8811 	msr	BASEPRI, r3
 8006574:	f3bf 8f6f 	isb	sy
 8006578:	f3bf 8f4f 	dsb	sy
 800657c:	60bb      	str	r3, [r7, #8]
}
 800657e:	bf00      	nop
 8006580:	e7fe      	b.n	8006580 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	4b14      	ldr	r3, [pc, #80]	; (80065d8 <vPortFree+0xb8>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4013      	ands	r3, r2
 800658c:	2b00      	cmp	r3, #0
 800658e:	d01e      	beq.n	80065ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d11a      	bne.n	80065ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	685a      	ldr	r2, [r3, #4]
 800659c:	4b0e      	ldr	r3, [pc, #56]	; (80065d8 <vPortFree+0xb8>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	43db      	mvns	r3, r3
 80065a2:	401a      	ands	r2, r3
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80065a8:	f7ff f9d8 	bl	800595c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	685a      	ldr	r2, [r3, #4]
 80065b0:	4b0a      	ldr	r3, [pc, #40]	; (80065dc <vPortFree+0xbc>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4413      	add	r3, r2
 80065b6:	4a09      	ldr	r2, [pc, #36]	; (80065dc <vPortFree+0xbc>)
 80065b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80065ba:	6938      	ldr	r0, [r7, #16]
 80065bc:	f000 f874 	bl	80066a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80065c0:	4b07      	ldr	r3, [pc, #28]	; (80065e0 <vPortFree+0xc0>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	3301      	adds	r3, #1
 80065c6:	4a06      	ldr	r2, [pc, #24]	; (80065e0 <vPortFree+0xc0>)
 80065c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80065ca:	f7ff f9d5 	bl	8005978 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80065ce:	bf00      	nop
 80065d0:	3718      	adds	r7, #24
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	bf00      	nop
 80065d8:	20004384 	.word	0x20004384
 80065dc:	20004374 	.word	0x20004374
 80065e0:	20004380 	.word	0x20004380

080065e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80065e4:	b480      	push	{r7}
 80065e6:	b085      	sub	sp, #20
 80065e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80065ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80065ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80065f0:	4b27      	ldr	r3, [pc, #156]	; (8006690 <prvHeapInit+0xac>)
 80065f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f003 0307 	and.w	r3, r3, #7
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00c      	beq.n	8006618 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	3307      	adds	r3, #7
 8006602:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f023 0307 	bic.w	r3, r3, #7
 800660a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800660c:	68ba      	ldr	r2, [r7, #8]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	4a1f      	ldr	r2, [pc, #124]	; (8006690 <prvHeapInit+0xac>)
 8006614:	4413      	add	r3, r2
 8006616:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800661c:	4a1d      	ldr	r2, [pc, #116]	; (8006694 <prvHeapInit+0xb0>)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006622:	4b1c      	ldr	r3, [pc, #112]	; (8006694 <prvHeapInit+0xb0>)
 8006624:	2200      	movs	r2, #0
 8006626:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	68ba      	ldr	r2, [r7, #8]
 800662c:	4413      	add	r3, r2
 800662e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006630:	2208      	movs	r2, #8
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	1a9b      	subs	r3, r3, r2
 8006636:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f023 0307 	bic.w	r3, r3, #7
 800663e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	4a15      	ldr	r2, [pc, #84]	; (8006698 <prvHeapInit+0xb4>)
 8006644:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006646:	4b14      	ldr	r3, [pc, #80]	; (8006698 <prvHeapInit+0xb4>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	2200      	movs	r2, #0
 800664c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800664e:	4b12      	ldr	r3, [pc, #72]	; (8006698 <prvHeapInit+0xb4>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2200      	movs	r2, #0
 8006654:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	68fa      	ldr	r2, [r7, #12]
 800665e:	1ad2      	subs	r2, r2, r3
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006664:	4b0c      	ldr	r3, [pc, #48]	; (8006698 <prvHeapInit+0xb4>)
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	4a0a      	ldr	r2, [pc, #40]	; (800669c <prvHeapInit+0xb8>)
 8006672:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	4a09      	ldr	r2, [pc, #36]	; (80066a0 <prvHeapInit+0xbc>)
 800667a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800667c:	4b09      	ldr	r3, [pc, #36]	; (80066a4 <prvHeapInit+0xc0>)
 800667e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006682:	601a      	str	r2, [r3, #0]
}
 8006684:	bf00      	nop
 8006686:	3714      	adds	r7, #20
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr
 8006690:	20000768 	.word	0x20000768
 8006694:	20004368 	.word	0x20004368
 8006698:	20004370 	.word	0x20004370
 800669c:	20004378 	.word	0x20004378
 80066a0:	20004374 	.word	0x20004374
 80066a4:	20004384 	.word	0x20004384

080066a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80066b0:	4b28      	ldr	r3, [pc, #160]	; (8006754 <prvInsertBlockIntoFreeList+0xac>)
 80066b2:	60fb      	str	r3, [r7, #12]
 80066b4:	e002      	b.n	80066bc <prvInsertBlockIntoFreeList+0x14>
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	60fb      	str	r3, [r7, #12]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	429a      	cmp	r2, r3
 80066c4:	d8f7      	bhi.n	80066b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	68ba      	ldr	r2, [r7, #8]
 80066d0:	4413      	add	r3, r2
 80066d2:	687a      	ldr	r2, [r7, #4]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d108      	bne.n	80066ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	685a      	ldr	r2, [r3, #4]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	441a      	add	r2, r3
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	68ba      	ldr	r2, [r7, #8]
 80066f4:	441a      	add	r2, r3
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d118      	bne.n	8006730 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	4b15      	ldr	r3, [pc, #84]	; (8006758 <prvInsertBlockIntoFreeList+0xb0>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	429a      	cmp	r2, r3
 8006708:	d00d      	beq.n	8006726 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685a      	ldr	r2, [r3, #4]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	441a      	add	r2, r3
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	601a      	str	r2, [r3, #0]
 8006724:	e008      	b.n	8006738 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006726:	4b0c      	ldr	r3, [pc, #48]	; (8006758 <prvInsertBlockIntoFreeList+0xb0>)
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	601a      	str	r2, [r3, #0]
 800672e:	e003      	b.n	8006738 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006738:	68fa      	ldr	r2, [r7, #12]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	429a      	cmp	r2, r3
 800673e:	d002      	beq.n	8006746 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006746:	bf00      	nop
 8006748:	3714      	adds	r7, #20
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop
 8006754:	20004368 	.word	0x20004368
 8006758:	20004370 	.word	0x20004370

0800675c <__cvt>:
 800675c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006760:	ec55 4b10 	vmov	r4, r5, d0
 8006764:	2d00      	cmp	r5, #0
 8006766:	460e      	mov	r6, r1
 8006768:	4619      	mov	r1, r3
 800676a:	462b      	mov	r3, r5
 800676c:	bfbb      	ittet	lt
 800676e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006772:	461d      	movlt	r5, r3
 8006774:	2300      	movge	r3, #0
 8006776:	232d      	movlt	r3, #45	; 0x2d
 8006778:	700b      	strb	r3, [r1, #0]
 800677a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800677c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006780:	4691      	mov	r9, r2
 8006782:	f023 0820 	bic.w	r8, r3, #32
 8006786:	bfbc      	itt	lt
 8006788:	4622      	movlt	r2, r4
 800678a:	4614      	movlt	r4, r2
 800678c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006790:	d005      	beq.n	800679e <__cvt+0x42>
 8006792:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006796:	d100      	bne.n	800679a <__cvt+0x3e>
 8006798:	3601      	adds	r6, #1
 800679a:	2102      	movs	r1, #2
 800679c:	e000      	b.n	80067a0 <__cvt+0x44>
 800679e:	2103      	movs	r1, #3
 80067a0:	ab03      	add	r3, sp, #12
 80067a2:	9301      	str	r3, [sp, #4]
 80067a4:	ab02      	add	r3, sp, #8
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	ec45 4b10 	vmov	d0, r4, r5
 80067ac:	4653      	mov	r3, sl
 80067ae:	4632      	mov	r2, r6
 80067b0:	f000 fece 	bl	8007550 <_dtoa_r>
 80067b4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80067b8:	4607      	mov	r7, r0
 80067ba:	d102      	bne.n	80067c2 <__cvt+0x66>
 80067bc:	f019 0f01 	tst.w	r9, #1
 80067c0:	d022      	beq.n	8006808 <__cvt+0xac>
 80067c2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80067c6:	eb07 0906 	add.w	r9, r7, r6
 80067ca:	d110      	bne.n	80067ee <__cvt+0x92>
 80067cc:	783b      	ldrb	r3, [r7, #0]
 80067ce:	2b30      	cmp	r3, #48	; 0x30
 80067d0:	d10a      	bne.n	80067e8 <__cvt+0x8c>
 80067d2:	2200      	movs	r2, #0
 80067d4:	2300      	movs	r3, #0
 80067d6:	4620      	mov	r0, r4
 80067d8:	4629      	mov	r1, r5
 80067da:	f7fa f97d 	bl	8000ad8 <__aeabi_dcmpeq>
 80067de:	b918      	cbnz	r0, 80067e8 <__cvt+0x8c>
 80067e0:	f1c6 0601 	rsb	r6, r6, #1
 80067e4:	f8ca 6000 	str.w	r6, [sl]
 80067e8:	f8da 3000 	ldr.w	r3, [sl]
 80067ec:	4499      	add	r9, r3
 80067ee:	2200      	movs	r2, #0
 80067f0:	2300      	movs	r3, #0
 80067f2:	4620      	mov	r0, r4
 80067f4:	4629      	mov	r1, r5
 80067f6:	f7fa f96f 	bl	8000ad8 <__aeabi_dcmpeq>
 80067fa:	b108      	cbz	r0, 8006800 <__cvt+0xa4>
 80067fc:	f8cd 900c 	str.w	r9, [sp, #12]
 8006800:	2230      	movs	r2, #48	; 0x30
 8006802:	9b03      	ldr	r3, [sp, #12]
 8006804:	454b      	cmp	r3, r9
 8006806:	d307      	bcc.n	8006818 <__cvt+0xbc>
 8006808:	9b03      	ldr	r3, [sp, #12]
 800680a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800680c:	1bdb      	subs	r3, r3, r7
 800680e:	4638      	mov	r0, r7
 8006810:	6013      	str	r3, [r2, #0]
 8006812:	b004      	add	sp, #16
 8006814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006818:	1c59      	adds	r1, r3, #1
 800681a:	9103      	str	r1, [sp, #12]
 800681c:	701a      	strb	r2, [r3, #0]
 800681e:	e7f0      	b.n	8006802 <__cvt+0xa6>

08006820 <__exponent>:
 8006820:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006822:	4603      	mov	r3, r0
 8006824:	2900      	cmp	r1, #0
 8006826:	bfb8      	it	lt
 8006828:	4249      	neglt	r1, r1
 800682a:	f803 2b02 	strb.w	r2, [r3], #2
 800682e:	bfb4      	ite	lt
 8006830:	222d      	movlt	r2, #45	; 0x2d
 8006832:	222b      	movge	r2, #43	; 0x2b
 8006834:	2909      	cmp	r1, #9
 8006836:	7042      	strb	r2, [r0, #1]
 8006838:	dd2a      	ble.n	8006890 <__exponent+0x70>
 800683a:	f10d 0207 	add.w	r2, sp, #7
 800683e:	4617      	mov	r7, r2
 8006840:	260a      	movs	r6, #10
 8006842:	4694      	mov	ip, r2
 8006844:	fb91 f5f6 	sdiv	r5, r1, r6
 8006848:	fb06 1415 	mls	r4, r6, r5, r1
 800684c:	3430      	adds	r4, #48	; 0x30
 800684e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006852:	460c      	mov	r4, r1
 8006854:	2c63      	cmp	r4, #99	; 0x63
 8006856:	f102 32ff 	add.w	r2, r2, #4294967295
 800685a:	4629      	mov	r1, r5
 800685c:	dcf1      	bgt.n	8006842 <__exponent+0x22>
 800685e:	3130      	adds	r1, #48	; 0x30
 8006860:	f1ac 0402 	sub.w	r4, ip, #2
 8006864:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006868:	1c41      	adds	r1, r0, #1
 800686a:	4622      	mov	r2, r4
 800686c:	42ba      	cmp	r2, r7
 800686e:	d30a      	bcc.n	8006886 <__exponent+0x66>
 8006870:	f10d 0209 	add.w	r2, sp, #9
 8006874:	eba2 020c 	sub.w	r2, r2, ip
 8006878:	42bc      	cmp	r4, r7
 800687a:	bf88      	it	hi
 800687c:	2200      	movhi	r2, #0
 800687e:	4413      	add	r3, r2
 8006880:	1a18      	subs	r0, r3, r0
 8006882:	b003      	add	sp, #12
 8006884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006886:	f812 5b01 	ldrb.w	r5, [r2], #1
 800688a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800688e:	e7ed      	b.n	800686c <__exponent+0x4c>
 8006890:	2330      	movs	r3, #48	; 0x30
 8006892:	3130      	adds	r1, #48	; 0x30
 8006894:	7083      	strb	r3, [r0, #2]
 8006896:	70c1      	strb	r1, [r0, #3]
 8006898:	1d03      	adds	r3, r0, #4
 800689a:	e7f1      	b.n	8006880 <__exponent+0x60>

0800689c <_printf_float>:
 800689c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068a0:	ed2d 8b02 	vpush	{d8}
 80068a4:	b08d      	sub	sp, #52	; 0x34
 80068a6:	460c      	mov	r4, r1
 80068a8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80068ac:	4616      	mov	r6, r2
 80068ae:	461f      	mov	r7, r3
 80068b0:	4605      	mov	r5, r0
 80068b2:	f000 fce7 	bl	8007284 <_localeconv_r>
 80068b6:	f8d0 a000 	ldr.w	sl, [r0]
 80068ba:	4650      	mov	r0, sl
 80068bc:	f7f9 fce0 	bl	8000280 <strlen>
 80068c0:	2300      	movs	r3, #0
 80068c2:	930a      	str	r3, [sp, #40]	; 0x28
 80068c4:	6823      	ldr	r3, [r4, #0]
 80068c6:	9305      	str	r3, [sp, #20]
 80068c8:	f8d8 3000 	ldr.w	r3, [r8]
 80068cc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80068d0:	3307      	adds	r3, #7
 80068d2:	f023 0307 	bic.w	r3, r3, #7
 80068d6:	f103 0208 	add.w	r2, r3, #8
 80068da:	f8c8 2000 	str.w	r2, [r8]
 80068de:	e9d3 8900 	ldrd	r8, r9, [r3]
 80068e2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80068e6:	9307      	str	r3, [sp, #28]
 80068e8:	f8cd 8018 	str.w	r8, [sp, #24]
 80068ec:	ee08 0a10 	vmov	s16, r0
 80068f0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80068f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068f8:	4b9e      	ldr	r3, [pc, #632]	; (8006b74 <_printf_float+0x2d8>)
 80068fa:	f04f 32ff 	mov.w	r2, #4294967295
 80068fe:	f7fa f91d 	bl	8000b3c <__aeabi_dcmpun>
 8006902:	bb88      	cbnz	r0, 8006968 <_printf_float+0xcc>
 8006904:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006908:	4b9a      	ldr	r3, [pc, #616]	; (8006b74 <_printf_float+0x2d8>)
 800690a:	f04f 32ff 	mov.w	r2, #4294967295
 800690e:	f7fa f8f7 	bl	8000b00 <__aeabi_dcmple>
 8006912:	bb48      	cbnz	r0, 8006968 <_printf_float+0xcc>
 8006914:	2200      	movs	r2, #0
 8006916:	2300      	movs	r3, #0
 8006918:	4640      	mov	r0, r8
 800691a:	4649      	mov	r1, r9
 800691c:	f7fa f8e6 	bl	8000aec <__aeabi_dcmplt>
 8006920:	b110      	cbz	r0, 8006928 <_printf_float+0x8c>
 8006922:	232d      	movs	r3, #45	; 0x2d
 8006924:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006928:	4a93      	ldr	r2, [pc, #588]	; (8006b78 <_printf_float+0x2dc>)
 800692a:	4b94      	ldr	r3, [pc, #592]	; (8006b7c <_printf_float+0x2e0>)
 800692c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006930:	bf94      	ite	ls
 8006932:	4690      	movls	r8, r2
 8006934:	4698      	movhi	r8, r3
 8006936:	2303      	movs	r3, #3
 8006938:	6123      	str	r3, [r4, #16]
 800693a:	9b05      	ldr	r3, [sp, #20]
 800693c:	f023 0304 	bic.w	r3, r3, #4
 8006940:	6023      	str	r3, [r4, #0]
 8006942:	f04f 0900 	mov.w	r9, #0
 8006946:	9700      	str	r7, [sp, #0]
 8006948:	4633      	mov	r3, r6
 800694a:	aa0b      	add	r2, sp, #44	; 0x2c
 800694c:	4621      	mov	r1, r4
 800694e:	4628      	mov	r0, r5
 8006950:	f000 f9da 	bl	8006d08 <_printf_common>
 8006954:	3001      	adds	r0, #1
 8006956:	f040 8090 	bne.w	8006a7a <_printf_float+0x1de>
 800695a:	f04f 30ff 	mov.w	r0, #4294967295
 800695e:	b00d      	add	sp, #52	; 0x34
 8006960:	ecbd 8b02 	vpop	{d8}
 8006964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006968:	4642      	mov	r2, r8
 800696a:	464b      	mov	r3, r9
 800696c:	4640      	mov	r0, r8
 800696e:	4649      	mov	r1, r9
 8006970:	f7fa f8e4 	bl	8000b3c <__aeabi_dcmpun>
 8006974:	b140      	cbz	r0, 8006988 <_printf_float+0xec>
 8006976:	464b      	mov	r3, r9
 8006978:	2b00      	cmp	r3, #0
 800697a:	bfbc      	itt	lt
 800697c:	232d      	movlt	r3, #45	; 0x2d
 800697e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006982:	4a7f      	ldr	r2, [pc, #508]	; (8006b80 <_printf_float+0x2e4>)
 8006984:	4b7f      	ldr	r3, [pc, #508]	; (8006b84 <_printf_float+0x2e8>)
 8006986:	e7d1      	b.n	800692c <_printf_float+0x90>
 8006988:	6863      	ldr	r3, [r4, #4]
 800698a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800698e:	9206      	str	r2, [sp, #24]
 8006990:	1c5a      	adds	r2, r3, #1
 8006992:	d13f      	bne.n	8006a14 <_printf_float+0x178>
 8006994:	2306      	movs	r3, #6
 8006996:	6063      	str	r3, [r4, #4]
 8006998:	9b05      	ldr	r3, [sp, #20]
 800699a:	6861      	ldr	r1, [r4, #4]
 800699c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80069a0:	2300      	movs	r3, #0
 80069a2:	9303      	str	r3, [sp, #12]
 80069a4:	ab0a      	add	r3, sp, #40	; 0x28
 80069a6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80069aa:	ab09      	add	r3, sp, #36	; 0x24
 80069ac:	ec49 8b10 	vmov	d0, r8, r9
 80069b0:	9300      	str	r3, [sp, #0]
 80069b2:	6022      	str	r2, [r4, #0]
 80069b4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80069b8:	4628      	mov	r0, r5
 80069ba:	f7ff fecf 	bl	800675c <__cvt>
 80069be:	9b06      	ldr	r3, [sp, #24]
 80069c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069c2:	2b47      	cmp	r3, #71	; 0x47
 80069c4:	4680      	mov	r8, r0
 80069c6:	d108      	bne.n	80069da <_printf_float+0x13e>
 80069c8:	1cc8      	adds	r0, r1, #3
 80069ca:	db02      	blt.n	80069d2 <_printf_float+0x136>
 80069cc:	6863      	ldr	r3, [r4, #4]
 80069ce:	4299      	cmp	r1, r3
 80069d0:	dd41      	ble.n	8006a56 <_printf_float+0x1ba>
 80069d2:	f1ab 0302 	sub.w	r3, fp, #2
 80069d6:	fa5f fb83 	uxtb.w	fp, r3
 80069da:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80069de:	d820      	bhi.n	8006a22 <_printf_float+0x186>
 80069e0:	3901      	subs	r1, #1
 80069e2:	465a      	mov	r2, fp
 80069e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80069e8:	9109      	str	r1, [sp, #36]	; 0x24
 80069ea:	f7ff ff19 	bl	8006820 <__exponent>
 80069ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069f0:	1813      	adds	r3, r2, r0
 80069f2:	2a01      	cmp	r2, #1
 80069f4:	4681      	mov	r9, r0
 80069f6:	6123      	str	r3, [r4, #16]
 80069f8:	dc02      	bgt.n	8006a00 <_printf_float+0x164>
 80069fa:	6822      	ldr	r2, [r4, #0]
 80069fc:	07d2      	lsls	r2, r2, #31
 80069fe:	d501      	bpl.n	8006a04 <_printf_float+0x168>
 8006a00:	3301      	adds	r3, #1
 8006a02:	6123      	str	r3, [r4, #16]
 8006a04:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d09c      	beq.n	8006946 <_printf_float+0xaa>
 8006a0c:	232d      	movs	r3, #45	; 0x2d
 8006a0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a12:	e798      	b.n	8006946 <_printf_float+0xaa>
 8006a14:	9a06      	ldr	r2, [sp, #24]
 8006a16:	2a47      	cmp	r2, #71	; 0x47
 8006a18:	d1be      	bne.n	8006998 <_printf_float+0xfc>
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d1bc      	bne.n	8006998 <_printf_float+0xfc>
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e7b9      	b.n	8006996 <_printf_float+0xfa>
 8006a22:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006a26:	d118      	bne.n	8006a5a <_printf_float+0x1be>
 8006a28:	2900      	cmp	r1, #0
 8006a2a:	6863      	ldr	r3, [r4, #4]
 8006a2c:	dd0b      	ble.n	8006a46 <_printf_float+0x1aa>
 8006a2e:	6121      	str	r1, [r4, #16]
 8006a30:	b913      	cbnz	r3, 8006a38 <_printf_float+0x19c>
 8006a32:	6822      	ldr	r2, [r4, #0]
 8006a34:	07d0      	lsls	r0, r2, #31
 8006a36:	d502      	bpl.n	8006a3e <_printf_float+0x1a2>
 8006a38:	3301      	adds	r3, #1
 8006a3a:	440b      	add	r3, r1
 8006a3c:	6123      	str	r3, [r4, #16]
 8006a3e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006a40:	f04f 0900 	mov.w	r9, #0
 8006a44:	e7de      	b.n	8006a04 <_printf_float+0x168>
 8006a46:	b913      	cbnz	r3, 8006a4e <_printf_float+0x1b2>
 8006a48:	6822      	ldr	r2, [r4, #0]
 8006a4a:	07d2      	lsls	r2, r2, #31
 8006a4c:	d501      	bpl.n	8006a52 <_printf_float+0x1b6>
 8006a4e:	3302      	adds	r3, #2
 8006a50:	e7f4      	b.n	8006a3c <_printf_float+0x1a0>
 8006a52:	2301      	movs	r3, #1
 8006a54:	e7f2      	b.n	8006a3c <_printf_float+0x1a0>
 8006a56:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006a5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a5c:	4299      	cmp	r1, r3
 8006a5e:	db05      	blt.n	8006a6c <_printf_float+0x1d0>
 8006a60:	6823      	ldr	r3, [r4, #0]
 8006a62:	6121      	str	r1, [r4, #16]
 8006a64:	07d8      	lsls	r0, r3, #31
 8006a66:	d5ea      	bpl.n	8006a3e <_printf_float+0x1a2>
 8006a68:	1c4b      	adds	r3, r1, #1
 8006a6a:	e7e7      	b.n	8006a3c <_printf_float+0x1a0>
 8006a6c:	2900      	cmp	r1, #0
 8006a6e:	bfd4      	ite	le
 8006a70:	f1c1 0202 	rsble	r2, r1, #2
 8006a74:	2201      	movgt	r2, #1
 8006a76:	4413      	add	r3, r2
 8006a78:	e7e0      	b.n	8006a3c <_printf_float+0x1a0>
 8006a7a:	6823      	ldr	r3, [r4, #0]
 8006a7c:	055a      	lsls	r2, r3, #21
 8006a7e:	d407      	bmi.n	8006a90 <_printf_float+0x1f4>
 8006a80:	6923      	ldr	r3, [r4, #16]
 8006a82:	4642      	mov	r2, r8
 8006a84:	4631      	mov	r1, r6
 8006a86:	4628      	mov	r0, r5
 8006a88:	47b8      	blx	r7
 8006a8a:	3001      	adds	r0, #1
 8006a8c:	d12c      	bne.n	8006ae8 <_printf_float+0x24c>
 8006a8e:	e764      	b.n	800695a <_printf_float+0xbe>
 8006a90:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006a94:	f240 80e0 	bls.w	8006c58 <_printf_float+0x3bc>
 8006a98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	f7fa f81a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	d034      	beq.n	8006b12 <_printf_float+0x276>
 8006aa8:	4a37      	ldr	r2, [pc, #220]	; (8006b88 <_printf_float+0x2ec>)
 8006aaa:	2301      	movs	r3, #1
 8006aac:	4631      	mov	r1, r6
 8006aae:	4628      	mov	r0, r5
 8006ab0:	47b8      	blx	r7
 8006ab2:	3001      	adds	r0, #1
 8006ab4:	f43f af51 	beq.w	800695a <_printf_float+0xbe>
 8006ab8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006abc:	429a      	cmp	r2, r3
 8006abe:	db02      	blt.n	8006ac6 <_printf_float+0x22a>
 8006ac0:	6823      	ldr	r3, [r4, #0]
 8006ac2:	07d8      	lsls	r0, r3, #31
 8006ac4:	d510      	bpl.n	8006ae8 <_printf_float+0x24c>
 8006ac6:	ee18 3a10 	vmov	r3, s16
 8006aca:	4652      	mov	r2, sl
 8006acc:	4631      	mov	r1, r6
 8006ace:	4628      	mov	r0, r5
 8006ad0:	47b8      	blx	r7
 8006ad2:	3001      	adds	r0, #1
 8006ad4:	f43f af41 	beq.w	800695a <_printf_float+0xbe>
 8006ad8:	f04f 0800 	mov.w	r8, #0
 8006adc:	f104 091a 	add.w	r9, r4, #26
 8006ae0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ae2:	3b01      	subs	r3, #1
 8006ae4:	4543      	cmp	r3, r8
 8006ae6:	dc09      	bgt.n	8006afc <_printf_float+0x260>
 8006ae8:	6823      	ldr	r3, [r4, #0]
 8006aea:	079b      	lsls	r3, r3, #30
 8006aec:	f100 8107 	bmi.w	8006cfe <_printf_float+0x462>
 8006af0:	68e0      	ldr	r0, [r4, #12]
 8006af2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006af4:	4298      	cmp	r0, r3
 8006af6:	bfb8      	it	lt
 8006af8:	4618      	movlt	r0, r3
 8006afa:	e730      	b.n	800695e <_printf_float+0xc2>
 8006afc:	2301      	movs	r3, #1
 8006afe:	464a      	mov	r2, r9
 8006b00:	4631      	mov	r1, r6
 8006b02:	4628      	mov	r0, r5
 8006b04:	47b8      	blx	r7
 8006b06:	3001      	adds	r0, #1
 8006b08:	f43f af27 	beq.w	800695a <_printf_float+0xbe>
 8006b0c:	f108 0801 	add.w	r8, r8, #1
 8006b10:	e7e6      	b.n	8006ae0 <_printf_float+0x244>
 8006b12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	dc39      	bgt.n	8006b8c <_printf_float+0x2f0>
 8006b18:	4a1b      	ldr	r2, [pc, #108]	; (8006b88 <_printf_float+0x2ec>)
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	4631      	mov	r1, r6
 8006b1e:	4628      	mov	r0, r5
 8006b20:	47b8      	blx	r7
 8006b22:	3001      	adds	r0, #1
 8006b24:	f43f af19 	beq.w	800695a <_printf_float+0xbe>
 8006b28:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	d102      	bne.n	8006b36 <_printf_float+0x29a>
 8006b30:	6823      	ldr	r3, [r4, #0]
 8006b32:	07d9      	lsls	r1, r3, #31
 8006b34:	d5d8      	bpl.n	8006ae8 <_printf_float+0x24c>
 8006b36:	ee18 3a10 	vmov	r3, s16
 8006b3a:	4652      	mov	r2, sl
 8006b3c:	4631      	mov	r1, r6
 8006b3e:	4628      	mov	r0, r5
 8006b40:	47b8      	blx	r7
 8006b42:	3001      	adds	r0, #1
 8006b44:	f43f af09 	beq.w	800695a <_printf_float+0xbe>
 8006b48:	f04f 0900 	mov.w	r9, #0
 8006b4c:	f104 0a1a 	add.w	sl, r4, #26
 8006b50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b52:	425b      	negs	r3, r3
 8006b54:	454b      	cmp	r3, r9
 8006b56:	dc01      	bgt.n	8006b5c <_printf_float+0x2c0>
 8006b58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b5a:	e792      	b.n	8006a82 <_printf_float+0x1e6>
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	4652      	mov	r2, sl
 8006b60:	4631      	mov	r1, r6
 8006b62:	4628      	mov	r0, r5
 8006b64:	47b8      	blx	r7
 8006b66:	3001      	adds	r0, #1
 8006b68:	f43f aef7 	beq.w	800695a <_printf_float+0xbe>
 8006b6c:	f109 0901 	add.w	r9, r9, #1
 8006b70:	e7ee      	b.n	8006b50 <_printf_float+0x2b4>
 8006b72:	bf00      	nop
 8006b74:	7fefffff 	.word	0x7fefffff
 8006b78:	0800989c 	.word	0x0800989c
 8006b7c:	080098a0 	.word	0x080098a0
 8006b80:	080098a4 	.word	0x080098a4
 8006b84:	080098a8 	.word	0x080098a8
 8006b88:	080098ac 	.word	0x080098ac
 8006b8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b8e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006b90:	429a      	cmp	r2, r3
 8006b92:	bfa8      	it	ge
 8006b94:	461a      	movge	r2, r3
 8006b96:	2a00      	cmp	r2, #0
 8006b98:	4691      	mov	r9, r2
 8006b9a:	dc37      	bgt.n	8006c0c <_printf_float+0x370>
 8006b9c:	f04f 0b00 	mov.w	fp, #0
 8006ba0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ba4:	f104 021a 	add.w	r2, r4, #26
 8006ba8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006baa:	9305      	str	r3, [sp, #20]
 8006bac:	eba3 0309 	sub.w	r3, r3, r9
 8006bb0:	455b      	cmp	r3, fp
 8006bb2:	dc33      	bgt.n	8006c1c <_printf_float+0x380>
 8006bb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	db3b      	blt.n	8006c34 <_printf_float+0x398>
 8006bbc:	6823      	ldr	r3, [r4, #0]
 8006bbe:	07da      	lsls	r2, r3, #31
 8006bc0:	d438      	bmi.n	8006c34 <_printf_float+0x398>
 8006bc2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006bc6:	eba2 0903 	sub.w	r9, r2, r3
 8006bca:	9b05      	ldr	r3, [sp, #20]
 8006bcc:	1ad2      	subs	r2, r2, r3
 8006bce:	4591      	cmp	r9, r2
 8006bd0:	bfa8      	it	ge
 8006bd2:	4691      	movge	r9, r2
 8006bd4:	f1b9 0f00 	cmp.w	r9, #0
 8006bd8:	dc35      	bgt.n	8006c46 <_printf_float+0x3aa>
 8006bda:	f04f 0800 	mov.w	r8, #0
 8006bde:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006be2:	f104 0a1a 	add.w	sl, r4, #26
 8006be6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bea:	1a9b      	subs	r3, r3, r2
 8006bec:	eba3 0309 	sub.w	r3, r3, r9
 8006bf0:	4543      	cmp	r3, r8
 8006bf2:	f77f af79 	ble.w	8006ae8 <_printf_float+0x24c>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	4652      	mov	r2, sl
 8006bfa:	4631      	mov	r1, r6
 8006bfc:	4628      	mov	r0, r5
 8006bfe:	47b8      	blx	r7
 8006c00:	3001      	adds	r0, #1
 8006c02:	f43f aeaa 	beq.w	800695a <_printf_float+0xbe>
 8006c06:	f108 0801 	add.w	r8, r8, #1
 8006c0a:	e7ec      	b.n	8006be6 <_printf_float+0x34a>
 8006c0c:	4613      	mov	r3, r2
 8006c0e:	4631      	mov	r1, r6
 8006c10:	4642      	mov	r2, r8
 8006c12:	4628      	mov	r0, r5
 8006c14:	47b8      	blx	r7
 8006c16:	3001      	adds	r0, #1
 8006c18:	d1c0      	bne.n	8006b9c <_printf_float+0x300>
 8006c1a:	e69e      	b.n	800695a <_printf_float+0xbe>
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	4631      	mov	r1, r6
 8006c20:	4628      	mov	r0, r5
 8006c22:	9205      	str	r2, [sp, #20]
 8006c24:	47b8      	blx	r7
 8006c26:	3001      	adds	r0, #1
 8006c28:	f43f ae97 	beq.w	800695a <_printf_float+0xbe>
 8006c2c:	9a05      	ldr	r2, [sp, #20]
 8006c2e:	f10b 0b01 	add.w	fp, fp, #1
 8006c32:	e7b9      	b.n	8006ba8 <_printf_float+0x30c>
 8006c34:	ee18 3a10 	vmov	r3, s16
 8006c38:	4652      	mov	r2, sl
 8006c3a:	4631      	mov	r1, r6
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	47b8      	blx	r7
 8006c40:	3001      	adds	r0, #1
 8006c42:	d1be      	bne.n	8006bc2 <_printf_float+0x326>
 8006c44:	e689      	b.n	800695a <_printf_float+0xbe>
 8006c46:	9a05      	ldr	r2, [sp, #20]
 8006c48:	464b      	mov	r3, r9
 8006c4a:	4442      	add	r2, r8
 8006c4c:	4631      	mov	r1, r6
 8006c4e:	4628      	mov	r0, r5
 8006c50:	47b8      	blx	r7
 8006c52:	3001      	adds	r0, #1
 8006c54:	d1c1      	bne.n	8006bda <_printf_float+0x33e>
 8006c56:	e680      	b.n	800695a <_printf_float+0xbe>
 8006c58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c5a:	2a01      	cmp	r2, #1
 8006c5c:	dc01      	bgt.n	8006c62 <_printf_float+0x3c6>
 8006c5e:	07db      	lsls	r3, r3, #31
 8006c60:	d53a      	bpl.n	8006cd8 <_printf_float+0x43c>
 8006c62:	2301      	movs	r3, #1
 8006c64:	4642      	mov	r2, r8
 8006c66:	4631      	mov	r1, r6
 8006c68:	4628      	mov	r0, r5
 8006c6a:	47b8      	blx	r7
 8006c6c:	3001      	adds	r0, #1
 8006c6e:	f43f ae74 	beq.w	800695a <_printf_float+0xbe>
 8006c72:	ee18 3a10 	vmov	r3, s16
 8006c76:	4652      	mov	r2, sl
 8006c78:	4631      	mov	r1, r6
 8006c7a:	4628      	mov	r0, r5
 8006c7c:	47b8      	blx	r7
 8006c7e:	3001      	adds	r0, #1
 8006c80:	f43f ae6b 	beq.w	800695a <_printf_float+0xbe>
 8006c84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c88:	2200      	movs	r2, #0
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006c90:	f7f9 ff22 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c94:	b9d8      	cbnz	r0, 8006cce <_printf_float+0x432>
 8006c96:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006c9a:	f108 0201 	add.w	r2, r8, #1
 8006c9e:	4631      	mov	r1, r6
 8006ca0:	4628      	mov	r0, r5
 8006ca2:	47b8      	blx	r7
 8006ca4:	3001      	adds	r0, #1
 8006ca6:	d10e      	bne.n	8006cc6 <_printf_float+0x42a>
 8006ca8:	e657      	b.n	800695a <_printf_float+0xbe>
 8006caa:	2301      	movs	r3, #1
 8006cac:	4652      	mov	r2, sl
 8006cae:	4631      	mov	r1, r6
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	47b8      	blx	r7
 8006cb4:	3001      	adds	r0, #1
 8006cb6:	f43f ae50 	beq.w	800695a <_printf_float+0xbe>
 8006cba:	f108 0801 	add.w	r8, r8, #1
 8006cbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cc0:	3b01      	subs	r3, #1
 8006cc2:	4543      	cmp	r3, r8
 8006cc4:	dcf1      	bgt.n	8006caa <_printf_float+0x40e>
 8006cc6:	464b      	mov	r3, r9
 8006cc8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ccc:	e6da      	b.n	8006a84 <_printf_float+0x1e8>
 8006cce:	f04f 0800 	mov.w	r8, #0
 8006cd2:	f104 0a1a 	add.w	sl, r4, #26
 8006cd6:	e7f2      	b.n	8006cbe <_printf_float+0x422>
 8006cd8:	2301      	movs	r3, #1
 8006cda:	4642      	mov	r2, r8
 8006cdc:	e7df      	b.n	8006c9e <_printf_float+0x402>
 8006cde:	2301      	movs	r3, #1
 8006ce0:	464a      	mov	r2, r9
 8006ce2:	4631      	mov	r1, r6
 8006ce4:	4628      	mov	r0, r5
 8006ce6:	47b8      	blx	r7
 8006ce8:	3001      	adds	r0, #1
 8006cea:	f43f ae36 	beq.w	800695a <_printf_float+0xbe>
 8006cee:	f108 0801 	add.w	r8, r8, #1
 8006cf2:	68e3      	ldr	r3, [r4, #12]
 8006cf4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006cf6:	1a5b      	subs	r3, r3, r1
 8006cf8:	4543      	cmp	r3, r8
 8006cfa:	dcf0      	bgt.n	8006cde <_printf_float+0x442>
 8006cfc:	e6f8      	b.n	8006af0 <_printf_float+0x254>
 8006cfe:	f04f 0800 	mov.w	r8, #0
 8006d02:	f104 0919 	add.w	r9, r4, #25
 8006d06:	e7f4      	b.n	8006cf2 <_printf_float+0x456>

08006d08 <_printf_common>:
 8006d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d0c:	4616      	mov	r6, r2
 8006d0e:	4699      	mov	r9, r3
 8006d10:	688a      	ldr	r2, [r1, #8]
 8006d12:	690b      	ldr	r3, [r1, #16]
 8006d14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	bfb8      	it	lt
 8006d1c:	4613      	movlt	r3, r2
 8006d1e:	6033      	str	r3, [r6, #0]
 8006d20:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d24:	4607      	mov	r7, r0
 8006d26:	460c      	mov	r4, r1
 8006d28:	b10a      	cbz	r2, 8006d2e <_printf_common+0x26>
 8006d2a:	3301      	adds	r3, #1
 8006d2c:	6033      	str	r3, [r6, #0]
 8006d2e:	6823      	ldr	r3, [r4, #0]
 8006d30:	0699      	lsls	r1, r3, #26
 8006d32:	bf42      	ittt	mi
 8006d34:	6833      	ldrmi	r3, [r6, #0]
 8006d36:	3302      	addmi	r3, #2
 8006d38:	6033      	strmi	r3, [r6, #0]
 8006d3a:	6825      	ldr	r5, [r4, #0]
 8006d3c:	f015 0506 	ands.w	r5, r5, #6
 8006d40:	d106      	bne.n	8006d50 <_printf_common+0x48>
 8006d42:	f104 0a19 	add.w	sl, r4, #25
 8006d46:	68e3      	ldr	r3, [r4, #12]
 8006d48:	6832      	ldr	r2, [r6, #0]
 8006d4a:	1a9b      	subs	r3, r3, r2
 8006d4c:	42ab      	cmp	r3, r5
 8006d4e:	dc26      	bgt.n	8006d9e <_printf_common+0x96>
 8006d50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d54:	1e13      	subs	r3, r2, #0
 8006d56:	6822      	ldr	r2, [r4, #0]
 8006d58:	bf18      	it	ne
 8006d5a:	2301      	movne	r3, #1
 8006d5c:	0692      	lsls	r2, r2, #26
 8006d5e:	d42b      	bmi.n	8006db8 <_printf_common+0xb0>
 8006d60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d64:	4649      	mov	r1, r9
 8006d66:	4638      	mov	r0, r7
 8006d68:	47c0      	blx	r8
 8006d6a:	3001      	adds	r0, #1
 8006d6c:	d01e      	beq.n	8006dac <_printf_common+0xa4>
 8006d6e:	6823      	ldr	r3, [r4, #0]
 8006d70:	6922      	ldr	r2, [r4, #16]
 8006d72:	f003 0306 	and.w	r3, r3, #6
 8006d76:	2b04      	cmp	r3, #4
 8006d78:	bf02      	ittt	eq
 8006d7a:	68e5      	ldreq	r5, [r4, #12]
 8006d7c:	6833      	ldreq	r3, [r6, #0]
 8006d7e:	1aed      	subeq	r5, r5, r3
 8006d80:	68a3      	ldr	r3, [r4, #8]
 8006d82:	bf0c      	ite	eq
 8006d84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d88:	2500      	movne	r5, #0
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	bfc4      	itt	gt
 8006d8e:	1a9b      	subgt	r3, r3, r2
 8006d90:	18ed      	addgt	r5, r5, r3
 8006d92:	2600      	movs	r6, #0
 8006d94:	341a      	adds	r4, #26
 8006d96:	42b5      	cmp	r5, r6
 8006d98:	d11a      	bne.n	8006dd0 <_printf_common+0xc8>
 8006d9a:	2000      	movs	r0, #0
 8006d9c:	e008      	b.n	8006db0 <_printf_common+0xa8>
 8006d9e:	2301      	movs	r3, #1
 8006da0:	4652      	mov	r2, sl
 8006da2:	4649      	mov	r1, r9
 8006da4:	4638      	mov	r0, r7
 8006da6:	47c0      	blx	r8
 8006da8:	3001      	adds	r0, #1
 8006daa:	d103      	bne.n	8006db4 <_printf_common+0xac>
 8006dac:	f04f 30ff 	mov.w	r0, #4294967295
 8006db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006db4:	3501      	adds	r5, #1
 8006db6:	e7c6      	b.n	8006d46 <_printf_common+0x3e>
 8006db8:	18e1      	adds	r1, r4, r3
 8006dba:	1c5a      	adds	r2, r3, #1
 8006dbc:	2030      	movs	r0, #48	; 0x30
 8006dbe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006dc2:	4422      	add	r2, r4
 8006dc4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006dc8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006dcc:	3302      	adds	r3, #2
 8006dce:	e7c7      	b.n	8006d60 <_printf_common+0x58>
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	4622      	mov	r2, r4
 8006dd4:	4649      	mov	r1, r9
 8006dd6:	4638      	mov	r0, r7
 8006dd8:	47c0      	blx	r8
 8006dda:	3001      	adds	r0, #1
 8006ddc:	d0e6      	beq.n	8006dac <_printf_common+0xa4>
 8006dde:	3601      	adds	r6, #1
 8006de0:	e7d9      	b.n	8006d96 <_printf_common+0x8e>
	...

08006de4 <_printf_i>:
 8006de4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006de8:	7e0f      	ldrb	r7, [r1, #24]
 8006dea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006dec:	2f78      	cmp	r7, #120	; 0x78
 8006dee:	4691      	mov	r9, r2
 8006df0:	4680      	mov	r8, r0
 8006df2:	460c      	mov	r4, r1
 8006df4:	469a      	mov	sl, r3
 8006df6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006dfa:	d807      	bhi.n	8006e0c <_printf_i+0x28>
 8006dfc:	2f62      	cmp	r7, #98	; 0x62
 8006dfe:	d80a      	bhi.n	8006e16 <_printf_i+0x32>
 8006e00:	2f00      	cmp	r7, #0
 8006e02:	f000 80d4 	beq.w	8006fae <_printf_i+0x1ca>
 8006e06:	2f58      	cmp	r7, #88	; 0x58
 8006e08:	f000 80c0 	beq.w	8006f8c <_printf_i+0x1a8>
 8006e0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e14:	e03a      	b.n	8006e8c <_printf_i+0xa8>
 8006e16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e1a:	2b15      	cmp	r3, #21
 8006e1c:	d8f6      	bhi.n	8006e0c <_printf_i+0x28>
 8006e1e:	a101      	add	r1, pc, #4	; (adr r1, 8006e24 <_printf_i+0x40>)
 8006e20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e24:	08006e7d 	.word	0x08006e7d
 8006e28:	08006e91 	.word	0x08006e91
 8006e2c:	08006e0d 	.word	0x08006e0d
 8006e30:	08006e0d 	.word	0x08006e0d
 8006e34:	08006e0d 	.word	0x08006e0d
 8006e38:	08006e0d 	.word	0x08006e0d
 8006e3c:	08006e91 	.word	0x08006e91
 8006e40:	08006e0d 	.word	0x08006e0d
 8006e44:	08006e0d 	.word	0x08006e0d
 8006e48:	08006e0d 	.word	0x08006e0d
 8006e4c:	08006e0d 	.word	0x08006e0d
 8006e50:	08006f95 	.word	0x08006f95
 8006e54:	08006ebd 	.word	0x08006ebd
 8006e58:	08006f4f 	.word	0x08006f4f
 8006e5c:	08006e0d 	.word	0x08006e0d
 8006e60:	08006e0d 	.word	0x08006e0d
 8006e64:	08006fb7 	.word	0x08006fb7
 8006e68:	08006e0d 	.word	0x08006e0d
 8006e6c:	08006ebd 	.word	0x08006ebd
 8006e70:	08006e0d 	.word	0x08006e0d
 8006e74:	08006e0d 	.word	0x08006e0d
 8006e78:	08006f57 	.word	0x08006f57
 8006e7c:	682b      	ldr	r3, [r5, #0]
 8006e7e:	1d1a      	adds	r2, r3, #4
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	602a      	str	r2, [r5, #0]
 8006e84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e09f      	b.n	8006fd0 <_printf_i+0x1ec>
 8006e90:	6820      	ldr	r0, [r4, #0]
 8006e92:	682b      	ldr	r3, [r5, #0]
 8006e94:	0607      	lsls	r7, r0, #24
 8006e96:	f103 0104 	add.w	r1, r3, #4
 8006e9a:	6029      	str	r1, [r5, #0]
 8006e9c:	d501      	bpl.n	8006ea2 <_printf_i+0xbe>
 8006e9e:	681e      	ldr	r6, [r3, #0]
 8006ea0:	e003      	b.n	8006eaa <_printf_i+0xc6>
 8006ea2:	0646      	lsls	r6, r0, #25
 8006ea4:	d5fb      	bpl.n	8006e9e <_printf_i+0xba>
 8006ea6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006eaa:	2e00      	cmp	r6, #0
 8006eac:	da03      	bge.n	8006eb6 <_printf_i+0xd2>
 8006eae:	232d      	movs	r3, #45	; 0x2d
 8006eb0:	4276      	negs	r6, r6
 8006eb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006eb6:	485a      	ldr	r0, [pc, #360]	; (8007020 <_printf_i+0x23c>)
 8006eb8:	230a      	movs	r3, #10
 8006eba:	e012      	b.n	8006ee2 <_printf_i+0xfe>
 8006ebc:	682b      	ldr	r3, [r5, #0]
 8006ebe:	6820      	ldr	r0, [r4, #0]
 8006ec0:	1d19      	adds	r1, r3, #4
 8006ec2:	6029      	str	r1, [r5, #0]
 8006ec4:	0605      	lsls	r5, r0, #24
 8006ec6:	d501      	bpl.n	8006ecc <_printf_i+0xe8>
 8006ec8:	681e      	ldr	r6, [r3, #0]
 8006eca:	e002      	b.n	8006ed2 <_printf_i+0xee>
 8006ecc:	0641      	lsls	r1, r0, #25
 8006ece:	d5fb      	bpl.n	8006ec8 <_printf_i+0xe4>
 8006ed0:	881e      	ldrh	r6, [r3, #0]
 8006ed2:	4853      	ldr	r0, [pc, #332]	; (8007020 <_printf_i+0x23c>)
 8006ed4:	2f6f      	cmp	r7, #111	; 0x6f
 8006ed6:	bf0c      	ite	eq
 8006ed8:	2308      	moveq	r3, #8
 8006eda:	230a      	movne	r3, #10
 8006edc:	2100      	movs	r1, #0
 8006ede:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ee2:	6865      	ldr	r5, [r4, #4]
 8006ee4:	60a5      	str	r5, [r4, #8]
 8006ee6:	2d00      	cmp	r5, #0
 8006ee8:	bfa2      	ittt	ge
 8006eea:	6821      	ldrge	r1, [r4, #0]
 8006eec:	f021 0104 	bicge.w	r1, r1, #4
 8006ef0:	6021      	strge	r1, [r4, #0]
 8006ef2:	b90e      	cbnz	r6, 8006ef8 <_printf_i+0x114>
 8006ef4:	2d00      	cmp	r5, #0
 8006ef6:	d04b      	beq.n	8006f90 <_printf_i+0x1ac>
 8006ef8:	4615      	mov	r5, r2
 8006efa:	fbb6 f1f3 	udiv	r1, r6, r3
 8006efe:	fb03 6711 	mls	r7, r3, r1, r6
 8006f02:	5dc7      	ldrb	r7, [r0, r7]
 8006f04:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006f08:	4637      	mov	r7, r6
 8006f0a:	42bb      	cmp	r3, r7
 8006f0c:	460e      	mov	r6, r1
 8006f0e:	d9f4      	bls.n	8006efa <_printf_i+0x116>
 8006f10:	2b08      	cmp	r3, #8
 8006f12:	d10b      	bne.n	8006f2c <_printf_i+0x148>
 8006f14:	6823      	ldr	r3, [r4, #0]
 8006f16:	07de      	lsls	r6, r3, #31
 8006f18:	d508      	bpl.n	8006f2c <_printf_i+0x148>
 8006f1a:	6923      	ldr	r3, [r4, #16]
 8006f1c:	6861      	ldr	r1, [r4, #4]
 8006f1e:	4299      	cmp	r1, r3
 8006f20:	bfde      	ittt	le
 8006f22:	2330      	movle	r3, #48	; 0x30
 8006f24:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006f28:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006f2c:	1b52      	subs	r2, r2, r5
 8006f2e:	6122      	str	r2, [r4, #16]
 8006f30:	f8cd a000 	str.w	sl, [sp]
 8006f34:	464b      	mov	r3, r9
 8006f36:	aa03      	add	r2, sp, #12
 8006f38:	4621      	mov	r1, r4
 8006f3a:	4640      	mov	r0, r8
 8006f3c:	f7ff fee4 	bl	8006d08 <_printf_common>
 8006f40:	3001      	adds	r0, #1
 8006f42:	d14a      	bne.n	8006fda <_printf_i+0x1f6>
 8006f44:	f04f 30ff 	mov.w	r0, #4294967295
 8006f48:	b004      	add	sp, #16
 8006f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f4e:	6823      	ldr	r3, [r4, #0]
 8006f50:	f043 0320 	orr.w	r3, r3, #32
 8006f54:	6023      	str	r3, [r4, #0]
 8006f56:	4833      	ldr	r0, [pc, #204]	; (8007024 <_printf_i+0x240>)
 8006f58:	2778      	movs	r7, #120	; 0x78
 8006f5a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006f5e:	6823      	ldr	r3, [r4, #0]
 8006f60:	6829      	ldr	r1, [r5, #0]
 8006f62:	061f      	lsls	r7, r3, #24
 8006f64:	f851 6b04 	ldr.w	r6, [r1], #4
 8006f68:	d402      	bmi.n	8006f70 <_printf_i+0x18c>
 8006f6a:	065f      	lsls	r7, r3, #25
 8006f6c:	bf48      	it	mi
 8006f6e:	b2b6      	uxthmi	r6, r6
 8006f70:	07df      	lsls	r7, r3, #31
 8006f72:	bf48      	it	mi
 8006f74:	f043 0320 	orrmi.w	r3, r3, #32
 8006f78:	6029      	str	r1, [r5, #0]
 8006f7a:	bf48      	it	mi
 8006f7c:	6023      	strmi	r3, [r4, #0]
 8006f7e:	b91e      	cbnz	r6, 8006f88 <_printf_i+0x1a4>
 8006f80:	6823      	ldr	r3, [r4, #0]
 8006f82:	f023 0320 	bic.w	r3, r3, #32
 8006f86:	6023      	str	r3, [r4, #0]
 8006f88:	2310      	movs	r3, #16
 8006f8a:	e7a7      	b.n	8006edc <_printf_i+0xf8>
 8006f8c:	4824      	ldr	r0, [pc, #144]	; (8007020 <_printf_i+0x23c>)
 8006f8e:	e7e4      	b.n	8006f5a <_printf_i+0x176>
 8006f90:	4615      	mov	r5, r2
 8006f92:	e7bd      	b.n	8006f10 <_printf_i+0x12c>
 8006f94:	682b      	ldr	r3, [r5, #0]
 8006f96:	6826      	ldr	r6, [r4, #0]
 8006f98:	6961      	ldr	r1, [r4, #20]
 8006f9a:	1d18      	adds	r0, r3, #4
 8006f9c:	6028      	str	r0, [r5, #0]
 8006f9e:	0635      	lsls	r5, r6, #24
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	d501      	bpl.n	8006fa8 <_printf_i+0x1c4>
 8006fa4:	6019      	str	r1, [r3, #0]
 8006fa6:	e002      	b.n	8006fae <_printf_i+0x1ca>
 8006fa8:	0670      	lsls	r0, r6, #25
 8006faa:	d5fb      	bpl.n	8006fa4 <_printf_i+0x1c0>
 8006fac:	8019      	strh	r1, [r3, #0]
 8006fae:	2300      	movs	r3, #0
 8006fb0:	6123      	str	r3, [r4, #16]
 8006fb2:	4615      	mov	r5, r2
 8006fb4:	e7bc      	b.n	8006f30 <_printf_i+0x14c>
 8006fb6:	682b      	ldr	r3, [r5, #0]
 8006fb8:	1d1a      	adds	r2, r3, #4
 8006fba:	602a      	str	r2, [r5, #0]
 8006fbc:	681d      	ldr	r5, [r3, #0]
 8006fbe:	6862      	ldr	r2, [r4, #4]
 8006fc0:	2100      	movs	r1, #0
 8006fc2:	4628      	mov	r0, r5
 8006fc4:	f7f9 f90c 	bl	80001e0 <memchr>
 8006fc8:	b108      	cbz	r0, 8006fce <_printf_i+0x1ea>
 8006fca:	1b40      	subs	r0, r0, r5
 8006fcc:	6060      	str	r0, [r4, #4]
 8006fce:	6863      	ldr	r3, [r4, #4]
 8006fd0:	6123      	str	r3, [r4, #16]
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fd8:	e7aa      	b.n	8006f30 <_printf_i+0x14c>
 8006fda:	6923      	ldr	r3, [r4, #16]
 8006fdc:	462a      	mov	r2, r5
 8006fde:	4649      	mov	r1, r9
 8006fe0:	4640      	mov	r0, r8
 8006fe2:	47d0      	blx	sl
 8006fe4:	3001      	adds	r0, #1
 8006fe6:	d0ad      	beq.n	8006f44 <_printf_i+0x160>
 8006fe8:	6823      	ldr	r3, [r4, #0]
 8006fea:	079b      	lsls	r3, r3, #30
 8006fec:	d413      	bmi.n	8007016 <_printf_i+0x232>
 8006fee:	68e0      	ldr	r0, [r4, #12]
 8006ff0:	9b03      	ldr	r3, [sp, #12]
 8006ff2:	4298      	cmp	r0, r3
 8006ff4:	bfb8      	it	lt
 8006ff6:	4618      	movlt	r0, r3
 8006ff8:	e7a6      	b.n	8006f48 <_printf_i+0x164>
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	4632      	mov	r2, r6
 8006ffe:	4649      	mov	r1, r9
 8007000:	4640      	mov	r0, r8
 8007002:	47d0      	blx	sl
 8007004:	3001      	adds	r0, #1
 8007006:	d09d      	beq.n	8006f44 <_printf_i+0x160>
 8007008:	3501      	adds	r5, #1
 800700a:	68e3      	ldr	r3, [r4, #12]
 800700c:	9903      	ldr	r1, [sp, #12]
 800700e:	1a5b      	subs	r3, r3, r1
 8007010:	42ab      	cmp	r3, r5
 8007012:	dcf2      	bgt.n	8006ffa <_printf_i+0x216>
 8007014:	e7eb      	b.n	8006fee <_printf_i+0x20a>
 8007016:	2500      	movs	r5, #0
 8007018:	f104 0619 	add.w	r6, r4, #25
 800701c:	e7f5      	b.n	800700a <_printf_i+0x226>
 800701e:	bf00      	nop
 8007020:	080098ae 	.word	0x080098ae
 8007024:	080098bf 	.word	0x080098bf

08007028 <std>:
 8007028:	2300      	movs	r3, #0
 800702a:	b510      	push	{r4, lr}
 800702c:	4604      	mov	r4, r0
 800702e:	e9c0 3300 	strd	r3, r3, [r0]
 8007032:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007036:	6083      	str	r3, [r0, #8]
 8007038:	8181      	strh	r1, [r0, #12]
 800703a:	6643      	str	r3, [r0, #100]	; 0x64
 800703c:	81c2      	strh	r2, [r0, #14]
 800703e:	6183      	str	r3, [r0, #24]
 8007040:	4619      	mov	r1, r3
 8007042:	2208      	movs	r2, #8
 8007044:	305c      	adds	r0, #92	; 0x5c
 8007046:	f000 f914 	bl	8007272 <memset>
 800704a:	4b0d      	ldr	r3, [pc, #52]	; (8007080 <std+0x58>)
 800704c:	6263      	str	r3, [r4, #36]	; 0x24
 800704e:	4b0d      	ldr	r3, [pc, #52]	; (8007084 <std+0x5c>)
 8007050:	62a3      	str	r3, [r4, #40]	; 0x28
 8007052:	4b0d      	ldr	r3, [pc, #52]	; (8007088 <std+0x60>)
 8007054:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007056:	4b0d      	ldr	r3, [pc, #52]	; (800708c <std+0x64>)
 8007058:	6323      	str	r3, [r4, #48]	; 0x30
 800705a:	4b0d      	ldr	r3, [pc, #52]	; (8007090 <std+0x68>)
 800705c:	6224      	str	r4, [r4, #32]
 800705e:	429c      	cmp	r4, r3
 8007060:	d006      	beq.n	8007070 <std+0x48>
 8007062:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007066:	4294      	cmp	r4, r2
 8007068:	d002      	beq.n	8007070 <std+0x48>
 800706a:	33d0      	adds	r3, #208	; 0xd0
 800706c:	429c      	cmp	r4, r3
 800706e:	d105      	bne.n	800707c <std+0x54>
 8007070:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007074:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007078:	f000 b9ce 	b.w	8007418 <__retarget_lock_init_recursive>
 800707c:	bd10      	pop	{r4, pc}
 800707e:	bf00      	nop
 8007080:	080071ed 	.word	0x080071ed
 8007084:	0800720f 	.word	0x0800720f
 8007088:	08007247 	.word	0x08007247
 800708c:	0800726b 	.word	0x0800726b
 8007090:	20004388 	.word	0x20004388

08007094 <stdio_exit_handler>:
 8007094:	4a02      	ldr	r2, [pc, #8]	; (80070a0 <stdio_exit_handler+0xc>)
 8007096:	4903      	ldr	r1, [pc, #12]	; (80070a4 <stdio_exit_handler+0x10>)
 8007098:	4803      	ldr	r0, [pc, #12]	; (80070a8 <stdio_exit_handler+0x14>)
 800709a:	f000 b869 	b.w	8007170 <_fwalk_sglue>
 800709e:	bf00      	nop
 80070a0:	20000014 	.word	0x20000014
 80070a4:	08008de9 	.word	0x08008de9
 80070a8:	20000020 	.word	0x20000020

080070ac <cleanup_stdio>:
 80070ac:	6841      	ldr	r1, [r0, #4]
 80070ae:	4b0c      	ldr	r3, [pc, #48]	; (80070e0 <cleanup_stdio+0x34>)
 80070b0:	4299      	cmp	r1, r3
 80070b2:	b510      	push	{r4, lr}
 80070b4:	4604      	mov	r4, r0
 80070b6:	d001      	beq.n	80070bc <cleanup_stdio+0x10>
 80070b8:	f001 fe96 	bl	8008de8 <_fflush_r>
 80070bc:	68a1      	ldr	r1, [r4, #8]
 80070be:	4b09      	ldr	r3, [pc, #36]	; (80070e4 <cleanup_stdio+0x38>)
 80070c0:	4299      	cmp	r1, r3
 80070c2:	d002      	beq.n	80070ca <cleanup_stdio+0x1e>
 80070c4:	4620      	mov	r0, r4
 80070c6:	f001 fe8f 	bl	8008de8 <_fflush_r>
 80070ca:	68e1      	ldr	r1, [r4, #12]
 80070cc:	4b06      	ldr	r3, [pc, #24]	; (80070e8 <cleanup_stdio+0x3c>)
 80070ce:	4299      	cmp	r1, r3
 80070d0:	d004      	beq.n	80070dc <cleanup_stdio+0x30>
 80070d2:	4620      	mov	r0, r4
 80070d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070d8:	f001 be86 	b.w	8008de8 <_fflush_r>
 80070dc:	bd10      	pop	{r4, pc}
 80070de:	bf00      	nop
 80070e0:	20004388 	.word	0x20004388
 80070e4:	200043f0 	.word	0x200043f0
 80070e8:	20004458 	.word	0x20004458

080070ec <global_stdio_init.part.0>:
 80070ec:	b510      	push	{r4, lr}
 80070ee:	4b0b      	ldr	r3, [pc, #44]	; (800711c <global_stdio_init.part.0+0x30>)
 80070f0:	4c0b      	ldr	r4, [pc, #44]	; (8007120 <global_stdio_init.part.0+0x34>)
 80070f2:	4a0c      	ldr	r2, [pc, #48]	; (8007124 <global_stdio_init.part.0+0x38>)
 80070f4:	601a      	str	r2, [r3, #0]
 80070f6:	4620      	mov	r0, r4
 80070f8:	2200      	movs	r2, #0
 80070fa:	2104      	movs	r1, #4
 80070fc:	f7ff ff94 	bl	8007028 <std>
 8007100:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007104:	2201      	movs	r2, #1
 8007106:	2109      	movs	r1, #9
 8007108:	f7ff ff8e 	bl	8007028 <std>
 800710c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007110:	2202      	movs	r2, #2
 8007112:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007116:	2112      	movs	r1, #18
 8007118:	f7ff bf86 	b.w	8007028 <std>
 800711c:	200044c0 	.word	0x200044c0
 8007120:	20004388 	.word	0x20004388
 8007124:	08007095 	.word	0x08007095

08007128 <__sfp_lock_acquire>:
 8007128:	4801      	ldr	r0, [pc, #4]	; (8007130 <__sfp_lock_acquire+0x8>)
 800712a:	f000 b976 	b.w	800741a <__retarget_lock_acquire_recursive>
 800712e:	bf00      	nop
 8007130:	200044c9 	.word	0x200044c9

08007134 <__sfp_lock_release>:
 8007134:	4801      	ldr	r0, [pc, #4]	; (800713c <__sfp_lock_release+0x8>)
 8007136:	f000 b971 	b.w	800741c <__retarget_lock_release_recursive>
 800713a:	bf00      	nop
 800713c:	200044c9 	.word	0x200044c9

08007140 <__sinit>:
 8007140:	b510      	push	{r4, lr}
 8007142:	4604      	mov	r4, r0
 8007144:	f7ff fff0 	bl	8007128 <__sfp_lock_acquire>
 8007148:	6a23      	ldr	r3, [r4, #32]
 800714a:	b11b      	cbz	r3, 8007154 <__sinit+0x14>
 800714c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007150:	f7ff bff0 	b.w	8007134 <__sfp_lock_release>
 8007154:	4b04      	ldr	r3, [pc, #16]	; (8007168 <__sinit+0x28>)
 8007156:	6223      	str	r3, [r4, #32]
 8007158:	4b04      	ldr	r3, [pc, #16]	; (800716c <__sinit+0x2c>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1f5      	bne.n	800714c <__sinit+0xc>
 8007160:	f7ff ffc4 	bl	80070ec <global_stdio_init.part.0>
 8007164:	e7f2      	b.n	800714c <__sinit+0xc>
 8007166:	bf00      	nop
 8007168:	080070ad 	.word	0x080070ad
 800716c:	200044c0 	.word	0x200044c0

08007170 <_fwalk_sglue>:
 8007170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007174:	4607      	mov	r7, r0
 8007176:	4688      	mov	r8, r1
 8007178:	4614      	mov	r4, r2
 800717a:	2600      	movs	r6, #0
 800717c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007180:	f1b9 0901 	subs.w	r9, r9, #1
 8007184:	d505      	bpl.n	8007192 <_fwalk_sglue+0x22>
 8007186:	6824      	ldr	r4, [r4, #0]
 8007188:	2c00      	cmp	r4, #0
 800718a:	d1f7      	bne.n	800717c <_fwalk_sglue+0xc>
 800718c:	4630      	mov	r0, r6
 800718e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007192:	89ab      	ldrh	r3, [r5, #12]
 8007194:	2b01      	cmp	r3, #1
 8007196:	d907      	bls.n	80071a8 <_fwalk_sglue+0x38>
 8007198:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800719c:	3301      	adds	r3, #1
 800719e:	d003      	beq.n	80071a8 <_fwalk_sglue+0x38>
 80071a0:	4629      	mov	r1, r5
 80071a2:	4638      	mov	r0, r7
 80071a4:	47c0      	blx	r8
 80071a6:	4306      	orrs	r6, r0
 80071a8:	3568      	adds	r5, #104	; 0x68
 80071aa:	e7e9      	b.n	8007180 <_fwalk_sglue+0x10>

080071ac <siprintf>:
 80071ac:	b40e      	push	{r1, r2, r3}
 80071ae:	b500      	push	{lr}
 80071b0:	b09c      	sub	sp, #112	; 0x70
 80071b2:	ab1d      	add	r3, sp, #116	; 0x74
 80071b4:	9002      	str	r0, [sp, #8]
 80071b6:	9006      	str	r0, [sp, #24]
 80071b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80071bc:	4809      	ldr	r0, [pc, #36]	; (80071e4 <siprintf+0x38>)
 80071be:	9107      	str	r1, [sp, #28]
 80071c0:	9104      	str	r1, [sp, #16]
 80071c2:	4909      	ldr	r1, [pc, #36]	; (80071e8 <siprintf+0x3c>)
 80071c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80071c8:	9105      	str	r1, [sp, #20]
 80071ca:	6800      	ldr	r0, [r0, #0]
 80071cc:	9301      	str	r3, [sp, #4]
 80071ce:	a902      	add	r1, sp, #8
 80071d0:	f001 fc86 	bl	8008ae0 <_svfiprintf_r>
 80071d4:	9b02      	ldr	r3, [sp, #8]
 80071d6:	2200      	movs	r2, #0
 80071d8:	701a      	strb	r2, [r3, #0]
 80071da:	b01c      	add	sp, #112	; 0x70
 80071dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80071e0:	b003      	add	sp, #12
 80071e2:	4770      	bx	lr
 80071e4:	2000006c 	.word	0x2000006c
 80071e8:	ffff0208 	.word	0xffff0208

080071ec <__sread>:
 80071ec:	b510      	push	{r4, lr}
 80071ee:	460c      	mov	r4, r1
 80071f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071f4:	f000 f8c2 	bl	800737c <_read_r>
 80071f8:	2800      	cmp	r0, #0
 80071fa:	bfab      	itete	ge
 80071fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80071fe:	89a3      	ldrhlt	r3, [r4, #12]
 8007200:	181b      	addge	r3, r3, r0
 8007202:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007206:	bfac      	ite	ge
 8007208:	6563      	strge	r3, [r4, #84]	; 0x54
 800720a:	81a3      	strhlt	r3, [r4, #12]
 800720c:	bd10      	pop	{r4, pc}

0800720e <__swrite>:
 800720e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007212:	461f      	mov	r7, r3
 8007214:	898b      	ldrh	r3, [r1, #12]
 8007216:	05db      	lsls	r3, r3, #23
 8007218:	4605      	mov	r5, r0
 800721a:	460c      	mov	r4, r1
 800721c:	4616      	mov	r6, r2
 800721e:	d505      	bpl.n	800722c <__swrite+0x1e>
 8007220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007224:	2302      	movs	r3, #2
 8007226:	2200      	movs	r2, #0
 8007228:	f000 f896 	bl	8007358 <_lseek_r>
 800722c:	89a3      	ldrh	r3, [r4, #12]
 800722e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007232:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007236:	81a3      	strh	r3, [r4, #12]
 8007238:	4632      	mov	r2, r6
 800723a:	463b      	mov	r3, r7
 800723c:	4628      	mov	r0, r5
 800723e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007242:	f000 b8ad 	b.w	80073a0 <_write_r>

08007246 <__sseek>:
 8007246:	b510      	push	{r4, lr}
 8007248:	460c      	mov	r4, r1
 800724a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800724e:	f000 f883 	bl	8007358 <_lseek_r>
 8007252:	1c43      	adds	r3, r0, #1
 8007254:	89a3      	ldrh	r3, [r4, #12]
 8007256:	bf15      	itete	ne
 8007258:	6560      	strne	r0, [r4, #84]	; 0x54
 800725a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800725e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007262:	81a3      	strheq	r3, [r4, #12]
 8007264:	bf18      	it	ne
 8007266:	81a3      	strhne	r3, [r4, #12]
 8007268:	bd10      	pop	{r4, pc}

0800726a <__sclose>:
 800726a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800726e:	f000 b80d 	b.w	800728c <_close_r>

08007272 <memset>:
 8007272:	4402      	add	r2, r0
 8007274:	4603      	mov	r3, r0
 8007276:	4293      	cmp	r3, r2
 8007278:	d100      	bne.n	800727c <memset+0xa>
 800727a:	4770      	bx	lr
 800727c:	f803 1b01 	strb.w	r1, [r3], #1
 8007280:	e7f9      	b.n	8007276 <memset+0x4>
	...

08007284 <_localeconv_r>:
 8007284:	4800      	ldr	r0, [pc, #0]	; (8007288 <_localeconv_r+0x4>)
 8007286:	4770      	bx	lr
 8007288:	20000160 	.word	0x20000160

0800728c <_close_r>:
 800728c:	b538      	push	{r3, r4, r5, lr}
 800728e:	4d06      	ldr	r5, [pc, #24]	; (80072a8 <_close_r+0x1c>)
 8007290:	2300      	movs	r3, #0
 8007292:	4604      	mov	r4, r0
 8007294:	4608      	mov	r0, r1
 8007296:	602b      	str	r3, [r5, #0]
 8007298:	f7fa fd41 	bl	8001d1e <_close>
 800729c:	1c43      	adds	r3, r0, #1
 800729e:	d102      	bne.n	80072a6 <_close_r+0x1a>
 80072a0:	682b      	ldr	r3, [r5, #0]
 80072a2:	b103      	cbz	r3, 80072a6 <_close_r+0x1a>
 80072a4:	6023      	str	r3, [r4, #0]
 80072a6:	bd38      	pop	{r3, r4, r5, pc}
 80072a8:	200044c4 	.word	0x200044c4

080072ac <_reclaim_reent>:
 80072ac:	4b29      	ldr	r3, [pc, #164]	; (8007354 <_reclaim_reent+0xa8>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4283      	cmp	r3, r0
 80072b2:	b570      	push	{r4, r5, r6, lr}
 80072b4:	4604      	mov	r4, r0
 80072b6:	d04b      	beq.n	8007350 <_reclaim_reent+0xa4>
 80072b8:	69c3      	ldr	r3, [r0, #28]
 80072ba:	b143      	cbz	r3, 80072ce <_reclaim_reent+0x22>
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d144      	bne.n	800734c <_reclaim_reent+0xa0>
 80072c2:	69e3      	ldr	r3, [r4, #28]
 80072c4:	6819      	ldr	r1, [r3, #0]
 80072c6:	b111      	cbz	r1, 80072ce <_reclaim_reent+0x22>
 80072c8:	4620      	mov	r0, r4
 80072ca:	f000 ff33 	bl	8008134 <_free_r>
 80072ce:	6961      	ldr	r1, [r4, #20]
 80072d0:	b111      	cbz	r1, 80072d8 <_reclaim_reent+0x2c>
 80072d2:	4620      	mov	r0, r4
 80072d4:	f000 ff2e 	bl	8008134 <_free_r>
 80072d8:	69e1      	ldr	r1, [r4, #28]
 80072da:	b111      	cbz	r1, 80072e2 <_reclaim_reent+0x36>
 80072dc:	4620      	mov	r0, r4
 80072de:	f000 ff29 	bl	8008134 <_free_r>
 80072e2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80072e4:	b111      	cbz	r1, 80072ec <_reclaim_reent+0x40>
 80072e6:	4620      	mov	r0, r4
 80072e8:	f000 ff24 	bl	8008134 <_free_r>
 80072ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80072ee:	b111      	cbz	r1, 80072f6 <_reclaim_reent+0x4a>
 80072f0:	4620      	mov	r0, r4
 80072f2:	f000 ff1f 	bl	8008134 <_free_r>
 80072f6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80072f8:	b111      	cbz	r1, 8007300 <_reclaim_reent+0x54>
 80072fa:	4620      	mov	r0, r4
 80072fc:	f000 ff1a 	bl	8008134 <_free_r>
 8007300:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007302:	b111      	cbz	r1, 800730a <_reclaim_reent+0x5e>
 8007304:	4620      	mov	r0, r4
 8007306:	f000 ff15 	bl	8008134 <_free_r>
 800730a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800730c:	b111      	cbz	r1, 8007314 <_reclaim_reent+0x68>
 800730e:	4620      	mov	r0, r4
 8007310:	f000 ff10 	bl	8008134 <_free_r>
 8007314:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007316:	b111      	cbz	r1, 800731e <_reclaim_reent+0x72>
 8007318:	4620      	mov	r0, r4
 800731a:	f000 ff0b 	bl	8008134 <_free_r>
 800731e:	6a23      	ldr	r3, [r4, #32]
 8007320:	b1b3      	cbz	r3, 8007350 <_reclaim_reent+0xa4>
 8007322:	4620      	mov	r0, r4
 8007324:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007328:	4718      	bx	r3
 800732a:	5949      	ldr	r1, [r1, r5]
 800732c:	b941      	cbnz	r1, 8007340 <_reclaim_reent+0x94>
 800732e:	3504      	adds	r5, #4
 8007330:	69e3      	ldr	r3, [r4, #28]
 8007332:	2d80      	cmp	r5, #128	; 0x80
 8007334:	68d9      	ldr	r1, [r3, #12]
 8007336:	d1f8      	bne.n	800732a <_reclaim_reent+0x7e>
 8007338:	4620      	mov	r0, r4
 800733a:	f000 fefb 	bl	8008134 <_free_r>
 800733e:	e7c0      	b.n	80072c2 <_reclaim_reent+0x16>
 8007340:	680e      	ldr	r6, [r1, #0]
 8007342:	4620      	mov	r0, r4
 8007344:	f000 fef6 	bl	8008134 <_free_r>
 8007348:	4631      	mov	r1, r6
 800734a:	e7ef      	b.n	800732c <_reclaim_reent+0x80>
 800734c:	2500      	movs	r5, #0
 800734e:	e7ef      	b.n	8007330 <_reclaim_reent+0x84>
 8007350:	bd70      	pop	{r4, r5, r6, pc}
 8007352:	bf00      	nop
 8007354:	2000006c 	.word	0x2000006c

08007358 <_lseek_r>:
 8007358:	b538      	push	{r3, r4, r5, lr}
 800735a:	4d07      	ldr	r5, [pc, #28]	; (8007378 <_lseek_r+0x20>)
 800735c:	4604      	mov	r4, r0
 800735e:	4608      	mov	r0, r1
 8007360:	4611      	mov	r1, r2
 8007362:	2200      	movs	r2, #0
 8007364:	602a      	str	r2, [r5, #0]
 8007366:	461a      	mov	r2, r3
 8007368:	f7fa fd00 	bl	8001d6c <_lseek>
 800736c:	1c43      	adds	r3, r0, #1
 800736e:	d102      	bne.n	8007376 <_lseek_r+0x1e>
 8007370:	682b      	ldr	r3, [r5, #0]
 8007372:	b103      	cbz	r3, 8007376 <_lseek_r+0x1e>
 8007374:	6023      	str	r3, [r4, #0]
 8007376:	bd38      	pop	{r3, r4, r5, pc}
 8007378:	200044c4 	.word	0x200044c4

0800737c <_read_r>:
 800737c:	b538      	push	{r3, r4, r5, lr}
 800737e:	4d07      	ldr	r5, [pc, #28]	; (800739c <_read_r+0x20>)
 8007380:	4604      	mov	r4, r0
 8007382:	4608      	mov	r0, r1
 8007384:	4611      	mov	r1, r2
 8007386:	2200      	movs	r2, #0
 8007388:	602a      	str	r2, [r5, #0]
 800738a:	461a      	mov	r2, r3
 800738c:	f7fa fc8e 	bl	8001cac <_read>
 8007390:	1c43      	adds	r3, r0, #1
 8007392:	d102      	bne.n	800739a <_read_r+0x1e>
 8007394:	682b      	ldr	r3, [r5, #0]
 8007396:	b103      	cbz	r3, 800739a <_read_r+0x1e>
 8007398:	6023      	str	r3, [r4, #0]
 800739a:	bd38      	pop	{r3, r4, r5, pc}
 800739c:	200044c4 	.word	0x200044c4

080073a0 <_write_r>:
 80073a0:	b538      	push	{r3, r4, r5, lr}
 80073a2:	4d07      	ldr	r5, [pc, #28]	; (80073c0 <_write_r+0x20>)
 80073a4:	4604      	mov	r4, r0
 80073a6:	4608      	mov	r0, r1
 80073a8:	4611      	mov	r1, r2
 80073aa:	2200      	movs	r2, #0
 80073ac:	602a      	str	r2, [r5, #0]
 80073ae:	461a      	mov	r2, r3
 80073b0:	f7fa fc99 	bl	8001ce6 <_write>
 80073b4:	1c43      	adds	r3, r0, #1
 80073b6:	d102      	bne.n	80073be <_write_r+0x1e>
 80073b8:	682b      	ldr	r3, [r5, #0]
 80073ba:	b103      	cbz	r3, 80073be <_write_r+0x1e>
 80073bc:	6023      	str	r3, [r4, #0]
 80073be:	bd38      	pop	{r3, r4, r5, pc}
 80073c0:	200044c4 	.word	0x200044c4

080073c4 <__errno>:
 80073c4:	4b01      	ldr	r3, [pc, #4]	; (80073cc <__errno+0x8>)
 80073c6:	6818      	ldr	r0, [r3, #0]
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	2000006c 	.word	0x2000006c

080073d0 <__libc_init_array>:
 80073d0:	b570      	push	{r4, r5, r6, lr}
 80073d2:	4d0d      	ldr	r5, [pc, #52]	; (8007408 <__libc_init_array+0x38>)
 80073d4:	4c0d      	ldr	r4, [pc, #52]	; (800740c <__libc_init_array+0x3c>)
 80073d6:	1b64      	subs	r4, r4, r5
 80073d8:	10a4      	asrs	r4, r4, #2
 80073da:	2600      	movs	r6, #0
 80073dc:	42a6      	cmp	r6, r4
 80073de:	d109      	bne.n	80073f4 <__libc_init_array+0x24>
 80073e0:	4d0b      	ldr	r5, [pc, #44]	; (8007410 <__libc_init_array+0x40>)
 80073e2:	4c0c      	ldr	r4, [pc, #48]	; (8007414 <__libc_init_array+0x44>)
 80073e4:	f002 f9bc 	bl	8009760 <_init>
 80073e8:	1b64      	subs	r4, r4, r5
 80073ea:	10a4      	asrs	r4, r4, #2
 80073ec:	2600      	movs	r6, #0
 80073ee:	42a6      	cmp	r6, r4
 80073f0:	d105      	bne.n	80073fe <__libc_init_array+0x2e>
 80073f2:	bd70      	pop	{r4, r5, r6, pc}
 80073f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80073f8:	4798      	blx	r3
 80073fa:	3601      	adds	r6, #1
 80073fc:	e7ee      	b.n	80073dc <__libc_init_array+0xc>
 80073fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8007402:	4798      	blx	r3
 8007404:	3601      	adds	r6, #1
 8007406:	e7f2      	b.n	80073ee <__libc_init_array+0x1e>
 8007408:	08009c14 	.word	0x08009c14
 800740c:	08009c14 	.word	0x08009c14
 8007410:	08009c14 	.word	0x08009c14
 8007414:	08009c18 	.word	0x08009c18

08007418 <__retarget_lock_init_recursive>:
 8007418:	4770      	bx	lr

0800741a <__retarget_lock_acquire_recursive>:
 800741a:	4770      	bx	lr

0800741c <__retarget_lock_release_recursive>:
 800741c:	4770      	bx	lr

0800741e <memcpy>:
 800741e:	440a      	add	r2, r1
 8007420:	4291      	cmp	r1, r2
 8007422:	f100 33ff 	add.w	r3, r0, #4294967295
 8007426:	d100      	bne.n	800742a <memcpy+0xc>
 8007428:	4770      	bx	lr
 800742a:	b510      	push	{r4, lr}
 800742c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007430:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007434:	4291      	cmp	r1, r2
 8007436:	d1f9      	bne.n	800742c <memcpy+0xe>
 8007438:	bd10      	pop	{r4, pc}

0800743a <quorem>:
 800743a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800743e:	6903      	ldr	r3, [r0, #16]
 8007440:	690c      	ldr	r4, [r1, #16]
 8007442:	42a3      	cmp	r3, r4
 8007444:	4607      	mov	r7, r0
 8007446:	db7e      	blt.n	8007546 <quorem+0x10c>
 8007448:	3c01      	subs	r4, #1
 800744a:	f101 0814 	add.w	r8, r1, #20
 800744e:	f100 0514 	add.w	r5, r0, #20
 8007452:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007456:	9301      	str	r3, [sp, #4]
 8007458:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800745c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007460:	3301      	adds	r3, #1
 8007462:	429a      	cmp	r2, r3
 8007464:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007468:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800746c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007470:	d331      	bcc.n	80074d6 <quorem+0x9c>
 8007472:	f04f 0e00 	mov.w	lr, #0
 8007476:	4640      	mov	r0, r8
 8007478:	46ac      	mov	ip, r5
 800747a:	46f2      	mov	sl, lr
 800747c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007480:	b293      	uxth	r3, r2
 8007482:	fb06 e303 	mla	r3, r6, r3, lr
 8007486:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800748a:	0c1a      	lsrs	r2, r3, #16
 800748c:	b29b      	uxth	r3, r3
 800748e:	ebaa 0303 	sub.w	r3, sl, r3
 8007492:	f8dc a000 	ldr.w	sl, [ip]
 8007496:	fa13 f38a 	uxtah	r3, r3, sl
 800749a:	fb06 220e 	mla	r2, r6, lr, r2
 800749e:	9300      	str	r3, [sp, #0]
 80074a0:	9b00      	ldr	r3, [sp, #0]
 80074a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80074a6:	b292      	uxth	r2, r2
 80074a8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80074ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80074b0:	f8bd 3000 	ldrh.w	r3, [sp]
 80074b4:	4581      	cmp	r9, r0
 80074b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074ba:	f84c 3b04 	str.w	r3, [ip], #4
 80074be:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80074c2:	d2db      	bcs.n	800747c <quorem+0x42>
 80074c4:	f855 300b 	ldr.w	r3, [r5, fp]
 80074c8:	b92b      	cbnz	r3, 80074d6 <quorem+0x9c>
 80074ca:	9b01      	ldr	r3, [sp, #4]
 80074cc:	3b04      	subs	r3, #4
 80074ce:	429d      	cmp	r5, r3
 80074d0:	461a      	mov	r2, r3
 80074d2:	d32c      	bcc.n	800752e <quorem+0xf4>
 80074d4:	613c      	str	r4, [r7, #16]
 80074d6:	4638      	mov	r0, r7
 80074d8:	f001 f9a8 	bl	800882c <__mcmp>
 80074dc:	2800      	cmp	r0, #0
 80074de:	db22      	blt.n	8007526 <quorem+0xec>
 80074e0:	3601      	adds	r6, #1
 80074e2:	4629      	mov	r1, r5
 80074e4:	2000      	movs	r0, #0
 80074e6:	f858 2b04 	ldr.w	r2, [r8], #4
 80074ea:	f8d1 c000 	ldr.w	ip, [r1]
 80074ee:	b293      	uxth	r3, r2
 80074f0:	1ac3      	subs	r3, r0, r3
 80074f2:	0c12      	lsrs	r2, r2, #16
 80074f4:	fa13 f38c 	uxtah	r3, r3, ip
 80074f8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80074fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007500:	b29b      	uxth	r3, r3
 8007502:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007506:	45c1      	cmp	r9, r8
 8007508:	f841 3b04 	str.w	r3, [r1], #4
 800750c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007510:	d2e9      	bcs.n	80074e6 <quorem+0xac>
 8007512:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007516:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800751a:	b922      	cbnz	r2, 8007526 <quorem+0xec>
 800751c:	3b04      	subs	r3, #4
 800751e:	429d      	cmp	r5, r3
 8007520:	461a      	mov	r2, r3
 8007522:	d30a      	bcc.n	800753a <quorem+0x100>
 8007524:	613c      	str	r4, [r7, #16]
 8007526:	4630      	mov	r0, r6
 8007528:	b003      	add	sp, #12
 800752a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800752e:	6812      	ldr	r2, [r2, #0]
 8007530:	3b04      	subs	r3, #4
 8007532:	2a00      	cmp	r2, #0
 8007534:	d1ce      	bne.n	80074d4 <quorem+0x9a>
 8007536:	3c01      	subs	r4, #1
 8007538:	e7c9      	b.n	80074ce <quorem+0x94>
 800753a:	6812      	ldr	r2, [r2, #0]
 800753c:	3b04      	subs	r3, #4
 800753e:	2a00      	cmp	r2, #0
 8007540:	d1f0      	bne.n	8007524 <quorem+0xea>
 8007542:	3c01      	subs	r4, #1
 8007544:	e7eb      	b.n	800751e <quorem+0xe4>
 8007546:	2000      	movs	r0, #0
 8007548:	e7ee      	b.n	8007528 <quorem+0xee>
 800754a:	0000      	movs	r0, r0
 800754c:	0000      	movs	r0, r0
	...

08007550 <_dtoa_r>:
 8007550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007554:	ed2d 8b04 	vpush	{d8-d9}
 8007558:	69c5      	ldr	r5, [r0, #28]
 800755a:	b093      	sub	sp, #76	; 0x4c
 800755c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007560:	ec57 6b10 	vmov	r6, r7, d0
 8007564:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007568:	9107      	str	r1, [sp, #28]
 800756a:	4604      	mov	r4, r0
 800756c:	920a      	str	r2, [sp, #40]	; 0x28
 800756e:	930d      	str	r3, [sp, #52]	; 0x34
 8007570:	b975      	cbnz	r5, 8007590 <_dtoa_r+0x40>
 8007572:	2010      	movs	r0, #16
 8007574:	f000 fe2a 	bl	80081cc <malloc>
 8007578:	4602      	mov	r2, r0
 800757a:	61e0      	str	r0, [r4, #28]
 800757c:	b920      	cbnz	r0, 8007588 <_dtoa_r+0x38>
 800757e:	4bae      	ldr	r3, [pc, #696]	; (8007838 <_dtoa_r+0x2e8>)
 8007580:	21ef      	movs	r1, #239	; 0xef
 8007582:	48ae      	ldr	r0, [pc, #696]	; (800783c <_dtoa_r+0x2ec>)
 8007584:	f001 fc82 	bl	8008e8c <__assert_func>
 8007588:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800758c:	6005      	str	r5, [r0, #0]
 800758e:	60c5      	str	r5, [r0, #12]
 8007590:	69e3      	ldr	r3, [r4, #28]
 8007592:	6819      	ldr	r1, [r3, #0]
 8007594:	b151      	cbz	r1, 80075ac <_dtoa_r+0x5c>
 8007596:	685a      	ldr	r2, [r3, #4]
 8007598:	604a      	str	r2, [r1, #4]
 800759a:	2301      	movs	r3, #1
 800759c:	4093      	lsls	r3, r2
 800759e:	608b      	str	r3, [r1, #8]
 80075a0:	4620      	mov	r0, r4
 80075a2:	f000 ff07 	bl	80083b4 <_Bfree>
 80075a6:	69e3      	ldr	r3, [r4, #28]
 80075a8:	2200      	movs	r2, #0
 80075aa:	601a      	str	r2, [r3, #0]
 80075ac:	1e3b      	subs	r3, r7, #0
 80075ae:	bfbb      	ittet	lt
 80075b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80075b4:	9303      	strlt	r3, [sp, #12]
 80075b6:	2300      	movge	r3, #0
 80075b8:	2201      	movlt	r2, #1
 80075ba:	bfac      	ite	ge
 80075bc:	f8c8 3000 	strge.w	r3, [r8]
 80075c0:	f8c8 2000 	strlt.w	r2, [r8]
 80075c4:	4b9e      	ldr	r3, [pc, #632]	; (8007840 <_dtoa_r+0x2f0>)
 80075c6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80075ca:	ea33 0308 	bics.w	r3, r3, r8
 80075ce:	d11b      	bne.n	8007608 <_dtoa_r+0xb8>
 80075d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075d2:	f242 730f 	movw	r3, #9999	; 0x270f
 80075d6:	6013      	str	r3, [r2, #0]
 80075d8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80075dc:	4333      	orrs	r3, r6
 80075de:	f000 8593 	beq.w	8008108 <_dtoa_r+0xbb8>
 80075e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075e4:	b963      	cbnz	r3, 8007600 <_dtoa_r+0xb0>
 80075e6:	4b97      	ldr	r3, [pc, #604]	; (8007844 <_dtoa_r+0x2f4>)
 80075e8:	e027      	b.n	800763a <_dtoa_r+0xea>
 80075ea:	4b97      	ldr	r3, [pc, #604]	; (8007848 <_dtoa_r+0x2f8>)
 80075ec:	9300      	str	r3, [sp, #0]
 80075ee:	3308      	adds	r3, #8
 80075f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80075f2:	6013      	str	r3, [r2, #0]
 80075f4:	9800      	ldr	r0, [sp, #0]
 80075f6:	b013      	add	sp, #76	; 0x4c
 80075f8:	ecbd 8b04 	vpop	{d8-d9}
 80075fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007600:	4b90      	ldr	r3, [pc, #576]	; (8007844 <_dtoa_r+0x2f4>)
 8007602:	9300      	str	r3, [sp, #0]
 8007604:	3303      	adds	r3, #3
 8007606:	e7f3      	b.n	80075f0 <_dtoa_r+0xa0>
 8007608:	ed9d 7b02 	vldr	d7, [sp, #8]
 800760c:	2200      	movs	r2, #0
 800760e:	ec51 0b17 	vmov	r0, r1, d7
 8007612:	eeb0 8a47 	vmov.f32	s16, s14
 8007616:	eef0 8a67 	vmov.f32	s17, s15
 800761a:	2300      	movs	r3, #0
 800761c:	f7f9 fa5c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007620:	4681      	mov	r9, r0
 8007622:	b160      	cbz	r0, 800763e <_dtoa_r+0xee>
 8007624:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007626:	2301      	movs	r3, #1
 8007628:	6013      	str	r3, [r2, #0]
 800762a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 8568 	beq.w	8008102 <_dtoa_r+0xbb2>
 8007632:	4b86      	ldr	r3, [pc, #536]	; (800784c <_dtoa_r+0x2fc>)
 8007634:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007636:	6013      	str	r3, [r2, #0]
 8007638:	3b01      	subs	r3, #1
 800763a:	9300      	str	r3, [sp, #0]
 800763c:	e7da      	b.n	80075f4 <_dtoa_r+0xa4>
 800763e:	aa10      	add	r2, sp, #64	; 0x40
 8007640:	a911      	add	r1, sp, #68	; 0x44
 8007642:	4620      	mov	r0, r4
 8007644:	eeb0 0a48 	vmov.f32	s0, s16
 8007648:	eef0 0a68 	vmov.f32	s1, s17
 800764c:	f001 f994 	bl	8008978 <__d2b>
 8007650:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007654:	4682      	mov	sl, r0
 8007656:	2d00      	cmp	r5, #0
 8007658:	d07f      	beq.n	800775a <_dtoa_r+0x20a>
 800765a:	ee18 3a90 	vmov	r3, s17
 800765e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007662:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007666:	ec51 0b18 	vmov	r0, r1, d8
 800766a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800766e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007672:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007676:	4619      	mov	r1, r3
 8007678:	2200      	movs	r2, #0
 800767a:	4b75      	ldr	r3, [pc, #468]	; (8007850 <_dtoa_r+0x300>)
 800767c:	f7f8 fe0c 	bl	8000298 <__aeabi_dsub>
 8007680:	a367      	add	r3, pc, #412	; (adr r3, 8007820 <_dtoa_r+0x2d0>)
 8007682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007686:	f7f8 ffbf 	bl	8000608 <__aeabi_dmul>
 800768a:	a367      	add	r3, pc, #412	; (adr r3, 8007828 <_dtoa_r+0x2d8>)
 800768c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007690:	f7f8 fe04 	bl	800029c <__adddf3>
 8007694:	4606      	mov	r6, r0
 8007696:	4628      	mov	r0, r5
 8007698:	460f      	mov	r7, r1
 800769a:	f7f8 ff4b 	bl	8000534 <__aeabi_i2d>
 800769e:	a364      	add	r3, pc, #400	; (adr r3, 8007830 <_dtoa_r+0x2e0>)
 80076a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a4:	f7f8 ffb0 	bl	8000608 <__aeabi_dmul>
 80076a8:	4602      	mov	r2, r0
 80076aa:	460b      	mov	r3, r1
 80076ac:	4630      	mov	r0, r6
 80076ae:	4639      	mov	r1, r7
 80076b0:	f7f8 fdf4 	bl	800029c <__adddf3>
 80076b4:	4606      	mov	r6, r0
 80076b6:	460f      	mov	r7, r1
 80076b8:	f7f9 fa56 	bl	8000b68 <__aeabi_d2iz>
 80076bc:	2200      	movs	r2, #0
 80076be:	4683      	mov	fp, r0
 80076c0:	2300      	movs	r3, #0
 80076c2:	4630      	mov	r0, r6
 80076c4:	4639      	mov	r1, r7
 80076c6:	f7f9 fa11 	bl	8000aec <__aeabi_dcmplt>
 80076ca:	b148      	cbz	r0, 80076e0 <_dtoa_r+0x190>
 80076cc:	4658      	mov	r0, fp
 80076ce:	f7f8 ff31 	bl	8000534 <__aeabi_i2d>
 80076d2:	4632      	mov	r2, r6
 80076d4:	463b      	mov	r3, r7
 80076d6:	f7f9 f9ff 	bl	8000ad8 <__aeabi_dcmpeq>
 80076da:	b908      	cbnz	r0, 80076e0 <_dtoa_r+0x190>
 80076dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80076e0:	f1bb 0f16 	cmp.w	fp, #22
 80076e4:	d857      	bhi.n	8007796 <_dtoa_r+0x246>
 80076e6:	4b5b      	ldr	r3, [pc, #364]	; (8007854 <_dtoa_r+0x304>)
 80076e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80076ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f0:	ec51 0b18 	vmov	r0, r1, d8
 80076f4:	f7f9 f9fa 	bl	8000aec <__aeabi_dcmplt>
 80076f8:	2800      	cmp	r0, #0
 80076fa:	d04e      	beq.n	800779a <_dtoa_r+0x24a>
 80076fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007700:	2300      	movs	r3, #0
 8007702:	930c      	str	r3, [sp, #48]	; 0x30
 8007704:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007706:	1b5b      	subs	r3, r3, r5
 8007708:	1e5a      	subs	r2, r3, #1
 800770a:	bf45      	ittet	mi
 800770c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007710:	9305      	strmi	r3, [sp, #20]
 8007712:	2300      	movpl	r3, #0
 8007714:	2300      	movmi	r3, #0
 8007716:	9206      	str	r2, [sp, #24]
 8007718:	bf54      	ite	pl
 800771a:	9305      	strpl	r3, [sp, #20]
 800771c:	9306      	strmi	r3, [sp, #24]
 800771e:	f1bb 0f00 	cmp.w	fp, #0
 8007722:	db3c      	blt.n	800779e <_dtoa_r+0x24e>
 8007724:	9b06      	ldr	r3, [sp, #24]
 8007726:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800772a:	445b      	add	r3, fp
 800772c:	9306      	str	r3, [sp, #24]
 800772e:	2300      	movs	r3, #0
 8007730:	9308      	str	r3, [sp, #32]
 8007732:	9b07      	ldr	r3, [sp, #28]
 8007734:	2b09      	cmp	r3, #9
 8007736:	d868      	bhi.n	800780a <_dtoa_r+0x2ba>
 8007738:	2b05      	cmp	r3, #5
 800773a:	bfc4      	itt	gt
 800773c:	3b04      	subgt	r3, #4
 800773e:	9307      	strgt	r3, [sp, #28]
 8007740:	9b07      	ldr	r3, [sp, #28]
 8007742:	f1a3 0302 	sub.w	r3, r3, #2
 8007746:	bfcc      	ite	gt
 8007748:	2500      	movgt	r5, #0
 800774a:	2501      	movle	r5, #1
 800774c:	2b03      	cmp	r3, #3
 800774e:	f200 8085 	bhi.w	800785c <_dtoa_r+0x30c>
 8007752:	e8df f003 	tbb	[pc, r3]
 8007756:	3b2e      	.short	0x3b2e
 8007758:	5839      	.short	0x5839
 800775a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800775e:	441d      	add	r5, r3
 8007760:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007764:	2b20      	cmp	r3, #32
 8007766:	bfc1      	itttt	gt
 8007768:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800776c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007770:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007774:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007778:	bfd6      	itet	le
 800777a:	f1c3 0320 	rsble	r3, r3, #32
 800777e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007782:	fa06 f003 	lslle.w	r0, r6, r3
 8007786:	f7f8 fec5 	bl	8000514 <__aeabi_ui2d>
 800778a:	2201      	movs	r2, #1
 800778c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007790:	3d01      	subs	r5, #1
 8007792:	920e      	str	r2, [sp, #56]	; 0x38
 8007794:	e76f      	b.n	8007676 <_dtoa_r+0x126>
 8007796:	2301      	movs	r3, #1
 8007798:	e7b3      	b.n	8007702 <_dtoa_r+0x1b2>
 800779a:	900c      	str	r0, [sp, #48]	; 0x30
 800779c:	e7b2      	b.n	8007704 <_dtoa_r+0x1b4>
 800779e:	9b05      	ldr	r3, [sp, #20]
 80077a0:	eba3 030b 	sub.w	r3, r3, fp
 80077a4:	9305      	str	r3, [sp, #20]
 80077a6:	f1cb 0300 	rsb	r3, fp, #0
 80077aa:	9308      	str	r3, [sp, #32]
 80077ac:	2300      	movs	r3, #0
 80077ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80077b0:	e7bf      	b.n	8007732 <_dtoa_r+0x1e2>
 80077b2:	2300      	movs	r3, #0
 80077b4:	9309      	str	r3, [sp, #36]	; 0x24
 80077b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	dc52      	bgt.n	8007862 <_dtoa_r+0x312>
 80077bc:	2301      	movs	r3, #1
 80077be:	9301      	str	r3, [sp, #4]
 80077c0:	9304      	str	r3, [sp, #16]
 80077c2:	461a      	mov	r2, r3
 80077c4:	920a      	str	r2, [sp, #40]	; 0x28
 80077c6:	e00b      	b.n	80077e0 <_dtoa_r+0x290>
 80077c8:	2301      	movs	r3, #1
 80077ca:	e7f3      	b.n	80077b4 <_dtoa_r+0x264>
 80077cc:	2300      	movs	r3, #0
 80077ce:	9309      	str	r3, [sp, #36]	; 0x24
 80077d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077d2:	445b      	add	r3, fp
 80077d4:	9301      	str	r3, [sp, #4]
 80077d6:	3301      	adds	r3, #1
 80077d8:	2b01      	cmp	r3, #1
 80077da:	9304      	str	r3, [sp, #16]
 80077dc:	bfb8      	it	lt
 80077de:	2301      	movlt	r3, #1
 80077e0:	69e0      	ldr	r0, [r4, #28]
 80077e2:	2100      	movs	r1, #0
 80077e4:	2204      	movs	r2, #4
 80077e6:	f102 0614 	add.w	r6, r2, #20
 80077ea:	429e      	cmp	r6, r3
 80077ec:	d93d      	bls.n	800786a <_dtoa_r+0x31a>
 80077ee:	6041      	str	r1, [r0, #4]
 80077f0:	4620      	mov	r0, r4
 80077f2:	f000 fd9f 	bl	8008334 <_Balloc>
 80077f6:	9000      	str	r0, [sp, #0]
 80077f8:	2800      	cmp	r0, #0
 80077fa:	d139      	bne.n	8007870 <_dtoa_r+0x320>
 80077fc:	4b16      	ldr	r3, [pc, #88]	; (8007858 <_dtoa_r+0x308>)
 80077fe:	4602      	mov	r2, r0
 8007800:	f240 11af 	movw	r1, #431	; 0x1af
 8007804:	e6bd      	b.n	8007582 <_dtoa_r+0x32>
 8007806:	2301      	movs	r3, #1
 8007808:	e7e1      	b.n	80077ce <_dtoa_r+0x27e>
 800780a:	2501      	movs	r5, #1
 800780c:	2300      	movs	r3, #0
 800780e:	9307      	str	r3, [sp, #28]
 8007810:	9509      	str	r5, [sp, #36]	; 0x24
 8007812:	f04f 33ff 	mov.w	r3, #4294967295
 8007816:	9301      	str	r3, [sp, #4]
 8007818:	9304      	str	r3, [sp, #16]
 800781a:	2200      	movs	r2, #0
 800781c:	2312      	movs	r3, #18
 800781e:	e7d1      	b.n	80077c4 <_dtoa_r+0x274>
 8007820:	636f4361 	.word	0x636f4361
 8007824:	3fd287a7 	.word	0x3fd287a7
 8007828:	8b60c8b3 	.word	0x8b60c8b3
 800782c:	3fc68a28 	.word	0x3fc68a28
 8007830:	509f79fb 	.word	0x509f79fb
 8007834:	3fd34413 	.word	0x3fd34413
 8007838:	080098dd 	.word	0x080098dd
 800783c:	080098f4 	.word	0x080098f4
 8007840:	7ff00000 	.word	0x7ff00000
 8007844:	080098d9 	.word	0x080098d9
 8007848:	080098d0 	.word	0x080098d0
 800784c:	080098ad 	.word	0x080098ad
 8007850:	3ff80000 	.word	0x3ff80000
 8007854:	080099e0 	.word	0x080099e0
 8007858:	0800994c 	.word	0x0800994c
 800785c:	2301      	movs	r3, #1
 800785e:	9309      	str	r3, [sp, #36]	; 0x24
 8007860:	e7d7      	b.n	8007812 <_dtoa_r+0x2c2>
 8007862:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007864:	9301      	str	r3, [sp, #4]
 8007866:	9304      	str	r3, [sp, #16]
 8007868:	e7ba      	b.n	80077e0 <_dtoa_r+0x290>
 800786a:	3101      	adds	r1, #1
 800786c:	0052      	lsls	r2, r2, #1
 800786e:	e7ba      	b.n	80077e6 <_dtoa_r+0x296>
 8007870:	69e3      	ldr	r3, [r4, #28]
 8007872:	9a00      	ldr	r2, [sp, #0]
 8007874:	601a      	str	r2, [r3, #0]
 8007876:	9b04      	ldr	r3, [sp, #16]
 8007878:	2b0e      	cmp	r3, #14
 800787a:	f200 80a8 	bhi.w	80079ce <_dtoa_r+0x47e>
 800787e:	2d00      	cmp	r5, #0
 8007880:	f000 80a5 	beq.w	80079ce <_dtoa_r+0x47e>
 8007884:	f1bb 0f00 	cmp.w	fp, #0
 8007888:	dd38      	ble.n	80078fc <_dtoa_r+0x3ac>
 800788a:	4bc0      	ldr	r3, [pc, #768]	; (8007b8c <_dtoa_r+0x63c>)
 800788c:	f00b 020f 	and.w	r2, fp, #15
 8007890:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007894:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007898:	e9d3 6700 	ldrd	r6, r7, [r3]
 800789c:	ea4f 182b 	mov.w	r8, fp, asr #4
 80078a0:	d019      	beq.n	80078d6 <_dtoa_r+0x386>
 80078a2:	4bbb      	ldr	r3, [pc, #748]	; (8007b90 <_dtoa_r+0x640>)
 80078a4:	ec51 0b18 	vmov	r0, r1, d8
 80078a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078ac:	f7f8 ffd6 	bl	800085c <__aeabi_ddiv>
 80078b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078b4:	f008 080f 	and.w	r8, r8, #15
 80078b8:	2503      	movs	r5, #3
 80078ba:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007b90 <_dtoa_r+0x640>
 80078be:	f1b8 0f00 	cmp.w	r8, #0
 80078c2:	d10a      	bne.n	80078da <_dtoa_r+0x38a>
 80078c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078c8:	4632      	mov	r2, r6
 80078ca:	463b      	mov	r3, r7
 80078cc:	f7f8 ffc6 	bl	800085c <__aeabi_ddiv>
 80078d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078d4:	e02b      	b.n	800792e <_dtoa_r+0x3de>
 80078d6:	2502      	movs	r5, #2
 80078d8:	e7ef      	b.n	80078ba <_dtoa_r+0x36a>
 80078da:	f018 0f01 	tst.w	r8, #1
 80078de:	d008      	beq.n	80078f2 <_dtoa_r+0x3a2>
 80078e0:	4630      	mov	r0, r6
 80078e2:	4639      	mov	r1, r7
 80078e4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80078e8:	f7f8 fe8e 	bl	8000608 <__aeabi_dmul>
 80078ec:	3501      	adds	r5, #1
 80078ee:	4606      	mov	r6, r0
 80078f0:	460f      	mov	r7, r1
 80078f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80078f6:	f109 0908 	add.w	r9, r9, #8
 80078fa:	e7e0      	b.n	80078be <_dtoa_r+0x36e>
 80078fc:	f000 809f 	beq.w	8007a3e <_dtoa_r+0x4ee>
 8007900:	f1cb 0600 	rsb	r6, fp, #0
 8007904:	4ba1      	ldr	r3, [pc, #644]	; (8007b8c <_dtoa_r+0x63c>)
 8007906:	4fa2      	ldr	r7, [pc, #648]	; (8007b90 <_dtoa_r+0x640>)
 8007908:	f006 020f 	and.w	r2, r6, #15
 800790c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007914:	ec51 0b18 	vmov	r0, r1, d8
 8007918:	f7f8 fe76 	bl	8000608 <__aeabi_dmul>
 800791c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007920:	1136      	asrs	r6, r6, #4
 8007922:	2300      	movs	r3, #0
 8007924:	2502      	movs	r5, #2
 8007926:	2e00      	cmp	r6, #0
 8007928:	d17e      	bne.n	8007a28 <_dtoa_r+0x4d8>
 800792a:	2b00      	cmp	r3, #0
 800792c:	d1d0      	bne.n	80078d0 <_dtoa_r+0x380>
 800792e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007930:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007934:	2b00      	cmp	r3, #0
 8007936:	f000 8084 	beq.w	8007a42 <_dtoa_r+0x4f2>
 800793a:	4b96      	ldr	r3, [pc, #600]	; (8007b94 <_dtoa_r+0x644>)
 800793c:	2200      	movs	r2, #0
 800793e:	4640      	mov	r0, r8
 8007940:	4649      	mov	r1, r9
 8007942:	f7f9 f8d3 	bl	8000aec <__aeabi_dcmplt>
 8007946:	2800      	cmp	r0, #0
 8007948:	d07b      	beq.n	8007a42 <_dtoa_r+0x4f2>
 800794a:	9b04      	ldr	r3, [sp, #16]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d078      	beq.n	8007a42 <_dtoa_r+0x4f2>
 8007950:	9b01      	ldr	r3, [sp, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	dd39      	ble.n	80079ca <_dtoa_r+0x47a>
 8007956:	4b90      	ldr	r3, [pc, #576]	; (8007b98 <_dtoa_r+0x648>)
 8007958:	2200      	movs	r2, #0
 800795a:	4640      	mov	r0, r8
 800795c:	4649      	mov	r1, r9
 800795e:	f7f8 fe53 	bl	8000608 <__aeabi_dmul>
 8007962:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007966:	9e01      	ldr	r6, [sp, #4]
 8007968:	f10b 37ff 	add.w	r7, fp, #4294967295
 800796c:	3501      	adds	r5, #1
 800796e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007972:	4628      	mov	r0, r5
 8007974:	f7f8 fdde 	bl	8000534 <__aeabi_i2d>
 8007978:	4642      	mov	r2, r8
 800797a:	464b      	mov	r3, r9
 800797c:	f7f8 fe44 	bl	8000608 <__aeabi_dmul>
 8007980:	4b86      	ldr	r3, [pc, #536]	; (8007b9c <_dtoa_r+0x64c>)
 8007982:	2200      	movs	r2, #0
 8007984:	f7f8 fc8a 	bl	800029c <__adddf3>
 8007988:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800798c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007990:	9303      	str	r3, [sp, #12]
 8007992:	2e00      	cmp	r6, #0
 8007994:	d158      	bne.n	8007a48 <_dtoa_r+0x4f8>
 8007996:	4b82      	ldr	r3, [pc, #520]	; (8007ba0 <_dtoa_r+0x650>)
 8007998:	2200      	movs	r2, #0
 800799a:	4640      	mov	r0, r8
 800799c:	4649      	mov	r1, r9
 800799e:	f7f8 fc7b 	bl	8000298 <__aeabi_dsub>
 80079a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079a6:	4680      	mov	r8, r0
 80079a8:	4689      	mov	r9, r1
 80079aa:	f7f9 f8bd 	bl	8000b28 <__aeabi_dcmpgt>
 80079ae:	2800      	cmp	r0, #0
 80079b0:	f040 8296 	bne.w	8007ee0 <_dtoa_r+0x990>
 80079b4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80079b8:	4640      	mov	r0, r8
 80079ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80079be:	4649      	mov	r1, r9
 80079c0:	f7f9 f894 	bl	8000aec <__aeabi_dcmplt>
 80079c4:	2800      	cmp	r0, #0
 80079c6:	f040 8289 	bne.w	8007edc <_dtoa_r+0x98c>
 80079ca:	ed8d 8b02 	vstr	d8, [sp, #8]
 80079ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	f2c0 814e 	blt.w	8007c72 <_dtoa_r+0x722>
 80079d6:	f1bb 0f0e 	cmp.w	fp, #14
 80079da:	f300 814a 	bgt.w	8007c72 <_dtoa_r+0x722>
 80079de:	4b6b      	ldr	r3, [pc, #428]	; (8007b8c <_dtoa_r+0x63c>)
 80079e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80079e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	f280 80dc 	bge.w	8007ba8 <_dtoa_r+0x658>
 80079f0:	9b04      	ldr	r3, [sp, #16]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f300 80d8 	bgt.w	8007ba8 <_dtoa_r+0x658>
 80079f8:	f040 826f 	bne.w	8007eda <_dtoa_r+0x98a>
 80079fc:	4b68      	ldr	r3, [pc, #416]	; (8007ba0 <_dtoa_r+0x650>)
 80079fe:	2200      	movs	r2, #0
 8007a00:	4640      	mov	r0, r8
 8007a02:	4649      	mov	r1, r9
 8007a04:	f7f8 fe00 	bl	8000608 <__aeabi_dmul>
 8007a08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a0c:	f7f9 f882 	bl	8000b14 <__aeabi_dcmpge>
 8007a10:	9e04      	ldr	r6, [sp, #16]
 8007a12:	4637      	mov	r7, r6
 8007a14:	2800      	cmp	r0, #0
 8007a16:	f040 8245 	bne.w	8007ea4 <_dtoa_r+0x954>
 8007a1a:	9d00      	ldr	r5, [sp, #0]
 8007a1c:	2331      	movs	r3, #49	; 0x31
 8007a1e:	f805 3b01 	strb.w	r3, [r5], #1
 8007a22:	f10b 0b01 	add.w	fp, fp, #1
 8007a26:	e241      	b.n	8007eac <_dtoa_r+0x95c>
 8007a28:	07f2      	lsls	r2, r6, #31
 8007a2a:	d505      	bpl.n	8007a38 <_dtoa_r+0x4e8>
 8007a2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a30:	f7f8 fdea 	bl	8000608 <__aeabi_dmul>
 8007a34:	3501      	adds	r5, #1
 8007a36:	2301      	movs	r3, #1
 8007a38:	1076      	asrs	r6, r6, #1
 8007a3a:	3708      	adds	r7, #8
 8007a3c:	e773      	b.n	8007926 <_dtoa_r+0x3d6>
 8007a3e:	2502      	movs	r5, #2
 8007a40:	e775      	b.n	800792e <_dtoa_r+0x3de>
 8007a42:	9e04      	ldr	r6, [sp, #16]
 8007a44:	465f      	mov	r7, fp
 8007a46:	e792      	b.n	800796e <_dtoa_r+0x41e>
 8007a48:	9900      	ldr	r1, [sp, #0]
 8007a4a:	4b50      	ldr	r3, [pc, #320]	; (8007b8c <_dtoa_r+0x63c>)
 8007a4c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a50:	4431      	add	r1, r6
 8007a52:	9102      	str	r1, [sp, #8]
 8007a54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a56:	eeb0 9a47 	vmov.f32	s18, s14
 8007a5a:	eef0 9a67 	vmov.f32	s19, s15
 8007a5e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007a62:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a66:	2900      	cmp	r1, #0
 8007a68:	d044      	beq.n	8007af4 <_dtoa_r+0x5a4>
 8007a6a:	494e      	ldr	r1, [pc, #312]	; (8007ba4 <_dtoa_r+0x654>)
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	f7f8 fef5 	bl	800085c <__aeabi_ddiv>
 8007a72:	ec53 2b19 	vmov	r2, r3, d9
 8007a76:	f7f8 fc0f 	bl	8000298 <__aeabi_dsub>
 8007a7a:	9d00      	ldr	r5, [sp, #0]
 8007a7c:	ec41 0b19 	vmov	d9, r0, r1
 8007a80:	4649      	mov	r1, r9
 8007a82:	4640      	mov	r0, r8
 8007a84:	f7f9 f870 	bl	8000b68 <__aeabi_d2iz>
 8007a88:	4606      	mov	r6, r0
 8007a8a:	f7f8 fd53 	bl	8000534 <__aeabi_i2d>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	460b      	mov	r3, r1
 8007a92:	4640      	mov	r0, r8
 8007a94:	4649      	mov	r1, r9
 8007a96:	f7f8 fbff 	bl	8000298 <__aeabi_dsub>
 8007a9a:	3630      	adds	r6, #48	; 0x30
 8007a9c:	f805 6b01 	strb.w	r6, [r5], #1
 8007aa0:	ec53 2b19 	vmov	r2, r3, d9
 8007aa4:	4680      	mov	r8, r0
 8007aa6:	4689      	mov	r9, r1
 8007aa8:	f7f9 f820 	bl	8000aec <__aeabi_dcmplt>
 8007aac:	2800      	cmp	r0, #0
 8007aae:	d164      	bne.n	8007b7a <_dtoa_r+0x62a>
 8007ab0:	4642      	mov	r2, r8
 8007ab2:	464b      	mov	r3, r9
 8007ab4:	4937      	ldr	r1, [pc, #220]	; (8007b94 <_dtoa_r+0x644>)
 8007ab6:	2000      	movs	r0, #0
 8007ab8:	f7f8 fbee 	bl	8000298 <__aeabi_dsub>
 8007abc:	ec53 2b19 	vmov	r2, r3, d9
 8007ac0:	f7f9 f814 	bl	8000aec <__aeabi_dcmplt>
 8007ac4:	2800      	cmp	r0, #0
 8007ac6:	f040 80b6 	bne.w	8007c36 <_dtoa_r+0x6e6>
 8007aca:	9b02      	ldr	r3, [sp, #8]
 8007acc:	429d      	cmp	r5, r3
 8007ace:	f43f af7c 	beq.w	80079ca <_dtoa_r+0x47a>
 8007ad2:	4b31      	ldr	r3, [pc, #196]	; (8007b98 <_dtoa_r+0x648>)
 8007ad4:	ec51 0b19 	vmov	r0, r1, d9
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f7f8 fd95 	bl	8000608 <__aeabi_dmul>
 8007ade:	4b2e      	ldr	r3, [pc, #184]	; (8007b98 <_dtoa_r+0x648>)
 8007ae0:	ec41 0b19 	vmov	d9, r0, r1
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	4640      	mov	r0, r8
 8007ae8:	4649      	mov	r1, r9
 8007aea:	f7f8 fd8d 	bl	8000608 <__aeabi_dmul>
 8007aee:	4680      	mov	r8, r0
 8007af0:	4689      	mov	r9, r1
 8007af2:	e7c5      	b.n	8007a80 <_dtoa_r+0x530>
 8007af4:	ec51 0b17 	vmov	r0, r1, d7
 8007af8:	f7f8 fd86 	bl	8000608 <__aeabi_dmul>
 8007afc:	9b02      	ldr	r3, [sp, #8]
 8007afe:	9d00      	ldr	r5, [sp, #0]
 8007b00:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b02:	ec41 0b19 	vmov	d9, r0, r1
 8007b06:	4649      	mov	r1, r9
 8007b08:	4640      	mov	r0, r8
 8007b0a:	f7f9 f82d 	bl	8000b68 <__aeabi_d2iz>
 8007b0e:	4606      	mov	r6, r0
 8007b10:	f7f8 fd10 	bl	8000534 <__aeabi_i2d>
 8007b14:	3630      	adds	r6, #48	; 0x30
 8007b16:	4602      	mov	r2, r0
 8007b18:	460b      	mov	r3, r1
 8007b1a:	4640      	mov	r0, r8
 8007b1c:	4649      	mov	r1, r9
 8007b1e:	f7f8 fbbb 	bl	8000298 <__aeabi_dsub>
 8007b22:	f805 6b01 	strb.w	r6, [r5], #1
 8007b26:	9b02      	ldr	r3, [sp, #8]
 8007b28:	429d      	cmp	r5, r3
 8007b2a:	4680      	mov	r8, r0
 8007b2c:	4689      	mov	r9, r1
 8007b2e:	f04f 0200 	mov.w	r2, #0
 8007b32:	d124      	bne.n	8007b7e <_dtoa_r+0x62e>
 8007b34:	4b1b      	ldr	r3, [pc, #108]	; (8007ba4 <_dtoa_r+0x654>)
 8007b36:	ec51 0b19 	vmov	r0, r1, d9
 8007b3a:	f7f8 fbaf 	bl	800029c <__adddf3>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	460b      	mov	r3, r1
 8007b42:	4640      	mov	r0, r8
 8007b44:	4649      	mov	r1, r9
 8007b46:	f7f8 ffef 	bl	8000b28 <__aeabi_dcmpgt>
 8007b4a:	2800      	cmp	r0, #0
 8007b4c:	d173      	bne.n	8007c36 <_dtoa_r+0x6e6>
 8007b4e:	ec53 2b19 	vmov	r2, r3, d9
 8007b52:	4914      	ldr	r1, [pc, #80]	; (8007ba4 <_dtoa_r+0x654>)
 8007b54:	2000      	movs	r0, #0
 8007b56:	f7f8 fb9f 	bl	8000298 <__aeabi_dsub>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	460b      	mov	r3, r1
 8007b5e:	4640      	mov	r0, r8
 8007b60:	4649      	mov	r1, r9
 8007b62:	f7f8 ffc3 	bl	8000aec <__aeabi_dcmplt>
 8007b66:	2800      	cmp	r0, #0
 8007b68:	f43f af2f 	beq.w	80079ca <_dtoa_r+0x47a>
 8007b6c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007b6e:	1e6b      	subs	r3, r5, #1
 8007b70:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b72:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b76:	2b30      	cmp	r3, #48	; 0x30
 8007b78:	d0f8      	beq.n	8007b6c <_dtoa_r+0x61c>
 8007b7a:	46bb      	mov	fp, r7
 8007b7c:	e04a      	b.n	8007c14 <_dtoa_r+0x6c4>
 8007b7e:	4b06      	ldr	r3, [pc, #24]	; (8007b98 <_dtoa_r+0x648>)
 8007b80:	f7f8 fd42 	bl	8000608 <__aeabi_dmul>
 8007b84:	4680      	mov	r8, r0
 8007b86:	4689      	mov	r9, r1
 8007b88:	e7bd      	b.n	8007b06 <_dtoa_r+0x5b6>
 8007b8a:	bf00      	nop
 8007b8c:	080099e0 	.word	0x080099e0
 8007b90:	080099b8 	.word	0x080099b8
 8007b94:	3ff00000 	.word	0x3ff00000
 8007b98:	40240000 	.word	0x40240000
 8007b9c:	401c0000 	.word	0x401c0000
 8007ba0:	40140000 	.word	0x40140000
 8007ba4:	3fe00000 	.word	0x3fe00000
 8007ba8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007bac:	9d00      	ldr	r5, [sp, #0]
 8007bae:	4642      	mov	r2, r8
 8007bb0:	464b      	mov	r3, r9
 8007bb2:	4630      	mov	r0, r6
 8007bb4:	4639      	mov	r1, r7
 8007bb6:	f7f8 fe51 	bl	800085c <__aeabi_ddiv>
 8007bba:	f7f8 ffd5 	bl	8000b68 <__aeabi_d2iz>
 8007bbe:	9001      	str	r0, [sp, #4]
 8007bc0:	f7f8 fcb8 	bl	8000534 <__aeabi_i2d>
 8007bc4:	4642      	mov	r2, r8
 8007bc6:	464b      	mov	r3, r9
 8007bc8:	f7f8 fd1e 	bl	8000608 <__aeabi_dmul>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	460b      	mov	r3, r1
 8007bd0:	4630      	mov	r0, r6
 8007bd2:	4639      	mov	r1, r7
 8007bd4:	f7f8 fb60 	bl	8000298 <__aeabi_dsub>
 8007bd8:	9e01      	ldr	r6, [sp, #4]
 8007bda:	9f04      	ldr	r7, [sp, #16]
 8007bdc:	3630      	adds	r6, #48	; 0x30
 8007bde:	f805 6b01 	strb.w	r6, [r5], #1
 8007be2:	9e00      	ldr	r6, [sp, #0]
 8007be4:	1bae      	subs	r6, r5, r6
 8007be6:	42b7      	cmp	r7, r6
 8007be8:	4602      	mov	r2, r0
 8007bea:	460b      	mov	r3, r1
 8007bec:	d134      	bne.n	8007c58 <_dtoa_r+0x708>
 8007bee:	f7f8 fb55 	bl	800029c <__adddf3>
 8007bf2:	4642      	mov	r2, r8
 8007bf4:	464b      	mov	r3, r9
 8007bf6:	4606      	mov	r6, r0
 8007bf8:	460f      	mov	r7, r1
 8007bfa:	f7f8 ff95 	bl	8000b28 <__aeabi_dcmpgt>
 8007bfe:	b9c8      	cbnz	r0, 8007c34 <_dtoa_r+0x6e4>
 8007c00:	4642      	mov	r2, r8
 8007c02:	464b      	mov	r3, r9
 8007c04:	4630      	mov	r0, r6
 8007c06:	4639      	mov	r1, r7
 8007c08:	f7f8 ff66 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c0c:	b110      	cbz	r0, 8007c14 <_dtoa_r+0x6c4>
 8007c0e:	9b01      	ldr	r3, [sp, #4]
 8007c10:	07db      	lsls	r3, r3, #31
 8007c12:	d40f      	bmi.n	8007c34 <_dtoa_r+0x6e4>
 8007c14:	4651      	mov	r1, sl
 8007c16:	4620      	mov	r0, r4
 8007c18:	f000 fbcc 	bl	80083b4 <_Bfree>
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c20:	702b      	strb	r3, [r5, #0]
 8007c22:	f10b 0301 	add.w	r3, fp, #1
 8007c26:	6013      	str	r3, [r2, #0]
 8007c28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	f43f ace2 	beq.w	80075f4 <_dtoa_r+0xa4>
 8007c30:	601d      	str	r5, [r3, #0]
 8007c32:	e4df      	b.n	80075f4 <_dtoa_r+0xa4>
 8007c34:	465f      	mov	r7, fp
 8007c36:	462b      	mov	r3, r5
 8007c38:	461d      	mov	r5, r3
 8007c3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c3e:	2a39      	cmp	r2, #57	; 0x39
 8007c40:	d106      	bne.n	8007c50 <_dtoa_r+0x700>
 8007c42:	9a00      	ldr	r2, [sp, #0]
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d1f7      	bne.n	8007c38 <_dtoa_r+0x6e8>
 8007c48:	9900      	ldr	r1, [sp, #0]
 8007c4a:	2230      	movs	r2, #48	; 0x30
 8007c4c:	3701      	adds	r7, #1
 8007c4e:	700a      	strb	r2, [r1, #0]
 8007c50:	781a      	ldrb	r2, [r3, #0]
 8007c52:	3201      	adds	r2, #1
 8007c54:	701a      	strb	r2, [r3, #0]
 8007c56:	e790      	b.n	8007b7a <_dtoa_r+0x62a>
 8007c58:	4ba3      	ldr	r3, [pc, #652]	; (8007ee8 <_dtoa_r+0x998>)
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f7f8 fcd4 	bl	8000608 <__aeabi_dmul>
 8007c60:	2200      	movs	r2, #0
 8007c62:	2300      	movs	r3, #0
 8007c64:	4606      	mov	r6, r0
 8007c66:	460f      	mov	r7, r1
 8007c68:	f7f8 ff36 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c6c:	2800      	cmp	r0, #0
 8007c6e:	d09e      	beq.n	8007bae <_dtoa_r+0x65e>
 8007c70:	e7d0      	b.n	8007c14 <_dtoa_r+0x6c4>
 8007c72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c74:	2a00      	cmp	r2, #0
 8007c76:	f000 80ca 	beq.w	8007e0e <_dtoa_r+0x8be>
 8007c7a:	9a07      	ldr	r2, [sp, #28]
 8007c7c:	2a01      	cmp	r2, #1
 8007c7e:	f300 80ad 	bgt.w	8007ddc <_dtoa_r+0x88c>
 8007c82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c84:	2a00      	cmp	r2, #0
 8007c86:	f000 80a5 	beq.w	8007dd4 <_dtoa_r+0x884>
 8007c8a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007c8e:	9e08      	ldr	r6, [sp, #32]
 8007c90:	9d05      	ldr	r5, [sp, #20]
 8007c92:	9a05      	ldr	r2, [sp, #20]
 8007c94:	441a      	add	r2, r3
 8007c96:	9205      	str	r2, [sp, #20]
 8007c98:	9a06      	ldr	r2, [sp, #24]
 8007c9a:	2101      	movs	r1, #1
 8007c9c:	441a      	add	r2, r3
 8007c9e:	4620      	mov	r0, r4
 8007ca0:	9206      	str	r2, [sp, #24]
 8007ca2:	f000 fc3d 	bl	8008520 <__i2b>
 8007ca6:	4607      	mov	r7, r0
 8007ca8:	b165      	cbz	r5, 8007cc4 <_dtoa_r+0x774>
 8007caa:	9b06      	ldr	r3, [sp, #24]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	dd09      	ble.n	8007cc4 <_dtoa_r+0x774>
 8007cb0:	42ab      	cmp	r3, r5
 8007cb2:	9a05      	ldr	r2, [sp, #20]
 8007cb4:	bfa8      	it	ge
 8007cb6:	462b      	movge	r3, r5
 8007cb8:	1ad2      	subs	r2, r2, r3
 8007cba:	9205      	str	r2, [sp, #20]
 8007cbc:	9a06      	ldr	r2, [sp, #24]
 8007cbe:	1aed      	subs	r5, r5, r3
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	9306      	str	r3, [sp, #24]
 8007cc4:	9b08      	ldr	r3, [sp, #32]
 8007cc6:	b1f3      	cbz	r3, 8007d06 <_dtoa_r+0x7b6>
 8007cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	f000 80a3 	beq.w	8007e16 <_dtoa_r+0x8c6>
 8007cd0:	2e00      	cmp	r6, #0
 8007cd2:	dd10      	ble.n	8007cf6 <_dtoa_r+0x7a6>
 8007cd4:	4639      	mov	r1, r7
 8007cd6:	4632      	mov	r2, r6
 8007cd8:	4620      	mov	r0, r4
 8007cda:	f000 fce1 	bl	80086a0 <__pow5mult>
 8007cde:	4652      	mov	r2, sl
 8007ce0:	4601      	mov	r1, r0
 8007ce2:	4607      	mov	r7, r0
 8007ce4:	4620      	mov	r0, r4
 8007ce6:	f000 fc31 	bl	800854c <__multiply>
 8007cea:	4651      	mov	r1, sl
 8007cec:	4680      	mov	r8, r0
 8007cee:	4620      	mov	r0, r4
 8007cf0:	f000 fb60 	bl	80083b4 <_Bfree>
 8007cf4:	46c2      	mov	sl, r8
 8007cf6:	9b08      	ldr	r3, [sp, #32]
 8007cf8:	1b9a      	subs	r2, r3, r6
 8007cfa:	d004      	beq.n	8007d06 <_dtoa_r+0x7b6>
 8007cfc:	4651      	mov	r1, sl
 8007cfe:	4620      	mov	r0, r4
 8007d00:	f000 fcce 	bl	80086a0 <__pow5mult>
 8007d04:	4682      	mov	sl, r0
 8007d06:	2101      	movs	r1, #1
 8007d08:	4620      	mov	r0, r4
 8007d0a:	f000 fc09 	bl	8008520 <__i2b>
 8007d0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	4606      	mov	r6, r0
 8007d14:	f340 8081 	ble.w	8007e1a <_dtoa_r+0x8ca>
 8007d18:	461a      	mov	r2, r3
 8007d1a:	4601      	mov	r1, r0
 8007d1c:	4620      	mov	r0, r4
 8007d1e:	f000 fcbf 	bl	80086a0 <__pow5mult>
 8007d22:	9b07      	ldr	r3, [sp, #28]
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	4606      	mov	r6, r0
 8007d28:	dd7a      	ble.n	8007e20 <_dtoa_r+0x8d0>
 8007d2a:	f04f 0800 	mov.w	r8, #0
 8007d2e:	6933      	ldr	r3, [r6, #16]
 8007d30:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007d34:	6918      	ldr	r0, [r3, #16]
 8007d36:	f000 fba5 	bl	8008484 <__hi0bits>
 8007d3a:	f1c0 0020 	rsb	r0, r0, #32
 8007d3e:	9b06      	ldr	r3, [sp, #24]
 8007d40:	4418      	add	r0, r3
 8007d42:	f010 001f 	ands.w	r0, r0, #31
 8007d46:	f000 8094 	beq.w	8007e72 <_dtoa_r+0x922>
 8007d4a:	f1c0 0320 	rsb	r3, r0, #32
 8007d4e:	2b04      	cmp	r3, #4
 8007d50:	f340 8085 	ble.w	8007e5e <_dtoa_r+0x90e>
 8007d54:	9b05      	ldr	r3, [sp, #20]
 8007d56:	f1c0 001c 	rsb	r0, r0, #28
 8007d5a:	4403      	add	r3, r0
 8007d5c:	9305      	str	r3, [sp, #20]
 8007d5e:	9b06      	ldr	r3, [sp, #24]
 8007d60:	4403      	add	r3, r0
 8007d62:	4405      	add	r5, r0
 8007d64:	9306      	str	r3, [sp, #24]
 8007d66:	9b05      	ldr	r3, [sp, #20]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	dd05      	ble.n	8007d78 <_dtoa_r+0x828>
 8007d6c:	4651      	mov	r1, sl
 8007d6e:	461a      	mov	r2, r3
 8007d70:	4620      	mov	r0, r4
 8007d72:	f000 fcef 	bl	8008754 <__lshift>
 8007d76:	4682      	mov	sl, r0
 8007d78:	9b06      	ldr	r3, [sp, #24]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	dd05      	ble.n	8007d8a <_dtoa_r+0x83a>
 8007d7e:	4631      	mov	r1, r6
 8007d80:	461a      	mov	r2, r3
 8007d82:	4620      	mov	r0, r4
 8007d84:	f000 fce6 	bl	8008754 <__lshift>
 8007d88:	4606      	mov	r6, r0
 8007d8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d072      	beq.n	8007e76 <_dtoa_r+0x926>
 8007d90:	4631      	mov	r1, r6
 8007d92:	4650      	mov	r0, sl
 8007d94:	f000 fd4a 	bl	800882c <__mcmp>
 8007d98:	2800      	cmp	r0, #0
 8007d9a:	da6c      	bge.n	8007e76 <_dtoa_r+0x926>
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	4651      	mov	r1, sl
 8007da0:	220a      	movs	r2, #10
 8007da2:	4620      	mov	r0, r4
 8007da4:	f000 fb28 	bl	80083f8 <__multadd>
 8007da8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007daa:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007dae:	4682      	mov	sl, r0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	f000 81b0 	beq.w	8008116 <_dtoa_r+0xbc6>
 8007db6:	2300      	movs	r3, #0
 8007db8:	4639      	mov	r1, r7
 8007dba:	220a      	movs	r2, #10
 8007dbc:	4620      	mov	r0, r4
 8007dbe:	f000 fb1b 	bl	80083f8 <__multadd>
 8007dc2:	9b01      	ldr	r3, [sp, #4]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	4607      	mov	r7, r0
 8007dc8:	f300 8096 	bgt.w	8007ef8 <_dtoa_r+0x9a8>
 8007dcc:	9b07      	ldr	r3, [sp, #28]
 8007dce:	2b02      	cmp	r3, #2
 8007dd0:	dc59      	bgt.n	8007e86 <_dtoa_r+0x936>
 8007dd2:	e091      	b.n	8007ef8 <_dtoa_r+0x9a8>
 8007dd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007dd6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007dda:	e758      	b.n	8007c8e <_dtoa_r+0x73e>
 8007ddc:	9b04      	ldr	r3, [sp, #16]
 8007dde:	1e5e      	subs	r6, r3, #1
 8007de0:	9b08      	ldr	r3, [sp, #32]
 8007de2:	42b3      	cmp	r3, r6
 8007de4:	bfbf      	itttt	lt
 8007de6:	9b08      	ldrlt	r3, [sp, #32]
 8007de8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007dea:	9608      	strlt	r6, [sp, #32]
 8007dec:	1af3      	sublt	r3, r6, r3
 8007dee:	bfb4      	ite	lt
 8007df0:	18d2      	addlt	r2, r2, r3
 8007df2:	1b9e      	subge	r6, r3, r6
 8007df4:	9b04      	ldr	r3, [sp, #16]
 8007df6:	bfbc      	itt	lt
 8007df8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007dfa:	2600      	movlt	r6, #0
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	bfb7      	itett	lt
 8007e00:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007e04:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007e08:	1a9d      	sublt	r5, r3, r2
 8007e0a:	2300      	movlt	r3, #0
 8007e0c:	e741      	b.n	8007c92 <_dtoa_r+0x742>
 8007e0e:	9e08      	ldr	r6, [sp, #32]
 8007e10:	9d05      	ldr	r5, [sp, #20]
 8007e12:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007e14:	e748      	b.n	8007ca8 <_dtoa_r+0x758>
 8007e16:	9a08      	ldr	r2, [sp, #32]
 8007e18:	e770      	b.n	8007cfc <_dtoa_r+0x7ac>
 8007e1a:	9b07      	ldr	r3, [sp, #28]
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	dc19      	bgt.n	8007e54 <_dtoa_r+0x904>
 8007e20:	9b02      	ldr	r3, [sp, #8]
 8007e22:	b9bb      	cbnz	r3, 8007e54 <_dtoa_r+0x904>
 8007e24:	9b03      	ldr	r3, [sp, #12]
 8007e26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e2a:	b99b      	cbnz	r3, 8007e54 <_dtoa_r+0x904>
 8007e2c:	9b03      	ldr	r3, [sp, #12]
 8007e2e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e32:	0d1b      	lsrs	r3, r3, #20
 8007e34:	051b      	lsls	r3, r3, #20
 8007e36:	b183      	cbz	r3, 8007e5a <_dtoa_r+0x90a>
 8007e38:	9b05      	ldr	r3, [sp, #20]
 8007e3a:	3301      	adds	r3, #1
 8007e3c:	9305      	str	r3, [sp, #20]
 8007e3e:	9b06      	ldr	r3, [sp, #24]
 8007e40:	3301      	adds	r3, #1
 8007e42:	9306      	str	r3, [sp, #24]
 8007e44:	f04f 0801 	mov.w	r8, #1
 8007e48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	f47f af6f 	bne.w	8007d2e <_dtoa_r+0x7de>
 8007e50:	2001      	movs	r0, #1
 8007e52:	e774      	b.n	8007d3e <_dtoa_r+0x7ee>
 8007e54:	f04f 0800 	mov.w	r8, #0
 8007e58:	e7f6      	b.n	8007e48 <_dtoa_r+0x8f8>
 8007e5a:	4698      	mov	r8, r3
 8007e5c:	e7f4      	b.n	8007e48 <_dtoa_r+0x8f8>
 8007e5e:	d082      	beq.n	8007d66 <_dtoa_r+0x816>
 8007e60:	9a05      	ldr	r2, [sp, #20]
 8007e62:	331c      	adds	r3, #28
 8007e64:	441a      	add	r2, r3
 8007e66:	9205      	str	r2, [sp, #20]
 8007e68:	9a06      	ldr	r2, [sp, #24]
 8007e6a:	441a      	add	r2, r3
 8007e6c:	441d      	add	r5, r3
 8007e6e:	9206      	str	r2, [sp, #24]
 8007e70:	e779      	b.n	8007d66 <_dtoa_r+0x816>
 8007e72:	4603      	mov	r3, r0
 8007e74:	e7f4      	b.n	8007e60 <_dtoa_r+0x910>
 8007e76:	9b04      	ldr	r3, [sp, #16]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	dc37      	bgt.n	8007eec <_dtoa_r+0x99c>
 8007e7c:	9b07      	ldr	r3, [sp, #28]
 8007e7e:	2b02      	cmp	r3, #2
 8007e80:	dd34      	ble.n	8007eec <_dtoa_r+0x99c>
 8007e82:	9b04      	ldr	r3, [sp, #16]
 8007e84:	9301      	str	r3, [sp, #4]
 8007e86:	9b01      	ldr	r3, [sp, #4]
 8007e88:	b963      	cbnz	r3, 8007ea4 <_dtoa_r+0x954>
 8007e8a:	4631      	mov	r1, r6
 8007e8c:	2205      	movs	r2, #5
 8007e8e:	4620      	mov	r0, r4
 8007e90:	f000 fab2 	bl	80083f8 <__multadd>
 8007e94:	4601      	mov	r1, r0
 8007e96:	4606      	mov	r6, r0
 8007e98:	4650      	mov	r0, sl
 8007e9a:	f000 fcc7 	bl	800882c <__mcmp>
 8007e9e:	2800      	cmp	r0, #0
 8007ea0:	f73f adbb 	bgt.w	8007a1a <_dtoa_r+0x4ca>
 8007ea4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ea6:	9d00      	ldr	r5, [sp, #0]
 8007ea8:	ea6f 0b03 	mvn.w	fp, r3
 8007eac:	f04f 0800 	mov.w	r8, #0
 8007eb0:	4631      	mov	r1, r6
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	f000 fa7e 	bl	80083b4 <_Bfree>
 8007eb8:	2f00      	cmp	r7, #0
 8007eba:	f43f aeab 	beq.w	8007c14 <_dtoa_r+0x6c4>
 8007ebe:	f1b8 0f00 	cmp.w	r8, #0
 8007ec2:	d005      	beq.n	8007ed0 <_dtoa_r+0x980>
 8007ec4:	45b8      	cmp	r8, r7
 8007ec6:	d003      	beq.n	8007ed0 <_dtoa_r+0x980>
 8007ec8:	4641      	mov	r1, r8
 8007eca:	4620      	mov	r0, r4
 8007ecc:	f000 fa72 	bl	80083b4 <_Bfree>
 8007ed0:	4639      	mov	r1, r7
 8007ed2:	4620      	mov	r0, r4
 8007ed4:	f000 fa6e 	bl	80083b4 <_Bfree>
 8007ed8:	e69c      	b.n	8007c14 <_dtoa_r+0x6c4>
 8007eda:	2600      	movs	r6, #0
 8007edc:	4637      	mov	r7, r6
 8007ede:	e7e1      	b.n	8007ea4 <_dtoa_r+0x954>
 8007ee0:	46bb      	mov	fp, r7
 8007ee2:	4637      	mov	r7, r6
 8007ee4:	e599      	b.n	8007a1a <_dtoa_r+0x4ca>
 8007ee6:	bf00      	nop
 8007ee8:	40240000 	.word	0x40240000
 8007eec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	f000 80c8 	beq.w	8008084 <_dtoa_r+0xb34>
 8007ef4:	9b04      	ldr	r3, [sp, #16]
 8007ef6:	9301      	str	r3, [sp, #4]
 8007ef8:	2d00      	cmp	r5, #0
 8007efa:	dd05      	ble.n	8007f08 <_dtoa_r+0x9b8>
 8007efc:	4639      	mov	r1, r7
 8007efe:	462a      	mov	r2, r5
 8007f00:	4620      	mov	r0, r4
 8007f02:	f000 fc27 	bl	8008754 <__lshift>
 8007f06:	4607      	mov	r7, r0
 8007f08:	f1b8 0f00 	cmp.w	r8, #0
 8007f0c:	d05b      	beq.n	8007fc6 <_dtoa_r+0xa76>
 8007f0e:	6879      	ldr	r1, [r7, #4]
 8007f10:	4620      	mov	r0, r4
 8007f12:	f000 fa0f 	bl	8008334 <_Balloc>
 8007f16:	4605      	mov	r5, r0
 8007f18:	b928      	cbnz	r0, 8007f26 <_dtoa_r+0x9d6>
 8007f1a:	4b83      	ldr	r3, [pc, #524]	; (8008128 <_dtoa_r+0xbd8>)
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007f22:	f7ff bb2e 	b.w	8007582 <_dtoa_r+0x32>
 8007f26:	693a      	ldr	r2, [r7, #16]
 8007f28:	3202      	adds	r2, #2
 8007f2a:	0092      	lsls	r2, r2, #2
 8007f2c:	f107 010c 	add.w	r1, r7, #12
 8007f30:	300c      	adds	r0, #12
 8007f32:	f7ff fa74 	bl	800741e <memcpy>
 8007f36:	2201      	movs	r2, #1
 8007f38:	4629      	mov	r1, r5
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	f000 fc0a 	bl	8008754 <__lshift>
 8007f40:	9b00      	ldr	r3, [sp, #0]
 8007f42:	3301      	adds	r3, #1
 8007f44:	9304      	str	r3, [sp, #16]
 8007f46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f4a:	4413      	add	r3, r2
 8007f4c:	9308      	str	r3, [sp, #32]
 8007f4e:	9b02      	ldr	r3, [sp, #8]
 8007f50:	f003 0301 	and.w	r3, r3, #1
 8007f54:	46b8      	mov	r8, r7
 8007f56:	9306      	str	r3, [sp, #24]
 8007f58:	4607      	mov	r7, r0
 8007f5a:	9b04      	ldr	r3, [sp, #16]
 8007f5c:	4631      	mov	r1, r6
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	4650      	mov	r0, sl
 8007f62:	9301      	str	r3, [sp, #4]
 8007f64:	f7ff fa69 	bl	800743a <quorem>
 8007f68:	4641      	mov	r1, r8
 8007f6a:	9002      	str	r0, [sp, #8]
 8007f6c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007f70:	4650      	mov	r0, sl
 8007f72:	f000 fc5b 	bl	800882c <__mcmp>
 8007f76:	463a      	mov	r2, r7
 8007f78:	9005      	str	r0, [sp, #20]
 8007f7a:	4631      	mov	r1, r6
 8007f7c:	4620      	mov	r0, r4
 8007f7e:	f000 fc71 	bl	8008864 <__mdiff>
 8007f82:	68c2      	ldr	r2, [r0, #12]
 8007f84:	4605      	mov	r5, r0
 8007f86:	bb02      	cbnz	r2, 8007fca <_dtoa_r+0xa7a>
 8007f88:	4601      	mov	r1, r0
 8007f8a:	4650      	mov	r0, sl
 8007f8c:	f000 fc4e 	bl	800882c <__mcmp>
 8007f90:	4602      	mov	r2, r0
 8007f92:	4629      	mov	r1, r5
 8007f94:	4620      	mov	r0, r4
 8007f96:	9209      	str	r2, [sp, #36]	; 0x24
 8007f98:	f000 fa0c 	bl	80083b4 <_Bfree>
 8007f9c:	9b07      	ldr	r3, [sp, #28]
 8007f9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fa0:	9d04      	ldr	r5, [sp, #16]
 8007fa2:	ea43 0102 	orr.w	r1, r3, r2
 8007fa6:	9b06      	ldr	r3, [sp, #24]
 8007fa8:	4319      	orrs	r1, r3
 8007faa:	d110      	bne.n	8007fce <_dtoa_r+0xa7e>
 8007fac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007fb0:	d029      	beq.n	8008006 <_dtoa_r+0xab6>
 8007fb2:	9b05      	ldr	r3, [sp, #20]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	dd02      	ble.n	8007fbe <_dtoa_r+0xa6e>
 8007fb8:	9b02      	ldr	r3, [sp, #8]
 8007fba:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007fbe:	9b01      	ldr	r3, [sp, #4]
 8007fc0:	f883 9000 	strb.w	r9, [r3]
 8007fc4:	e774      	b.n	8007eb0 <_dtoa_r+0x960>
 8007fc6:	4638      	mov	r0, r7
 8007fc8:	e7ba      	b.n	8007f40 <_dtoa_r+0x9f0>
 8007fca:	2201      	movs	r2, #1
 8007fcc:	e7e1      	b.n	8007f92 <_dtoa_r+0xa42>
 8007fce:	9b05      	ldr	r3, [sp, #20]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	db04      	blt.n	8007fde <_dtoa_r+0xa8e>
 8007fd4:	9907      	ldr	r1, [sp, #28]
 8007fd6:	430b      	orrs	r3, r1
 8007fd8:	9906      	ldr	r1, [sp, #24]
 8007fda:	430b      	orrs	r3, r1
 8007fdc:	d120      	bne.n	8008020 <_dtoa_r+0xad0>
 8007fde:	2a00      	cmp	r2, #0
 8007fe0:	dded      	ble.n	8007fbe <_dtoa_r+0xa6e>
 8007fe2:	4651      	mov	r1, sl
 8007fe4:	2201      	movs	r2, #1
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	f000 fbb4 	bl	8008754 <__lshift>
 8007fec:	4631      	mov	r1, r6
 8007fee:	4682      	mov	sl, r0
 8007ff0:	f000 fc1c 	bl	800882c <__mcmp>
 8007ff4:	2800      	cmp	r0, #0
 8007ff6:	dc03      	bgt.n	8008000 <_dtoa_r+0xab0>
 8007ff8:	d1e1      	bne.n	8007fbe <_dtoa_r+0xa6e>
 8007ffa:	f019 0f01 	tst.w	r9, #1
 8007ffe:	d0de      	beq.n	8007fbe <_dtoa_r+0xa6e>
 8008000:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008004:	d1d8      	bne.n	8007fb8 <_dtoa_r+0xa68>
 8008006:	9a01      	ldr	r2, [sp, #4]
 8008008:	2339      	movs	r3, #57	; 0x39
 800800a:	7013      	strb	r3, [r2, #0]
 800800c:	462b      	mov	r3, r5
 800800e:	461d      	mov	r5, r3
 8008010:	3b01      	subs	r3, #1
 8008012:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008016:	2a39      	cmp	r2, #57	; 0x39
 8008018:	d06c      	beq.n	80080f4 <_dtoa_r+0xba4>
 800801a:	3201      	adds	r2, #1
 800801c:	701a      	strb	r2, [r3, #0]
 800801e:	e747      	b.n	8007eb0 <_dtoa_r+0x960>
 8008020:	2a00      	cmp	r2, #0
 8008022:	dd07      	ble.n	8008034 <_dtoa_r+0xae4>
 8008024:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008028:	d0ed      	beq.n	8008006 <_dtoa_r+0xab6>
 800802a:	9a01      	ldr	r2, [sp, #4]
 800802c:	f109 0301 	add.w	r3, r9, #1
 8008030:	7013      	strb	r3, [r2, #0]
 8008032:	e73d      	b.n	8007eb0 <_dtoa_r+0x960>
 8008034:	9b04      	ldr	r3, [sp, #16]
 8008036:	9a08      	ldr	r2, [sp, #32]
 8008038:	f803 9c01 	strb.w	r9, [r3, #-1]
 800803c:	4293      	cmp	r3, r2
 800803e:	d043      	beq.n	80080c8 <_dtoa_r+0xb78>
 8008040:	4651      	mov	r1, sl
 8008042:	2300      	movs	r3, #0
 8008044:	220a      	movs	r2, #10
 8008046:	4620      	mov	r0, r4
 8008048:	f000 f9d6 	bl	80083f8 <__multadd>
 800804c:	45b8      	cmp	r8, r7
 800804e:	4682      	mov	sl, r0
 8008050:	f04f 0300 	mov.w	r3, #0
 8008054:	f04f 020a 	mov.w	r2, #10
 8008058:	4641      	mov	r1, r8
 800805a:	4620      	mov	r0, r4
 800805c:	d107      	bne.n	800806e <_dtoa_r+0xb1e>
 800805e:	f000 f9cb 	bl	80083f8 <__multadd>
 8008062:	4680      	mov	r8, r0
 8008064:	4607      	mov	r7, r0
 8008066:	9b04      	ldr	r3, [sp, #16]
 8008068:	3301      	adds	r3, #1
 800806a:	9304      	str	r3, [sp, #16]
 800806c:	e775      	b.n	8007f5a <_dtoa_r+0xa0a>
 800806e:	f000 f9c3 	bl	80083f8 <__multadd>
 8008072:	4639      	mov	r1, r7
 8008074:	4680      	mov	r8, r0
 8008076:	2300      	movs	r3, #0
 8008078:	220a      	movs	r2, #10
 800807a:	4620      	mov	r0, r4
 800807c:	f000 f9bc 	bl	80083f8 <__multadd>
 8008080:	4607      	mov	r7, r0
 8008082:	e7f0      	b.n	8008066 <_dtoa_r+0xb16>
 8008084:	9b04      	ldr	r3, [sp, #16]
 8008086:	9301      	str	r3, [sp, #4]
 8008088:	9d00      	ldr	r5, [sp, #0]
 800808a:	4631      	mov	r1, r6
 800808c:	4650      	mov	r0, sl
 800808e:	f7ff f9d4 	bl	800743a <quorem>
 8008092:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008096:	9b00      	ldr	r3, [sp, #0]
 8008098:	f805 9b01 	strb.w	r9, [r5], #1
 800809c:	1aea      	subs	r2, r5, r3
 800809e:	9b01      	ldr	r3, [sp, #4]
 80080a0:	4293      	cmp	r3, r2
 80080a2:	dd07      	ble.n	80080b4 <_dtoa_r+0xb64>
 80080a4:	4651      	mov	r1, sl
 80080a6:	2300      	movs	r3, #0
 80080a8:	220a      	movs	r2, #10
 80080aa:	4620      	mov	r0, r4
 80080ac:	f000 f9a4 	bl	80083f8 <__multadd>
 80080b0:	4682      	mov	sl, r0
 80080b2:	e7ea      	b.n	800808a <_dtoa_r+0xb3a>
 80080b4:	9b01      	ldr	r3, [sp, #4]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	bfc8      	it	gt
 80080ba:	461d      	movgt	r5, r3
 80080bc:	9b00      	ldr	r3, [sp, #0]
 80080be:	bfd8      	it	le
 80080c0:	2501      	movle	r5, #1
 80080c2:	441d      	add	r5, r3
 80080c4:	f04f 0800 	mov.w	r8, #0
 80080c8:	4651      	mov	r1, sl
 80080ca:	2201      	movs	r2, #1
 80080cc:	4620      	mov	r0, r4
 80080ce:	f000 fb41 	bl	8008754 <__lshift>
 80080d2:	4631      	mov	r1, r6
 80080d4:	4682      	mov	sl, r0
 80080d6:	f000 fba9 	bl	800882c <__mcmp>
 80080da:	2800      	cmp	r0, #0
 80080dc:	dc96      	bgt.n	800800c <_dtoa_r+0xabc>
 80080de:	d102      	bne.n	80080e6 <_dtoa_r+0xb96>
 80080e0:	f019 0f01 	tst.w	r9, #1
 80080e4:	d192      	bne.n	800800c <_dtoa_r+0xabc>
 80080e6:	462b      	mov	r3, r5
 80080e8:	461d      	mov	r5, r3
 80080ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080ee:	2a30      	cmp	r2, #48	; 0x30
 80080f0:	d0fa      	beq.n	80080e8 <_dtoa_r+0xb98>
 80080f2:	e6dd      	b.n	8007eb0 <_dtoa_r+0x960>
 80080f4:	9a00      	ldr	r2, [sp, #0]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d189      	bne.n	800800e <_dtoa_r+0xabe>
 80080fa:	f10b 0b01 	add.w	fp, fp, #1
 80080fe:	2331      	movs	r3, #49	; 0x31
 8008100:	e796      	b.n	8008030 <_dtoa_r+0xae0>
 8008102:	4b0a      	ldr	r3, [pc, #40]	; (800812c <_dtoa_r+0xbdc>)
 8008104:	f7ff ba99 	b.w	800763a <_dtoa_r+0xea>
 8008108:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800810a:	2b00      	cmp	r3, #0
 800810c:	f47f aa6d 	bne.w	80075ea <_dtoa_r+0x9a>
 8008110:	4b07      	ldr	r3, [pc, #28]	; (8008130 <_dtoa_r+0xbe0>)
 8008112:	f7ff ba92 	b.w	800763a <_dtoa_r+0xea>
 8008116:	9b01      	ldr	r3, [sp, #4]
 8008118:	2b00      	cmp	r3, #0
 800811a:	dcb5      	bgt.n	8008088 <_dtoa_r+0xb38>
 800811c:	9b07      	ldr	r3, [sp, #28]
 800811e:	2b02      	cmp	r3, #2
 8008120:	f73f aeb1 	bgt.w	8007e86 <_dtoa_r+0x936>
 8008124:	e7b0      	b.n	8008088 <_dtoa_r+0xb38>
 8008126:	bf00      	nop
 8008128:	0800994c 	.word	0x0800994c
 800812c:	080098ac 	.word	0x080098ac
 8008130:	080098d0 	.word	0x080098d0

08008134 <_free_r>:
 8008134:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008136:	2900      	cmp	r1, #0
 8008138:	d044      	beq.n	80081c4 <_free_r+0x90>
 800813a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800813e:	9001      	str	r0, [sp, #4]
 8008140:	2b00      	cmp	r3, #0
 8008142:	f1a1 0404 	sub.w	r4, r1, #4
 8008146:	bfb8      	it	lt
 8008148:	18e4      	addlt	r4, r4, r3
 800814a:	f000 f8e7 	bl	800831c <__malloc_lock>
 800814e:	4a1e      	ldr	r2, [pc, #120]	; (80081c8 <_free_r+0x94>)
 8008150:	9801      	ldr	r0, [sp, #4]
 8008152:	6813      	ldr	r3, [r2, #0]
 8008154:	b933      	cbnz	r3, 8008164 <_free_r+0x30>
 8008156:	6063      	str	r3, [r4, #4]
 8008158:	6014      	str	r4, [r2, #0]
 800815a:	b003      	add	sp, #12
 800815c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008160:	f000 b8e2 	b.w	8008328 <__malloc_unlock>
 8008164:	42a3      	cmp	r3, r4
 8008166:	d908      	bls.n	800817a <_free_r+0x46>
 8008168:	6825      	ldr	r5, [r4, #0]
 800816a:	1961      	adds	r1, r4, r5
 800816c:	428b      	cmp	r3, r1
 800816e:	bf01      	itttt	eq
 8008170:	6819      	ldreq	r1, [r3, #0]
 8008172:	685b      	ldreq	r3, [r3, #4]
 8008174:	1949      	addeq	r1, r1, r5
 8008176:	6021      	streq	r1, [r4, #0]
 8008178:	e7ed      	b.n	8008156 <_free_r+0x22>
 800817a:	461a      	mov	r2, r3
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	b10b      	cbz	r3, 8008184 <_free_r+0x50>
 8008180:	42a3      	cmp	r3, r4
 8008182:	d9fa      	bls.n	800817a <_free_r+0x46>
 8008184:	6811      	ldr	r1, [r2, #0]
 8008186:	1855      	adds	r5, r2, r1
 8008188:	42a5      	cmp	r5, r4
 800818a:	d10b      	bne.n	80081a4 <_free_r+0x70>
 800818c:	6824      	ldr	r4, [r4, #0]
 800818e:	4421      	add	r1, r4
 8008190:	1854      	adds	r4, r2, r1
 8008192:	42a3      	cmp	r3, r4
 8008194:	6011      	str	r1, [r2, #0]
 8008196:	d1e0      	bne.n	800815a <_free_r+0x26>
 8008198:	681c      	ldr	r4, [r3, #0]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	6053      	str	r3, [r2, #4]
 800819e:	440c      	add	r4, r1
 80081a0:	6014      	str	r4, [r2, #0]
 80081a2:	e7da      	b.n	800815a <_free_r+0x26>
 80081a4:	d902      	bls.n	80081ac <_free_r+0x78>
 80081a6:	230c      	movs	r3, #12
 80081a8:	6003      	str	r3, [r0, #0]
 80081aa:	e7d6      	b.n	800815a <_free_r+0x26>
 80081ac:	6825      	ldr	r5, [r4, #0]
 80081ae:	1961      	adds	r1, r4, r5
 80081b0:	428b      	cmp	r3, r1
 80081b2:	bf04      	itt	eq
 80081b4:	6819      	ldreq	r1, [r3, #0]
 80081b6:	685b      	ldreq	r3, [r3, #4]
 80081b8:	6063      	str	r3, [r4, #4]
 80081ba:	bf04      	itt	eq
 80081bc:	1949      	addeq	r1, r1, r5
 80081be:	6021      	streq	r1, [r4, #0]
 80081c0:	6054      	str	r4, [r2, #4]
 80081c2:	e7ca      	b.n	800815a <_free_r+0x26>
 80081c4:	b003      	add	sp, #12
 80081c6:	bd30      	pop	{r4, r5, pc}
 80081c8:	200044cc 	.word	0x200044cc

080081cc <malloc>:
 80081cc:	4b02      	ldr	r3, [pc, #8]	; (80081d8 <malloc+0xc>)
 80081ce:	4601      	mov	r1, r0
 80081d0:	6818      	ldr	r0, [r3, #0]
 80081d2:	f000 b823 	b.w	800821c <_malloc_r>
 80081d6:	bf00      	nop
 80081d8:	2000006c 	.word	0x2000006c

080081dc <sbrk_aligned>:
 80081dc:	b570      	push	{r4, r5, r6, lr}
 80081de:	4e0e      	ldr	r6, [pc, #56]	; (8008218 <sbrk_aligned+0x3c>)
 80081e0:	460c      	mov	r4, r1
 80081e2:	6831      	ldr	r1, [r6, #0]
 80081e4:	4605      	mov	r5, r0
 80081e6:	b911      	cbnz	r1, 80081ee <sbrk_aligned+0x12>
 80081e8:	f000 fe40 	bl	8008e6c <_sbrk_r>
 80081ec:	6030      	str	r0, [r6, #0]
 80081ee:	4621      	mov	r1, r4
 80081f0:	4628      	mov	r0, r5
 80081f2:	f000 fe3b 	bl	8008e6c <_sbrk_r>
 80081f6:	1c43      	adds	r3, r0, #1
 80081f8:	d00a      	beq.n	8008210 <sbrk_aligned+0x34>
 80081fa:	1cc4      	adds	r4, r0, #3
 80081fc:	f024 0403 	bic.w	r4, r4, #3
 8008200:	42a0      	cmp	r0, r4
 8008202:	d007      	beq.n	8008214 <sbrk_aligned+0x38>
 8008204:	1a21      	subs	r1, r4, r0
 8008206:	4628      	mov	r0, r5
 8008208:	f000 fe30 	bl	8008e6c <_sbrk_r>
 800820c:	3001      	adds	r0, #1
 800820e:	d101      	bne.n	8008214 <sbrk_aligned+0x38>
 8008210:	f04f 34ff 	mov.w	r4, #4294967295
 8008214:	4620      	mov	r0, r4
 8008216:	bd70      	pop	{r4, r5, r6, pc}
 8008218:	200044d0 	.word	0x200044d0

0800821c <_malloc_r>:
 800821c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008220:	1ccd      	adds	r5, r1, #3
 8008222:	f025 0503 	bic.w	r5, r5, #3
 8008226:	3508      	adds	r5, #8
 8008228:	2d0c      	cmp	r5, #12
 800822a:	bf38      	it	cc
 800822c:	250c      	movcc	r5, #12
 800822e:	2d00      	cmp	r5, #0
 8008230:	4607      	mov	r7, r0
 8008232:	db01      	blt.n	8008238 <_malloc_r+0x1c>
 8008234:	42a9      	cmp	r1, r5
 8008236:	d905      	bls.n	8008244 <_malloc_r+0x28>
 8008238:	230c      	movs	r3, #12
 800823a:	603b      	str	r3, [r7, #0]
 800823c:	2600      	movs	r6, #0
 800823e:	4630      	mov	r0, r6
 8008240:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008244:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008318 <_malloc_r+0xfc>
 8008248:	f000 f868 	bl	800831c <__malloc_lock>
 800824c:	f8d8 3000 	ldr.w	r3, [r8]
 8008250:	461c      	mov	r4, r3
 8008252:	bb5c      	cbnz	r4, 80082ac <_malloc_r+0x90>
 8008254:	4629      	mov	r1, r5
 8008256:	4638      	mov	r0, r7
 8008258:	f7ff ffc0 	bl	80081dc <sbrk_aligned>
 800825c:	1c43      	adds	r3, r0, #1
 800825e:	4604      	mov	r4, r0
 8008260:	d155      	bne.n	800830e <_malloc_r+0xf2>
 8008262:	f8d8 4000 	ldr.w	r4, [r8]
 8008266:	4626      	mov	r6, r4
 8008268:	2e00      	cmp	r6, #0
 800826a:	d145      	bne.n	80082f8 <_malloc_r+0xdc>
 800826c:	2c00      	cmp	r4, #0
 800826e:	d048      	beq.n	8008302 <_malloc_r+0xe6>
 8008270:	6823      	ldr	r3, [r4, #0]
 8008272:	4631      	mov	r1, r6
 8008274:	4638      	mov	r0, r7
 8008276:	eb04 0903 	add.w	r9, r4, r3
 800827a:	f000 fdf7 	bl	8008e6c <_sbrk_r>
 800827e:	4581      	cmp	r9, r0
 8008280:	d13f      	bne.n	8008302 <_malloc_r+0xe6>
 8008282:	6821      	ldr	r1, [r4, #0]
 8008284:	1a6d      	subs	r5, r5, r1
 8008286:	4629      	mov	r1, r5
 8008288:	4638      	mov	r0, r7
 800828a:	f7ff ffa7 	bl	80081dc <sbrk_aligned>
 800828e:	3001      	adds	r0, #1
 8008290:	d037      	beq.n	8008302 <_malloc_r+0xe6>
 8008292:	6823      	ldr	r3, [r4, #0]
 8008294:	442b      	add	r3, r5
 8008296:	6023      	str	r3, [r4, #0]
 8008298:	f8d8 3000 	ldr.w	r3, [r8]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d038      	beq.n	8008312 <_malloc_r+0xf6>
 80082a0:	685a      	ldr	r2, [r3, #4]
 80082a2:	42a2      	cmp	r2, r4
 80082a4:	d12b      	bne.n	80082fe <_malloc_r+0xe2>
 80082a6:	2200      	movs	r2, #0
 80082a8:	605a      	str	r2, [r3, #4]
 80082aa:	e00f      	b.n	80082cc <_malloc_r+0xb0>
 80082ac:	6822      	ldr	r2, [r4, #0]
 80082ae:	1b52      	subs	r2, r2, r5
 80082b0:	d41f      	bmi.n	80082f2 <_malloc_r+0xd6>
 80082b2:	2a0b      	cmp	r2, #11
 80082b4:	d917      	bls.n	80082e6 <_malloc_r+0xca>
 80082b6:	1961      	adds	r1, r4, r5
 80082b8:	42a3      	cmp	r3, r4
 80082ba:	6025      	str	r5, [r4, #0]
 80082bc:	bf18      	it	ne
 80082be:	6059      	strne	r1, [r3, #4]
 80082c0:	6863      	ldr	r3, [r4, #4]
 80082c2:	bf08      	it	eq
 80082c4:	f8c8 1000 	streq.w	r1, [r8]
 80082c8:	5162      	str	r2, [r4, r5]
 80082ca:	604b      	str	r3, [r1, #4]
 80082cc:	4638      	mov	r0, r7
 80082ce:	f104 060b 	add.w	r6, r4, #11
 80082d2:	f000 f829 	bl	8008328 <__malloc_unlock>
 80082d6:	f026 0607 	bic.w	r6, r6, #7
 80082da:	1d23      	adds	r3, r4, #4
 80082dc:	1af2      	subs	r2, r6, r3
 80082de:	d0ae      	beq.n	800823e <_malloc_r+0x22>
 80082e0:	1b9b      	subs	r3, r3, r6
 80082e2:	50a3      	str	r3, [r4, r2]
 80082e4:	e7ab      	b.n	800823e <_malloc_r+0x22>
 80082e6:	42a3      	cmp	r3, r4
 80082e8:	6862      	ldr	r2, [r4, #4]
 80082ea:	d1dd      	bne.n	80082a8 <_malloc_r+0x8c>
 80082ec:	f8c8 2000 	str.w	r2, [r8]
 80082f0:	e7ec      	b.n	80082cc <_malloc_r+0xb0>
 80082f2:	4623      	mov	r3, r4
 80082f4:	6864      	ldr	r4, [r4, #4]
 80082f6:	e7ac      	b.n	8008252 <_malloc_r+0x36>
 80082f8:	4634      	mov	r4, r6
 80082fa:	6876      	ldr	r6, [r6, #4]
 80082fc:	e7b4      	b.n	8008268 <_malloc_r+0x4c>
 80082fe:	4613      	mov	r3, r2
 8008300:	e7cc      	b.n	800829c <_malloc_r+0x80>
 8008302:	230c      	movs	r3, #12
 8008304:	603b      	str	r3, [r7, #0]
 8008306:	4638      	mov	r0, r7
 8008308:	f000 f80e 	bl	8008328 <__malloc_unlock>
 800830c:	e797      	b.n	800823e <_malloc_r+0x22>
 800830e:	6025      	str	r5, [r4, #0]
 8008310:	e7dc      	b.n	80082cc <_malloc_r+0xb0>
 8008312:	605b      	str	r3, [r3, #4]
 8008314:	deff      	udf	#255	; 0xff
 8008316:	bf00      	nop
 8008318:	200044cc 	.word	0x200044cc

0800831c <__malloc_lock>:
 800831c:	4801      	ldr	r0, [pc, #4]	; (8008324 <__malloc_lock+0x8>)
 800831e:	f7ff b87c 	b.w	800741a <__retarget_lock_acquire_recursive>
 8008322:	bf00      	nop
 8008324:	200044c8 	.word	0x200044c8

08008328 <__malloc_unlock>:
 8008328:	4801      	ldr	r0, [pc, #4]	; (8008330 <__malloc_unlock+0x8>)
 800832a:	f7ff b877 	b.w	800741c <__retarget_lock_release_recursive>
 800832e:	bf00      	nop
 8008330:	200044c8 	.word	0x200044c8

08008334 <_Balloc>:
 8008334:	b570      	push	{r4, r5, r6, lr}
 8008336:	69c6      	ldr	r6, [r0, #28]
 8008338:	4604      	mov	r4, r0
 800833a:	460d      	mov	r5, r1
 800833c:	b976      	cbnz	r6, 800835c <_Balloc+0x28>
 800833e:	2010      	movs	r0, #16
 8008340:	f7ff ff44 	bl	80081cc <malloc>
 8008344:	4602      	mov	r2, r0
 8008346:	61e0      	str	r0, [r4, #28]
 8008348:	b920      	cbnz	r0, 8008354 <_Balloc+0x20>
 800834a:	4b18      	ldr	r3, [pc, #96]	; (80083ac <_Balloc+0x78>)
 800834c:	4818      	ldr	r0, [pc, #96]	; (80083b0 <_Balloc+0x7c>)
 800834e:	216b      	movs	r1, #107	; 0x6b
 8008350:	f000 fd9c 	bl	8008e8c <__assert_func>
 8008354:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008358:	6006      	str	r6, [r0, #0]
 800835a:	60c6      	str	r6, [r0, #12]
 800835c:	69e6      	ldr	r6, [r4, #28]
 800835e:	68f3      	ldr	r3, [r6, #12]
 8008360:	b183      	cbz	r3, 8008384 <_Balloc+0x50>
 8008362:	69e3      	ldr	r3, [r4, #28]
 8008364:	68db      	ldr	r3, [r3, #12]
 8008366:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800836a:	b9b8      	cbnz	r0, 800839c <_Balloc+0x68>
 800836c:	2101      	movs	r1, #1
 800836e:	fa01 f605 	lsl.w	r6, r1, r5
 8008372:	1d72      	adds	r2, r6, #5
 8008374:	0092      	lsls	r2, r2, #2
 8008376:	4620      	mov	r0, r4
 8008378:	f000 fda6 	bl	8008ec8 <_calloc_r>
 800837c:	b160      	cbz	r0, 8008398 <_Balloc+0x64>
 800837e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008382:	e00e      	b.n	80083a2 <_Balloc+0x6e>
 8008384:	2221      	movs	r2, #33	; 0x21
 8008386:	2104      	movs	r1, #4
 8008388:	4620      	mov	r0, r4
 800838a:	f000 fd9d 	bl	8008ec8 <_calloc_r>
 800838e:	69e3      	ldr	r3, [r4, #28]
 8008390:	60f0      	str	r0, [r6, #12]
 8008392:	68db      	ldr	r3, [r3, #12]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d1e4      	bne.n	8008362 <_Balloc+0x2e>
 8008398:	2000      	movs	r0, #0
 800839a:	bd70      	pop	{r4, r5, r6, pc}
 800839c:	6802      	ldr	r2, [r0, #0]
 800839e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80083a2:	2300      	movs	r3, #0
 80083a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80083a8:	e7f7      	b.n	800839a <_Balloc+0x66>
 80083aa:	bf00      	nop
 80083ac:	080098dd 	.word	0x080098dd
 80083b0:	0800995d 	.word	0x0800995d

080083b4 <_Bfree>:
 80083b4:	b570      	push	{r4, r5, r6, lr}
 80083b6:	69c6      	ldr	r6, [r0, #28]
 80083b8:	4605      	mov	r5, r0
 80083ba:	460c      	mov	r4, r1
 80083bc:	b976      	cbnz	r6, 80083dc <_Bfree+0x28>
 80083be:	2010      	movs	r0, #16
 80083c0:	f7ff ff04 	bl	80081cc <malloc>
 80083c4:	4602      	mov	r2, r0
 80083c6:	61e8      	str	r0, [r5, #28]
 80083c8:	b920      	cbnz	r0, 80083d4 <_Bfree+0x20>
 80083ca:	4b09      	ldr	r3, [pc, #36]	; (80083f0 <_Bfree+0x3c>)
 80083cc:	4809      	ldr	r0, [pc, #36]	; (80083f4 <_Bfree+0x40>)
 80083ce:	218f      	movs	r1, #143	; 0x8f
 80083d0:	f000 fd5c 	bl	8008e8c <__assert_func>
 80083d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083d8:	6006      	str	r6, [r0, #0]
 80083da:	60c6      	str	r6, [r0, #12]
 80083dc:	b13c      	cbz	r4, 80083ee <_Bfree+0x3a>
 80083de:	69eb      	ldr	r3, [r5, #28]
 80083e0:	6862      	ldr	r2, [r4, #4]
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80083e8:	6021      	str	r1, [r4, #0]
 80083ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80083ee:	bd70      	pop	{r4, r5, r6, pc}
 80083f0:	080098dd 	.word	0x080098dd
 80083f4:	0800995d 	.word	0x0800995d

080083f8 <__multadd>:
 80083f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083fc:	690d      	ldr	r5, [r1, #16]
 80083fe:	4607      	mov	r7, r0
 8008400:	460c      	mov	r4, r1
 8008402:	461e      	mov	r6, r3
 8008404:	f101 0c14 	add.w	ip, r1, #20
 8008408:	2000      	movs	r0, #0
 800840a:	f8dc 3000 	ldr.w	r3, [ip]
 800840e:	b299      	uxth	r1, r3
 8008410:	fb02 6101 	mla	r1, r2, r1, r6
 8008414:	0c1e      	lsrs	r6, r3, #16
 8008416:	0c0b      	lsrs	r3, r1, #16
 8008418:	fb02 3306 	mla	r3, r2, r6, r3
 800841c:	b289      	uxth	r1, r1
 800841e:	3001      	adds	r0, #1
 8008420:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008424:	4285      	cmp	r5, r0
 8008426:	f84c 1b04 	str.w	r1, [ip], #4
 800842a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800842e:	dcec      	bgt.n	800840a <__multadd+0x12>
 8008430:	b30e      	cbz	r6, 8008476 <__multadd+0x7e>
 8008432:	68a3      	ldr	r3, [r4, #8]
 8008434:	42ab      	cmp	r3, r5
 8008436:	dc19      	bgt.n	800846c <__multadd+0x74>
 8008438:	6861      	ldr	r1, [r4, #4]
 800843a:	4638      	mov	r0, r7
 800843c:	3101      	adds	r1, #1
 800843e:	f7ff ff79 	bl	8008334 <_Balloc>
 8008442:	4680      	mov	r8, r0
 8008444:	b928      	cbnz	r0, 8008452 <__multadd+0x5a>
 8008446:	4602      	mov	r2, r0
 8008448:	4b0c      	ldr	r3, [pc, #48]	; (800847c <__multadd+0x84>)
 800844a:	480d      	ldr	r0, [pc, #52]	; (8008480 <__multadd+0x88>)
 800844c:	21ba      	movs	r1, #186	; 0xba
 800844e:	f000 fd1d 	bl	8008e8c <__assert_func>
 8008452:	6922      	ldr	r2, [r4, #16]
 8008454:	3202      	adds	r2, #2
 8008456:	f104 010c 	add.w	r1, r4, #12
 800845a:	0092      	lsls	r2, r2, #2
 800845c:	300c      	adds	r0, #12
 800845e:	f7fe ffde 	bl	800741e <memcpy>
 8008462:	4621      	mov	r1, r4
 8008464:	4638      	mov	r0, r7
 8008466:	f7ff ffa5 	bl	80083b4 <_Bfree>
 800846a:	4644      	mov	r4, r8
 800846c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008470:	3501      	adds	r5, #1
 8008472:	615e      	str	r6, [r3, #20]
 8008474:	6125      	str	r5, [r4, #16]
 8008476:	4620      	mov	r0, r4
 8008478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800847c:	0800994c 	.word	0x0800994c
 8008480:	0800995d 	.word	0x0800995d

08008484 <__hi0bits>:
 8008484:	0c03      	lsrs	r3, r0, #16
 8008486:	041b      	lsls	r3, r3, #16
 8008488:	b9d3      	cbnz	r3, 80084c0 <__hi0bits+0x3c>
 800848a:	0400      	lsls	r0, r0, #16
 800848c:	2310      	movs	r3, #16
 800848e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008492:	bf04      	itt	eq
 8008494:	0200      	lsleq	r0, r0, #8
 8008496:	3308      	addeq	r3, #8
 8008498:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800849c:	bf04      	itt	eq
 800849e:	0100      	lsleq	r0, r0, #4
 80084a0:	3304      	addeq	r3, #4
 80084a2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80084a6:	bf04      	itt	eq
 80084a8:	0080      	lsleq	r0, r0, #2
 80084aa:	3302      	addeq	r3, #2
 80084ac:	2800      	cmp	r0, #0
 80084ae:	db05      	blt.n	80084bc <__hi0bits+0x38>
 80084b0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80084b4:	f103 0301 	add.w	r3, r3, #1
 80084b8:	bf08      	it	eq
 80084ba:	2320      	moveq	r3, #32
 80084bc:	4618      	mov	r0, r3
 80084be:	4770      	bx	lr
 80084c0:	2300      	movs	r3, #0
 80084c2:	e7e4      	b.n	800848e <__hi0bits+0xa>

080084c4 <__lo0bits>:
 80084c4:	6803      	ldr	r3, [r0, #0]
 80084c6:	f013 0207 	ands.w	r2, r3, #7
 80084ca:	d00c      	beq.n	80084e6 <__lo0bits+0x22>
 80084cc:	07d9      	lsls	r1, r3, #31
 80084ce:	d422      	bmi.n	8008516 <__lo0bits+0x52>
 80084d0:	079a      	lsls	r2, r3, #30
 80084d2:	bf49      	itett	mi
 80084d4:	085b      	lsrmi	r3, r3, #1
 80084d6:	089b      	lsrpl	r3, r3, #2
 80084d8:	6003      	strmi	r3, [r0, #0]
 80084da:	2201      	movmi	r2, #1
 80084dc:	bf5c      	itt	pl
 80084de:	6003      	strpl	r3, [r0, #0]
 80084e0:	2202      	movpl	r2, #2
 80084e2:	4610      	mov	r0, r2
 80084e4:	4770      	bx	lr
 80084e6:	b299      	uxth	r1, r3
 80084e8:	b909      	cbnz	r1, 80084ee <__lo0bits+0x2a>
 80084ea:	0c1b      	lsrs	r3, r3, #16
 80084ec:	2210      	movs	r2, #16
 80084ee:	b2d9      	uxtb	r1, r3
 80084f0:	b909      	cbnz	r1, 80084f6 <__lo0bits+0x32>
 80084f2:	3208      	adds	r2, #8
 80084f4:	0a1b      	lsrs	r3, r3, #8
 80084f6:	0719      	lsls	r1, r3, #28
 80084f8:	bf04      	itt	eq
 80084fa:	091b      	lsreq	r3, r3, #4
 80084fc:	3204      	addeq	r2, #4
 80084fe:	0799      	lsls	r1, r3, #30
 8008500:	bf04      	itt	eq
 8008502:	089b      	lsreq	r3, r3, #2
 8008504:	3202      	addeq	r2, #2
 8008506:	07d9      	lsls	r1, r3, #31
 8008508:	d403      	bmi.n	8008512 <__lo0bits+0x4e>
 800850a:	085b      	lsrs	r3, r3, #1
 800850c:	f102 0201 	add.w	r2, r2, #1
 8008510:	d003      	beq.n	800851a <__lo0bits+0x56>
 8008512:	6003      	str	r3, [r0, #0]
 8008514:	e7e5      	b.n	80084e2 <__lo0bits+0x1e>
 8008516:	2200      	movs	r2, #0
 8008518:	e7e3      	b.n	80084e2 <__lo0bits+0x1e>
 800851a:	2220      	movs	r2, #32
 800851c:	e7e1      	b.n	80084e2 <__lo0bits+0x1e>
	...

08008520 <__i2b>:
 8008520:	b510      	push	{r4, lr}
 8008522:	460c      	mov	r4, r1
 8008524:	2101      	movs	r1, #1
 8008526:	f7ff ff05 	bl	8008334 <_Balloc>
 800852a:	4602      	mov	r2, r0
 800852c:	b928      	cbnz	r0, 800853a <__i2b+0x1a>
 800852e:	4b05      	ldr	r3, [pc, #20]	; (8008544 <__i2b+0x24>)
 8008530:	4805      	ldr	r0, [pc, #20]	; (8008548 <__i2b+0x28>)
 8008532:	f240 1145 	movw	r1, #325	; 0x145
 8008536:	f000 fca9 	bl	8008e8c <__assert_func>
 800853a:	2301      	movs	r3, #1
 800853c:	6144      	str	r4, [r0, #20]
 800853e:	6103      	str	r3, [r0, #16]
 8008540:	bd10      	pop	{r4, pc}
 8008542:	bf00      	nop
 8008544:	0800994c 	.word	0x0800994c
 8008548:	0800995d 	.word	0x0800995d

0800854c <__multiply>:
 800854c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008550:	4691      	mov	r9, r2
 8008552:	690a      	ldr	r2, [r1, #16]
 8008554:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008558:	429a      	cmp	r2, r3
 800855a:	bfb8      	it	lt
 800855c:	460b      	movlt	r3, r1
 800855e:	460c      	mov	r4, r1
 8008560:	bfbc      	itt	lt
 8008562:	464c      	movlt	r4, r9
 8008564:	4699      	movlt	r9, r3
 8008566:	6927      	ldr	r7, [r4, #16]
 8008568:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800856c:	68a3      	ldr	r3, [r4, #8]
 800856e:	6861      	ldr	r1, [r4, #4]
 8008570:	eb07 060a 	add.w	r6, r7, sl
 8008574:	42b3      	cmp	r3, r6
 8008576:	b085      	sub	sp, #20
 8008578:	bfb8      	it	lt
 800857a:	3101      	addlt	r1, #1
 800857c:	f7ff feda 	bl	8008334 <_Balloc>
 8008580:	b930      	cbnz	r0, 8008590 <__multiply+0x44>
 8008582:	4602      	mov	r2, r0
 8008584:	4b44      	ldr	r3, [pc, #272]	; (8008698 <__multiply+0x14c>)
 8008586:	4845      	ldr	r0, [pc, #276]	; (800869c <__multiply+0x150>)
 8008588:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800858c:	f000 fc7e 	bl	8008e8c <__assert_func>
 8008590:	f100 0514 	add.w	r5, r0, #20
 8008594:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008598:	462b      	mov	r3, r5
 800859a:	2200      	movs	r2, #0
 800859c:	4543      	cmp	r3, r8
 800859e:	d321      	bcc.n	80085e4 <__multiply+0x98>
 80085a0:	f104 0314 	add.w	r3, r4, #20
 80085a4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80085a8:	f109 0314 	add.w	r3, r9, #20
 80085ac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80085b0:	9202      	str	r2, [sp, #8]
 80085b2:	1b3a      	subs	r2, r7, r4
 80085b4:	3a15      	subs	r2, #21
 80085b6:	f022 0203 	bic.w	r2, r2, #3
 80085ba:	3204      	adds	r2, #4
 80085bc:	f104 0115 	add.w	r1, r4, #21
 80085c0:	428f      	cmp	r7, r1
 80085c2:	bf38      	it	cc
 80085c4:	2204      	movcc	r2, #4
 80085c6:	9201      	str	r2, [sp, #4]
 80085c8:	9a02      	ldr	r2, [sp, #8]
 80085ca:	9303      	str	r3, [sp, #12]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d80c      	bhi.n	80085ea <__multiply+0x9e>
 80085d0:	2e00      	cmp	r6, #0
 80085d2:	dd03      	ble.n	80085dc <__multiply+0x90>
 80085d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d05b      	beq.n	8008694 <__multiply+0x148>
 80085dc:	6106      	str	r6, [r0, #16]
 80085de:	b005      	add	sp, #20
 80085e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085e4:	f843 2b04 	str.w	r2, [r3], #4
 80085e8:	e7d8      	b.n	800859c <__multiply+0x50>
 80085ea:	f8b3 a000 	ldrh.w	sl, [r3]
 80085ee:	f1ba 0f00 	cmp.w	sl, #0
 80085f2:	d024      	beq.n	800863e <__multiply+0xf2>
 80085f4:	f104 0e14 	add.w	lr, r4, #20
 80085f8:	46a9      	mov	r9, r5
 80085fa:	f04f 0c00 	mov.w	ip, #0
 80085fe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008602:	f8d9 1000 	ldr.w	r1, [r9]
 8008606:	fa1f fb82 	uxth.w	fp, r2
 800860a:	b289      	uxth	r1, r1
 800860c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008610:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008614:	f8d9 2000 	ldr.w	r2, [r9]
 8008618:	4461      	add	r1, ip
 800861a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800861e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008622:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008626:	b289      	uxth	r1, r1
 8008628:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800862c:	4577      	cmp	r7, lr
 800862e:	f849 1b04 	str.w	r1, [r9], #4
 8008632:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008636:	d8e2      	bhi.n	80085fe <__multiply+0xb2>
 8008638:	9a01      	ldr	r2, [sp, #4]
 800863a:	f845 c002 	str.w	ip, [r5, r2]
 800863e:	9a03      	ldr	r2, [sp, #12]
 8008640:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008644:	3304      	adds	r3, #4
 8008646:	f1b9 0f00 	cmp.w	r9, #0
 800864a:	d021      	beq.n	8008690 <__multiply+0x144>
 800864c:	6829      	ldr	r1, [r5, #0]
 800864e:	f104 0c14 	add.w	ip, r4, #20
 8008652:	46ae      	mov	lr, r5
 8008654:	f04f 0a00 	mov.w	sl, #0
 8008658:	f8bc b000 	ldrh.w	fp, [ip]
 800865c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008660:	fb09 220b 	mla	r2, r9, fp, r2
 8008664:	4452      	add	r2, sl
 8008666:	b289      	uxth	r1, r1
 8008668:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800866c:	f84e 1b04 	str.w	r1, [lr], #4
 8008670:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008674:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008678:	f8be 1000 	ldrh.w	r1, [lr]
 800867c:	fb09 110a 	mla	r1, r9, sl, r1
 8008680:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008684:	4567      	cmp	r7, ip
 8008686:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800868a:	d8e5      	bhi.n	8008658 <__multiply+0x10c>
 800868c:	9a01      	ldr	r2, [sp, #4]
 800868e:	50a9      	str	r1, [r5, r2]
 8008690:	3504      	adds	r5, #4
 8008692:	e799      	b.n	80085c8 <__multiply+0x7c>
 8008694:	3e01      	subs	r6, #1
 8008696:	e79b      	b.n	80085d0 <__multiply+0x84>
 8008698:	0800994c 	.word	0x0800994c
 800869c:	0800995d 	.word	0x0800995d

080086a0 <__pow5mult>:
 80086a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086a4:	4615      	mov	r5, r2
 80086a6:	f012 0203 	ands.w	r2, r2, #3
 80086aa:	4606      	mov	r6, r0
 80086ac:	460f      	mov	r7, r1
 80086ae:	d007      	beq.n	80086c0 <__pow5mult+0x20>
 80086b0:	4c25      	ldr	r4, [pc, #148]	; (8008748 <__pow5mult+0xa8>)
 80086b2:	3a01      	subs	r2, #1
 80086b4:	2300      	movs	r3, #0
 80086b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80086ba:	f7ff fe9d 	bl	80083f8 <__multadd>
 80086be:	4607      	mov	r7, r0
 80086c0:	10ad      	asrs	r5, r5, #2
 80086c2:	d03d      	beq.n	8008740 <__pow5mult+0xa0>
 80086c4:	69f4      	ldr	r4, [r6, #28]
 80086c6:	b97c      	cbnz	r4, 80086e8 <__pow5mult+0x48>
 80086c8:	2010      	movs	r0, #16
 80086ca:	f7ff fd7f 	bl	80081cc <malloc>
 80086ce:	4602      	mov	r2, r0
 80086d0:	61f0      	str	r0, [r6, #28]
 80086d2:	b928      	cbnz	r0, 80086e0 <__pow5mult+0x40>
 80086d4:	4b1d      	ldr	r3, [pc, #116]	; (800874c <__pow5mult+0xac>)
 80086d6:	481e      	ldr	r0, [pc, #120]	; (8008750 <__pow5mult+0xb0>)
 80086d8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80086dc:	f000 fbd6 	bl	8008e8c <__assert_func>
 80086e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80086e4:	6004      	str	r4, [r0, #0]
 80086e6:	60c4      	str	r4, [r0, #12]
 80086e8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80086ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80086f0:	b94c      	cbnz	r4, 8008706 <__pow5mult+0x66>
 80086f2:	f240 2171 	movw	r1, #625	; 0x271
 80086f6:	4630      	mov	r0, r6
 80086f8:	f7ff ff12 	bl	8008520 <__i2b>
 80086fc:	2300      	movs	r3, #0
 80086fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8008702:	4604      	mov	r4, r0
 8008704:	6003      	str	r3, [r0, #0]
 8008706:	f04f 0900 	mov.w	r9, #0
 800870a:	07eb      	lsls	r3, r5, #31
 800870c:	d50a      	bpl.n	8008724 <__pow5mult+0x84>
 800870e:	4639      	mov	r1, r7
 8008710:	4622      	mov	r2, r4
 8008712:	4630      	mov	r0, r6
 8008714:	f7ff ff1a 	bl	800854c <__multiply>
 8008718:	4639      	mov	r1, r7
 800871a:	4680      	mov	r8, r0
 800871c:	4630      	mov	r0, r6
 800871e:	f7ff fe49 	bl	80083b4 <_Bfree>
 8008722:	4647      	mov	r7, r8
 8008724:	106d      	asrs	r5, r5, #1
 8008726:	d00b      	beq.n	8008740 <__pow5mult+0xa0>
 8008728:	6820      	ldr	r0, [r4, #0]
 800872a:	b938      	cbnz	r0, 800873c <__pow5mult+0x9c>
 800872c:	4622      	mov	r2, r4
 800872e:	4621      	mov	r1, r4
 8008730:	4630      	mov	r0, r6
 8008732:	f7ff ff0b 	bl	800854c <__multiply>
 8008736:	6020      	str	r0, [r4, #0]
 8008738:	f8c0 9000 	str.w	r9, [r0]
 800873c:	4604      	mov	r4, r0
 800873e:	e7e4      	b.n	800870a <__pow5mult+0x6a>
 8008740:	4638      	mov	r0, r7
 8008742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008746:	bf00      	nop
 8008748:	08009aa8 	.word	0x08009aa8
 800874c:	080098dd 	.word	0x080098dd
 8008750:	0800995d 	.word	0x0800995d

08008754 <__lshift>:
 8008754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008758:	460c      	mov	r4, r1
 800875a:	6849      	ldr	r1, [r1, #4]
 800875c:	6923      	ldr	r3, [r4, #16]
 800875e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008762:	68a3      	ldr	r3, [r4, #8]
 8008764:	4607      	mov	r7, r0
 8008766:	4691      	mov	r9, r2
 8008768:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800876c:	f108 0601 	add.w	r6, r8, #1
 8008770:	42b3      	cmp	r3, r6
 8008772:	db0b      	blt.n	800878c <__lshift+0x38>
 8008774:	4638      	mov	r0, r7
 8008776:	f7ff fddd 	bl	8008334 <_Balloc>
 800877a:	4605      	mov	r5, r0
 800877c:	b948      	cbnz	r0, 8008792 <__lshift+0x3e>
 800877e:	4602      	mov	r2, r0
 8008780:	4b28      	ldr	r3, [pc, #160]	; (8008824 <__lshift+0xd0>)
 8008782:	4829      	ldr	r0, [pc, #164]	; (8008828 <__lshift+0xd4>)
 8008784:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008788:	f000 fb80 	bl	8008e8c <__assert_func>
 800878c:	3101      	adds	r1, #1
 800878e:	005b      	lsls	r3, r3, #1
 8008790:	e7ee      	b.n	8008770 <__lshift+0x1c>
 8008792:	2300      	movs	r3, #0
 8008794:	f100 0114 	add.w	r1, r0, #20
 8008798:	f100 0210 	add.w	r2, r0, #16
 800879c:	4618      	mov	r0, r3
 800879e:	4553      	cmp	r3, sl
 80087a0:	db33      	blt.n	800880a <__lshift+0xb6>
 80087a2:	6920      	ldr	r0, [r4, #16]
 80087a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80087a8:	f104 0314 	add.w	r3, r4, #20
 80087ac:	f019 091f 	ands.w	r9, r9, #31
 80087b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80087b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80087b8:	d02b      	beq.n	8008812 <__lshift+0xbe>
 80087ba:	f1c9 0e20 	rsb	lr, r9, #32
 80087be:	468a      	mov	sl, r1
 80087c0:	2200      	movs	r2, #0
 80087c2:	6818      	ldr	r0, [r3, #0]
 80087c4:	fa00 f009 	lsl.w	r0, r0, r9
 80087c8:	4310      	orrs	r0, r2
 80087ca:	f84a 0b04 	str.w	r0, [sl], #4
 80087ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80087d2:	459c      	cmp	ip, r3
 80087d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80087d8:	d8f3      	bhi.n	80087c2 <__lshift+0x6e>
 80087da:	ebac 0304 	sub.w	r3, ip, r4
 80087de:	3b15      	subs	r3, #21
 80087e0:	f023 0303 	bic.w	r3, r3, #3
 80087e4:	3304      	adds	r3, #4
 80087e6:	f104 0015 	add.w	r0, r4, #21
 80087ea:	4584      	cmp	ip, r0
 80087ec:	bf38      	it	cc
 80087ee:	2304      	movcc	r3, #4
 80087f0:	50ca      	str	r2, [r1, r3]
 80087f2:	b10a      	cbz	r2, 80087f8 <__lshift+0xa4>
 80087f4:	f108 0602 	add.w	r6, r8, #2
 80087f8:	3e01      	subs	r6, #1
 80087fa:	4638      	mov	r0, r7
 80087fc:	612e      	str	r6, [r5, #16]
 80087fe:	4621      	mov	r1, r4
 8008800:	f7ff fdd8 	bl	80083b4 <_Bfree>
 8008804:	4628      	mov	r0, r5
 8008806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800880a:	f842 0f04 	str.w	r0, [r2, #4]!
 800880e:	3301      	adds	r3, #1
 8008810:	e7c5      	b.n	800879e <__lshift+0x4a>
 8008812:	3904      	subs	r1, #4
 8008814:	f853 2b04 	ldr.w	r2, [r3], #4
 8008818:	f841 2f04 	str.w	r2, [r1, #4]!
 800881c:	459c      	cmp	ip, r3
 800881e:	d8f9      	bhi.n	8008814 <__lshift+0xc0>
 8008820:	e7ea      	b.n	80087f8 <__lshift+0xa4>
 8008822:	bf00      	nop
 8008824:	0800994c 	.word	0x0800994c
 8008828:	0800995d 	.word	0x0800995d

0800882c <__mcmp>:
 800882c:	b530      	push	{r4, r5, lr}
 800882e:	6902      	ldr	r2, [r0, #16]
 8008830:	690c      	ldr	r4, [r1, #16]
 8008832:	1b12      	subs	r2, r2, r4
 8008834:	d10e      	bne.n	8008854 <__mcmp+0x28>
 8008836:	f100 0314 	add.w	r3, r0, #20
 800883a:	3114      	adds	r1, #20
 800883c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008840:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008844:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008848:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800884c:	42a5      	cmp	r5, r4
 800884e:	d003      	beq.n	8008858 <__mcmp+0x2c>
 8008850:	d305      	bcc.n	800885e <__mcmp+0x32>
 8008852:	2201      	movs	r2, #1
 8008854:	4610      	mov	r0, r2
 8008856:	bd30      	pop	{r4, r5, pc}
 8008858:	4283      	cmp	r3, r0
 800885a:	d3f3      	bcc.n	8008844 <__mcmp+0x18>
 800885c:	e7fa      	b.n	8008854 <__mcmp+0x28>
 800885e:	f04f 32ff 	mov.w	r2, #4294967295
 8008862:	e7f7      	b.n	8008854 <__mcmp+0x28>

08008864 <__mdiff>:
 8008864:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008868:	460c      	mov	r4, r1
 800886a:	4606      	mov	r6, r0
 800886c:	4611      	mov	r1, r2
 800886e:	4620      	mov	r0, r4
 8008870:	4690      	mov	r8, r2
 8008872:	f7ff ffdb 	bl	800882c <__mcmp>
 8008876:	1e05      	subs	r5, r0, #0
 8008878:	d110      	bne.n	800889c <__mdiff+0x38>
 800887a:	4629      	mov	r1, r5
 800887c:	4630      	mov	r0, r6
 800887e:	f7ff fd59 	bl	8008334 <_Balloc>
 8008882:	b930      	cbnz	r0, 8008892 <__mdiff+0x2e>
 8008884:	4b3a      	ldr	r3, [pc, #232]	; (8008970 <__mdiff+0x10c>)
 8008886:	4602      	mov	r2, r0
 8008888:	f240 2137 	movw	r1, #567	; 0x237
 800888c:	4839      	ldr	r0, [pc, #228]	; (8008974 <__mdiff+0x110>)
 800888e:	f000 fafd 	bl	8008e8c <__assert_func>
 8008892:	2301      	movs	r3, #1
 8008894:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008898:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800889c:	bfa4      	itt	ge
 800889e:	4643      	movge	r3, r8
 80088a0:	46a0      	movge	r8, r4
 80088a2:	4630      	mov	r0, r6
 80088a4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80088a8:	bfa6      	itte	ge
 80088aa:	461c      	movge	r4, r3
 80088ac:	2500      	movge	r5, #0
 80088ae:	2501      	movlt	r5, #1
 80088b0:	f7ff fd40 	bl	8008334 <_Balloc>
 80088b4:	b920      	cbnz	r0, 80088c0 <__mdiff+0x5c>
 80088b6:	4b2e      	ldr	r3, [pc, #184]	; (8008970 <__mdiff+0x10c>)
 80088b8:	4602      	mov	r2, r0
 80088ba:	f240 2145 	movw	r1, #581	; 0x245
 80088be:	e7e5      	b.n	800888c <__mdiff+0x28>
 80088c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80088c4:	6926      	ldr	r6, [r4, #16]
 80088c6:	60c5      	str	r5, [r0, #12]
 80088c8:	f104 0914 	add.w	r9, r4, #20
 80088cc:	f108 0514 	add.w	r5, r8, #20
 80088d0:	f100 0e14 	add.w	lr, r0, #20
 80088d4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80088d8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80088dc:	f108 0210 	add.w	r2, r8, #16
 80088e0:	46f2      	mov	sl, lr
 80088e2:	2100      	movs	r1, #0
 80088e4:	f859 3b04 	ldr.w	r3, [r9], #4
 80088e8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80088ec:	fa11 f88b 	uxtah	r8, r1, fp
 80088f0:	b299      	uxth	r1, r3
 80088f2:	0c1b      	lsrs	r3, r3, #16
 80088f4:	eba8 0801 	sub.w	r8, r8, r1
 80088f8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80088fc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008900:	fa1f f888 	uxth.w	r8, r8
 8008904:	1419      	asrs	r1, r3, #16
 8008906:	454e      	cmp	r6, r9
 8008908:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800890c:	f84a 3b04 	str.w	r3, [sl], #4
 8008910:	d8e8      	bhi.n	80088e4 <__mdiff+0x80>
 8008912:	1b33      	subs	r3, r6, r4
 8008914:	3b15      	subs	r3, #21
 8008916:	f023 0303 	bic.w	r3, r3, #3
 800891a:	3304      	adds	r3, #4
 800891c:	3415      	adds	r4, #21
 800891e:	42a6      	cmp	r6, r4
 8008920:	bf38      	it	cc
 8008922:	2304      	movcc	r3, #4
 8008924:	441d      	add	r5, r3
 8008926:	4473      	add	r3, lr
 8008928:	469e      	mov	lr, r3
 800892a:	462e      	mov	r6, r5
 800892c:	4566      	cmp	r6, ip
 800892e:	d30e      	bcc.n	800894e <__mdiff+0xea>
 8008930:	f10c 0203 	add.w	r2, ip, #3
 8008934:	1b52      	subs	r2, r2, r5
 8008936:	f022 0203 	bic.w	r2, r2, #3
 800893a:	3d03      	subs	r5, #3
 800893c:	45ac      	cmp	ip, r5
 800893e:	bf38      	it	cc
 8008940:	2200      	movcc	r2, #0
 8008942:	4413      	add	r3, r2
 8008944:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008948:	b17a      	cbz	r2, 800896a <__mdiff+0x106>
 800894a:	6107      	str	r7, [r0, #16]
 800894c:	e7a4      	b.n	8008898 <__mdiff+0x34>
 800894e:	f856 8b04 	ldr.w	r8, [r6], #4
 8008952:	fa11 f288 	uxtah	r2, r1, r8
 8008956:	1414      	asrs	r4, r2, #16
 8008958:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800895c:	b292      	uxth	r2, r2
 800895e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008962:	f84e 2b04 	str.w	r2, [lr], #4
 8008966:	1421      	asrs	r1, r4, #16
 8008968:	e7e0      	b.n	800892c <__mdiff+0xc8>
 800896a:	3f01      	subs	r7, #1
 800896c:	e7ea      	b.n	8008944 <__mdiff+0xe0>
 800896e:	bf00      	nop
 8008970:	0800994c 	.word	0x0800994c
 8008974:	0800995d 	.word	0x0800995d

08008978 <__d2b>:
 8008978:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800897c:	460f      	mov	r7, r1
 800897e:	2101      	movs	r1, #1
 8008980:	ec59 8b10 	vmov	r8, r9, d0
 8008984:	4616      	mov	r6, r2
 8008986:	f7ff fcd5 	bl	8008334 <_Balloc>
 800898a:	4604      	mov	r4, r0
 800898c:	b930      	cbnz	r0, 800899c <__d2b+0x24>
 800898e:	4602      	mov	r2, r0
 8008990:	4b24      	ldr	r3, [pc, #144]	; (8008a24 <__d2b+0xac>)
 8008992:	4825      	ldr	r0, [pc, #148]	; (8008a28 <__d2b+0xb0>)
 8008994:	f240 310f 	movw	r1, #783	; 0x30f
 8008998:	f000 fa78 	bl	8008e8c <__assert_func>
 800899c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80089a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80089a4:	bb2d      	cbnz	r5, 80089f2 <__d2b+0x7a>
 80089a6:	9301      	str	r3, [sp, #4]
 80089a8:	f1b8 0300 	subs.w	r3, r8, #0
 80089ac:	d026      	beq.n	80089fc <__d2b+0x84>
 80089ae:	4668      	mov	r0, sp
 80089b0:	9300      	str	r3, [sp, #0]
 80089b2:	f7ff fd87 	bl	80084c4 <__lo0bits>
 80089b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80089ba:	b1e8      	cbz	r0, 80089f8 <__d2b+0x80>
 80089bc:	f1c0 0320 	rsb	r3, r0, #32
 80089c0:	fa02 f303 	lsl.w	r3, r2, r3
 80089c4:	430b      	orrs	r3, r1
 80089c6:	40c2      	lsrs	r2, r0
 80089c8:	6163      	str	r3, [r4, #20]
 80089ca:	9201      	str	r2, [sp, #4]
 80089cc:	9b01      	ldr	r3, [sp, #4]
 80089ce:	61a3      	str	r3, [r4, #24]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	bf14      	ite	ne
 80089d4:	2202      	movne	r2, #2
 80089d6:	2201      	moveq	r2, #1
 80089d8:	6122      	str	r2, [r4, #16]
 80089da:	b1bd      	cbz	r5, 8008a0c <__d2b+0x94>
 80089dc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80089e0:	4405      	add	r5, r0
 80089e2:	603d      	str	r5, [r7, #0]
 80089e4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80089e8:	6030      	str	r0, [r6, #0]
 80089ea:	4620      	mov	r0, r4
 80089ec:	b003      	add	sp, #12
 80089ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80089f6:	e7d6      	b.n	80089a6 <__d2b+0x2e>
 80089f8:	6161      	str	r1, [r4, #20]
 80089fa:	e7e7      	b.n	80089cc <__d2b+0x54>
 80089fc:	a801      	add	r0, sp, #4
 80089fe:	f7ff fd61 	bl	80084c4 <__lo0bits>
 8008a02:	9b01      	ldr	r3, [sp, #4]
 8008a04:	6163      	str	r3, [r4, #20]
 8008a06:	3020      	adds	r0, #32
 8008a08:	2201      	movs	r2, #1
 8008a0a:	e7e5      	b.n	80089d8 <__d2b+0x60>
 8008a0c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008a10:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008a14:	6038      	str	r0, [r7, #0]
 8008a16:	6918      	ldr	r0, [r3, #16]
 8008a18:	f7ff fd34 	bl	8008484 <__hi0bits>
 8008a1c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008a20:	e7e2      	b.n	80089e8 <__d2b+0x70>
 8008a22:	bf00      	nop
 8008a24:	0800994c 	.word	0x0800994c
 8008a28:	0800995d 	.word	0x0800995d

08008a2c <__ssputs_r>:
 8008a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a30:	688e      	ldr	r6, [r1, #8]
 8008a32:	461f      	mov	r7, r3
 8008a34:	42be      	cmp	r6, r7
 8008a36:	680b      	ldr	r3, [r1, #0]
 8008a38:	4682      	mov	sl, r0
 8008a3a:	460c      	mov	r4, r1
 8008a3c:	4690      	mov	r8, r2
 8008a3e:	d82c      	bhi.n	8008a9a <__ssputs_r+0x6e>
 8008a40:	898a      	ldrh	r2, [r1, #12]
 8008a42:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a46:	d026      	beq.n	8008a96 <__ssputs_r+0x6a>
 8008a48:	6965      	ldr	r5, [r4, #20]
 8008a4a:	6909      	ldr	r1, [r1, #16]
 8008a4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a50:	eba3 0901 	sub.w	r9, r3, r1
 8008a54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a58:	1c7b      	adds	r3, r7, #1
 8008a5a:	444b      	add	r3, r9
 8008a5c:	106d      	asrs	r5, r5, #1
 8008a5e:	429d      	cmp	r5, r3
 8008a60:	bf38      	it	cc
 8008a62:	461d      	movcc	r5, r3
 8008a64:	0553      	lsls	r3, r2, #21
 8008a66:	d527      	bpl.n	8008ab8 <__ssputs_r+0x8c>
 8008a68:	4629      	mov	r1, r5
 8008a6a:	f7ff fbd7 	bl	800821c <_malloc_r>
 8008a6e:	4606      	mov	r6, r0
 8008a70:	b360      	cbz	r0, 8008acc <__ssputs_r+0xa0>
 8008a72:	6921      	ldr	r1, [r4, #16]
 8008a74:	464a      	mov	r2, r9
 8008a76:	f7fe fcd2 	bl	800741e <memcpy>
 8008a7a:	89a3      	ldrh	r3, [r4, #12]
 8008a7c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a84:	81a3      	strh	r3, [r4, #12]
 8008a86:	6126      	str	r6, [r4, #16]
 8008a88:	6165      	str	r5, [r4, #20]
 8008a8a:	444e      	add	r6, r9
 8008a8c:	eba5 0509 	sub.w	r5, r5, r9
 8008a90:	6026      	str	r6, [r4, #0]
 8008a92:	60a5      	str	r5, [r4, #8]
 8008a94:	463e      	mov	r6, r7
 8008a96:	42be      	cmp	r6, r7
 8008a98:	d900      	bls.n	8008a9c <__ssputs_r+0x70>
 8008a9a:	463e      	mov	r6, r7
 8008a9c:	6820      	ldr	r0, [r4, #0]
 8008a9e:	4632      	mov	r2, r6
 8008aa0:	4641      	mov	r1, r8
 8008aa2:	f000 f9c9 	bl	8008e38 <memmove>
 8008aa6:	68a3      	ldr	r3, [r4, #8]
 8008aa8:	1b9b      	subs	r3, r3, r6
 8008aaa:	60a3      	str	r3, [r4, #8]
 8008aac:	6823      	ldr	r3, [r4, #0]
 8008aae:	4433      	add	r3, r6
 8008ab0:	6023      	str	r3, [r4, #0]
 8008ab2:	2000      	movs	r0, #0
 8008ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ab8:	462a      	mov	r2, r5
 8008aba:	f000 fa2d 	bl	8008f18 <_realloc_r>
 8008abe:	4606      	mov	r6, r0
 8008ac0:	2800      	cmp	r0, #0
 8008ac2:	d1e0      	bne.n	8008a86 <__ssputs_r+0x5a>
 8008ac4:	6921      	ldr	r1, [r4, #16]
 8008ac6:	4650      	mov	r0, sl
 8008ac8:	f7ff fb34 	bl	8008134 <_free_r>
 8008acc:	230c      	movs	r3, #12
 8008ace:	f8ca 3000 	str.w	r3, [sl]
 8008ad2:	89a3      	ldrh	r3, [r4, #12]
 8008ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ad8:	81a3      	strh	r3, [r4, #12]
 8008ada:	f04f 30ff 	mov.w	r0, #4294967295
 8008ade:	e7e9      	b.n	8008ab4 <__ssputs_r+0x88>

08008ae0 <_svfiprintf_r>:
 8008ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ae4:	4698      	mov	r8, r3
 8008ae6:	898b      	ldrh	r3, [r1, #12]
 8008ae8:	061b      	lsls	r3, r3, #24
 8008aea:	b09d      	sub	sp, #116	; 0x74
 8008aec:	4607      	mov	r7, r0
 8008aee:	460d      	mov	r5, r1
 8008af0:	4614      	mov	r4, r2
 8008af2:	d50e      	bpl.n	8008b12 <_svfiprintf_r+0x32>
 8008af4:	690b      	ldr	r3, [r1, #16]
 8008af6:	b963      	cbnz	r3, 8008b12 <_svfiprintf_r+0x32>
 8008af8:	2140      	movs	r1, #64	; 0x40
 8008afa:	f7ff fb8f 	bl	800821c <_malloc_r>
 8008afe:	6028      	str	r0, [r5, #0]
 8008b00:	6128      	str	r0, [r5, #16]
 8008b02:	b920      	cbnz	r0, 8008b0e <_svfiprintf_r+0x2e>
 8008b04:	230c      	movs	r3, #12
 8008b06:	603b      	str	r3, [r7, #0]
 8008b08:	f04f 30ff 	mov.w	r0, #4294967295
 8008b0c:	e0d0      	b.n	8008cb0 <_svfiprintf_r+0x1d0>
 8008b0e:	2340      	movs	r3, #64	; 0x40
 8008b10:	616b      	str	r3, [r5, #20]
 8008b12:	2300      	movs	r3, #0
 8008b14:	9309      	str	r3, [sp, #36]	; 0x24
 8008b16:	2320      	movs	r3, #32
 8008b18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b20:	2330      	movs	r3, #48	; 0x30
 8008b22:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008cc8 <_svfiprintf_r+0x1e8>
 8008b26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b2a:	f04f 0901 	mov.w	r9, #1
 8008b2e:	4623      	mov	r3, r4
 8008b30:	469a      	mov	sl, r3
 8008b32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b36:	b10a      	cbz	r2, 8008b3c <_svfiprintf_r+0x5c>
 8008b38:	2a25      	cmp	r2, #37	; 0x25
 8008b3a:	d1f9      	bne.n	8008b30 <_svfiprintf_r+0x50>
 8008b3c:	ebba 0b04 	subs.w	fp, sl, r4
 8008b40:	d00b      	beq.n	8008b5a <_svfiprintf_r+0x7a>
 8008b42:	465b      	mov	r3, fp
 8008b44:	4622      	mov	r2, r4
 8008b46:	4629      	mov	r1, r5
 8008b48:	4638      	mov	r0, r7
 8008b4a:	f7ff ff6f 	bl	8008a2c <__ssputs_r>
 8008b4e:	3001      	adds	r0, #1
 8008b50:	f000 80a9 	beq.w	8008ca6 <_svfiprintf_r+0x1c6>
 8008b54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b56:	445a      	add	r2, fp
 8008b58:	9209      	str	r2, [sp, #36]	; 0x24
 8008b5a:	f89a 3000 	ldrb.w	r3, [sl]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	f000 80a1 	beq.w	8008ca6 <_svfiprintf_r+0x1c6>
 8008b64:	2300      	movs	r3, #0
 8008b66:	f04f 32ff 	mov.w	r2, #4294967295
 8008b6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b6e:	f10a 0a01 	add.w	sl, sl, #1
 8008b72:	9304      	str	r3, [sp, #16]
 8008b74:	9307      	str	r3, [sp, #28]
 8008b76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b7a:	931a      	str	r3, [sp, #104]	; 0x68
 8008b7c:	4654      	mov	r4, sl
 8008b7e:	2205      	movs	r2, #5
 8008b80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b84:	4850      	ldr	r0, [pc, #320]	; (8008cc8 <_svfiprintf_r+0x1e8>)
 8008b86:	f7f7 fb2b 	bl	80001e0 <memchr>
 8008b8a:	9a04      	ldr	r2, [sp, #16]
 8008b8c:	b9d8      	cbnz	r0, 8008bc6 <_svfiprintf_r+0xe6>
 8008b8e:	06d0      	lsls	r0, r2, #27
 8008b90:	bf44      	itt	mi
 8008b92:	2320      	movmi	r3, #32
 8008b94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b98:	0711      	lsls	r1, r2, #28
 8008b9a:	bf44      	itt	mi
 8008b9c:	232b      	movmi	r3, #43	; 0x2b
 8008b9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ba2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ba6:	2b2a      	cmp	r3, #42	; 0x2a
 8008ba8:	d015      	beq.n	8008bd6 <_svfiprintf_r+0xf6>
 8008baa:	9a07      	ldr	r2, [sp, #28]
 8008bac:	4654      	mov	r4, sl
 8008bae:	2000      	movs	r0, #0
 8008bb0:	f04f 0c0a 	mov.w	ip, #10
 8008bb4:	4621      	mov	r1, r4
 8008bb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bba:	3b30      	subs	r3, #48	; 0x30
 8008bbc:	2b09      	cmp	r3, #9
 8008bbe:	d94d      	bls.n	8008c5c <_svfiprintf_r+0x17c>
 8008bc0:	b1b0      	cbz	r0, 8008bf0 <_svfiprintf_r+0x110>
 8008bc2:	9207      	str	r2, [sp, #28]
 8008bc4:	e014      	b.n	8008bf0 <_svfiprintf_r+0x110>
 8008bc6:	eba0 0308 	sub.w	r3, r0, r8
 8008bca:	fa09 f303 	lsl.w	r3, r9, r3
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	9304      	str	r3, [sp, #16]
 8008bd2:	46a2      	mov	sl, r4
 8008bd4:	e7d2      	b.n	8008b7c <_svfiprintf_r+0x9c>
 8008bd6:	9b03      	ldr	r3, [sp, #12]
 8008bd8:	1d19      	adds	r1, r3, #4
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	9103      	str	r1, [sp, #12]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	bfbb      	ittet	lt
 8008be2:	425b      	neglt	r3, r3
 8008be4:	f042 0202 	orrlt.w	r2, r2, #2
 8008be8:	9307      	strge	r3, [sp, #28]
 8008bea:	9307      	strlt	r3, [sp, #28]
 8008bec:	bfb8      	it	lt
 8008bee:	9204      	strlt	r2, [sp, #16]
 8008bf0:	7823      	ldrb	r3, [r4, #0]
 8008bf2:	2b2e      	cmp	r3, #46	; 0x2e
 8008bf4:	d10c      	bne.n	8008c10 <_svfiprintf_r+0x130>
 8008bf6:	7863      	ldrb	r3, [r4, #1]
 8008bf8:	2b2a      	cmp	r3, #42	; 0x2a
 8008bfa:	d134      	bne.n	8008c66 <_svfiprintf_r+0x186>
 8008bfc:	9b03      	ldr	r3, [sp, #12]
 8008bfe:	1d1a      	adds	r2, r3, #4
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	9203      	str	r2, [sp, #12]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	bfb8      	it	lt
 8008c08:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c0c:	3402      	adds	r4, #2
 8008c0e:	9305      	str	r3, [sp, #20]
 8008c10:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008cd8 <_svfiprintf_r+0x1f8>
 8008c14:	7821      	ldrb	r1, [r4, #0]
 8008c16:	2203      	movs	r2, #3
 8008c18:	4650      	mov	r0, sl
 8008c1a:	f7f7 fae1 	bl	80001e0 <memchr>
 8008c1e:	b138      	cbz	r0, 8008c30 <_svfiprintf_r+0x150>
 8008c20:	9b04      	ldr	r3, [sp, #16]
 8008c22:	eba0 000a 	sub.w	r0, r0, sl
 8008c26:	2240      	movs	r2, #64	; 0x40
 8008c28:	4082      	lsls	r2, r0
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	3401      	adds	r4, #1
 8008c2e:	9304      	str	r3, [sp, #16]
 8008c30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c34:	4825      	ldr	r0, [pc, #148]	; (8008ccc <_svfiprintf_r+0x1ec>)
 8008c36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c3a:	2206      	movs	r2, #6
 8008c3c:	f7f7 fad0 	bl	80001e0 <memchr>
 8008c40:	2800      	cmp	r0, #0
 8008c42:	d038      	beq.n	8008cb6 <_svfiprintf_r+0x1d6>
 8008c44:	4b22      	ldr	r3, [pc, #136]	; (8008cd0 <_svfiprintf_r+0x1f0>)
 8008c46:	bb1b      	cbnz	r3, 8008c90 <_svfiprintf_r+0x1b0>
 8008c48:	9b03      	ldr	r3, [sp, #12]
 8008c4a:	3307      	adds	r3, #7
 8008c4c:	f023 0307 	bic.w	r3, r3, #7
 8008c50:	3308      	adds	r3, #8
 8008c52:	9303      	str	r3, [sp, #12]
 8008c54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c56:	4433      	add	r3, r6
 8008c58:	9309      	str	r3, [sp, #36]	; 0x24
 8008c5a:	e768      	b.n	8008b2e <_svfiprintf_r+0x4e>
 8008c5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c60:	460c      	mov	r4, r1
 8008c62:	2001      	movs	r0, #1
 8008c64:	e7a6      	b.n	8008bb4 <_svfiprintf_r+0xd4>
 8008c66:	2300      	movs	r3, #0
 8008c68:	3401      	adds	r4, #1
 8008c6a:	9305      	str	r3, [sp, #20]
 8008c6c:	4619      	mov	r1, r3
 8008c6e:	f04f 0c0a 	mov.w	ip, #10
 8008c72:	4620      	mov	r0, r4
 8008c74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c78:	3a30      	subs	r2, #48	; 0x30
 8008c7a:	2a09      	cmp	r2, #9
 8008c7c:	d903      	bls.n	8008c86 <_svfiprintf_r+0x1a6>
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d0c6      	beq.n	8008c10 <_svfiprintf_r+0x130>
 8008c82:	9105      	str	r1, [sp, #20]
 8008c84:	e7c4      	b.n	8008c10 <_svfiprintf_r+0x130>
 8008c86:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c8a:	4604      	mov	r4, r0
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e7f0      	b.n	8008c72 <_svfiprintf_r+0x192>
 8008c90:	ab03      	add	r3, sp, #12
 8008c92:	9300      	str	r3, [sp, #0]
 8008c94:	462a      	mov	r2, r5
 8008c96:	4b0f      	ldr	r3, [pc, #60]	; (8008cd4 <_svfiprintf_r+0x1f4>)
 8008c98:	a904      	add	r1, sp, #16
 8008c9a:	4638      	mov	r0, r7
 8008c9c:	f7fd fdfe 	bl	800689c <_printf_float>
 8008ca0:	1c42      	adds	r2, r0, #1
 8008ca2:	4606      	mov	r6, r0
 8008ca4:	d1d6      	bne.n	8008c54 <_svfiprintf_r+0x174>
 8008ca6:	89ab      	ldrh	r3, [r5, #12]
 8008ca8:	065b      	lsls	r3, r3, #25
 8008caa:	f53f af2d 	bmi.w	8008b08 <_svfiprintf_r+0x28>
 8008cae:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cb0:	b01d      	add	sp, #116	; 0x74
 8008cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cb6:	ab03      	add	r3, sp, #12
 8008cb8:	9300      	str	r3, [sp, #0]
 8008cba:	462a      	mov	r2, r5
 8008cbc:	4b05      	ldr	r3, [pc, #20]	; (8008cd4 <_svfiprintf_r+0x1f4>)
 8008cbe:	a904      	add	r1, sp, #16
 8008cc0:	4638      	mov	r0, r7
 8008cc2:	f7fe f88f 	bl	8006de4 <_printf_i>
 8008cc6:	e7eb      	b.n	8008ca0 <_svfiprintf_r+0x1c0>
 8008cc8:	08009ab4 	.word	0x08009ab4
 8008ccc:	08009abe 	.word	0x08009abe
 8008cd0:	0800689d 	.word	0x0800689d
 8008cd4:	08008a2d 	.word	0x08008a2d
 8008cd8:	08009aba 	.word	0x08009aba

08008cdc <__sflush_r>:
 8008cdc:	898a      	ldrh	r2, [r1, #12]
 8008cde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ce2:	4605      	mov	r5, r0
 8008ce4:	0710      	lsls	r0, r2, #28
 8008ce6:	460c      	mov	r4, r1
 8008ce8:	d458      	bmi.n	8008d9c <__sflush_r+0xc0>
 8008cea:	684b      	ldr	r3, [r1, #4]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	dc05      	bgt.n	8008cfc <__sflush_r+0x20>
 8008cf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	dc02      	bgt.n	8008cfc <__sflush_r+0x20>
 8008cf6:	2000      	movs	r0, #0
 8008cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008cfe:	2e00      	cmp	r6, #0
 8008d00:	d0f9      	beq.n	8008cf6 <__sflush_r+0x1a>
 8008d02:	2300      	movs	r3, #0
 8008d04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008d08:	682f      	ldr	r7, [r5, #0]
 8008d0a:	6a21      	ldr	r1, [r4, #32]
 8008d0c:	602b      	str	r3, [r5, #0]
 8008d0e:	d032      	beq.n	8008d76 <__sflush_r+0x9a>
 8008d10:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008d12:	89a3      	ldrh	r3, [r4, #12]
 8008d14:	075a      	lsls	r2, r3, #29
 8008d16:	d505      	bpl.n	8008d24 <__sflush_r+0x48>
 8008d18:	6863      	ldr	r3, [r4, #4]
 8008d1a:	1ac0      	subs	r0, r0, r3
 8008d1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d1e:	b10b      	cbz	r3, 8008d24 <__sflush_r+0x48>
 8008d20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d22:	1ac0      	subs	r0, r0, r3
 8008d24:	2300      	movs	r3, #0
 8008d26:	4602      	mov	r2, r0
 8008d28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d2a:	6a21      	ldr	r1, [r4, #32]
 8008d2c:	4628      	mov	r0, r5
 8008d2e:	47b0      	blx	r6
 8008d30:	1c43      	adds	r3, r0, #1
 8008d32:	89a3      	ldrh	r3, [r4, #12]
 8008d34:	d106      	bne.n	8008d44 <__sflush_r+0x68>
 8008d36:	6829      	ldr	r1, [r5, #0]
 8008d38:	291d      	cmp	r1, #29
 8008d3a:	d82b      	bhi.n	8008d94 <__sflush_r+0xb8>
 8008d3c:	4a29      	ldr	r2, [pc, #164]	; (8008de4 <__sflush_r+0x108>)
 8008d3e:	410a      	asrs	r2, r1
 8008d40:	07d6      	lsls	r6, r2, #31
 8008d42:	d427      	bmi.n	8008d94 <__sflush_r+0xb8>
 8008d44:	2200      	movs	r2, #0
 8008d46:	6062      	str	r2, [r4, #4]
 8008d48:	04d9      	lsls	r1, r3, #19
 8008d4a:	6922      	ldr	r2, [r4, #16]
 8008d4c:	6022      	str	r2, [r4, #0]
 8008d4e:	d504      	bpl.n	8008d5a <__sflush_r+0x7e>
 8008d50:	1c42      	adds	r2, r0, #1
 8008d52:	d101      	bne.n	8008d58 <__sflush_r+0x7c>
 8008d54:	682b      	ldr	r3, [r5, #0]
 8008d56:	b903      	cbnz	r3, 8008d5a <__sflush_r+0x7e>
 8008d58:	6560      	str	r0, [r4, #84]	; 0x54
 8008d5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d5c:	602f      	str	r7, [r5, #0]
 8008d5e:	2900      	cmp	r1, #0
 8008d60:	d0c9      	beq.n	8008cf6 <__sflush_r+0x1a>
 8008d62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d66:	4299      	cmp	r1, r3
 8008d68:	d002      	beq.n	8008d70 <__sflush_r+0x94>
 8008d6a:	4628      	mov	r0, r5
 8008d6c:	f7ff f9e2 	bl	8008134 <_free_r>
 8008d70:	2000      	movs	r0, #0
 8008d72:	6360      	str	r0, [r4, #52]	; 0x34
 8008d74:	e7c0      	b.n	8008cf8 <__sflush_r+0x1c>
 8008d76:	2301      	movs	r3, #1
 8008d78:	4628      	mov	r0, r5
 8008d7a:	47b0      	blx	r6
 8008d7c:	1c41      	adds	r1, r0, #1
 8008d7e:	d1c8      	bne.n	8008d12 <__sflush_r+0x36>
 8008d80:	682b      	ldr	r3, [r5, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d0c5      	beq.n	8008d12 <__sflush_r+0x36>
 8008d86:	2b1d      	cmp	r3, #29
 8008d88:	d001      	beq.n	8008d8e <__sflush_r+0xb2>
 8008d8a:	2b16      	cmp	r3, #22
 8008d8c:	d101      	bne.n	8008d92 <__sflush_r+0xb6>
 8008d8e:	602f      	str	r7, [r5, #0]
 8008d90:	e7b1      	b.n	8008cf6 <__sflush_r+0x1a>
 8008d92:	89a3      	ldrh	r3, [r4, #12]
 8008d94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d98:	81a3      	strh	r3, [r4, #12]
 8008d9a:	e7ad      	b.n	8008cf8 <__sflush_r+0x1c>
 8008d9c:	690f      	ldr	r7, [r1, #16]
 8008d9e:	2f00      	cmp	r7, #0
 8008da0:	d0a9      	beq.n	8008cf6 <__sflush_r+0x1a>
 8008da2:	0793      	lsls	r3, r2, #30
 8008da4:	680e      	ldr	r6, [r1, #0]
 8008da6:	bf08      	it	eq
 8008da8:	694b      	ldreq	r3, [r1, #20]
 8008daa:	600f      	str	r7, [r1, #0]
 8008dac:	bf18      	it	ne
 8008dae:	2300      	movne	r3, #0
 8008db0:	eba6 0807 	sub.w	r8, r6, r7
 8008db4:	608b      	str	r3, [r1, #8]
 8008db6:	f1b8 0f00 	cmp.w	r8, #0
 8008dba:	dd9c      	ble.n	8008cf6 <__sflush_r+0x1a>
 8008dbc:	6a21      	ldr	r1, [r4, #32]
 8008dbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008dc0:	4643      	mov	r3, r8
 8008dc2:	463a      	mov	r2, r7
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	47b0      	blx	r6
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	dc06      	bgt.n	8008dda <__sflush_r+0xfe>
 8008dcc:	89a3      	ldrh	r3, [r4, #12]
 8008dce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dd2:	81a3      	strh	r3, [r4, #12]
 8008dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8008dd8:	e78e      	b.n	8008cf8 <__sflush_r+0x1c>
 8008dda:	4407      	add	r7, r0
 8008ddc:	eba8 0800 	sub.w	r8, r8, r0
 8008de0:	e7e9      	b.n	8008db6 <__sflush_r+0xda>
 8008de2:	bf00      	nop
 8008de4:	dfbffffe 	.word	0xdfbffffe

08008de8 <_fflush_r>:
 8008de8:	b538      	push	{r3, r4, r5, lr}
 8008dea:	690b      	ldr	r3, [r1, #16]
 8008dec:	4605      	mov	r5, r0
 8008dee:	460c      	mov	r4, r1
 8008df0:	b913      	cbnz	r3, 8008df8 <_fflush_r+0x10>
 8008df2:	2500      	movs	r5, #0
 8008df4:	4628      	mov	r0, r5
 8008df6:	bd38      	pop	{r3, r4, r5, pc}
 8008df8:	b118      	cbz	r0, 8008e02 <_fflush_r+0x1a>
 8008dfa:	6a03      	ldr	r3, [r0, #32]
 8008dfc:	b90b      	cbnz	r3, 8008e02 <_fflush_r+0x1a>
 8008dfe:	f7fe f99f 	bl	8007140 <__sinit>
 8008e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d0f3      	beq.n	8008df2 <_fflush_r+0xa>
 8008e0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e0c:	07d0      	lsls	r0, r2, #31
 8008e0e:	d404      	bmi.n	8008e1a <_fflush_r+0x32>
 8008e10:	0599      	lsls	r1, r3, #22
 8008e12:	d402      	bmi.n	8008e1a <_fflush_r+0x32>
 8008e14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e16:	f7fe fb00 	bl	800741a <__retarget_lock_acquire_recursive>
 8008e1a:	4628      	mov	r0, r5
 8008e1c:	4621      	mov	r1, r4
 8008e1e:	f7ff ff5d 	bl	8008cdc <__sflush_r>
 8008e22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e24:	07da      	lsls	r2, r3, #31
 8008e26:	4605      	mov	r5, r0
 8008e28:	d4e4      	bmi.n	8008df4 <_fflush_r+0xc>
 8008e2a:	89a3      	ldrh	r3, [r4, #12]
 8008e2c:	059b      	lsls	r3, r3, #22
 8008e2e:	d4e1      	bmi.n	8008df4 <_fflush_r+0xc>
 8008e30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e32:	f7fe faf3 	bl	800741c <__retarget_lock_release_recursive>
 8008e36:	e7dd      	b.n	8008df4 <_fflush_r+0xc>

08008e38 <memmove>:
 8008e38:	4288      	cmp	r0, r1
 8008e3a:	b510      	push	{r4, lr}
 8008e3c:	eb01 0402 	add.w	r4, r1, r2
 8008e40:	d902      	bls.n	8008e48 <memmove+0x10>
 8008e42:	4284      	cmp	r4, r0
 8008e44:	4623      	mov	r3, r4
 8008e46:	d807      	bhi.n	8008e58 <memmove+0x20>
 8008e48:	1e43      	subs	r3, r0, #1
 8008e4a:	42a1      	cmp	r1, r4
 8008e4c:	d008      	beq.n	8008e60 <memmove+0x28>
 8008e4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e56:	e7f8      	b.n	8008e4a <memmove+0x12>
 8008e58:	4402      	add	r2, r0
 8008e5a:	4601      	mov	r1, r0
 8008e5c:	428a      	cmp	r2, r1
 8008e5e:	d100      	bne.n	8008e62 <memmove+0x2a>
 8008e60:	bd10      	pop	{r4, pc}
 8008e62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e6a:	e7f7      	b.n	8008e5c <memmove+0x24>

08008e6c <_sbrk_r>:
 8008e6c:	b538      	push	{r3, r4, r5, lr}
 8008e6e:	4d06      	ldr	r5, [pc, #24]	; (8008e88 <_sbrk_r+0x1c>)
 8008e70:	2300      	movs	r3, #0
 8008e72:	4604      	mov	r4, r0
 8008e74:	4608      	mov	r0, r1
 8008e76:	602b      	str	r3, [r5, #0]
 8008e78:	f7f8 ff86 	bl	8001d88 <_sbrk>
 8008e7c:	1c43      	adds	r3, r0, #1
 8008e7e:	d102      	bne.n	8008e86 <_sbrk_r+0x1a>
 8008e80:	682b      	ldr	r3, [r5, #0]
 8008e82:	b103      	cbz	r3, 8008e86 <_sbrk_r+0x1a>
 8008e84:	6023      	str	r3, [r4, #0]
 8008e86:	bd38      	pop	{r3, r4, r5, pc}
 8008e88:	200044c4 	.word	0x200044c4

08008e8c <__assert_func>:
 8008e8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e8e:	4614      	mov	r4, r2
 8008e90:	461a      	mov	r2, r3
 8008e92:	4b09      	ldr	r3, [pc, #36]	; (8008eb8 <__assert_func+0x2c>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4605      	mov	r5, r0
 8008e98:	68d8      	ldr	r0, [r3, #12]
 8008e9a:	b14c      	cbz	r4, 8008eb0 <__assert_func+0x24>
 8008e9c:	4b07      	ldr	r3, [pc, #28]	; (8008ebc <__assert_func+0x30>)
 8008e9e:	9100      	str	r1, [sp, #0]
 8008ea0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ea4:	4906      	ldr	r1, [pc, #24]	; (8008ec0 <__assert_func+0x34>)
 8008ea6:	462b      	mov	r3, r5
 8008ea8:	f000 f872 	bl	8008f90 <fiprintf>
 8008eac:	f000 f882 	bl	8008fb4 <abort>
 8008eb0:	4b04      	ldr	r3, [pc, #16]	; (8008ec4 <__assert_func+0x38>)
 8008eb2:	461c      	mov	r4, r3
 8008eb4:	e7f3      	b.n	8008e9e <__assert_func+0x12>
 8008eb6:	bf00      	nop
 8008eb8:	2000006c 	.word	0x2000006c
 8008ebc:	08009acf 	.word	0x08009acf
 8008ec0:	08009adc 	.word	0x08009adc
 8008ec4:	08009b0a 	.word	0x08009b0a

08008ec8 <_calloc_r>:
 8008ec8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008eca:	fba1 2402 	umull	r2, r4, r1, r2
 8008ece:	b94c      	cbnz	r4, 8008ee4 <_calloc_r+0x1c>
 8008ed0:	4611      	mov	r1, r2
 8008ed2:	9201      	str	r2, [sp, #4]
 8008ed4:	f7ff f9a2 	bl	800821c <_malloc_r>
 8008ed8:	9a01      	ldr	r2, [sp, #4]
 8008eda:	4605      	mov	r5, r0
 8008edc:	b930      	cbnz	r0, 8008eec <_calloc_r+0x24>
 8008ede:	4628      	mov	r0, r5
 8008ee0:	b003      	add	sp, #12
 8008ee2:	bd30      	pop	{r4, r5, pc}
 8008ee4:	220c      	movs	r2, #12
 8008ee6:	6002      	str	r2, [r0, #0]
 8008ee8:	2500      	movs	r5, #0
 8008eea:	e7f8      	b.n	8008ede <_calloc_r+0x16>
 8008eec:	4621      	mov	r1, r4
 8008eee:	f7fe f9c0 	bl	8007272 <memset>
 8008ef2:	e7f4      	b.n	8008ede <_calloc_r+0x16>

08008ef4 <__ascii_mbtowc>:
 8008ef4:	b082      	sub	sp, #8
 8008ef6:	b901      	cbnz	r1, 8008efa <__ascii_mbtowc+0x6>
 8008ef8:	a901      	add	r1, sp, #4
 8008efa:	b142      	cbz	r2, 8008f0e <__ascii_mbtowc+0x1a>
 8008efc:	b14b      	cbz	r3, 8008f12 <__ascii_mbtowc+0x1e>
 8008efe:	7813      	ldrb	r3, [r2, #0]
 8008f00:	600b      	str	r3, [r1, #0]
 8008f02:	7812      	ldrb	r2, [r2, #0]
 8008f04:	1e10      	subs	r0, r2, #0
 8008f06:	bf18      	it	ne
 8008f08:	2001      	movne	r0, #1
 8008f0a:	b002      	add	sp, #8
 8008f0c:	4770      	bx	lr
 8008f0e:	4610      	mov	r0, r2
 8008f10:	e7fb      	b.n	8008f0a <__ascii_mbtowc+0x16>
 8008f12:	f06f 0001 	mvn.w	r0, #1
 8008f16:	e7f8      	b.n	8008f0a <__ascii_mbtowc+0x16>

08008f18 <_realloc_r>:
 8008f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f1c:	4680      	mov	r8, r0
 8008f1e:	4614      	mov	r4, r2
 8008f20:	460e      	mov	r6, r1
 8008f22:	b921      	cbnz	r1, 8008f2e <_realloc_r+0x16>
 8008f24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f28:	4611      	mov	r1, r2
 8008f2a:	f7ff b977 	b.w	800821c <_malloc_r>
 8008f2e:	b92a      	cbnz	r2, 8008f3c <_realloc_r+0x24>
 8008f30:	f7ff f900 	bl	8008134 <_free_r>
 8008f34:	4625      	mov	r5, r4
 8008f36:	4628      	mov	r0, r5
 8008f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f3c:	f000 f841 	bl	8008fc2 <_malloc_usable_size_r>
 8008f40:	4284      	cmp	r4, r0
 8008f42:	4607      	mov	r7, r0
 8008f44:	d802      	bhi.n	8008f4c <_realloc_r+0x34>
 8008f46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f4a:	d812      	bhi.n	8008f72 <_realloc_r+0x5a>
 8008f4c:	4621      	mov	r1, r4
 8008f4e:	4640      	mov	r0, r8
 8008f50:	f7ff f964 	bl	800821c <_malloc_r>
 8008f54:	4605      	mov	r5, r0
 8008f56:	2800      	cmp	r0, #0
 8008f58:	d0ed      	beq.n	8008f36 <_realloc_r+0x1e>
 8008f5a:	42bc      	cmp	r4, r7
 8008f5c:	4622      	mov	r2, r4
 8008f5e:	4631      	mov	r1, r6
 8008f60:	bf28      	it	cs
 8008f62:	463a      	movcs	r2, r7
 8008f64:	f7fe fa5b 	bl	800741e <memcpy>
 8008f68:	4631      	mov	r1, r6
 8008f6a:	4640      	mov	r0, r8
 8008f6c:	f7ff f8e2 	bl	8008134 <_free_r>
 8008f70:	e7e1      	b.n	8008f36 <_realloc_r+0x1e>
 8008f72:	4635      	mov	r5, r6
 8008f74:	e7df      	b.n	8008f36 <_realloc_r+0x1e>

08008f76 <__ascii_wctomb>:
 8008f76:	b149      	cbz	r1, 8008f8c <__ascii_wctomb+0x16>
 8008f78:	2aff      	cmp	r2, #255	; 0xff
 8008f7a:	bf85      	ittet	hi
 8008f7c:	238a      	movhi	r3, #138	; 0x8a
 8008f7e:	6003      	strhi	r3, [r0, #0]
 8008f80:	700a      	strbls	r2, [r1, #0]
 8008f82:	f04f 30ff 	movhi.w	r0, #4294967295
 8008f86:	bf98      	it	ls
 8008f88:	2001      	movls	r0, #1
 8008f8a:	4770      	bx	lr
 8008f8c:	4608      	mov	r0, r1
 8008f8e:	4770      	bx	lr

08008f90 <fiprintf>:
 8008f90:	b40e      	push	{r1, r2, r3}
 8008f92:	b503      	push	{r0, r1, lr}
 8008f94:	4601      	mov	r1, r0
 8008f96:	ab03      	add	r3, sp, #12
 8008f98:	4805      	ldr	r0, [pc, #20]	; (8008fb0 <fiprintf+0x20>)
 8008f9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f9e:	6800      	ldr	r0, [r0, #0]
 8008fa0:	9301      	str	r3, [sp, #4]
 8008fa2:	f000 f83f 	bl	8009024 <_vfiprintf_r>
 8008fa6:	b002      	add	sp, #8
 8008fa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fac:	b003      	add	sp, #12
 8008fae:	4770      	bx	lr
 8008fb0:	2000006c 	.word	0x2000006c

08008fb4 <abort>:
 8008fb4:	b508      	push	{r3, lr}
 8008fb6:	2006      	movs	r0, #6
 8008fb8:	f000 fa0c 	bl	80093d4 <raise>
 8008fbc:	2001      	movs	r0, #1
 8008fbe:	f7f8 fe6b 	bl	8001c98 <_exit>

08008fc2 <_malloc_usable_size_r>:
 8008fc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fc6:	1f18      	subs	r0, r3, #4
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	bfbc      	itt	lt
 8008fcc:	580b      	ldrlt	r3, [r1, r0]
 8008fce:	18c0      	addlt	r0, r0, r3
 8008fd0:	4770      	bx	lr

08008fd2 <__sfputc_r>:
 8008fd2:	6893      	ldr	r3, [r2, #8]
 8008fd4:	3b01      	subs	r3, #1
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	b410      	push	{r4}
 8008fda:	6093      	str	r3, [r2, #8]
 8008fdc:	da08      	bge.n	8008ff0 <__sfputc_r+0x1e>
 8008fde:	6994      	ldr	r4, [r2, #24]
 8008fe0:	42a3      	cmp	r3, r4
 8008fe2:	db01      	blt.n	8008fe8 <__sfputc_r+0x16>
 8008fe4:	290a      	cmp	r1, #10
 8008fe6:	d103      	bne.n	8008ff0 <__sfputc_r+0x1e>
 8008fe8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fec:	f000 b934 	b.w	8009258 <__swbuf_r>
 8008ff0:	6813      	ldr	r3, [r2, #0]
 8008ff2:	1c58      	adds	r0, r3, #1
 8008ff4:	6010      	str	r0, [r2, #0]
 8008ff6:	7019      	strb	r1, [r3, #0]
 8008ff8:	4608      	mov	r0, r1
 8008ffa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ffe:	4770      	bx	lr

08009000 <__sfputs_r>:
 8009000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009002:	4606      	mov	r6, r0
 8009004:	460f      	mov	r7, r1
 8009006:	4614      	mov	r4, r2
 8009008:	18d5      	adds	r5, r2, r3
 800900a:	42ac      	cmp	r4, r5
 800900c:	d101      	bne.n	8009012 <__sfputs_r+0x12>
 800900e:	2000      	movs	r0, #0
 8009010:	e007      	b.n	8009022 <__sfputs_r+0x22>
 8009012:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009016:	463a      	mov	r2, r7
 8009018:	4630      	mov	r0, r6
 800901a:	f7ff ffda 	bl	8008fd2 <__sfputc_r>
 800901e:	1c43      	adds	r3, r0, #1
 8009020:	d1f3      	bne.n	800900a <__sfputs_r+0xa>
 8009022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009024 <_vfiprintf_r>:
 8009024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009028:	460d      	mov	r5, r1
 800902a:	b09d      	sub	sp, #116	; 0x74
 800902c:	4614      	mov	r4, r2
 800902e:	4698      	mov	r8, r3
 8009030:	4606      	mov	r6, r0
 8009032:	b118      	cbz	r0, 800903c <_vfiprintf_r+0x18>
 8009034:	6a03      	ldr	r3, [r0, #32]
 8009036:	b90b      	cbnz	r3, 800903c <_vfiprintf_r+0x18>
 8009038:	f7fe f882 	bl	8007140 <__sinit>
 800903c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800903e:	07d9      	lsls	r1, r3, #31
 8009040:	d405      	bmi.n	800904e <_vfiprintf_r+0x2a>
 8009042:	89ab      	ldrh	r3, [r5, #12]
 8009044:	059a      	lsls	r2, r3, #22
 8009046:	d402      	bmi.n	800904e <_vfiprintf_r+0x2a>
 8009048:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800904a:	f7fe f9e6 	bl	800741a <__retarget_lock_acquire_recursive>
 800904e:	89ab      	ldrh	r3, [r5, #12]
 8009050:	071b      	lsls	r3, r3, #28
 8009052:	d501      	bpl.n	8009058 <_vfiprintf_r+0x34>
 8009054:	692b      	ldr	r3, [r5, #16]
 8009056:	b99b      	cbnz	r3, 8009080 <_vfiprintf_r+0x5c>
 8009058:	4629      	mov	r1, r5
 800905a:	4630      	mov	r0, r6
 800905c:	f000 f93a 	bl	80092d4 <__swsetup_r>
 8009060:	b170      	cbz	r0, 8009080 <_vfiprintf_r+0x5c>
 8009062:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009064:	07dc      	lsls	r4, r3, #31
 8009066:	d504      	bpl.n	8009072 <_vfiprintf_r+0x4e>
 8009068:	f04f 30ff 	mov.w	r0, #4294967295
 800906c:	b01d      	add	sp, #116	; 0x74
 800906e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009072:	89ab      	ldrh	r3, [r5, #12]
 8009074:	0598      	lsls	r0, r3, #22
 8009076:	d4f7      	bmi.n	8009068 <_vfiprintf_r+0x44>
 8009078:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800907a:	f7fe f9cf 	bl	800741c <__retarget_lock_release_recursive>
 800907e:	e7f3      	b.n	8009068 <_vfiprintf_r+0x44>
 8009080:	2300      	movs	r3, #0
 8009082:	9309      	str	r3, [sp, #36]	; 0x24
 8009084:	2320      	movs	r3, #32
 8009086:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800908a:	f8cd 800c 	str.w	r8, [sp, #12]
 800908e:	2330      	movs	r3, #48	; 0x30
 8009090:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009244 <_vfiprintf_r+0x220>
 8009094:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009098:	f04f 0901 	mov.w	r9, #1
 800909c:	4623      	mov	r3, r4
 800909e:	469a      	mov	sl, r3
 80090a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090a4:	b10a      	cbz	r2, 80090aa <_vfiprintf_r+0x86>
 80090a6:	2a25      	cmp	r2, #37	; 0x25
 80090a8:	d1f9      	bne.n	800909e <_vfiprintf_r+0x7a>
 80090aa:	ebba 0b04 	subs.w	fp, sl, r4
 80090ae:	d00b      	beq.n	80090c8 <_vfiprintf_r+0xa4>
 80090b0:	465b      	mov	r3, fp
 80090b2:	4622      	mov	r2, r4
 80090b4:	4629      	mov	r1, r5
 80090b6:	4630      	mov	r0, r6
 80090b8:	f7ff ffa2 	bl	8009000 <__sfputs_r>
 80090bc:	3001      	adds	r0, #1
 80090be:	f000 80a9 	beq.w	8009214 <_vfiprintf_r+0x1f0>
 80090c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090c4:	445a      	add	r2, fp
 80090c6:	9209      	str	r2, [sp, #36]	; 0x24
 80090c8:	f89a 3000 	ldrb.w	r3, [sl]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	f000 80a1 	beq.w	8009214 <_vfiprintf_r+0x1f0>
 80090d2:	2300      	movs	r3, #0
 80090d4:	f04f 32ff 	mov.w	r2, #4294967295
 80090d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090dc:	f10a 0a01 	add.w	sl, sl, #1
 80090e0:	9304      	str	r3, [sp, #16]
 80090e2:	9307      	str	r3, [sp, #28]
 80090e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80090e8:	931a      	str	r3, [sp, #104]	; 0x68
 80090ea:	4654      	mov	r4, sl
 80090ec:	2205      	movs	r2, #5
 80090ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090f2:	4854      	ldr	r0, [pc, #336]	; (8009244 <_vfiprintf_r+0x220>)
 80090f4:	f7f7 f874 	bl	80001e0 <memchr>
 80090f8:	9a04      	ldr	r2, [sp, #16]
 80090fa:	b9d8      	cbnz	r0, 8009134 <_vfiprintf_r+0x110>
 80090fc:	06d1      	lsls	r1, r2, #27
 80090fe:	bf44      	itt	mi
 8009100:	2320      	movmi	r3, #32
 8009102:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009106:	0713      	lsls	r3, r2, #28
 8009108:	bf44      	itt	mi
 800910a:	232b      	movmi	r3, #43	; 0x2b
 800910c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009110:	f89a 3000 	ldrb.w	r3, [sl]
 8009114:	2b2a      	cmp	r3, #42	; 0x2a
 8009116:	d015      	beq.n	8009144 <_vfiprintf_r+0x120>
 8009118:	9a07      	ldr	r2, [sp, #28]
 800911a:	4654      	mov	r4, sl
 800911c:	2000      	movs	r0, #0
 800911e:	f04f 0c0a 	mov.w	ip, #10
 8009122:	4621      	mov	r1, r4
 8009124:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009128:	3b30      	subs	r3, #48	; 0x30
 800912a:	2b09      	cmp	r3, #9
 800912c:	d94d      	bls.n	80091ca <_vfiprintf_r+0x1a6>
 800912e:	b1b0      	cbz	r0, 800915e <_vfiprintf_r+0x13a>
 8009130:	9207      	str	r2, [sp, #28]
 8009132:	e014      	b.n	800915e <_vfiprintf_r+0x13a>
 8009134:	eba0 0308 	sub.w	r3, r0, r8
 8009138:	fa09 f303 	lsl.w	r3, r9, r3
 800913c:	4313      	orrs	r3, r2
 800913e:	9304      	str	r3, [sp, #16]
 8009140:	46a2      	mov	sl, r4
 8009142:	e7d2      	b.n	80090ea <_vfiprintf_r+0xc6>
 8009144:	9b03      	ldr	r3, [sp, #12]
 8009146:	1d19      	adds	r1, r3, #4
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	9103      	str	r1, [sp, #12]
 800914c:	2b00      	cmp	r3, #0
 800914e:	bfbb      	ittet	lt
 8009150:	425b      	neglt	r3, r3
 8009152:	f042 0202 	orrlt.w	r2, r2, #2
 8009156:	9307      	strge	r3, [sp, #28]
 8009158:	9307      	strlt	r3, [sp, #28]
 800915a:	bfb8      	it	lt
 800915c:	9204      	strlt	r2, [sp, #16]
 800915e:	7823      	ldrb	r3, [r4, #0]
 8009160:	2b2e      	cmp	r3, #46	; 0x2e
 8009162:	d10c      	bne.n	800917e <_vfiprintf_r+0x15a>
 8009164:	7863      	ldrb	r3, [r4, #1]
 8009166:	2b2a      	cmp	r3, #42	; 0x2a
 8009168:	d134      	bne.n	80091d4 <_vfiprintf_r+0x1b0>
 800916a:	9b03      	ldr	r3, [sp, #12]
 800916c:	1d1a      	adds	r2, r3, #4
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	9203      	str	r2, [sp, #12]
 8009172:	2b00      	cmp	r3, #0
 8009174:	bfb8      	it	lt
 8009176:	f04f 33ff 	movlt.w	r3, #4294967295
 800917a:	3402      	adds	r4, #2
 800917c:	9305      	str	r3, [sp, #20]
 800917e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009254 <_vfiprintf_r+0x230>
 8009182:	7821      	ldrb	r1, [r4, #0]
 8009184:	2203      	movs	r2, #3
 8009186:	4650      	mov	r0, sl
 8009188:	f7f7 f82a 	bl	80001e0 <memchr>
 800918c:	b138      	cbz	r0, 800919e <_vfiprintf_r+0x17a>
 800918e:	9b04      	ldr	r3, [sp, #16]
 8009190:	eba0 000a 	sub.w	r0, r0, sl
 8009194:	2240      	movs	r2, #64	; 0x40
 8009196:	4082      	lsls	r2, r0
 8009198:	4313      	orrs	r3, r2
 800919a:	3401      	adds	r4, #1
 800919c:	9304      	str	r3, [sp, #16]
 800919e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091a2:	4829      	ldr	r0, [pc, #164]	; (8009248 <_vfiprintf_r+0x224>)
 80091a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091a8:	2206      	movs	r2, #6
 80091aa:	f7f7 f819 	bl	80001e0 <memchr>
 80091ae:	2800      	cmp	r0, #0
 80091b0:	d03f      	beq.n	8009232 <_vfiprintf_r+0x20e>
 80091b2:	4b26      	ldr	r3, [pc, #152]	; (800924c <_vfiprintf_r+0x228>)
 80091b4:	bb1b      	cbnz	r3, 80091fe <_vfiprintf_r+0x1da>
 80091b6:	9b03      	ldr	r3, [sp, #12]
 80091b8:	3307      	adds	r3, #7
 80091ba:	f023 0307 	bic.w	r3, r3, #7
 80091be:	3308      	adds	r3, #8
 80091c0:	9303      	str	r3, [sp, #12]
 80091c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091c4:	443b      	add	r3, r7
 80091c6:	9309      	str	r3, [sp, #36]	; 0x24
 80091c8:	e768      	b.n	800909c <_vfiprintf_r+0x78>
 80091ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80091ce:	460c      	mov	r4, r1
 80091d0:	2001      	movs	r0, #1
 80091d2:	e7a6      	b.n	8009122 <_vfiprintf_r+0xfe>
 80091d4:	2300      	movs	r3, #0
 80091d6:	3401      	adds	r4, #1
 80091d8:	9305      	str	r3, [sp, #20]
 80091da:	4619      	mov	r1, r3
 80091dc:	f04f 0c0a 	mov.w	ip, #10
 80091e0:	4620      	mov	r0, r4
 80091e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091e6:	3a30      	subs	r2, #48	; 0x30
 80091e8:	2a09      	cmp	r2, #9
 80091ea:	d903      	bls.n	80091f4 <_vfiprintf_r+0x1d0>
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d0c6      	beq.n	800917e <_vfiprintf_r+0x15a>
 80091f0:	9105      	str	r1, [sp, #20]
 80091f2:	e7c4      	b.n	800917e <_vfiprintf_r+0x15a>
 80091f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80091f8:	4604      	mov	r4, r0
 80091fa:	2301      	movs	r3, #1
 80091fc:	e7f0      	b.n	80091e0 <_vfiprintf_r+0x1bc>
 80091fe:	ab03      	add	r3, sp, #12
 8009200:	9300      	str	r3, [sp, #0]
 8009202:	462a      	mov	r2, r5
 8009204:	4b12      	ldr	r3, [pc, #72]	; (8009250 <_vfiprintf_r+0x22c>)
 8009206:	a904      	add	r1, sp, #16
 8009208:	4630      	mov	r0, r6
 800920a:	f7fd fb47 	bl	800689c <_printf_float>
 800920e:	4607      	mov	r7, r0
 8009210:	1c78      	adds	r0, r7, #1
 8009212:	d1d6      	bne.n	80091c2 <_vfiprintf_r+0x19e>
 8009214:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009216:	07d9      	lsls	r1, r3, #31
 8009218:	d405      	bmi.n	8009226 <_vfiprintf_r+0x202>
 800921a:	89ab      	ldrh	r3, [r5, #12]
 800921c:	059a      	lsls	r2, r3, #22
 800921e:	d402      	bmi.n	8009226 <_vfiprintf_r+0x202>
 8009220:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009222:	f7fe f8fb 	bl	800741c <__retarget_lock_release_recursive>
 8009226:	89ab      	ldrh	r3, [r5, #12]
 8009228:	065b      	lsls	r3, r3, #25
 800922a:	f53f af1d 	bmi.w	8009068 <_vfiprintf_r+0x44>
 800922e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009230:	e71c      	b.n	800906c <_vfiprintf_r+0x48>
 8009232:	ab03      	add	r3, sp, #12
 8009234:	9300      	str	r3, [sp, #0]
 8009236:	462a      	mov	r2, r5
 8009238:	4b05      	ldr	r3, [pc, #20]	; (8009250 <_vfiprintf_r+0x22c>)
 800923a:	a904      	add	r1, sp, #16
 800923c:	4630      	mov	r0, r6
 800923e:	f7fd fdd1 	bl	8006de4 <_printf_i>
 8009242:	e7e4      	b.n	800920e <_vfiprintf_r+0x1ea>
 8009244:	08009ab4 	.word	0x08009ab4
 8009248:	08009abe 	.word	0x08009abe
 800924c:	0800689d 	.word	0x0800689d
 8009250:	08009001 	.word	0x08009001
 8009254:	08009aba 	.word	0x08009aba

08009258 <__swbuf_r>:
 8009258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925a:	460e      	mov	r6, r1
 800925c:	4614      	mov	r4, r2
 800925e:	4605      	mov	r5, r0
 8009260:	b118      	cbz	r0, 800926a <__swbuf_r+0x12>
 8009262:	6a03      	ldr	r3, [r0, #32]
 8009264:	b90b      	cbnz	r3, 800926a <__swbuf_r+0x12>
 8009266:	f7fd ff6b 	bl	8007140 <__sinit>
 800926a:	69a3      	ldr	r3, [r4, #24]
 800926c:	60a3      	str	r3, [r4, #8]
 800926e:	89a3      	ldrh	r3, [r4, #12]
 8009270:	071a      	lsls	r2, r3, #28
 8009272:	d525      	bpl.n	80092c0 <__swbuf_r+0x68>
 8009274:	6923      	ldr	r3, [r4, #16]
 8009276:	b31b      	cbz	r3, 80092c0 <__swbuf_r+0x68>
 8009278:	6823      	ldr	r3, [r4, #0]
 800927a:	6922      	ldr	r2, [r4, #16]
 800927c:	1a98      	subs	r0, r3, r2
 800927e:	6963      	ldr	r3, [r4, #20]
 8009280:	b2f6      	uxtb	r6, r6
 8009282:	4283      	cmp	r3, r0
 8009284:	4637      	mov	r7, r6
 8009286:	dc04      	bgt.n	8009292 <__swbuf_r+0x3a>
 8009288:	4621      	mov	r1, r4
 800928a:	4628      	mov	r0, r5
 800928c:	f7ff fdac 	bl	8008de8 <_fflush_r>
 8009290:	b9e0      	cbnz	r0, 80092cc <__swbuf_r+0x74>
 8009292:	68a3      	ldr	r3, [r4, #8]
 8009294:	3b01      	subs	r3, #1
 8009296:	60a3      	str	r3, [r4, #8]
 8009298:	6823      	ldr	r3, [r4, #0]
 800929a:	1c5a      	adds	r2, r3, #1
 800929c:	6022      	str	r2, [r4, #0]
 800929e:	701e      	strb	r6, [r3, #0]
 80092a0:	6962      	ldr	r2, [r4, #20]
 80092a2:	1c43      	adds	r3, r0, #1
 80092a4:	429a      	cmp	r2, r3
 80092a6:	d004      	beq.n	80092b2 <__swbuf_r+0x5a>
 80092a8:	89a3      	ldrh	r3, [r4, #12]
 80092aa:	07db      	lsls	r3, r3, #31
 80092ac:	d506      	bpl.n	80092bc <__swbuf_r+0x64>
 80092ae:	2e0a      	cmp	r6, #10
 80092b0:	d104      	bne.n	80092bc <__swbuf_r+0x64>
 80092b2:	4621      	mov	r1, r4
 80092b4:	4628      	mov	r0, r5
 80092b6:	f7ff fd97 	bl	8008de8 <_fflush_r>
 80092ba:	b938      	cbnz	r0, 80092cc <__swbuf_r+0x74>
 80092bc:	4638      	mov	r0, r7
 80092be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092c0:	4621      	mov	r1, r4
 80092c2:	4628      	mov	r0, r5
 80092c4:	f000 f806 	bl	80092d4 <__swsetup_r>
 80092c8:	2800      	cmp	r0, #0
 80092ca:	d0d5      	beq.n	8009278 <__swbuf_r+0x20>
 80092cc:	f04f 37ff 	mov.w	r7, #4294967295
 80092d0:	e7f4      	b.n	80092bc <__swbuf_r+0x64>
	...

080092d4 <__swsetup_r>:
 80092d4:	b538      	push	{r3, r4, r5, lr}
 80092d6:	4b2a      	ldr	r3, [pc, #168]	; (8009380 <__swsetup_r+0xac>)
 80092d8:	4605      	mov	r5, r0
 80092da:	6818      	ldr	r0, [r3, #0]
 80092dc:	460c      	mov	r4, r1
 80092de:	b118      	cbz	r0, 80092e8 <__swsetup_r+0x14>
 80092e0:	6a03      	ldr	r3, [r0, #32]
 80092e2:	b90b      	cbnz	r3, 80092e8 <__swsetup_r+0x14>
 80092e4:	f7fd ff2c 	bl	8007140 <__sinit>
 80092e8:	89a3      	ldrh	r3, [r4, #12]
 80092ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092ee:	0718      	lsls	r0, r3, #28
 80092f0:	d422      	bmi.n	8009338 <__swsetup_r+0x64>
 80092f2:	06d9      	lsls	r1, r3, #27
 80092f4:	d407      	bmi.n	8009306 <__swsetup_r+0x32>
 80092f6:	2309      	movs	r3, #9
 80092f8:	602b      	str	r3, [r5, #0]
 80092fa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80092fe:	81a3      	strh	r3, [r4, #12]
 8009300:	f04f 30ff 	mov.w	r0, #4294967295
 8009304:	e034      	b.n	8009370 <__swsetup_r+0x9c>
 8009306:	0758      	lsls	r0, r3, #29
 8009308:	d512      	bpl.n	8009330 <__swsetup_r+0x5c>
 800930a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800930c:	b141      	cbz	r1, 8009320 <__swsetup_r+0x4c>
 800930e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009312:	4299      	cmp	r1, r3
 8009314:	d002      	beq.n	800931c <__swsetup_r+0x48>
 8009316:	4628      	mov	r0, r5
 8009318:	f7fe ff0c 	bl	8008134 <_free_r>
 800931c:	2300      	movs	r3, #0
 800931e:	6363      	str	r3, [r4, #52]	; 0x34
 8009320:	89a3      	ldrh	r3, [r4, #12]
 8009322:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009326:	81a3      	strh	r3, [r4, #12]
 8009328:	2300      	movs	r3, #0
 800932a:	6063      	str	r3, [r4, #4]
 800932c:	6923      	ldr	r3, [r4, #16]
 800932e:	6023      	str	r3, [r4, #0]
 8009330:	89a3      	ldrh	r3, [r4, #12]
 8009332:	f043 0308 	orr.w	r3, r3, #8
 8009336:	81a3      	strh	r3, [r4, #12]
 8009338:	6923      	ldr	r3, [r4, #16]
 800933a:	b94b      	cbnz	r3, 8009350 <__swsetup_r+0x7c>
 800933c:	89a3      	ldrh	r3, [r4, #12]
 800933e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009342:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009346:	d003      	beq.n	8009350 <__swsetup_r+0x7c>
 8009348:	4621      	mov	r1, r4
 800934a:	4628      	mov	r0, r5
 800934c:	f000 f884 	bl	8009458 <__smakebuf_r>
 8009350:	89a0      	ldrh	r0, [r4, #12]
 8009352:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009356:	f010 0301 	ands.w	r3, r0, #1
 800935a:	d00a      	beq.n	8009372 <__swsetup_r+0x9e>
 800935c:	2300      	movs	r3, #0
 800935e:	60a3      	str	r3, [r4, #8]
 8009360:	6963      	ldr	r3, [r4, #20]
 8009362:	425b      	negs	r3, r3
 8009364:	61a3      	str	r3, [r4, #24]
 8009366:	6923      	ldr	r3, [r4, #16]
 8009368:	b943      	cbnz	r3, 800937c <__swsetup_r+0xa8>
 800936a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800936e:	d1c4      	bne.n	80092fa <__swsetup_r+0x26>
 8009370:	bd38      	pop	{r3, r4, r5, pc}
 8009372:	0781      	lsls	r1, r0, #30
 8009374:	bf58      	it	pl
 8009376:	6963      	ldrpl	r3, [r4, #20]
 8009378:	60a3      	str	r3, [r4, #8]
 800937a:	e7f4      	b.n	8009366 <__swsetup_r+0x92>
 800937c:	2000      	movs	r0, #0
 800937e:	e7f7      	b.n	8009370 <__swsetup_r+0x9c>
 8009380:	2000006c 	.word	0x2000006c

08009384 <_raise_r>:
 8009384:	291f      	cmp	r1, #31
 8009386:	b538      	push	{r3, r4, r5, lr}
 8009388:	4604      	mov	r4, r0
 800938a:	460d      	mov	r5, r1
 800938c:	d904      	bls.n	8009398 <_raise_r+0x14>
 800938e:	2316      	movs	r3, #22
 8009390:	6003      	str	r3, [r0, #0]
 8009392:	f04f 30ff 	mov.w	r0, #4294967295
 8009396:	bd38      	pop	{r3, r4, r5, pc}
 8009398:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800939a:	b112      	cbz	r2, 80093a2 <_raise_r+0x1e>
 800939c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80093a0:	b94b      	cbnz	r3, 80093b6 <_raise_r+0x32>
 80093a2:	4620      	mov	r0, r4
 80093a4:	f000 f830 	bl	8009408 <_getpid_r>
 80093a8:	462a      	mov	r2, r5
 80093aa:	4601      	mov	r1, r0
 80093ac:	4620      	mov	r0, r4
 80093ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093b2:	f000 b817 	b.w	80093e4 <_kill_r>
 80093b6:	2b01      	cmp	r3, #1
 80093b8:	d00a      	beq.n	80093d0 <_raise_r+0x4c>
 80093ba:	1c59      	adds	r1, r3, #1
 80093bc:	d103      	bne.n	80093c6 <_raise_r+0x42>
 80093be:	2316      	movs	r3, #22
 80093c0:	6003      	str	r3, [r0, #0]
 80093c2:	2001      	movs	r0, #1
 80093c4:	e7e7      	b.n	8009396 <_raise_r+0x12>
 80093c6:	2400      	movs	r4, #0
 80093c8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80093cc:	4628      	mov	r0, r5
 80093ce:	4798      	blx	r3
 80093d0:	2000      	movs	r0, #0
 80093d2:	e7e0      	b.n	8009396 <_raise_r+0x12>

080093d4 <raise>:
 80093d4:	4b02      	ldr	r3, [pc, #8]	; (80093e0 <raise+0xc>)
 80093d6:	4601      	mov	r1, r0
 80093d8:	6818      	ldr	r0, [r3, #0]
 80093da:	f7ff bfd3 	b.w	8009384 <_raise_r>
 80093de:	bf00      	nop
 80093e0:	2000006c 	.word	0x2000006c

080093e4 <_kill_r>:
 80093e4:	b538      	push	{r3, r4, r5, lr}
 80093e6:	4d07      	ldr	r5, [pc, #28]	; (8009404 <_kill_r+0x20>)
 80093e8:	2300      	movs	r3, #0
 80093ea:	4604      	mov	r4, r0
 80093ec:	4608      	mov	r0, r1
 80093ee:	4611      	mov	r1, r2
 80093f0:	602b      	str	r3, [r5, #0]
 80093f2:	f7f8 fc41 	bl	8001c78 <_kill>
 80093f6:	1c43      	adds	r3, r0, #1
 80093f8:	d102      	bne.n	8009400 <_kill_r+0x1c>
 80093fa:	682b      	ldr	r3, [r5, #0]
 80093fc:	b103      	cbz	r3, 8009400 <_kill_r+0x1c>
 80093fe:	6023      	str	r3, [r4, #0]
 8009400:	bd38      	pop	{r3, r4, r5, pc}
 8009402:	bf00      	nop
 8009404:	200044c4 	.word	0x200044c4

08009408 <_getpid_r>:
 8009408:	f7f8 bc2e 	b.w	8001c68 <_getpid>

0800940c <__swhatbuf_r>:
 800940c:	b570      	push	{r4, r5, r6, lr}
 800940e:	460c      	mov	r4, r1
 8009410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009414:	2900      	cmp	r1, #0
 8009416:	b096      	sub	sp, #88	; 0x58
 8009418:	4615      	mov	r5, r2
 800941a:	461e      	mov	r6, r3
 800941c:	da0d      	bge.n	800943a <__swhatbuf_r+0x2e>
 800941e:	89a3      	ldrh	r3, [r4, #12]
 8009420:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009424:	f04f 0100 	mov.w	r1, #0
 8009428:	bf0c      	ite	eq
 800942a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800942e:	2340      	movne	r3, #64	; 0x40
 8009430:	2000      	movs	r0, #0
 8009432:	6031      	str	r1, [r6, #0]
 8009434:	602b      	str	r3, [r5, #0]
 8009436:	b016      	add	sp, #88	; 0x58
 8009438:	bd70      	pop	{r4, r5, r6, pc}
 800943a:	466a      	mov	r2, sp
 800943c:	f000 f848 	bl	80094d0 <_fstat_r>
 8009440:	2800      	cmp	r0, #0
 8009442:	dbec      	blt.n	800941e <__swhatbuf_r+0x12>
 8009444:	9901      	ldr	r1, [sp, #4]
 8009446:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800944a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800944e:	4259      	negs	r1, r3
 8009450:	4159      	adcs	r1, r3
 8009452:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009456:	e7eb      	b.n	8009430 <__swhatbuf_r+0x24>

08009458 <__smakebuf_r>:
 8009458:	898b      	ldrh	r3, [r1, #12]
 800945a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800945c:	079d      	lsls	r5, r3, #30
 800945e:	4606      	mov	r6, r0
 8009460:	460c      	mov	r4, r1
 8009462:	d507      	bpl.n	8009474 <__smakebuf_r+0x1c>
 8009464:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009468:	6023      	str	r3, [r4, #0]
 800946a:	6123      	str	r3, [r4, #16]
 800946c:	2301      	movs	r3, #1
 800946e:	6163      	str	r3, [r4, #20]
 8009470:	b002      	add	sp, #8
 8009472:	bd70      	pop	{r4, r5, r6, pc}
 8009474:	ab01      	add	r3, sp, #4
 8009476:	466a      	mov	r2, sp
 8009478:	f7ff ffc8 	bl	800940c <__swhatbuf_r>
 800947c:	9900      	ldr	r1, [sp, #0]
 800947e:	4605      	mov	r5, r0
 8009480:	4630      	mov	r0, r6
 8009482:	f7fe fecb 	bl	800821c <_malloc_r>
 8009486:	b948      	cbnz	r0, 800949c <__smakebuf_r+0x44>
 8009488:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800948c:	059a      	lsls	r2, r3, #22
 800948e:	d4ef      	bmi.n	8009470 <__smakebuf_r+0x18>
 8009490:	f023 0303 	bic.w	r3, r3, #3
 8009494:	f043 0302 	orr.w	r3, r3, #2
 8009498:	81a3      	strh	r3, [r4, #12]
 800949a:	e7e3      	b.n	8009464 <__smakebuf_r+0xc>
 800949c:	89a3      	ldrh	r3, [r4, #12]
 800949e:	6020      	str	r0, [r4, #0]
 80094a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094a4:	81a3      	strh	r3, [r4, #12]
 80094a6:	9b00      	ldr	r3, [sp, #0]
 80094a8:	6163      	str	r3, [r4, #20]
 80094aa:	9b01      	ldr	r3, [sp, #4]
 80094ac:	6120      	str	r0, [r4, #16]
 80094ae:	b15b      	cbz	r3, 80094c8 <__smakebuf_r+0x70>
 80094b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094b4:	4630      	mov	r0, r6
 80094b6:	f000 f81d 	bl	80094f4 <_isatty_r>
 80094ba:	b128      	cbz	r0, 80094c8 <__smakebuf_r+0x70>
 80094bc:	89a3      	ldrh	r3, [r4, #12]
 80094be:	f023 0303 	bic.w	r3, r3, #3
 80094c2:	f043 0301 	orr.w	r3, r3, #1
 80094c6:	81a3      	strh	r3, [r4, #12]
 80094c8:	89a3      	ldrh	r3, [r4, #12]
 80094ca:	431d      	orrs	r5, r3
 80094cc:	81a5      	strh	r5, [r4, #12]
 80094ce:	e7cf      	b.n	8009470 <__smakebuf_r+0x18>

080094d0 <_fstat_r>:
 80094d0:	b538      	push	{r3, r4, r5, lr}
 80094d2:	4d07      	ldr	r5, [pc, #28]	; (80094f0 <_fstat_r+0x20>)
 80094d4:	2300      	movs	r3, #0
 80094d6:	4604      	mov	r4, r0
 80094d8:	4608      	mov	r0, r1
 80094da:	4611      	mov	r1, r2
 80094dc:	602b      	str	r3, [r5, #0]
 80094de:	f7f8 fc2a 	bl	8001d36 <_fstat>
 80094e2:	1c43      	adds	r3, r0, #1
 80094e4:	d102      	bne.n	80094ec <_fstat_r+0x1c>
 80094e6:	682b      	ldr	r3, [r5, #0]
 80094e8:	b103      	cbz	r3, 80094ec <_fstat_r+0x1c>
 80094ea:	6023      	str	r3, [r4, #0]
 80094ec:	bd38      	pop	{r3, r4, r5, pc}
 80094ee:	bf00      	nop
 80094f0:	200044c4 	.word	0x200044c4

080094f4 <_isatty_r>:
 80094f4:	b538      	push	{r3, r4, r5, lr}
 80094f6:	4d06      	ldr	r5, [pc, #24]	; (8009510 <_isatty_r+0x1c>)
 80094f8:	2300      	movs	r3, #0
 80094fa:	4604      	mov	r4, r0
 80094fc:	4608      	mov	r0, r1
 80094fe:	602b      	str	r3, [r5, #0]
 8009500:	f7f8 fc29 	bl	8001d56 <_isatty>
 8009504:	1c43      	adds	r3, r0, #1
 8009506:	d102      	bne.n	800950e <_isatty_r+0x1a>
 8009508:	682b      	ldr	r3, [r5, #0]
 800950a:	b103      	cbz	r3, 800950e <_isatty_r+0x1a>
 800950c:	6023      	str	r3, [r4, #0]
 800950e:	bd38      	pop	{r3, r4, r5, pc}
 8009510:	200044c4 	.word	0x200044c4

08009514 <logf>:
 8009514:	b508      	push	{r3, lr}
 8009516:	ed2d 8b02 	vpush	{d8}
 800951a:	eeb0 8a40 	vmov.f32	s16, s0
 800951e:	f000 f82d 	bl	800957c <__ieee754_logf>
 8009522:	eeb4 8a48 	vcmp.f32	s16, s16
 8009526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800952a:	d60f      	bvs.n	800954c <logf+0x38>
 800952c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009530:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009534:	dc0a      	bgt.n	800954c <logf+0x38>
 8009536:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800953a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800953e:	d108      	bne.n	8009552 <logf+0x3e>
 8009540:	f7fd ff40 	bl	80073c4 <__errno>
 8009544:	2322      	movs	r3, #34	; 0x22
 8009546:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8009568 <logf+0x54>
 800954a:	6003      	str	r3, [r0, #0]
 800954c:	ecbd 8b02 	vpop	{d8}
 8009550:	bd08      	pop	{r3, pc}
 8009552:	f7fd ff37 	bl	80073c4 <__errno>
 8009556:	ecbd 8b02 	vpop	{d8}
 800955a:	2321      	movs	r3, #33	; 0x21
 800955c:	6003      	str	r3, [r0, #0]
 800955e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009562:	4802      	ldr	r0, [pc, #8]	; (800956c <logf+0x58>)
 8009564:	f000 b804 	b.w	8009570 <nanf>
 8009568:	ff800000 	.word	0xff800000
 800956c:	08009b0a 	.word	0x08009b0a

08009570 <nanf>:
 8009570:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009578 <nanf+0x8>
 8009574:	4770      	bx	lr
 8009576:	bf00      	nop
 8009578:	7fc00000 	.word	0x7fc00000

0800957c <__ieee754_logf>:
 800957c:	ee10 3a10 	vmov	r3, s0
 8009580:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8009584:	d106      	bne.n	8009594 <__ieee754_logf+0x18>
 8009586:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8009720 <__ieee754_logf+0x1a4>
 800958a:	eddf 7a66 	vldr	s15, [pc, #408]	; 8009724 <__ieee754_logf+0x1a8>
 800958e:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8009592:	4770      	bx	lr
 8009594:	2b00      	cmp	r3, #0
 8009596:	da02      	bge.n	800959e <__ieee754_logf+0x22>
 8009598:	ee30 7a40 	vsub.f32	s14, s0, s0
 800959c:	e7f5      	b.n	800958a <__ieee754_logf+0xe>
 800959e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80095a2:	db02      	blt.n	80095aa <__ieee754_logf+0x2e>
 80095a4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80095a8:	4770      	bx	lr
 80095aa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80095ae:	bfb8      	it	lt
 80095b0:	eddf 7a5d 	vldrlt	s15, [pc, #372]	; 8009728 <__ieee754_logf+0x1ac>
 80095b4:	485d      	ldr	r0, [pc, #372]	; (800972c <__ieee754_logf+0x1b0>)
 80095b6:	bfbe      	ittt	lt
 80095b8:	ee60 7a27 	vmullt.f32	s15, s0, s15
 80095bc:	f06f 0118 	mvnlt.w	r1, #24
 80095c0:	ee17 3a90 	vmovlt	r3, s15
 80095c4:	ea4f 52e3 	mov.w	r2, r3, asr #23
 80095c8:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80095cc:	4418      	add	r0, r3
 80095ce:	bfa8      	it	ge
 80095d0:	2100      	movge	r1, #0
 80095d2:	3a7f      	subs	r2, #127	; 0x7f
 80095d4:	440a      	add	r2, r1
 80095d6:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 80095da:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 80095de:	4319      	orrs	r1, r3
 80095e0:	ee00 1a10 	vmov	s0, r1
 80095e4:	4952      	ldr	r1, [pc, #328]	; (8009730 <__ieee754_logf+0x1b4>)
 80095e6:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 80095ea:	f103 000f 	add.w	r0, r3, #15
 80095ee:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80095f2:	4001      	ands	r1, r0
 80095f4:	ee30 0a67 	vsub.f32	s0, s0, s15
 80095f8:	bb89      	cbnz	r1, 800965e <__ieee754_logf+0xe2>
 80095fa:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80095fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009602:	d10f      	bne.n	8009624 <__ieee754_logf+0xa8>
 8009604:	2a00      	cmp	r2, #0
 8009606:	f000 8087 	beq.w	8009718 <__ieee754_logf+0x19c>
 800960a:	ee07 2a90 	vmov	s15, r2
 800960e:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8009734 <__ieee754_logf+0x1b8>
 8009612:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8009738 <__ieee754_logf+0x1bc>
 8009616:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800961a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800961e:	eea7 0a87 	vfma.f32	s0, s15, s14
 8009622:	4770      	bx	lr
 8009624:	eddf 6a45 	vldr	s13, [pc, #276]	; 800973c <__ieee754_logf+0x1c0>
 8009628:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800962c:	eee0 7a66 	vfms.f32	s15, s0, s13
 8009630:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009634:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009638:	b912      	cbnz	r2, 8009640 <__ieee754_logf+0xc4>
 800963a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800963e:	4770      	bx	lr
 8009640:	ee07 2a90 	vmov	s15, r2
 8009644:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8009734 <__ieee754_logf+0x1b8>
 8009648:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800964c:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8009650:	ee37 0a40 	vsub.f32	s0, s14, s0
 8009654:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8009738 <__ieee754_logf+0x1bc>
 8009658:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800965c:	4770      	bx	lr
 800965e:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8009662:	ee70 7a27 	vadd.f32	s15, s0, s15
 8009666:	eddf 5a36 	vldr	s11, [pc, #216]	; 8009740 <__ieee754_logf+0x1c4>
 800966a:	eddf 4a36 	vldr	s9, [pc, #216]	; 8009744 <__ieee754_logf+0x1c8>
 800966e:	4936      	ldr	r1, [pc, #216]	; (8009748 <__ieee754_logf+0x1cc>)
 8009670:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8009674:	4419      	add	r1, r3
 8009676:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 800967a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800967e:	430b      	orrs	r3, r1
 8009680:	2b00      	cmp	r3, #0
 8009682:	ee07 2a90 	vmov	s15, r2
 8009686:	ee26 5a06 	vmul.f32	s10, s12, s12
 800968a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800968e:	ee25 7a05 	vmul.f32	s14, s10, s10
 8009692:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800974c <__ieee754_logf+0x1d0>
 8009696:	eee7 7a25 	vfma.f32	s15, s14, s11
 800969a:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8009750 <__ieee754_logf+0x1d4>
 800969e:	eee7 5a87 	vfma.f32	s11, s15, s14
 80096a2:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8009754 <__ieee754_logf+0x1d8>
 80096a6:	eee7 7a24 	vfma.f32	s15, s14, s9
 80096aa:	eddf 4a2b 	vldr	s9, [pc, #172]	; 8009758 <__ieee754_logf+0x1dc>
 80096ae:	eee7 4a87 	vfma.f32	s9, s15, s14
 80096b2:	eddf 7a2a 	vldr	s15, [pc, #168]	; 800975c <__ieee754_logf+0x1e0>
 80096b6:	eee4 7a87 	vfma.f32	s15, s9, s14
 80096ba:	ee67 7a85 	vmul.f32	s15, s15, s10
 80096be:	eee5 7a87 	vfma.f32	s15, s11, s14
 80096c2:	dd1a      	ble.n	80096fa <__ieee754_logf+0x17e>
 80096c4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80096c8:	ee20 7a07 	vmul.f32	s14, s0, s14
 80096cc:	ee27 7a00 	vmul.f32	s14, s14, s0
 80096d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80096d4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80096d8:	b912      	cbnz	r2, 80096e0 <__ieee754_logf+0x164>
 80096da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80096de:	e7ac      	b.n	800963a <__ieee754_logf+0xbe>
 80096e0:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8009734 <__ieee754_logf+0x1b8>
 80096e4:	eee6 7a86 	vfma.f32	s15, s13, s12
 80096e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80096ec:	ee37 0a40 	vsub.f32	s0, s14, s0
 80096f0:	eddf 7a11 	vldr	s15, [pc, #68]	; 8009738 <__ieee754_logf+0x1bc>
 80096f4:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 80096f8:	4770      	bx	lr
 80096fa:	ee70 7a67 	vsub.f32	s15, s0, s15
 80096fe:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009702:	b912      	cbnz	r2, 800970a <__ieee754_logf+0x18e>
 8009704:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009708:	4770      	bx	lr
 800970a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8009734 <__ieee754_logf+0x1b8>
 800970e:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8009712:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009716:	e7eb      	b.n	80096f0 <__ieee754_logf+0x174>
 8009718:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8009724 <__ieee754_logf+0x1a8>
 800971c:	4770      	bx	lr
 800971e:	bf00      	nop
 8009720:	cc000000 	.word	0xcc000000
 8009724:	00000000 	.word	0x00000000
 8009728:	4c000000 	.word	0x4c000000
 800972c:	004afb20 	.word	0x004afb20
 8009730:	007ffff0 	.word	0x007ffff0
 8009734:	3717f7d1 	.word	0x3717f7d1
 8009738:	3f317180 	.word	0x3f317180
 800973c:	3eaaaaab 	.word	0x3eaaaaab
 8009740:	3e1cd04f 	.word	0x3e1cd04f
 8009744:	3e178897 	.word	0x3e178897
 8009748:	ffcf5c30 	.word	0xffcf5c30
 800974c:	3e638e29 	.word	0x3e638e29
 8009750:	3ecccccd 	.word	0x3ecccccd
 8009754:	3e3a3325 	.word	0x3e3a3325
 8009758:	3e924925 	.word	0x3e924925
 800975c:	3f2aaaab 	.word	0x3f2aaaab

08009760 <_init>:
 8009760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009762:	bf00      	nop
 8009764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009766:	bc08      	pop	{r3}
 8009768:	469e      	mov	lr, r3
 800976a:	4770      	bx	lr

0800976c <_fini>:
 800976c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800976e:	bf00      	nop
 8009770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009772:	bc08      	pop	{r3}
 8009774:	469e      	mov	lr, r3
 8009776:	4770      	bx	lr
