# cmsc132-exer3
## Names
- AQUINO, Kyle Edward P.
- ESTARES, Jezreel Mae T.
- ST-7L

## Works
AQUINO
- VHD implementation of XOR, NOT, subtraction in 2's complement, increment, and MUX
- All of the test benches

ESTARES
- VHD implementation of AND, OR, addition and subtraction in 1's complement
- All component diagrams, circuit diagram

## Reference
CMSC 132 - Combinatorial Circuits
CMSC 132 - intro_to_vhdl_2
CMSC 130 - Building Blocks