{
  "Top": "stream2mem",
  "RtlTop": "stream2mem",
  "RtlPrefix": "",
  "RtlSubPrefix": "stream2mem_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "vstream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "vstream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "pMemPort": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pMemPort_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pMemPort_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "baseAddr": {
      "index": "4",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "baseAddr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "indexw": {
      "index": "5",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "indexw",
          "name": "indexw",
          "usage": "data",
          "direction": "out"
        }]
    },
    "indexr": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "indexr",
          "name": "indexr",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top stream2mem -name stream2mem"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "stream2mem"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2084407 ~ 8860335",
    "Latency": "2084406"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "stream2mem",
    "Version": "1.0",
    "DisplayName": "Stream2mem",
    "Revision": "2113376023",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_stream2mem_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/source\/stream2mem.cpp"],
    "Vhdl": [
      "impl\/vhdl\/stream2mem_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat.vhd",
      "impl\/vhdl\/stream2mem_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt.vhd",
      "impl\/vhdl\/stream2mem_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt.vhd",
      "impl\/vhdl\/stream2mem_AXIvideo2xfMat_24_16_1080_1920_1_2_s.vhd",
      "impl\/vhdl\/stream2mem_control_s_axi.vhd",
      "impl\/vhdl\/stream2mem_dataflow_in_loop_VITIS_LOOP_25_1_1.vhd",
      "impl\/vhdl\/stream2mem_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4.vhd",
      "impl\/vhdl\/stream2mem_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13.vhd",
      "impl\/vhdl\/stream2mem_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/stream2mem_entry_proc.vhd",
      "impl\/vhdl\/stream2mem_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/stream2mem_fifo_w8_d2_S_x.vhd",
      "impl\/vhdl\/stream2mem_fifo_w8_d480_A.vhd",
      "impl\/vhdl\/stream2mem_fifo_w11_d2_S.vhd",
      "impl\/vhdl\/stream2mem_fifo_w24_d2_S.vhd",
      "impl\/vhdl\/stream2mem_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/stream2mem_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/stream2mem_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/stream2mem_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/stream2mem_gmem_m_axi.vhd",
      "impl\/vhdl\/stream2mem_mat2mem_1080_1920_s.vhd",
      "impl\/vhdl\/stream2mem_mul_31s_11ns_32_1_1.vhd",
      "impl\/vhdl\/stream2mem_regslice_both.vhd",
      "impl\/vhdl\/stream2mem_writemem5.vhd",
      "impl\/vhdl\/stream2mem_writemem5_Pipeline_1.vhd",
      "impl\/vhdl\/stream2mem.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/stream2mem_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat.v",
      "impl\/verilog\/stream2mem_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt.v",
      "impl\/verilog\/stream2mem_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt.v",
      "impl\/verilog\/stream2mem_AXIvideo2xfMat_24_16_1080_1920_1_2_s.v",
      "impl\/verilog\/stream2mem_control_s_axi.v",
      "impl\/verilog\/stream2mem_dataflow_in_loop_VITIS_LOOP_25_1_1.v",
      "impl\/verilog\/stream2mem_dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4.v",
      "impl\/verilog\/stream2mem_dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13.v",
      "impl\/verilog\/stream2mem_dataflow_parent_loop_proc.v",
      "impl\/verilog\/stream2mem_entry_proc.v",
      "impl\/verilog\/stream2mem_fifo_w8_d2_S.v",
      "impl\/verilog\/stream2mem_fifo_w8_d2_S_x.v",
      "impl\/verilog\/stream2mem_fifo_w8_d480_A.v",
      "impl\/verilog\/stream2mem_fifo_w11_d2_S.v",
      "impl\/verilog\/stream2mem_fifo_w24_d2_S.v",
      "impl\/verilog\/stream2mem_fifo_w32_d2_S.v",
      "impl\/verilog\/stream2mem_fifo_w64_d3_S.v",
      "impl\/verilog\/stream2mem_flow_control_loop_pipe.v",
      "impl\/verilog\/stream2mem_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/stream2mem_gmem_m_axi.v",
      "impl\/verilog\/stream2mem_hls_deadlock_detection_unit.v",
      "impl\/verilog\/stream2mem_hls_deadlock_detector.vh",
      "impl\/verilog\/stream2mem_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/stream2mem_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/stream2mem_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/stream2mem_hls_deadlock_report_unit.vh",
      "impl\/verilog\/stream2mem_mat2mem_1080_1920_s.v",
      "impl\/verilog\/stream2mem_mul_31s_11ns_32_1_1.v",
      "impl\/verilog\/stream2mem_regslice_both.v",
      "impl\/verilog\/stream2mem_writemem5.v",
      "impl\/verilog\/stream2mem_writemem5_Pipeline_1.v",
      "impl\/verilog\/stream2mem.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/stream2mem_v1_0\/data\/stream2mem.mdd",
      "impl\/misc\/drivers\/stream2mem_v1_0\/data\/stream2mem.tcl",
      "impl\/misc\/drivers\/stream2mem_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/stream2mem_v1_0\/src\/xstream2mem.c",
      "impl\/misc\/drivers\/stream2mem_v1_0\/src\/xstream2mem.h",
      "impl\/misc\/drivers\/stream2mem_v1_0\/src\/xstream2mem_hw.h",
      "impl\/misc\/drivers\/stream2mem_v1_0\/src\/xstream2mem_linux.c",
      "impl\/misc\/drivers\/stream2mem_v1_0\/src\/xstream2mem_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/stream2mem.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {"baseAddr": {
          "offset": "48",
          "range": "16"
        }},
      "registers": [
        {
          "offset": "0x10",
          "name": "pMemPort_1",
          "access": "W",
          "description": "Data signal of pMemPort",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pMemPort",
              "access": "W",
              "description": "Bit 31 to 0 of pMemPort"
            }]
        },
        {
          "offset": "0x14",
          "name": "pMemPort_2",
          "access": "W",
          "description": "Data signal of pMemPort",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pMemPort",
              "access": "W",
              "description": "Bit 63 to 32 of pMemPort"
            }]
        },
        {
          "offset": "0x1c",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x24",
          "name": "cols",
          "access": "W",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "description": "Bit 31 to 0 of cols"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "pMemPort"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "cols"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "baseAddr"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem:vstream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "pMemPort"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "pMemPort"
        }
      ]
    },
    "vstream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "24",
      "portPrefix": "vstream_",
      "ports": [
        "vstream_TDATA",
        "vstream_TDEST",
        "vstream_TID",
        "vstream_TKEEP",
        "vstream_TLAST",
        "vstream_TREADY",
        "vstream_TSTRB",
        "vstream_TUSER",
        "vstream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "vstream"
        }]
    },
    "indexw": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"indexw": "DATA"},
      "ports": ["indexw"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "indexw"
        }]
    },
    "indexr": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"indexr": "DATA"},
      "ports": ["indexr"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "indexr"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "vstream_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "vstream_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "vstream_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "vstream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "vstream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "vstream_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "vstream_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "vstream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "vstream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "indexw": {
      "dir": "out",
      "width": "32"
    },
    "indexr": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "stream2mem",
      "Instances": [
        {
          "ModuleName": "AXIvideo2xfMat_24_16_1080_1920_1_2_s",
          "InstanceName": "AXIvideo2xfMat_24_16_1080_1920_1_2_U0",
          "Instances": [
            {
              "ModuleName": "AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt",
              "InstanceName": "grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt_fu_148"
            },
            {
              "ModuleName": "AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat",
              "InstanceName": "grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat_fu_168"
            },
            {
              "ModuleName": "AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt",
              "InstanceName": "grp_AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt_fu_195"
            }
          ]
        },
        {
          "ModuleName": "mat2mem_1080_1920_s",
          "InstanceName": "mat2mem_1080_1920_U0",
          "Instances": [{
              "ModuleName": "dataflow_parent_loop_proc",
              "InstanceName": "grp_dataflow_parent_loop_proc_fu_105",
              "Instances": [{
                  "ModuleName": "dataflow_in_loop_VITIS_LOOP_25_1_1",
                  "InstanceName": "dataflow_in_loop_VITIS_LOOP_25_1_1_U0",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc",
                      "InstanceName": "entry_proc_U0"
                    },
                    {
                      "ModuleName": "dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13",
                      "InstanceName": "dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13_U0"
                    },
                    {
                      "ModuleName": "dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4",
                      "InstanceName": "dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0"
                    },
                    {
                      "ModuleName": "writemem5",
                      "InstanceName": "writemem5_U0",
                      "Instances": [{
                          "ModuleName": "writemem5_Pipeline_1",
                          "InstanceName": "grp_writemem5_Pipeline_1_fu_95"
                        }]
                    }
                  ]
                }]
            }]
        }
      ]
    },
    "Info": {
      "AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AXIvideo2xfMat_24_16_1080_1920_1_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "writemem5_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "writemem5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_25_1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mat2mem_1080_1920_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stream2mem": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineIIMin": "2",
          "PipelineIIMax": "3",
          "PipelineII": "2 ~ 3",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.596"
        },
        "Loops": [{
            "Name": "loop_start_hunt",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1",
            "Latency": "0 ~ 1",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "4",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "41",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat": {
        "Latency": {
          "LatencyBest": "1922",
          "LatencyAvg": "1922",
          "LatencyWorst": "1922",
          "PipelineII": "1922",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.196"
        },
        "Loops": [{
            "Name": "loop_col_zxi2mat",
            "TripCount": "1920",
            "Latency": "1920",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "41",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "135",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineIIMin": "2",
          "PipelineIIMax": "3",
          "PipelineII": "2 ~ 3",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.596"
        },
        "Loops": [{
            "Name": "loop_last_hunt",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1",
            "Latency": "0 ~ 1",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "4",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "50",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AXIvideo2xfMat_24_16_1080_1920_1_2_s": {
        "Latency": {
          "LatencyBest": "2084406",
          "LatencyAvg": "2085487",
          "LatencyWorst": "2085487",
          "PipelineIIMin": "2084406",
          "PipelineIIMax": "2085487",
          "PipelineII": "2084406 ~ 2085487",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.877"
        },
        "Loops": [{
            "Name": "loop_row_axi2mat",
            "TripCount": "1080",
            "LatencyMin": "2084400",
            "LatencyMax": "2085480",
            "Latency": "2084400 ~ 2085480",
            "PipelineII": "",
            "PipelineDepthMin": "1930",
            "PipelineDepthMax": "1931",
            "PipelineDepth": "1930 ~ 1931"
          }],
        "Area": {
          "FF": "101",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "374",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.401"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "19",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "2894",
          "LatencyWorst": "5762",
          "PipelineIIMin": "38",
          "PipelineIIMax": "5762",
          "PipelineII": "38 ~ 5762",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.815"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_2",
            "TripCount": "",
            "LatencyMin": "36",
            "LatencyMax": "5760",
            "Latency": "36 ~ 5760",
            "PipelineII": "12",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "64",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "192",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.065"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "67",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "311",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "writemem5_Pipeline_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "",
          "LatencyWorst": "8194",
          "PipelineIIMin": "6",
          "PipelineIIMax": "8194",
          "PipelineII": "6 ~ 8194",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "8192",
            "Latency": "4 ~ 8192",
            "PipelineII": "4",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "52",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "121",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "writemem5": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "8203",
          "PipelineIIMin": "2",
          "PipelineIIMax": "8203",
          "PipelineII": "2 ~ 8203",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "224",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "495",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_25_1_1": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "",
          "LatencyWorst": "8213",
          "PipelineIIMin": "39",
          "PipelineIIMax": "8204",
          "PipelineII": "39 ~ 8204",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "819",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1338",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc": {
        "Latency": {
          "LatencyBest": "470",
          "LatencyAvg": "",
          "LatencyWorst": "8860332",
          "PipelineIIMin": "470",
          "PipelineIIMax": "8860332",
          "PipelineII": "470 ~ 8860332",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1",
            "TripCount": "",
            "LatencyMin": "469",
            "LatencyMax": "8860331",
            "Latency": "469 ~ 8860331",
            "PipelineII": "",
            "PipelineDepthMin": "469",
            "PipelineDepthMax": "8860331",
            "PipelineDepth": "469 ~ 8860331"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1000",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1401",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mat2mem_1080_1920_s": {
        "Latency": {
          "LatencyBest": "472",
          "LatencyAvg": "",
          "LatencyWorst": "8860334",
          "PipelineIIMin": "472",
          "PipelineIIMax": "8860334",
          "PipelineII": "472 ~ 8860334",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1090",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1653",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stream2mem": {
        "Latency": {
          "LatencyBest": "2084406",
          "LatencyAvg": "",
          "LatencyWorst": "8860336",
          "PipelineIIMin": "2084407",
          "PipelineIIMax": "8860335",
          "PipelineII": "2084407 ~ 8860335",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "2574",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "3333",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-01-09 15:43:09 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
