<root><simulation><result_generated_time />2023-05-17 18:51:14<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 3, 'IX': 3, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55296<total_data_size_element />{'W': 6144, 'I': 2304, 'O': 216}<total_data_reuse />{'W': 9, 'I': 24.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [192, 1, 1], 'I': [24, 1, 1], 'O': [72, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 3)]], [[('K', 24)], [('C', 8)]], [], []]<I />[[[('K', 24)], []], [[], [('C', 8), ('OY', 3)]], [], []]<O />[[[], [('C', 8)]], [[('K', 24)], [('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('OX', 3)], [('C', 2), ('C', 8)], []]<I />[[('C', 2), ('OX', 3), ('C', 2)], [('C', 8)], []]<O />[[('C', 2)], [('OX', 3), ('C', 2), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [3.0, 3, 1, 1], 'I': [24.0, 1.0, 1.0, 1.0], 'O': [8.0, 2, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 49152, 49152], 'I': [96, 18432, 18432], 'O': [8, 1728, 1728], 'O_partial': [8, 1728, 0], 'O_final': [0, 0, 1728]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.19, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.0, 0.0], 'I': [0.19, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<effective_mem_size_bit />{'W': [16, 24576, 49152], 'I': [48, 2304, 18432], 'O': [8, 1728, 1728], 'O_partial': [8, 1728, 0], 'O_final': [0, 0, 1728]}<total_unit_count />{'W': [576, 192, 1, 1], 'I': [576, 24, 1, 1], 'O': [576, 72, 1, 1]}<unique_unit_count />{'W': [192, 192, 1, 1], 'I': [24, 24, 1, 1], 'O': [72, 72, 1, 1]}<duplicate_unit_count />{'W': [3.0, 1.0, 1.0, 1.0], 'I': [24.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[18432, 6144], [6144, 6144], [6144, 0]]<I />[[2304, 2304], [2304, 2304], [2304, 0]]<O />[[(6696, 6912), (3456, 3240)], [(3240, 3456), (216, 0)], [(0, 216), (0, 0)]]<O_partial />[[(6696, 6912), (3456, 3240)], [(3240, 3456), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (216, 0)], [(0, 216), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2304, 768], [96, 96], [24, 0]]<I />[[288, 288], [36, 36], [9, 0]]<O />[[(837, 864), (432, 405)], [(51, 54), (3, 0)], [(0, 1), (0, 0)]]<O_partial />[([837, 864], [432, 405]), ([51, 54], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [3, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />55296<idle />43008</mac_count></basic_info><energy><total_energy />123111.5<mem_energy_breakdown><W />[1.1, 19.0, 32.0]<I />[0.2, 7.1, 12.0]<O />[0.9, 10.7, 1.1]</mem_energy_breakdown><MAC_energy><active_MAC />120877.1<idle_MAC />2150.4<total />123027.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1782<utilization_without_data_loading />0.3253<utilization_spatial />0.5625<utilization_temporal_with_data_loading />0.3168<mac_utilize_temporal_without_data_loading />0.5783</mac_array_utilization><latency><latency_cycle_with_data_loading />303<latency_cycle_without_data_loading />166<ideal_computing_cycle />96<data_loading><load_cycle_total />137<load_cycle_individual />{'W': [6, 96, 0], 'I': [5, 36, 0]}<load_cycle_combined />{'W': 96, 'I': 36}</data_loading><mem_stalling><mem_stall_cycle_total />70<mem_stall_cycle_individual />{'W': [[-95], [-90, 0], [-96, -96]], 'I': [[-95], [-70, -56], [-96, -96]], 'O': [[-96], [-96, -48], [-93, -95]]}<mem_stall_cycle_shared />{'W': [[-95], [-90, 70], [0, 0]], 'I': [[-95], [-70, 70], [0, 0]], 'O': [[-96], [-96, -48], [-93, -95]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 49152, 49152], 'I': [96, 18432, 18432], 'O': [8, 1728, 1728], 'O_partial': [8, 1728, 0], 'O_final': [0, 0, 1728]}<data_size_each_level_total />{'W': [3072, 49152, 49152], 'I': [2304, 18432, 18432], 'O': [576, 1728, 1728]}<loop_cycles_each_level />{'W': [6, 96, 96], 'I': [12, 96, 96], 'O': [2, 96, 96]}<top_ir_loop_size />{'W': [3, 1, 1], 'I': [1, 1, 1], 'O': [2, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.7], [512.0, 512.0], [512.0, 512.0]], 'I': [[8.0, 8.0], [192.0, 192.0], [192.0, 192.0]], 'O': [[8.0, 4.0], [288.0, 18.0], [18.0, 18.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1536.0, 512.0], [512.0, 512.0]], 'I': [[8.0, 8.0], [192.0, 192.0], [192.0, 192.0]], 'O': [[8.0, 8.0], [576.0, 288.0], [288.0, 18.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [512.0, 512.0], [512.0, 0]], 'I': [[8.0, 8.0], [192.0, 192.0], [192.0, 0]], 'O': [[8.0, 4.0], [288.0, 18.0], [18.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [1010.0, 992.0], [704.0, 18.0]], 'I': [[8.0, 8.0], [1010.0, 992.0], [704.0, 18.0]], 'O': [[8.0, 4.0], [1010.0, 992.0], [704.0, 18.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 96], [6, 6, 16], [96, 96, 1]], 'I': [[1, 1, 96], [12, 12, 8], [96, 96, 1]], 'O': [[1, 1, 96], [2, 2, 48], [96, 96, 1]]}<trans_time_real />{'W': [[0, 1, 96], [[0, 6, 16], [6, 6, 16]], [[96, 96, 1], [24, 96, 1]]], 'I': [[0, 1, 96], [[2, 12, 8], [4, 12, 8]], [[36, 96, 1], [9, 96, 1]]], 'O': [[0, 1, 96], [[0, 2, 48], [1, 2, 48]], [[3, 96, 1], [1, 96, 1]]]}<single_stall_cycle />{'W': [[-1], [-6, 0], [0, -72]], 'I': [[-1], [-10, -8], [-60, -87]], 'O': [[-1], [-2, -1], [-93, -95]]}<single_stall_count />{'W': [95, 15, 0], 'I': [95, 7, 0], 'O': [96, 48, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3, 0]}, 1: {'W': [90, 0], 'I': [28, 0], 'O': [48, 3]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-96, -96], [-93, -96]], 1: [[70, -96], [-48, -93]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>