

================================================================
== Vitis HLS Report for 'matprod_Pipeline_VITIS_LOOP_28_5'
================================================================
* Date:           Tue Apr  2 20:24:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.584 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_5  |        ?|        ?|         8|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    158|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     355|    354|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     80|    -|
|Register         |        -|    -|     243|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     598|    624|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U9  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  219|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U10  |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|  135|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  355|  354|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_126_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln29_1_fu_154_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln29_2_fu_149_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln29_fu_139_p2     |         +|   0|  0|  17|          10|          10|
    |icmp_ln28_fu_121_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln30_fu_164_p2    |      icmp|   0|  0|  17|          31|           1|
    |select_ln30_fu_185_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 158|         126|          98|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  17|          4|    1|          4|
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_regc_load  |   9|          2|   32|         64|
    |k_fu_42                     |   9|          2|   31|         62|
    |phi_mul_fu_38               |   9|          2|   10|         20|
    |regc_o                      |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  80|         18|  109|        220|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln28_reg_231                 |   1|   0|    1|          0|
    |icmp_ln30_reg_245                 |   1|   0|    1|          0|
    |k_fu_42                           |  31|   0|   31|          0|
    |m1_buffer_load_reg_250            |  32|   0|   32|          0|
    |m2_buffer_load_reg_255            |  32|   0|   32|          0|
    |mul_reg_260                       |  32|   0|   32|          0|
    |mul_reg_260_pp0_iter2_reg         |  32|   0|   32|          0|
    |phi_mul_fu_38                     |  10|   0|   10|          0|
    |icmp_ln30_reg_245                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 243|  32|  180|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_28_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_28_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_28_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_28_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_28_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_28_5|  return value|
|N2                  |   in|   32|     ap_none|                                N2|        scalar|
|mul_ln26_1          |   in|   10|     ap_none|                        mul_ln26_1|        scalar|
|m1_buffer_address0  |  out|   10|   ap_memory|                         m1_buffer|         array|
|m1_buffer_ce0       |  out|    1|   ap_memory|                         m1_buffer|         array|
|m1_buffer_q0        |   in|   32|   ap_memory|                         m1_buffer|         array|
|trunc_ln2           |   in|   10|     ap_none|                         trunc_ln2|        scalar|
|trunc_ln3           |   in|   10|     ap_none|                         trunc_ln3|        scalar|
|m2_buffer_address0  |  out|   10|   ap_memory|                         m2_buffer|         array|
|m2_buffer_ce0       |  out|    1|   ap_memory|                         m2_buffer|         array|
|m2_buffer_q0        |   in|   32|   ap_memory|                         m2_buffer|         array|
|regc_i              |   in|   32|     ap_ovld|                              regc|       pointer|
|regc_o              |  out|   32|     ap_ovld|                              regc|       pointer|
|regc_o_ap_vld       |  out|    1|     ap_ovld|                              regc|       pointer|
+--------------------+-----+-----+------------+----------------------------------+--------------+

