
led.elf:     file format elf32-littlearm


Disassembly of section .text:

40001000 <_start>:
40001000:	e1a00000 	nop			; (mov r0, r0)
40001004:	e59f0048 	ldr	r0, [pc, #72]	; 40001054 <delay2+0xc>
40001008:	e5901000 	ldr	r1, [r0]
4000100c:	e3c1180f 	bic	r1, r1, #983040	; 0xf0000
40001010:	e3811801 	orr	r1, r1, #65536	; 0x10000
40001014:	e5801000 	str	r1, [r0]

40001018 <loop>:
40001018:	e59f0038 	ldr	r0, [pc, #56]	; 40001058 <delay2+0x10>
4000101c:	e5901000 	ldr	r1, [r0]
40001020:	e3811010 	orr	r1, r1, #16
40001024:	e5801000 	str	r1, [r0]
40001028:	e3e0520f 	mvn	r5, #-268435456	; 0xf0000000

4000102c <delay1>:
4000102c:	e2555001 	subs	r5, r5, #1
40001030:	1afffffd 	bne	4000102c <delay1>
40001034:	e59f001c 	ldr	r0, [pc, #28]	; 40001058 <delay2+0x10>
40001038:	e5901000 	ldr	r1, [r0]
4000103c:	e3c11010 	bic	r1, r1, #16
40001040:	e5801000 	str	r1, [r0]
40001044:	e3e0520f 	mvn	r5, #-268435456	; 0xf0000000

40001048 <delay2>:
40001048:	e2555001 	subs	r5, r5, #1
4000104c:	1afffffd 	bne	40001048 <delay2>
40001050:	eafffff0 	b	40001018 <loop>
40001054:	114001e0 	smlalttne	r0, r0, r0, r1	; <UNPREDICTABLE>
40001058:	114001e4 	smlalttne	r0, r0, r4, r1	; <UNPREDICTABLE>

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	40001000 	andmi	r1, r0, r0
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000043 	andeq	r0, r0, r3, asr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	40001000 	andmi	r1, r0, r0
  14:	4000105c 	andmi	r1, r0, ip, asr r0
  18:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  1c:	3a460073 	bcc	11801f0 <_stack+0x11001f0>
  20:	5f796d5c 	svcpl	0x00796d5c
  24:	696c6365 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sp, lr}^
  28:	5f657370 	svcpl	0x00657370
  2c:	6a6f7270 	bvs	1bdc9f4 <_stack+0x1b5c9f4>
  30:	5c746365 	ldclpl	3, cr6, [r4], #-404	; 0xfffffe6c
  34:	3364656c 	cmncc	r4, #452984832	; 0x1b000000
  38:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
  3c:	20534120 	subscs	r4, r3, r0, lsr #2
  40:	31322e32 	teqcc	r2, r2, lsr lr
  44:	Address 0x00000044 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_stack+0x180c14>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000045 	andeq	r0, r0, r5, asr #32
   4:	001c0002 	andseq	r0, ip, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
  20:	00000073 	andeq	r0, r0, r3, ror r0
  24:	05000000 	streq	r0, [r0]
  28:	00100002 	andseq	r0, r0, r2
  2c:	010d0340 	tsteq	sp, r0, asr #6
  30:	2f2f2f31 	svccs	0x002f2f31
  34:	2f2f322f 	svccs	0x002f322f
  38:	2f30312f 	svccs	0x0030312f
  3c:	2f2f2f31 	svccs	0x002f2f31
  40:	302f3031 	eorcc	r3, pc, r1, lsr r0	; <UNPREDICTABLE>
  44:	01000602 	tsteq	r0, r2, lsl #12
  48:	Address 0x00000048 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <_stack-0x80000>:
   0:	00001541 	andeq	r1, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000000b 	andeq	r0, r0, fp
  10:	01080106 	tsteq	r8, r6, lsl #2
  14:	Address 0x00000014 is out of bounds.

