;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.12, builtAtString: 2017-03-24 17:25:51.022, builtAtMillis: 1490376351022
circuit ByPassBridge : 
  module ByPassBridge : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip IR : UInt<32>, rs1_bypass_mux_sel : UInt<1>, rs2_bypass_mux_sel : UInt<1>}
    
    io is invalid
    io is invalid
    reg IR_old : UInt, clock @[ByPassBridge.scala 13:25]
    IR_old <= io.IR @[ByPassBridge.scala 13:25]
    node _T_9 = bits(IR_old, 6, 2) @[ByPassBridge.scala 15:22]
    node _T_11 = eq(_T_9, UInt<5>("h08")) @[ByPassBridge.scala 15:28]
    node _T_12 = bits(IR_old, 6, 2) @[ByPassBridge.scala 15:53]
    node _T_14 = eq(_T_12, UInt<5>("h018")) @[ByPassBridge.scala 15:59]
    node _T_15 = or(_T_11, _T_14) @[ByPassBridge.scala 15:43]
    when _T_15 : @[ByPassBridge.scala 15:75]
      skip @[ByPassBridge.scala 15:75]
    node _T_17 = eq(_T_15, UInt<1>("h00")) @[ByPassBridge.scala 15:75]
    when _T_17 : @[ByPassBridge.scala 17:22]
      node _T_18 = bits(io.IR, 6, 2) @[ByPassBridge.scala 19:29]
      node _T_20 = eq(_T_18, UInt<5>("h019")) @[ByPassBridge.scala 19:35]
      node _T_21 = bits(io.IR, 2, 2) @[ByPassBridge.scala 19:60]
      node _T_23 = eq(_T_21, UInt<1>("h00")) @[ByPassBridge.scala 19:66]
      node _T_24 = or(_T_20, _T_23) @[ByPassBridge.scala 19:51]
      when _T_24 : @[ByPassBridge.scala 19:82]
        node _T_25 = bits(IR_old, 11, 7) @[ByPassBridge.scala 20:37]
        node _T_26 = bits(io.IR, 19, 15) @[ByPassBridge.scala 20:53]
        node _T_27 = eq(_T_25, _T_26) @[ByPassBridge.scala 20:44]
        when _T_27 : @[ByPassBridge.scala 20:61]
          io.rs1_bypass_mux_sel <= UInt<1>("h01") @[ByPassBridge.scala 21:55]
          skip @[ByPassBridge.scala 20:61]
        node _T_30 = eq(_T_27, UInt<1>("h00")) @[ByPassBridge.scala 20:61]
        when _T_30 : @[ByPassBridge.scala 22:37]
          io.rs1_bypass_mux_sel <= UInt<1>("h00") @[ByPassBridge.scala 23:55]
          skip @[ByPassBridge.scala 22:37]
        skip @[ByPassBridge.scala 19:82]
      node _T_32 = bits(io.IR, 6, 2) @[ByPassBridge.scala 27:29]
      node _T_34 = eq(_T_32, UInt<5>("h018")) @[ByPassBridge.scala 27:35]
      node _T_35 = bits(io.IR, 6, 5) @[ByPassBridge.scala 27:61]
      node _T_37 = eq(_T_35, UInt<2>("h01")) @[ByPassBridge.scala 27:67]
      node _T_38 = or(_T_34, _T_37) @[ByPassBridge.scala 27:52]
      when _T_38 : @[ByPassBridge.scala 27:83]
        node _T_39 = bits(IR_old, 11, 7) @[ByPassBridge.scala 28:37]
        node _T_40 = bits(io.IR, 24, 20) @[ByPassBridge.scala 28:53]
        node _T_41 = eq(_T_39, _T_40) @[ByPassBridge.scala 28:44]
        when _T_41 : @[ByPassBridge.scala 28:61]
          io.rs2_bypass_mux_sel <= UInt<1>("h01") @[ByPassBridge.scala 29:55]
          skip @[ByPassBridge.scala 28:61]
        node _T_44 = eq(_T_41, UInt<1>("h00")) @[ByPassBridge.scala 28:61]
        when _T_44 : @[ByPassBridge.scala 30:37]
          io.rs2_bypass_mux_sel <= UInt<1>("h00") @[ByPassBridge.scala 31:55]
          skip @[ByPassBridge.scala 30:37]
        skip @[ByPassBridge.scala 27:83]
      skip @[ByPassBridge.scala 17:22]
    
