0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sim_1/new/TestBech_TopLevel_UART.v,1696441177,verilog,,,,TestBech_TopLevel_UART,,,,,,,,
C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/ALU.v,1696439812,verilog,,C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/BaudRateGenerator.v,,ALU,,,,,,,,
C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/BaudRateGenerator.v,1696441462,verilog,,C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/InterfaceCircuit.v,,BaudRateGenerator,,,,,,,,
C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/InterfaceCircuit.v,1696464060,verilog,,C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/RxUART.v,,InterfaceCircuit,,,,,,,,
C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/RxUART.v,1696439250,verilog,,C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/TopLevel_UART.v,,RxUART,,,,,,,,
C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/TopLevel_UART.v,1696461867,verilog,,C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/TxUART.v,,TopLevel_UART,,,,,,,,
C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/TxUART.v,1696439330,verilog,,C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sim_1/new/TestBech_TopLevel_UART.v,,TxUART,,,,,,,,
