Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jul 18 14:29:35 2025
| Host         : Genshin-Impact running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file looongson_remote_top_timing_summary_routed.rpt -pb looongson_remote_top_timing_summary_routed.pb -rpx looongson_remote_top_timing_summary_routed.rpx -warn_on_violation
| Design       : looongson_remote_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.388        0.000                      0                   86        0.231        0.000                      0                   86        9.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_11M0592  {0.000 45.211}     90.422          11.059          
clk_50M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M            14.388        0.000                      0                   86        0.231        0.000                      0                   86        9.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50M                     
(none)                      clk_50M       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       14.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 soc_lites/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.828ns (16.162%)  route 4.295ns (83.838%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 25.424 - 20.000 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.026     5.734    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDRE (Prop_fdre_C_Q)         0.456     6.190 r  soc_lites/cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     7.047    soc_lites/cnt_reg[22]
    SLICE_X0Y215         LUT4 (Prop_lut4_I2_O)        0.124     7.171 r  soc_lites/led[15]_i_2/O
                         net (fo=2, routed)           0.964     8.135    soc_lites/led[15]_i_2_n_0
    SLICE_X0Y212         LUT5 (Prop_lut5_I4_O)        0.124     8.259 r  soc_lites/cnt[0]_i_3/O
                         net (fo=1, routed)           0.661     8.920    soc_lites/cnt[0]_i_3_n_0
    SLICE_X0Y212         LUT3 (Prop_lut3_I2_O)        0.124     9.044 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.813    10.857    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y216         FDRE                                         r  soc_lites/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.899    25.424    soc_lites/CLK
    SLICE_X1Y216         FDRE                                         r  soc_lites/cnt_reg[24]/C
                         clock pessimism              0.285    25.709    
                         clock uncertainty           -0.035    25.673    
    SLICE_X1Y216         FDRE (Setup_fdre_C_R)       -0.429    25.244    soc_lites/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.244    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 soc_lites/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.828ns (16.162%)  route 4.295ns (83.838%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 25.424 - 20.000 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.026     5.734    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDRE (Prop_fdre_C_Q)         0.456     6.190 r  soc_lites/cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     7.047    soc_lites/cnt_reg[22]
    SLICE_X0Y215         LUT4 (Prop_lut4_I2_O)        0.124     7.171 r  soc_lites/led[15]_i_2/O
                         net (fo=2, routed)           0.964     8.135    soc_lites/led[15]_i_2_n_0
    SLICE_X0Y212         LUT5 (Prop_lut5_I4_O)        0.124     8.259 r  soc_lites/cnt[0]_i_3/O
                         net (fo=1, routed)           0.661     8.920    soc_lites/cnt[0]_i_3_n_0
    SLICE_X0Y212         LUT3 (Prop_lut3_I2_O)        0.124     9.044 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.813    10.857    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y216         FDRE                                         r  soc_lites/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.899    25.424    soc_lites/CLK
    SLICE_X1Y216         FDRE                                         r  soc_lites/cnt_reg[25]/C
                         clock pessimism              0.285    25.709    
                         clock uncertainty           -0.035    25.673    
    SLICE_X1Y216         FDRE (Setup_fdre_C_R)       -0.429    25.244    soc_lites/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         25.244    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 soc_lites/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.828ns (16.162%)  route 4.295ns (83.838%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 25.424 - 20.000 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.026     5.734    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDRE (Prop_fdre_C_Q)         0.456     6.190 r  soc_lites/cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     7.047    soc_lites/cnt_reg[22]
    SLICE_X0Y215         LUT4 (Prop_lut4_I2_O)        0.124     7.171 r  soc_lites/led[15]_i_2/O
                         net (fo=2, routed)           0.964     8.135    soc_lites/led[15]_i_2_n_0
    SLICE_X0Y212         LUT5 (Prop_lut5_I4_O)        0.124     8.259 r  soc_lites/cnt[0]_i_3/O
                         net (fo=1, routed)           0.661     8.920    soc_lites/cnt[0]_i_3_n_0
    SLICE_X0Y212         LUT3 (Prop_lut3_I2_O)        0.124     9.044 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.813    10.857    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y216         FDRE                                         r  soc_lites/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.899    25.424    soc_lites/CLK
    SLICE_X1Y216         FDRE                                         r  soc_lites/cnt_reg[26]/C
                         clock pessimism              0.285    25.709    
                         clock uncertainty           -0.035    25.673    
    SLICE_X1Y216         FDRE (Setup_fdre_C_R)       -0.429    25.244    soc_lites/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         25.244    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.554ns  (required time - arrival time)
  Source:                 soc_lites/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.828ns (16.622%)  route 4.153ns (83.378%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 25.425 - 20.000 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.026     5.734    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDRE (Prop_fdre_C_Q)         0.456     6.190 r  soc_lites/cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     7.047    soc_lites/cnt_reg[22]
    SLICE_X0Y215         LUT4 (Prop_lut4_I2_O)        0.124     7.171 r  soc_lites/led[15]_i_2/O
                         net (fo=2, routed)           0.964     8.135    soc_lites/led[15]_i_2_n_0
    SLICE_X0Y212         LUT5 (Prop_lut5_I4_O)        0.124     8.259 r  soc_lites/cnt[0]_i_3/O
                         net (fo=1, routed)           0.661     8.920    soc_lites/cnt[0]_i_3_n_0
    SLICE_X0Y212         LUT3 (Prop_lut3_I2_O)        0.124     9.044 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.671    10.715    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.900    25.425    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[20]/C
                         clock pessimism              0.309    25.734    
                         clock uncertainty           -0.035    25.698    
    SLICE_X1Y215         FDRE (Setup_fdre_C_R)       -0.429    25.269    soc_lites/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.269    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                 14.554    

Slack (MET) :             14.554ns  (required time - arrival time)
  Source:                 soc_lites/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.828ns (16.622%)  route 4.153ns (83.378%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 25.425 - 20.000 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.026     5.734    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDRE (Prop_fdre_C_Q)         0.456     6.190 r  soc_lites/cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     7.047    soc_lites/cnt_reg[22]
    SLICE_X0Y215         LUT4 (Prop_lut4_I2_O)        0.124     7.171 r  soc_lites/led[15]_i_2/O
                         net (fo=2, routed)           0.964     8.135    soc_lites/led[15]_i_2_n_0
    SLICE_X0Y212         LUT5 (Prop_lut5_I4_O)        0.124     8.259 r  soc_lites/cnt[0]_i_3/O
                         net (fo=1, routed)           0.661     8.920    soc_lites/cnt[0]_i_3_n_0
    SLICE_X0Y212         LUT3 (Prop_lut3_I2_O)        0.124     9.044 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.671    10.715    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.900    25.425    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[21]/C
                         clock pessimism              0.309    25.734    
                         clock uncertainty           -0.035    25.698    
    SLICE_X1Y215         FDRE (Setup_fdre_C_R)       -0.429    25.269    soc_lites/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.269    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                 14.554    

Slack (MET) :             14.554ns  (required time - arrival time)
  Source:                 soc_lites/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.828ns (16.622%)  route 4.153ns (83.378%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 25.425 - 20.000 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.026     5.734    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDRE (Prop_fdre_C_Q)         0.456     6.190 r  soc_lites/cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     7.047    soc_lites/cnt_reg[22]
    SLICE_X0Y215         LUT4 (Prop_lut4_I2_O)        0.124     7.171 r  soc_lites/led[15]_i_2/O
                         net (fo=2, routed)           0.964     8.135    soc_lites/led[15]_i_2_n_0
    SLICE_X0Y212         LUT5 (Prop_lut5_I4_O)        0.124     8.259 r  soc_lites/cnt[0]_i_3/O
                         net (fo=1, routed)           0.661     8.920    soc_lites/cnt[0]_i_3_n_0
    SLICE_X0Y212         LUT3 (Prop_lut3_I2_O)        0.124     9.044 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.671    10.715    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.900    25.425    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/C
                         clock pessimism              0.309    25.734    
                         clock uncertainty           -0.035    25.698    
    SLICE_X1Y215         FDRE (Setup_fdre_C_R)       -0.429    25.269    soc_lites/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.269    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                 14.554    

Slack (MET) :             14.554ns  (required time - arrival time)
  Source:                 soc_lites/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.828ns (16.622%)  route 4.153ns (83.378%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 25.425 - 20.000 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.026     5.734    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDRE (Prop_fdre_C_Q)         0.456     6.190 r  soc_lites/cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     7.047    soc_lites/cnt_reg[22]
    SLICE_X0Y215         LUT4 (Prop_lut4_I2_O)        0.124     7.171 r  soc_lites/led[15]_i_2/O
                         net (fo=2, routed)           0.964     8.135    soc_lites/led[15]_i_2_n_0
    SLICE_X0Y212         LUT5 (Prop_lut5_I4_O)        0.124     8.259 r  soc_lites/cnt[0]_i_3/O
                         net (fo=1, routed)           0.661     8.920    soc_lites/cnt[0]_i_3_n_0
    SLICE_X0Y212         LUT3 (Prop_lut3_I2_O)        0.124     9.044 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.671    10.715    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.900    25.425    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[23]/C
                         clock pessimism              0.309    25.734    
                         clock uncertainty           -0.035    25.698    
    SLICE_X1Y215         FDRE (Setup_fdre_C_R)       -0.429    25.269    soc_lites/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.269    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                 14.554    

Slack (MET) :             14.683ns  (required time - arrival time)
  Source:                 soc_lites/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.828ns (17.145%)  route 4.001ns (82.855%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 25.426 - 20.000 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.026     5.734    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDRE (Prop_fdre_C_Q)         0.456     6.190 r  soc_lites/cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     7.047    soc_lites/cnt_reg[22]
    SLICE_X0Y215         LUT4 (Prop_lut4_I2_O)        0.124     7.171 r  soc_lites/led[15]_i_2/O
                         net (fo=2, routed)           0.964     8.135    soc_lites/led[15]_i_2_n_0
    SLICE_X0Y212         LUT5 (Prop_lut5_I4_O)        0.124     8.259 r  soc_lites/cnt[0]_i_3/O
                         net (fo=1, routed)           0.661     8.920    soc_lites/cnt[0]_i_3_n_0
    SLICE_X0Y212         LUT3 (Prop_lut3_I2_O)        0.124     9.044 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.519    10.563    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.901    25.426    soc_lites/CLK
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[16]/C
                         clock pessimism              0.285    25.711    
                         clock uncertainty           -0.035    25.675    
    SLICE_X1Y214         FDRE (Setup_fdre_C_R)       -0.429    25.246    soc_lites/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.246    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                 14.683    

Slack (MET) :             14.683ns  (required time - arrival time)
  Source:                 soc_lites/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.828ns (17.145%)  route 4.001ns (82.855%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 25.426 - 20.000 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.026     5.734    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDRE (Prop_fdre_C_Q)         0.456     6.190 r  soc_lites/cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     7.047    soc_lites/cnt_reg[22]
    SLICE_X0Y215         LUT4 (Prop_lut4_I2_O)        0.124     7.171 r  soc_lites/led[15]_i_2/O
                         net (fo=2, routed)           0.964     8.135    soc_lites/led[15]_i_2_n_0
    SLICE_X0Y212         LUT5 (Prop_lut5_I4_O)        0.124     8.259 r  soc_lites/cnt[0]_i_3/O
                         net (fo=1, routed)           0.661     8.920    soc_lites/cnt[0]_i_3_n_0
    SLICE_X0Y212         LUT3 (Prop_lut3_I2_O)        0.124     9.044 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.519    10.563    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.901    25.426    soc_lites/CLK
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[17]/C
                         clock pessimism              0.285    25.711    
                         clock uncertainty           -0.035    25.675    
    SLICE_X1Y214         FDRE (Setup_fdre_C_R)       -0.429    25.246    soc_lites/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.246    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                 14.683    

Slack (MET) :             14.683ns  (required time - arrival time)
  Source:                 soc_lites/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.828ns (17.145%)  route 4.001ns (82.855%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 25.426 - 20.000 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.026     5.734    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDRE (Prop_fdre_C_Q)         0.456     6.190 r  soc_lites/cnt_reg[22]/Q
                         net (fo=2, routed)           0.857     7.047    soc_lites/cnt_reg[22]
    SLICE_X0Y215         LUT4 (Prop_lut4_I2_O)        0.124     7.171 r  soc_lites/led[15]_i_2/O
                         net (fo=2, routed)           0.964     8.135    soc_lites/led[15]_i_2_n_0
    SLICE_X0Y212         LUT5 (Prop_lut5_I4_O)        0.124     8.259 r  soc_lites/cnt[0]_i_3/O
                         net (fo=1, routed)           0.661     8.920    soc_lites/cnt[0]_i_3_n_0
    SLICE_X0Y212         LUT3 (Prop_lut3_I2_O)        0.124     9.044 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.519    10.563    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041    23.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.901    25.426    soc_lites/CLK
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[18]/C
                         clock pessimism              0.285    25.711    
                         clock uncertainty           -0.035    25.675    
    SLICE_X1Y214         FDRE (Setup_fdre_C_R)       -0.429    25.246    soc_lites/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.246    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                 14.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 soc_lites/led_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/led_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.735%)  route 0.129ns (50.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.737     1.684    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDSE (Prop_fdse_C_Q)         0.128     1.812 r  soc_lites/led_reg[9]/Q
                         net (fo=2, routed)           0.129     1.941    soc_lites/Q[9]
    SLICE_X0Y213         FDSE                                         r  soc_lites/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.013     2.210    soc_lites/CLK
    SLICE_X0Y213         FDSE                                         r  soc_lites/led_reg[10]/C
                         clock pessimism             -0.512     1.698    
    SLICE_X0Y213         FDSE (Hold_fdse_C_D)         0.012     1.710    soc_lites/led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 soc_lites/led_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/led_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.183%)  route 0.162ns (55.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.736     1.683    soc_lites/CLK
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDSE (Prop_fdse_C_Q)         0.128     1.811 r  soc_lites/led_reg[8]/Q
                         net (fo=2, routed)           0.162     1.973    soc_lites/Q[8]
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.014     2.211    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[9]/C
                         clock pessimism             -0.512     1.699    
    SLICE_X0Y212         FDSE (Hold_fdse_C_D)         0.022     1.721    soc_lites/led_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_lites/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.737     1.684    soc_lites/CLK
    SLICE_X1Y212         FDRE                                         r  soc_lites/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y212         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  soc_lites/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.944    soc_lites/cnt_reg[11]
    SLICE_X1Y212         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.052 r  soc_lites/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    soc_lites/cnt_reg[8]_i_1_n_4
    SLICE_X1Y212         FDRE                                         r  soc_lites/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.014     2.211    soc_lites/CLK
    SLICE_X1Y212         FDRE                                         r  soc_lites/cnt_reg[11]/C
                         clock pessimism             -0.527     1.684    
    SLICE_X1Y212         FDRE (Hold_fdre_C_D)         0.105     1.789    soc_lites/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_lites/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.736     1.683    soc_lites/CLK
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  soc_lites/cnt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.943    soc_lites/cnt_reg[19]
    SLICE_X1Y214         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.051 r  soc_lites/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.051    soc_lites/cnt_reg[16]_i_1_n_4
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.013     2.210    soc_lites/CLK
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[19]/C
                         clock pessimism             -0.527     1.683    
    SLICE_X1Y214         FDRE (Hold_fdre_C_D)         0.105     1.788    soc_lites/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_lites/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.738     1.685    soc_lites/CLK
    SLICE_X1Y210         FDRE                                         r  soc_lites/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  soc_lites/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.945    soc_lites/cnt_reg[3]
    SLICE_X1Y210         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.053 r  soc_lites/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.053    soc_lites/cnt_reg[0]_i_2_n_4
    SLICE_X1Y210         FDRE                                         r  soc_lites/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.016     2.213    soc_lites/CLK
    SLICE_X1Y210         FDRE                                         r  soc_lites/cnt_reg[3]/C
                         clock pessimism             -0.528     1.685    
    SLICE_X1Y210         FDRE (Hold_fdre_C_D)         0.105     1.790    soc_lites/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_lites/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.736     1.683    soc_lites/CLK
    SLICE_X1Y213         FDRE                                         r  soc_lites/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y213         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  soc_lites/cnt_reg[15]/Q
                         net (fo=2, routed)           0.120     1.944    soc_lites/cnt_reg[15]
    SLICE_X1Y213         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.052 r  soc_lites/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    soc_lites/cnt_reg[12]_i_1_n_4
    SLICE_X1Y213         FDRE                                         r  soc_lites/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.013     2.210    soc_lites/CLK
    SLICE_X1Y213         FDRE                                         r  soc_lites/cnt_reg[15]/C
                         clock pessimism             -0.527     1.683    
    SLICE_X1Y213         FDRE (Hold_fdre_C_D)         0.105     1.788    soc_lites/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_lites/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.736     1.683    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  soc_lites/cnt_reg[23]/Q
                         net (fo=2, routed)           0.120     1.944    soc_lites/cnt_reg[23]
    SLICE_X1Y215         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.052 r  soc_lites/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    soc_lites/cnt_reg[20]_i_1_n_4
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.012     2.209    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[23]/C
                         clock pessimism             -0.526     1.683    
    SLICE_X1Y215         FDRE (Hold_fdre_C_D)         0.105     1.788    soc_lites/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_lites/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.738     1.685    soc_lites/CLK
    SLICE_X1Y211         FDRE                                         r  soc_lites/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y211         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  soc_lites/cnt_reg[7]/Q
                         net (fo=3, routed)           0.120     1.946    soc_lites/cnt_reg[7]
    SLICE_X1Y211         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.054 r  soc_lites/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.054    soc_lites/cnt_reg[4]_i_1_n_4
    SLICE_X1Y211         FDRE                                         r  soc_lites/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.016     2.213    soc_lites/CLK
    SLICE_X1Y211         FDRE                                         r  soc_lites/cnt_reg[7]/C
                         clock pessimism             -0.528     1.685    
    SLICE_X1Y211         FDRE (Hold_fdre_C_D)         0.105     1.790    soc_lites/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 soc_lites/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.738     1.685    soc_lites/CLK
    SLICE_X1Y211         FDRE                                         r  soc_lites/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y211         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  soc_lites/cnt_reg[4]/Q
                         net (fo=2, routed)           0.115     1.941    soc_lites/cnt_reg[4]
    SLICE_X1Y211         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.056 r  soc_lites/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.056    soc_lites/cnt_reg[4]_i_1_n_7
    SLICE_X1Y211         FDRE                                         r  soc_lites/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.016     2.213    soc_lites/CLK
    SLICE_X1Y211         FDRE                                         r  soc_lites/cnt_reg[4]/C
                         clock pessimism             -0.528     1.685    
    SLICE_X1Y211         FDRE (Hold_fdre_C_D)         0.105     1.790    soc_lites/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 soc_lites/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lites/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.736     1.683    soc_lites/CLK
    SLICE_X1Y213         FDRE                                         r  soc_lites/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y213         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  soc_lites/cnt_reg[12]/Q
                         net (fo=2, routed)           0.116     1.940    soc_lites/cnt_reg[12]
    SLICE_X1Y213         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.055 r  soc_lites/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.055    soc_lites/cnt_reg[12]_i_1_n_7
    SLICE_X1Y213         FDRE                                         r  soc_lites/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.013     2.210    soc_lites/CLK
    SLICE_X1Y213         FDRE                                         r  soc_lites/cnt_reg[12]/C
                         clock pessimism             -0.527     1.683    
    SLICE_X1Y213         FDRE (Hold_fdre_C_D)         0.105     1.788    soc_lites/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y210    soc_lites/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y212    soc_lites/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y212    soc_lites/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y213    soc_lites/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y213    soc_lites/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y213    soc_lites/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y213    soc_lites/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y214    soc_lites/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y214    soc_lites/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y210    soc_lites/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y210    soc_lites/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y212    soc_lites/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y212    soc_lites/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y212    soc_lites/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y212    soc_lites/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y213    soc_lites/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y213    soc_lites/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y213    soc_lites/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y213    soc_lites/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y210    soc_lites/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y210    soc_lites/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y212    soc_lites/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y212    soc_lites/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y212    soc_lites/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y212    soc_lites/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y213    soc_lites/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y213    soc_lites/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y213    soc_lites/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y213    soc_lites/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50M
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_lites/led_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.320ns  (logic 4.147ns (56.648%)  route 3.173ns (43.352%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.028     5.736    soc_lites/CLK
    SLICE_X0Y213         FDSE                                         r  soc_lites/led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y213         FDSE (Prop_fdse_C_Q)         0.456     6.192 f  soc_lites/led_reg[11]/Q
                         net (fo=2, routed)           1.069     7.261    remote2local/Q[11]
    SLICE_X1Y219         LUT1 (Prop_lut1_I0_O)        0.124     7.385 r  remote2local/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.104     9.489    leds_OBUF[11]
    A18                  OBUF (Prop_obuf_I_O)         3.567    13.056 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.056    leds[11]
    A18                                                               r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 4.133ns (58.960%)  route 2.877ns (41.040%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.029     5.737    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDSE (Prop_fdse_C_Q)         0.456     6.193 f  soc_lites/led_reg[5]/Q
                         net (fo=2, routed)           1.210     7.402    remote2local/Q[5]
    SLICE_X0Y217         LUT1 (Prop_lut1_I0_O)        0.124     7.526 r  remote2local/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.194    leds_OBUF[5]
    C21                  OBUF (Prop_obuf_I_O)         3.553    12.747 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.747    leds[5]
    C21                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 4.260ns (60.916%)  route 2.733ns (39.084%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.028     5.736    soc_lites/CLK
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDSE (Prop_fdse_C_Q)         0.419     6.155 f  soc_lites/led_reg[6]/Q
                         net (fo=2, routed)           0.868     7.023    remote2local/Q[6]
    SLICE_X0Y219         LUT1 (Prop_lut1_I0_O)        0.299     7.322 r  remote2local/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.187    leds_OBUF[6]
    E20                  OBUF (Prop_obuf_I_O)         3.542    12.728 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.728    leds[6]
    E20                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.991ns  (logic 4.143ns (59.261%)  route 2.848ns (40.739%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.028     5.736    soc_lites/CLK
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDSE (Prop_fdse_C_Q)         0.456     6.192 f  soc_lites/led_reg[14]/Q
                         net (fo=2, routed)           1.162     7.353    remote2local/Q[14]
    SLICE_X0Y219         LUT1 (Prop_lut1_I0_O)        0.124     7.477 r  remote2local/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.686     9.164    leds_OBUF[14]
    A20                  OBUF (Prop_obuf_I_O)         3.563    12.727 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.727    leds[14]
    A20                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.975ns  (logic 4.155ns (59.571%)  route 2.820ns (40.429%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.028     5.736    soc_lites/CLK
    SLICE_X0Y213         FDRE                                         r  soc_lites/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y213         FDRE (Prop_fdre_C_Q)         0.456     6.192 f  soc_lites/led_reg[0]/Q
                         net (fo=2, routed)           0.954     7.146    remote2local/Q[0]
    SLICE_X0Y207         LUT1 (Prop_lut1_I0_O)        0.124     7.270 r  remote2local/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.136    leds_OBUF[0]
    B24                  OBUF (Prop_obuf_I_O)         3.575    12.710 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.710    leds[0]
    B24                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.910ns  (logic 4.277ns (61.893%)  route 2.633ns (38.107%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.028     5.736    soc_lites/CLK
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDSE (Prop_fdse_C_Q)         0.419     6.155 f  soc_lites/led_reg[8]/Q
                         net (fo=2, routed)           0.947     7.102    remote2local/Q[8]
    SLICE_X0Y211         LUT1 (Prop_lut1_I0_O)        0.297     7.399 r  remote2local/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.686     9.085    leds_OBUF[8]
    C23                  OBUF (Prop_obuf_I_O)         3.561    12.646 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.646    leds[8]
    C23                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.805ns  (logic 4.122ns (60.583%)  route 2.682ns (39.417%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.028     5.736    soc_lites/CLK
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDSE (Prop_fdse_C_Q)         0.456     6.192 f  soc_lites/led_reg[12]/Q
                         net (fo=2, routed)           1.011     7.203    remote2local/Q[12]
    SLICE_X0Y219         LUT1 (Prop_lut1_I0_O)        0.124     7.327 r  remote2local/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.671     8.998    leds_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.542    12.540 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.540    leds[12]
    D20                                                               r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 4.167ns (61.356%)  route 2.624ns (38.644%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.029     5.737    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDSE (Prop_fdse_C_Q)         0.456     6.193 f  soc_lites/led_reg[2]/Q
                         net (fo=2, routed)           0.808     7.001    remote2local/Q[2]
    SLICE_X0Y209         LUT1 (Prop_lut1_I0_O)        0.124     7.125 r  remote2local/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.816     8.941    leds_OBUF[2]
    A24                  OBUF (Prop_obuf_I_O)         3.587    12.528 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.528    leds[2]
    A24                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.773ns  (logic 4.300ns (63.492%)  route 2.473ns (36.508%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.029     5.737    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDSE (Prop_fdse_C_Q)         0.419     6.156 f  soc_lites/led_reg[9]/Q
                         net (fo=2, routed)           0.803     6.959    remote2local/Q[9]
    SLICE_X0Y209         LUT1 (Prop_lut1_I0_O)        0.299     7.258 r  remote2local/leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.669     8.928    leds_OBUF[9]
    A23                  OBUF (Prop_obuf_I_O)         3.582    12.510 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.510    leds[9]
    A23                                                               r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.652ns  (logic 4.151ns (62.397%)  route 2.501ns (37.603%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.611    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.707 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          2.028     5.736    soc_lites/CLK
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDSE (Prop_fdse_C_Q)         0.456     6.192 f  soc_lites/led_reg[13]/Q
                         net (fo=2, routed)           0.815     7.007    remote2local/Q[13]
    SLICE_X0Y215         LUT1 (Prop_lut1_I0_O)        0.124     7.131 r  remote2local/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.686     8.817    leds_OBUF[13]
    A22                  OBUF (Prop_obuf_I_O)         3.571    12.388 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.388    leds[13]
    A22                                                               r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_lites/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.428ns (73.288%)  route 0.520ns (26.712%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.736     1.683    soc_lites/CLK
    SLICE_X0Y213         FDRE                                         r  soc_lites/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y213         FDRE (Prop_fdre_C_Q)         0.141     1.824 f  soc_lites/led_reg[1]/Q
                         net (fo=2, routed)           0.176     2.000    remote2local/Q[1]
    SLICE_X0Y213         LUT1 (Prop_lut1_I0_O)        0.045     2.045 r  remote2local/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.390    leds_OBUF[1]
    E21                  OBUF (Prop_obuf_I_O)         1.242     3.631 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.631    leds[1]
    E21                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.434ns (70.860%)  route 0.590ns (29.140%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.736     1.683    soc_lites/CLK
    SLICE_X0Y213         FDSE                                         r  soc_lites/led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y213         FDSE (Prop_fdse_C_Q)         0.141     1.824 f  soc_lites/led_reg[10]/Q
                         net (fo=2, routed)           0.238     2.062    remote2local/Q[10]
    SLICE_X0Y213         LUT1 (Prop_lut1_I0_O)        0.045     2.107 r  remote2local/leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.459    leds_OBUF[10]
    D21                  OBUF (Prop_obuf_I_O)         1.248     3.706 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.706    leds[10]
    D21                                                               r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.449ns (70.723%)  route 0.600ns (29.277%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.736     1.683    soc_lites/CLK
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDSE (Prop_fdse_C_Q)         0.141     1.824 f  soc_lites/led_reg[15]/Q
                         net (fo=2, routed)           0.256     2.080    remote2local/Q[15]
    SLICE_X0Y219         LUT1 (Prop_lut1_I0_O)        0.045     2.125 r  remote2local/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.469    leds_OBUF[15]
    B20                  OBUF (Prop_obuf_I_O)         1.263     3.733 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.733    leds[15]
    B20                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.449ns (70.253%)  route 0.613ns (29.747%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.737     1.684    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDSE (Prop_fdse_C_Q)         0.141     1.825 f  soc_lites/led_reg[3]/Q
                         net (fo=2, routed)           0.186     2.011    remote2local/Q[3]
    SLICE_X0Y209         LUT1 (Prop_lut1_I0_O)        0.045     2.056 r  remote2local/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.428     2.484    leds_OBUF[3]
    D23                  OBUF (Prop_obuf_I_O)         1.263     3.746 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.746    leds[3]
    D23                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.499ns (72.572%)  route 0.566ns (27.428%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.736     1.683    soc_lites/CLK
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDSE (Prop_fdse_C_Q)         0.128     1.811 f  soc_lites/led_reg[7]/Q
                         net (fo=2, routed)           0.222     2.033    remote2local/Q[7]
    SLICE_X0Y215         LUT1 (Prop_lut1_I0_O)        0.098     2.131 r  remote2local/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.475    leds_OBUF[7]
    B22                  OBUF (Prop_obuf_I_O)         1.273     3.748 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.748    leds[7]
    B22                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.449ns (69.997%)  route 0.621ns (30.003%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.737     1.684    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDSE (Prop_fdse_C_Q)         0.141     1.825 f  soc_lites/led_reg[4]/Q
                         net (fo=2, routed)           0.302     2.128    remote2local/Q[4]
    SLICE_X0Y211         LUT1 (Prop_lut1_I0_O)        0.045     2.173 r  remote2local/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.491    leds_OBUF[4]
    C22                  OBUF (Prop_obuf_I_O)         1.263     3.754 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.754    leds[4]
    C22                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.457ns (69.338%)  route 0.644ns (30.662%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.736     1.683    soc_lites/CLK
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDSE (Prop_fdse_C_Q)         0.141     1.824 f  soc_lites/led_reg[13]/Q
                         net (fo=2, routed)           0.293     2.117    remote2local/Q[13]
    SLICE_X0Y215         LUT1 (Prop_lut1_I0_O)        0.045     2.162 r  remote2local/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.513    leds_OBUF[13]
    A22                  OBUF (Prop_obuf_I_O)         1.271     3.784 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.784    leds[13]
    A22                                                               r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.510ns (70.930%)  route 0.619ns (29.070%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.737     1.684    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDSE (Prop_fdse_C_Q)         0.128     1.812 f  soc_lites/led_reg[9]/Q
                         net (fo=2, routed)           0.293     2.106    remote2local/Q[9]
    SLICE_X0Y209         LUT1 (Prop_lut1_I0_O)        0.099     2.205 r  remote2local/leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.530    leds_OBUF[9]
    A23                  OBUF (Prop_obuf_I_O)         1.283     3.812 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.812    leds[9]
    A23                                                               r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.429ns (66.588%)  route 0.717ns (33.412%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.736     1.683    soc_lites/CLK
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDSE (Prop_fdse_C_Q)         0.141     1.824 f  soc_lites/led_reg[12]/Q
                         net (fo=2, routed)           0.375     2.199    remote2local/Q[12]
    SLICE_X0Y219         LUT1 (Prop_lut1_I0_O)        0.045     2.244 r  remote2local/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.586    leds_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.243     3.829 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.829    leds[12]
    D20                                                               r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lites/led_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.488ns (69.193%)  route 0.662ns (30.807%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.736     1.683    soc_lites/CLK
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDSE (Prop_fdse_C_Q)         0.128     1.811 f  soc_lites/led_reg[8]/Q
                         net (fo=2, routed)           0.311     2.122    remote2local/Q[8]
    SLICE_X0Y211         LUT1 (Prop_lut1_I0_O)        0.098     2.220 r  remote2local/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.571    leds_OBUF[8]
    C23                  OBUF (Prop_obuf_I_O)         1.262     3.833 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.833    leds[8]
    C23                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50M

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.785ns  (logic 1.604ns (14.876%)  route 9.181ns (85.124%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          7.368     8.848    soc_lites/SR[0]
    SLICE_X0Y212         LUT3 (Prop_lut3_I0_O)        0.124     8.972 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.813    10.785    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y216         FDRE                                         r  soc_lites/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041     3.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.899     5.424    soc_lites/CLK
    SLICE_X1Y216         FDRE                                         r  soc_lites/cnt_reg[24]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.785ns  (logic 1.604ns (14.876%)  route 9.181ns (85.124%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          7.368     8.848    soc_lites/SR[0]
    SLICE_X0Y212         LUT3 (Prop_lut3_I0_O)        0.124     8.972 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.813    10.785    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y216         FDRE                                         r  soc_lites/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041     3.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.899     5.424    soc_lites/CLK
    SLICE_X1Y216         FDRE                                         r  soc_lites/cnt_reg[25]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.785ns  (logic 1.604ns (14.876%)  route 9.181ns (85.124%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          7.368     8.848    soc_lites/SR[0]
    SLICE_X0Y212         LUT3 (Prop_lut3_I0_O)        0.124     8.972 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.813    10.785    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y216         FDRE                                         r  soc_lites/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041     3.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.899     5.424    soc_lites/CLK
    SLICE_X1Y216         FDRE                                         r  soc_lites/cnt_reg[26]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.643ns  (logic 1.604ns (15.074%)  route 9.039ns (84.926%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          7.368     8.848    soc_lites/SR[0]
    SLICE_X0Y212         LUT3 (Prop_lut3_I0_O)        0.124     8.972 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.671    10.643    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041     3.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.900     5.425    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[20]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.643ns  (logic 1.604ns (15.074%)  route 9.039ns (84.926%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          7.368     8.848    soc_lites/SR[0]
    SLICE_X0Y212         LUT3 (Prop_lut3_I0_O)        0.124     8.972 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.671    10.643    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041     3.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.900     5.425    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[21]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.643ns  (logic 1.604ns (15.074%)  route 9.039ns (84.926%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          7.368     8.848    soc_lites/SR[0]
    SLICE_X0Y212         LUT3 (Prop_lut3_I0_O)        0.124     8.972 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.671    10.643    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041     3.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.900     5.425    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[22]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.643ns  (logic 1.604ns (15.074%)  route 9.039ns (84.926%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          7.368     8.848    soc_lites/SR[0]
    SLICE_X0Y212         LUT3 (Prop_lut3_I0_O)        0.124     8.972 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.671    10.643    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041     3.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.900     5.425    soc_lites/CLK
    SLICE_X1Y215         FDRE                                         r  soc_lites/cnt_reg[23]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.492ns  (logic 1.604ns (15.292%)  route 8.887ns (84.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          7.368     8.848    soc_lites/SR[0]
    SLICE_X0Y212         LUT3 (Prop_lut3_I0_O)        0.124     8.972 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.519    10.492    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041     3.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.901     5.426    soc_lites/CLK
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[16]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.492ns  (logic 1.604ns (15.292%)  route 8.887ns (84.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          7.368     8.848    soc_lites/SR[0]
    SLICE_X0Y212         LUT3 (Prop_lut3_I0_O)        0.124     8.972 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.519    10.492    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041     3.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.901     5.426    soc_lites/CLK
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[17]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.492ns  (logic 1.604ns (15.292%)  route 8.887ns (84.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          7.368     8.848    soc_lites/SR[0]
    SLICE_X0Y212         LUT3 (Prop_lut3_I0_O)        0.124     8.972 r  soc_lites/cnt[0]_i_1/O
                         net (fo=27, routed)          1.519    10.492    soc_lites/cnt[0]_i_1_n_0
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           2.041     3.434    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.901     5.426    soc_lites/CLK
    SLICE_X1Y214         FDRE                                         r  soc_lites/cnt_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/led_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.260ns  (logic 0.248ns (7.615%)  route 3.011ns (92.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          3.011     3.260    soc_lites/SR[0]
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.014     2.211    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[2]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/led_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.260ns  (logic 0.248ns (7.615%)  route 3.011ns (92.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          3.011     3.260    soc_lites/SR[0]
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.014     2.211    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[3]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/led_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.260ns  (logic 0.248ns (7.615%)  route 3.011ns (92.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          3.011     3.260    soc_lites/SR[0]
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.014     2.211    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[4]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/led_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.260ns  (logic 0.248ns (7.615%)  route 3.011ns (92.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          3.011     3.260    soc_lites/SR[0]
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.014     2.211    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[5]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/led_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.260ns  (logic 0.248ns (7.615%)  route 3.011ns (92.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          3.011     3.260    soc_lites/SR[0]
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.014     2.211    soc_lites/CLK
    SLICE_X0Y212         FDSE                                         r  soc_lites/led_reg[9]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/led_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.352ns  (logic 0.248ns (7.405%)  route 3.104ns (92.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          3.104     3.352    soc_lites/SR[0]
    SLICE_X0Y213         FDRE                                         r  soc_lites/led_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.013     2.210    soc_lites/CLK
    SLICE_X0Y213         FDRE                                         r  soc_lites/led_reg[0]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/led_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.352ns  (logic 0.248ns (7.405%)  route 3.104ns (92.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          3.104     3.352    soc_lites/SR[0]
    SLICE_X0Y213         FDSE                                         r  soc_lites/led_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.013     2.210    soc_lites/CLK
    SLICE_X0Y213         FDSE                                         r  soc_lites/led_reg[10]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/led_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.352ns  (logic 0.248ns (7.405%)  route 3.104ns (92.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          3.104     3.352    soc_lites/SR[0]
    SLICE_X0Y213         FDSE                                         r  soc_lites/led_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.013     2.210    soc_lites/CLK
    SLICE_X0Y213         FDSE                                         r  soc_lites/led_reg[11]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/led_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.352ns  (logic 0.248ns (7.405%)  route 3.104ns (92.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          3.104     3.352    soc_lites/SR[0]
    SLICE_X0Y213         FDRE                                         r  soc_lites/led_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.013     2.210    soc_lites/CLK
    SLICE_X0Y213         FDRE                                         r  soc_lites/led_reg[1]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lites/led_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.500ns  (logic 0.248ns (7.091%)  route 3.252ns (92.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_btn_IBUF_inst/O
                         net (fo=17, routed)          3.252     3.500    soc_lites/SR[0]
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.013     2.210    soc_lites/CLK
    SLICE_X0Y214         FDSE                                         r  soc_lites/led_reg[12]/C





