
LAB3_sch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f14  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003020  08003020  00013020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003044  08003044  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  08003044  08003044  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003044  08003044  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003044  08003044  00013044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003048  08003048  00013048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  0800304c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c8  2000009c  080030e8  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  080030e8  00020264  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009be4  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e71  00000000  00000000  00029ca9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  0002bb20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a8  00000000  00000000  0002c600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001716d  00000000  00000000  0002cfa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d6f4  00000000  00000000  00044115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008264a  00000000  00000000  00051809  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3e53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a0c  00000000  00000000  000d3ea8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003008 	.word	0x08003008

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a0 	.word	0x200000a0
 8000148:	08003008 	.word	0x08003008

0800014c <isButtonPressed>:
int TimeOutForKeyPress[MAX_BUTTON] = {500};

int button_flag[MAX_BUTTON] = {0};
int button_long_flag[MAX_BUTTON] = {0};

int isButtonPressed (int index) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	200000b8 	.word	0x200000b8

08000180 <subKeyProcess>:
		return 1;
	}
	return 0;
}

void subKeyProcess (int index) {
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	//TODO
	//HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
	button_flag[index] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	200000b8 	.word	0x200000b8

080001a0 <getKeyInput>:

void getKeyInput() {
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_BUTTON; i++) {
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e078      	b.n	800029e <getKeyInput+0xfe>
		KeyReg2[i] = KeyReg1[i];
 80001ac:	4a40      	ldr	r2, [pc, #256]	; (80002b0 <getKeyInput+0x110>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	493f      	ldr	r1, [pc, #252]	; (80002b4 <getKeyInput+0x114>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 80001bc:	4a3e      	ldr	r2, [pc, #248]	; (80002b8 <getKeyInput+0x118>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	493a      	ldr	r1, [pc, #232]	; (80002b0 <getKeyInput+0x110>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg0[i] = HAL_GPIO_ReadPin(ButtonPort[i], ButtonPin[i]);
 80001cc:	4a3b      	ldr	r2, [pc, #236]	; (80002bc <getKeyInput+0x11c>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d4:	493a      	ldr	r1, [pc, #232]	; (80002c0 <getKeyInput+0x120>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001dc:	4619      	mov	r1, r3
 80001de:	4610      	mov	r0, r2
 80001e0:	f001 fee6 	bl	8001fb0 <HAL_GPIO_ReadPin>
 80001e4:	4603      	mov	r3, r0
 80001e6:	4619      	mov	r1, r3
 80001e8:	4a33      	ldr	r2, [pc, #204]	; (80002b8 <getKeyInput+0x118>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])) {
 80001f0:	4a2f      	ldr	r2, [pc, #188]	; (80002b0 <getKeyInput+0x110>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f8:	492f      	ldr	r1, [pc, #188]	; (80002b8 <getKeyInput+0x118>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000200:	429a      	cmp	r2, r3
 8000202:	d149      	bne.n	8000298 <getKeyInput+0xf8>
 8000204:	4a2a      	ldr	r2, [pc, #168]	; (80002b0 <getKeyInput+0x110>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020c:	4929      	ldr	r1, [pc, #164]	; (80002b4 <getKeyInput+0x114>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000214:	429a      	cmp	r2, r3
 8000216:	d13f      	bne.n	8000298 <getKeyInput+0xf8>
			if (KeyReg2[i] != KeyReg3[i]) {
 8000218:	4a26      	ldr	r2, [pc, #152]	; (80002b4 <getKeyInput+0x114>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000220:	4928      	ldr	r1, [pc, #160]	; (80002c4 <getKeyInput+0x124>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000228:	429a      	cmp	r2, r3
 800022a:	d017      	beq.n	800025c <getKeyInput+0xbc>
				KeyReg3[i] = KeyReg2[i];
 800022c:	4a21      	ldr	r2, [pc, #132]	; (80002b4 <getKeyInput+0x114>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000234:	4923      	ldr	r1, [pc, #140]	; (80002c4 <getKeyInput+0x124>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg3[i] == PRESSED_STATE) {
 800023c:	4a21      	ldr	r2, [pc, #132]	; (80002c4 <getKeyInput+0x124>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000244:	2b00      	cmp	r3, #0
 8000246:	d127      	bne.n	8000298 <getKeyInput+0xf8>
					TimeOutForKeyPress[i] = 500;
 8000248:	4a1f      	ldr	r2, [pc, #124]	; (80002c8 <getKeyInput+0x128>)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000250:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					subKeyProcess(i);
 8000254:	6878      	ldr	r0, [r7, #4]
 8000256:	f7ff ff93 	bl	8000180 <subKeyProcess>
 800025a:	e01d      	b.n	8000298 <getKeyInput+0xf8>
				}
			} else {
				TimeOutForKeyPress[i]--;
 800025c:	4a1a      	ldr	r2, [pc, #104]	; (80002c8 <getKeyInput+0x128>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000264:	1e5a      	subs	r2, r3, #1
 8000266:	4918      	ldr	r1, [pc, #96]	; (80002c8 <getKeyInput+0x128>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[i] == 0) {
 800026e:	4a16      	ldr	r2, [pc, #88]	; (80002c8 <getKeyInput+0x128>)
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000276:	2b00      	cmp	r3, #0
 8000278:	d10e      	bne.n	8000298 <getKeyInput+0xf8>
					TimeOutForKeyPress[i] = 500;
 800027a:	4a13      	ldr	r2, [pc, #76]	; (80002c8 <getKeyInput+0x128>)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000282:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					if (KeyReg3[i] == PRESSED_STATE) {
 8000286:	4a0f      	ldr	r2, [pc, #60]	; (80002c4 <getKeyInput+0x124>)
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800028e:	2b00      	cmp	r3, #0
 8000290:	d102      	bne.n	8000298 <getKeyInput+0xf8>
						subKeyProcess(i);
 8000292:	6878      	ldr	r0, [r7, #4]
 8000294:	f7ff ff74 	bl	8000180 <subKeyProcess>
	for (int i = 0; i < MAX_BUTTON; i++) {
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	3301      	adds	r3, #1
 800029c:	607b      	str	r3, [r7, #4]
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	2b04      	cmp	r3, #4
 80002a2:	dd83      	ble.n	80001ac <getKeyInput+0xc>
					}
				}
			}
		}
	}
}
 80002a4:	bf00      	nop
 80002a6:	bf00      	nop
 80002a8:	3708      	adds	r7, #8
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	20000034 	.word	0x20000034
 80002b4:	20000048 	.word	0x20000048
 80002b8:	20000020 	.word	0x20000020
 80002bc:	20000000 	.word	0x20000000
 80002c0:	20000014 	.word	0x20000014
 80002c4:	2000005c 	.word	0x2000005c
 80002c8:	20000070 	.word	0x20000070

080002cc <fsm_automatic_run>:
 *      Author: minhp
 */

#include "fsm_automatic.h"

void fsm_automatic_run(void) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
    switch (status) {
 80002d0:	4b91      	ldr	r3, [pc, #580]	; (8000518 <fsm_automatic_run+0x24c>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	2b04      	cmp	r3, #4
 80002d6:	f200 8177 	bhi.w	80005c8 <fsm_automatic_run+0x2fc>
 80002da:	a201      	add	r2, pc, #4	; (adr r2, 80002e0 <fsm_automatic_run+0x14>)
 80002dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002e0:	080002f5 	.word	0x080002f5
 80002e4:	0800033f 	.word	0x0800033f
 80002e8:	080003df 	.word	0x080003df
 80002ec:	08000479 	.word	0x08000479
 80002f0:	08000531 	.word	0x08000531
        case INIT:
            turnOffAllLEDs();
 80002f4:	f000 fb92 	bl	8000a1c <turnOffAllLEDs>
            counter1 = time_red;
 80002f8:	4b88      	ldr	r3, [pc, #544]	; (800051c <fsm_automatic_run+0x250>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	4a88      	ldr	r2, [pc, #544]	; (8000520 <fsm_automatic_run+0x254>)
 80002fe:	6013      	str	r3, [r2, #0]
            counter2 = time_green;
 8000300:	4b88      	ldr	r3, [pc, #544]	; (8000524 <fsm_automatic_run+0x258>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4a88      	ldr	r2, [pc, #544]	; (8000528 <fsm_automatic_run+0x25c>)
 8000306:	6013      	str	r3, [r2, #0]

            updateLEDBuffer(counter1, counter2);
 8000308:	4b85      	ldr	r3, [pc, #532]	; (8000520 <fsm_automatic_run+0x254>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a86      	ldr	r2, [pc, #536]	; (8000528 <fsm_automatic_run+0x25c>)
 800030e:	6812      	ldr	r2, [r2, #0]
 8000310:	4611      	mov	r1, r2
 8000312:	4618      	mov	r0, r3
 8000314:	f000 fd88 	bl	8000e28 <updateLEDBuffer>

            status = AUTO_RED_GREEN;
 8000318:	4b7f      	ldr	r3, [pc, #508]	; (8000518 <fsm_automatic_run+0x24c>)
 800031a:	2201      	movs	r2, #1
 800031c:	601a      	str	r2, [r3, #0]
            setTimer(0, time_green * 1000);
 800031e:	4b81      	ldr	r3, [pc, #516]	; (8000524 <fsm_automatic_run+0x258>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000326:	fb02 f303 	mul.w	r3, r2, r3
 800032a:	4619      	mov	r1, r3
 800032c:	2000      	movs	r0, #0
 800032e:	f001 fa21 	bl	8001774 <setTimer>
            setTimer(1, 1000);
 8000332:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000336:	2001      	movs	r0, #1
 8000338:	f001 fa1c 	bl	8001774 <setTimer>
            break;
 800033c:	e14d      	b.n	80005da <fsm_automatic_run+0x30e>

        case AUTO_RED_GREEN:
            setRed(1);
 800033e:	2001      	movs	r0, #1
 8000340:	f000 fadc 	bl	80008fc <setRed>
            setGreen(2);
 8000344:	2002      	movs	r0, #2
 8000346:	f000 fb39 	bl	80009bc <setGreen>

            if (isTimerExpired(1) == 1) {
 800034a:	2001      	movs	r0, #1
 800034c:	f001 fa32 	bl	80017b4 <isTimerExpired>
 8000350:	4603      	mov	r3, r0
 8000352:	2b01      	cmp	r3, #1
 8000354:	d116      	bne.n	8000384 <fsm_automatic_run+0xb8>
                counter1--;
 8000356:	4b72      	ldr	r3, [pc, #456]	; (8000520 <fsm_automatic_run+0x254>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	3b01      	subs	r3, #1
 800035c:	4a70      	ldr	r2, [pc, #448]	; (8000520 <fsm_automatic_run+0x254>)
 800035e:	6013      	str	r3, [r2, #0]
                counter2--;
 8000360:	4b71      	ldr	r3, [pc, #452]	; (8000528 <fsm_automatic_run+0x25c>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	3b01      	subs	r3, #1
 8000366:	4a70      	ldr	r2, [pc, #448]	; (8000528 <fsm_automatic_run+0x25c>)
 8000368:	6013      	str	r3, [r2, #0]
                updateLEDBuffer(counter1, counter2);
 800036a:	4b6d      	ldr	r3, [pc, #436]	; (8000520 <fsm_automatic_run+0x254>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	4a6e      	ldr	r2, [pc, #440]	; (8000528 <fsm_automatic_run+0x25c>)
 8000370:	6812      	ldr	r2, [r2, #0]
 8000372:	4611      	mov	r1, r2
 8000374:	4618      	mov	r0, r3
 8000376:	f000 fd57 	bl	8000e28 <updateLEDBuffer>
                setTimer(1, 1000);
 800037a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800037e:	2001      	movs	r0, #1
 8000380:	f001 f9f8 	bl	8001774 <setTimer>
            }

            if (isTimerExpired(0) == 1) {
 8000384:	2000      	movs	r0, #0
 8000386:	f001 fa15 	bl	80017b4 <isTimerExpired>
 800038a:	4603      	mov	r3, r0
 800038c:	2b01      	cmp	r3, #1
 800038e:	f040 811d 	bne.w	80005cc <fsm_automatic_run+0x300>
                status = AUTO_RED_AMBER;
 8000392:	4b61      	ldr	r3, [pc, #388]	; (8000518 <fsm_automatic_run+0x24c>)
 8000394:	2202      	movs	r2, #2
 8000396:	601a      	str	r2, [r3, #0]
                counter1 = time_red - time_green;
 8000398:	4b60      	ldr	r3, [pc, #384]	; (800051c <fsm_automatic_run+0x250>)
 800039a:	681a      	ldr	r2, [r3, #0]
 800039c:	4b61      	ldr	r3, [pc, #388]	; (8000524 <fsm_automatic_run+0x258>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	1ad3      	subs	r3, r2, r3
 80003a2:	4a5f      	ldr	r2, [pc, #380]	; (8000520 <fsm_automatic_run+0x254>)
 80003a4:	6013      	str	r3, [r2, #0]
                counter2 = time_amber;
 80003a6:	4b61      	ldr	r3, [pc, #388]	; (800052c <fsm_automatic_run+0x260>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	4a5f      	ldr	r2, [pc, #380]	; (8000528 <fsm_automatic_run+0x25c>)
 80003ac:	6013      	str	r3, [r2, #0]
                setTimer(0, time_amber * 1000);
 80003ae:	4b5f      	ldr	r3, [pc, #380]	; (800052c <fsm_automatic_run+0x260>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003b6:	fb02 f303 	mul.w	r3, r2, r3
 80003ba:	4619      	mov	r1, r3
 80003bc:	2000      	movs	r0, #0
 80003be:	f001 f9d9 	bl	8001774 <setTimer>
                setTimer(1, 1000);
 80003c2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003c6:	2001      	movs	r0, #1
 80003c8:	f001 f9d4 	bl	8001774 <setTimer>
                updateLEDBuffer(counter1, counter2);
 80003cc:	4b54      	ldr	r3, [pc, #336]	; (8000520 <fsm_automatic_run+0x254>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4a55      	ldr	r2, [pc, #340]	; (8000528 <fsm_automatic_run+0x25c>)
 80003d2:	6812      	ldr	r2, [r2, #0]
 80003d4:	4611      	mov	r1, r2
 80003d6:	4618      	mov	r0, r3
 80003d8:	f000 fd26 	bl	8000e28 <updateLEDBuffer>
            }
            break;
 80003dc:	e0f6      	b.n	80005cc <fsm_automatic_run+0x300>

        case AUTO_RED_AMBER:
            setRed(1);
 80003de:	2001      	movs	r0, #1
 80003e0:	f000 fa8c 	bl	80008fc <setRed>
            setYellow(2);
 80003e4:	2002      	movs	r0, #2
 80003e6:	f000 fab9 	bl	800095c <setYellow>

            if (isTimerExpired(1) == 1) {
 80003ea:	2001      	movs	r0, #1
 80003ec:	f001 f9e2 	bl	80017b4 <isTimerExpired>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b01      	cmp	r3, #1
 80003f4:	d116      	bne.n	8000424 <fsm_automatic_run+0x158>
                counter1--;
 80003f6:	4b4a      	ldr	r3, [pc, #296]	; (8000520 <fsm_automatic_run+0x254>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	3b01      	subs	r3, #1
 80003fc:	4a48      	ldr	r2, [pc, #288]	; (8000520 <fsm_automatic_run+0x254>)
 80003fe:	6013      	str	r3, [r2, #0]
                counter2--;
 8000400:	4b49      	ldr	r3, [pc, #292]	; (8000528 <fsm_automatic_run+0x25c>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	3b01      	subs	r3, #1
 8000406:	4a48      	ldr	r2, [pc, #288]	; (8000528 <fsm_automatic_run+0x25c>)
 8000408:	6013      	str	r3, [r2, #0]
                updateLEDBuffer(counter1, counter2);
 800040a:	4b45      	ldr	r3, [pc, #276]	; (8000520 <fsm_automatic_run+0x254>)
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	4a46      	ldr	r2, [pc, #280]	; (8000528 <fsm_automatic_run+0x25c>)
 8000410:	6812      	ldr	r2, [r2, #0]
 8000412:	4611      	mov	r1, r2
 8000414:	4618      	mov	r0, r3
 8000416:	f000 fd07 	bl	8000e28 <updateLEDBuffer>
                setTimer(1, 1000);
 800041a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800041e:	2001      	movs	r0, #1
 8000420:	f001 f9a8 	bl	8001774 <setTimer>
            }

            if (isTimerExpired(0) == 1) {
 8000424:	2000      	movs	r0, #0
 8000426:	f001 f9c5 	bl	80017b4 <isTimerExpired>
 800042a:	4603      	mov	r3, r0
 800042c:	2b01      	cmp	r3, #1
 800042e:	f040 80cf 	bne.w	80005d0 <fsm_automatic_run+0x304>
                status = AUTO_GREEN_RED;
 8000432:	4b39      	ldr	r3, [pc, #228]	; (8000518 <fsm_automatic_run+0x24c>)
 8000434:	2203      	movs	r2, #3
 8000436:	601a      	str	r2, [r3, #0]
                counter1 = time_green;
 8000438:	4b3a      	ldr	r3, [pc, #232]	; (8000524 <fsm_automatic_run+0x258>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a38      	ldr	r2, [pc, #224]	; (8000520 <fsm_automatic_run+0x254>)
 800043e:	6013      	str	r3, [r2, #0]
                counter2 = time_red;
 8000440:	4b36      	ldr	r3, [pc, #216]	; (800051c <fsm_automatic_run+0x250>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a38      	ldr	r2, [pc, #224]	; (8000528 <fsm_automatic_run+0x25c>)
 8000446:	6013      	str	r3, [r2, #0]
                setTimer(0, time_green * 1000);
 8000448:	4b36      	ldr	r3, [pc, #216]	; (8000524 <fsm_automatic_run+0x258>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000450:	fb02 f303 	mul.w	r3, r2, r3
 8000454:	4619      	mov	r1, r3
 8000456:	2000      	movs	r0, #0
 8000458:	f001 f98c 	bl	8001774 <setTimer>
                setTimer(1, 1000);
 800045c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000460:	2001      	movs	r0, #1
 8000462:	f001 f987 	bl	8001774 <setTimer>
                updateLEDBuffer(counter1, counter2);
 8000466:	4b2e      	ldr	r3, [pc, #184]	; (8000520 <fsm_automatic_run+0x254>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4a2f      	ldr	r2, [pc, #188]	; (8000528 <fsm_automatic_run+0x25c>)
 800046c:	6812      	ldr	r2, [r2, #0]
 800046e:	4611      	mov	r1, r2
 8000470:	4618      	mov	r0, r3
 8000472:	f000 fcd9 	bl	8000e28 <updateLEDBuffer>
            }
            break;
 8000476:	e0ab      	b.n	80005d0 <fsm_automatic_run+0x304>

        case AUTO_GREEN_RED:
            setGreen(1);
 8000478:	2001      	movs	r0, #1
 800047a:	f000 fa9f 	bl	80009bc <setGreen>
            setRed(2);
 800047e:	2002      	movs	r0, #2
 8000480:	f000 fa3c 	bl	80008fc <setRed>

            if (isTimerExpired(1) == 1) {
 8000484:	2001      	movs	r0, #1
 8000486:	f001 f995 	bl	80017b4 <isTimerExpired>
 800048a:	4603      	mov	r3, r0
 800048c:	2b01      	cmp	r3, #1
 800048e:	d116      	bne.n	80004be <fsm_automatic_run+0x1f2>
                counter1--;
 8000490:	4b23      	ldr	r3, [pc, #140]	; (8000520 <fsm_automatic_run+0x254>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	3b01      	subs	r3, #1
 8000496:	4a22      	ldr	r2, [pc, #136]	; (8000520 <fsm_automatic_run+0x254>)
 8000498:	6013      	str	r3, [r2, #0]
                counter2--;
 800049a:	4b23      	ldr	r3, [pc, #140]	; (8000528 <fsm_automatic_run+0x25c>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	3b01      	subs	r3, #1
 80004a0:	4a21      	ldr	r2, [pc, #132]	; (8000528 <fsm_automatic_run+0x25c>)
 80004a2:	6013      	str	r3, [r2, #0]
                updateLEDBuffer(counter1, counter2);
 80004a4:	4b1e      	ldr	r3, [pc, #120]	; (8000520 <fsm_automatic_run+0x254>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4a1f      	ldr	r2, [pc, #124]	; (8000528 <fsm_automatic_run+0x25c>)
 80004aa:	6812      	ldr	r2, [r2, #0]
 80004ac:	4611      	mov	r1, r2
 80004ae:	4618      	mov	r0, r3
 80004b0:	f000 fcba 	bl	8000e28 <updateLEDBuffer>
                setTimer(1, 1000);
 80004b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004b8:	2001      	movs	r0, #1
 80004ba:	f001 f95b 	bl	8001774 <setTimer>
            }

            if (isTimerExpired(0) == 1) {
 80004be:	2000      	movs	r0, #0
 80004c0:	f001 f978 	bl	80017b4 <isTimerExpired>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b01      	cmp	r3, #1
 80004c8:	f040 8084 	bne.w	80005d4 <fsm_automatic_run+0x308>
                status = AUTO_AMBER_RED;
 80004cc:	4b12      	ldr	r3, [pc, #72]	; (8000518 <fsm_automatic_run+0x24c>)
 80004ce:	2204      	movs	r2, #4
 80004d0:	601a      	str	r2, [r3, #0]
                counter1 = time_amber;
 80004d2:	4b16      	ldr	r3, [pc, #88]	; (800052c <fsm_automatic_run+0x260>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	4a12      	ldr	r2, [pc, #72]	; (8000520 <fsm_automatic_run+0x254>)
 80004d8:	6013      	str	r3, [r2, #0]
                counter2 = time_red - time_green;
 80004da:	4b10      	ldr	r3, [pc, #64]	; (800051c <fsm_automatic_run+0x250>)
 80004dc:	681a      	ldr	r2, [r3, #0]
 80004de:	4b11      	ldr	r3, [pc, #68]	; (8000524 <fsm_automatic_run+0x258>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	1ad3      	subs	r3, r2, r3
 80004e4:	4a10      	ldr	r2, [pc, #64]	; (8000528 <fsm_automatic_run+0x25c>)
 80004e6:	6013      	str	r3, [r2, #0]
                setTimer(0, time_amber * 1000);
 80004e8:	4b10      	ldr	r3, [pc, #64]	; (800052c <fsm_automatic_run+0x260>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004f0:	fb02 f303 	mul.w	r3, r2, r3
 80004f4:	4619      	mov	r1, r3
 80004f6:	2000      	movs	r0, #0
 80004f8:	f001 f93c 	bl	8001774 <setTimer>
                setTimer(1, 1000);
 80004fc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000500:	2001      	movs	r0, #1
 8000502:	f001 f937 	bl	8001774 <setTimer>
                updateLEDBuffer(counter1, counter2);
 8000506:	4b06      	ldr	r3, [pc, #24]	; (8000520 <fsm_automatic_run+0x254>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	4a07      	ldr	r2, [pc, #28]	; (8000528 <fsm_automatic_run+0x25c>)
 800050c:	6812      	ldr	r2, [r2, #0]
 800050e:	4611      	mov	r1, r2
 8000510:	4618      	mov	r0, r3
 8000512:	f000 fc89 	bl	8000e28 <updateLEDBuffer>
            }
            break;
 8000516:	e05d      	b.n	80005d4 <fsm_automatic_run+0x308>
 8000518:	200000cc 	.word	0x200000cc
 800051c:	20000084 	.word	0x20000084
 8000520:	200000d0 	.word	0x200000d0
 8000524:	2000008c 	.word	0x2000008c
 8000528:	200000d4 	.word	0x200000d4
 800052c:	20000088 	.word	0x20000088

        case AUTO_AMBER_RED:
            setYellow(1);
 8000530:	2001      	movs	r0, #1
 8000532:	f000 fa13 	bl	800095c <setYellow>
            setRed(2);
 8000536:	2002      	movs	r0, #2
 8000538:	f000 f9e0 	bl	80008fc <setRed>

            if (isTimerExpired(1) == 1) {
 800053c:	2001      	movs	r0, #1
 800053e:	f001 f939 	bl	80017b4 <isTimerExpired>
 8000542:	4603      	mov	r3, r0
 8000544:	2b01      	cmp	r3, #1
 8000546:	d116      	bne.n	8000576 <fsm_automatic_run+0x2aa>
                counter1--;
 8000548:	4b25      	ldr	r3, [pc, #148]	; (80005e0 <fsm_automatic_run+0x314>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	3b01      	subs	r3, #1
 800054e:	4a24      	ldr	r2, [pc, #144]	; (80005e0 <fsm_automatic_run+0x314>)
 8000550:	6013      	str	r3, [r2, #0]
                counter2--;
 8000552:	4b24      	ldr	r3, [pc, #144]	; (80005e4 <fsm_automatic_run+0x318>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	3b01      	subs	r3, #1
 8000558:	4a22      	ldr	r2, [pc, #136]	; (80005e4 <fsm_automatic_run+0x318>)
 800055a:	6013      	str	r3, [r2, #0]
                updateLEDBuffer(counter1, counter2);
 800055c:	4b20      	ldr	r3, [pc, #128]	; (80005e0 <fsm_automatic_run+0x314>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a20      	ldr	r2, [pc, #128]	; (80005e4 <fsm_automatic_run+0x318>)
 8000562:	6812      	ldr	r2, [r2, #0]
 8000564:	4611      	mov	r1, r2
 8000566:	4618      	mov	r0, r3
 8000568:	f000 fc5e 	bl	8000e28 <updateLEDBuffer>
                setTimer(1, 1000);
 800056c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000570:	2001      	movs	r0, #1
 8000572:	f001 f8ff 	bl	8001774 <setTimer>
            }

            if (isTimerExpired(0) == 1) {
 8000576:	2000      	movs	r0, #0
 8000578:	f001 f91c 	bl	80017b4 <isTimerExpired>
 800057c:	4603      	mov	r3, r0
 800057e:	2b01      	cmp	r3, #1
 8000580:	d12a      	bne.n	80005d8 <fsm_automatic_run+0x30c>
                status = AUTO_RED_GREEN;
 8000582:	4b19      	ldr	r3, [pc, #100]	; (80005e8 <fsm_automatic_run+0x31c>)
 8000584:	2201      	movs	r2, #1
 8000586:	601a      	str	r2, [r3, #0]
                counter1 = time_red;
 8000588:	4b18      	ldr	r3, [pc, #96]	; (80005ec <fsm_automatic_run+0x320>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a14      	ldr	r2, [pc, #80]	; (80005e0 <fsm_automatic_run+0x314>)
 800058e:	6013      	str	r3, [r2, #0]
                counter2 = time_green;
 8000590:	4b17      	ldr	r3, [pc, #92]	; (80005f0 <fsm_automatic_run+0x324>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a13      	ldr	r2, [pc, #76]	; (80005e4 <fsm_automatic_run+0x318>)
 8000596:	6013      	str	r3, [r2, #0]
                setTimer(0, time_green * 1000);
 8000598:	4b15      	ldr	r3, [pc, #84]	; (80005f0 <fsm_automatic_run+0x324>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005a0:	fb02 f303 	mul.w	r3, r2, r3
 80005a4:	4619      	mov	r1, r3
 80005a6:	2000      	movs	r0, #0
 80005a8:	f001 f8e4 	bl	8001774 <setTimer>
                setTimer(1, 1000);
 80005ac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005b0:	2001      	movs	r0, #1
 80005b2:	f001 f8df 	bl	8001774 <setTimer>
                updateLEDBuffer(counter1, counter2);
 80005b6:	4b0a      	ldr	r3, [pc, #40]	; (80005e0 <fsm_automatic_run+0x314>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a0a      	ldr	r2, [pc, #40]	; (80005e4 <fsm_automatic_run+0x318>)
 80005bc:	6812      	ldr	r2, [r2, #0]
 80005be:	4611      	mov	r1, r2
 80005c0:	4618      	mov	r0, r3
 80005c2:	f000 fc31 	bl	8000e28 <updateLEDBuffer>
            }
            break;
 80005c6:	e007      	b.n	80005d8 <fsm_automatic_run+0x30c>

        default:
            break;
 80005c8:	bf00      	nop
 80005ca:	e006      	b.n	80005da <fsm_automatic_run+0x30e>
            break;
 80005cc:	bf00      	nop
 80005ce:	e004      	b.n	80005da <fsm_automatic_run+0x30e>
            break;
 80005d0:	bf00      	nop
 80005d2:	e002      	b.n	80005da <fsm_automatic_run+0x30e>
            break;
 80005d4:	bf00      	nop
 80005d6:	e000      	b.n	80005da <fsm_automatic_run+0x30e>
            break;
 80005d8:	bf00      	nop
    }
}
 80005da:	bf00      	nop
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	200000d0 	.word	0x200000d0
 80005e4:	200000d4 	.word	0x200000d4
 80005e8:	200000cc 	.word	0x200000cc
 80005ec:	20000084 	.word	0x20000084
 80005f0:	2000008c 	.word	0x2000008c

080005f4 <fsm_manual_run>:
 *      Author: minhp
 */

#include "fsm_manual.h"

void fsm_manual_run(void) {
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
    switch (status) {
 80005f8:	4b5b      	ldr	r3, [pc, #364]	; (8000768 <fsm_manual_run+0x174>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	2b0e      	cmp	r3, #14
 80005fe:	d073      	beq.n	80006e8 <fsm_manual_run+0xf4>
 8000600:	2b0e      	cmp	r3, #14
 8000602:	f300 80a7 	bgt.w	8000754 <fsm_manual_run+0x160>
 8000606:	2b0c      	cmp	r3, #12
 8000608:	d002      	beq.n	8000610 <fsm_manual_run+0x1c>
 800060a:	2b0d      	cmp	r3, #13
 800060c:	d036      	beq.n	800067c <fsm_manual_run+0x88>
				time_green = temp_green;
			}
            break;

        default:
            break;
 800060e:	e0a1      	b.n	8000754 <fsm_manual_run+0x160>
            updateLEDBuffer(2, temp_red);
 8000610:	4b56      	ldr	r3, [pc, #344]	; (800076c <fsm_manual_run+0x178>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4619      	mov	r1, r3
 8000616:	2002      	movs	r0, #2
 8000618:	f000 fc06 	bl	8000e28 <updateLEDBuffer>
            if (isTimerExpired(2) == 1) {
 800061c:	2002      	movs	r0, #2
 800061e:	f001 f8c9 	bl	80017b4 <isTimerExpired>
 8000622:	4603      	mov	r3, r0
 8000624:	2b01      	cmp	r3, #1
 8000626:	d10c      	bne.n	8000642 <fsm_manual_run+0x4e>
                HAL_GPIO_TogglePin(LR1_GPIO_Port, LR1_Pin);
 8000628:	2102      	movs	r1, #2
 800062a:	4851      	ldr	r0, [pc, #324]	; (8000770 <fsm_manual_run+0x17c>)
 800062c:	f001 fcef 	bl	800200e <HAL_GPIO_TogglePin>
                HAL_GPIO_TogglePin(LR2_GPIO_Port, LR2_Pin);
 8000630:	2110      	movs	r1, #16
 8000632:	484f      	ldr	r0, [pc, #316]	; (8000770 <fsm_manual_run+0x17c>)
 8000634:	f001 fceb 	bl	800200e <HAL_GPIO_TogglePin>
                setTimer(2, 500);
 8000638:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800063c:	2002      	movs	r0, #2
 800063e:	f001 f899 	bl	8001774 <setTimer>
            if (isButtonPressed(1) == 1) {
 8000642:	2001      	movs	r0, #1
 8000644:	f7ff fd82 	bl	800014c <isButtonPressed>
 8000648:	4603      	mov	r3, r0
 800064a:	2b01      	cmp	r3, #1
 800064c:	d10b      	bne.n	8000666 <fsm_manual_run+0x72>
                temp_red++;
 800064e:	4b47      	ldr	r3, [pc, #284]	; (800076c <fsm_manual_run+0x178>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	3301      	adds	r3, #1
 8000654:	4a45      	ldr	r2, [pc, #276]	; (800076c <fsm_manual_run+0x178>)
 8000656:	6013      	str	r3, [r2, #0]
                if (temp_red > 99) temp_red = 1;
 8000658:	4b44      	ldr	r3, [pc, #272]	; (800076c <fsm_manual_run+0x178>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	2b63      	cmp	r3, #99	; 0x63
 800065e:	dd02      	ble.n	8000666 <fsm_manual_run+0x72>
 8000660:	4b42      	ldr	r3, [pc, #264]	; (800076c <fsm_manual_run+0x178>)
 8000662:	2201      	movs	r2, #1
 8000664:	601a      	str	r2, [r3, #0]
            if (isButtonPressed(2) == 1) {
 8000666:	2002      	movs	r0, #2
 8000668:	f7ff fd70 	bl	800014c <isButtonPressed>
 800066c:	4603      	mov	r3, r0
 800066e:	2b01      	cmp	r3, #1
 8000670:	d172      	bne.n	8000758 <fsm_manual_run+0x164>
				time_red = temp_red;
 8000672:	4b3e      	ldr	r3, [pc, #248]	; (800076c <fsm_manual_run+0x178>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4a3f      	ldr	r2, [pc, #252]	; (8000774 <fsm_manual_run+0x180>)
 8000678:	6013      	str	r3, [r2, #0]
            break;
 800067a:	e06d      	b.n	8000758 <fsm_manual_run+0x164>
            updateLEDBuffer(3, temp_amber);
 800067c:	4b3e      	ldr	r3, [pc, #248]	; (8000778 <fsm_manual_run+0x184>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4619      	mov	r1, r3
 8000682:	2003      	movs	r0, #3
 8000684:	f000 fbd0 	bl	8000e28 <updateLEDBuffer>
            if (isTimerExpired(2) == 1) {
 8000688:	2002      	movs	r0, #2
 800068a:	f001 f893 	bl	80017b4 <isTimerExpired>
 800068e:	4603      	mov	r3, r0
 8000690:	2b01      	cmp	r3, #1
 8000692:	d10c      	bne.n	80006ae <fsm_manual_run+0xba>
                HAL_GPIO_TogglePin(LY1_GPIO_Port, LY1_Pin);
 8000694:	2104      	movs	r1, #4
 8000696:	4836      	ldr	r0, [pc, #216]	; (8000770 <fsm_manual_run+0x17c>)
 8000698:	f001 fcb9 	bl	800200e <HAL_GPIO_TogglePin>
                HAL_GPIO_TogglePin(LY2_GPIO_Port, LY2_Pin);
 800069c:	2120      	movs	r1, #32
 800069e:	4834      	ldr	r0, [pc, #208]	; (8000770 <fsm_manual_run+0x17c>)
 80006a0:	f001 fcb5 	bl	800200e <HAL_GPIO_TogglePin>
                setTimer(2, 500);
 80006a4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80006a8:	2002      	movs	r0, #2
 80006aa:	f001 f863 	bl	8001774 <setTimer>
            if (isButtonPressed(1) == 1) {
 80006ae:	2001      	movs	r0, #1
 80006b0:	f7ff fd4c 	bl	800014c <isButtonPressed>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d10b      	bne.n	80006d2 <fsm_manual_run+0xde>
                temp_amber++;
 80006ba:	4b2f      	ldr	r3, [pc, #188]	; (8000778 <fsm_manual_run+0x184>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	3301      	adds	r3, #1
 80006c0:	4a2d      	ldr	r2, [pc, #180]	; (8000778 <fsm_manual_run+0x184>)
 80006c2:	6013      	str	r3, [r2, #0]
                if (temp_amber > 99) temp_amber = 1;
 80006c4:	4b2c      	ldr	r3, [pc, #176]	; (8000778 <fsm_manual_run+0x184>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2b63      	cmp	r3, #99	; 0x63
 80006ca:	dd02      	ble.n	80006d2 <fsm_manual_run+0xde>
 80006cc:	4b2a      	ldr	r3, [pc, #168]	; (8000778 <fsm_manual_run+0x184>)
 80006ce:	2201      	movs	r2, #1
 80006d0:	601a      	str	r2, [r3, #0]
            if (isButtonPressed(2) == 1) {
 80006d2:	2002      	movs	r0, #2
 80006d4:	f7ff fd3a 	bl	800014c <isButtonPressed>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b01      	cmp	r3, #1
 80006dc:	d13e      	bne.n	800075c <fsm_manual_run+0x168>
				time_amber = temp_amber;
 80006de:	4b26      	ldr	r3, [pc, #152]	; (8000778 <fsm_manual_run+0x184>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a26      	ldr	r2, [pc, #152]	; (800077c <fsm_manual_run+0x188>)
 80006e4:	6013      	str	r3, [r2, #0]
            break;
 80006e6:	e039      	b.n	800075c <fsm_manual_run+0x168>
            updateLEDBuffer(4, temp_green);
 80006e8:	4b25      	ldr	r3, [pc, #148]	; (8000780 <fsm_manual_run+0x18c>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4619      	mov	r1, r3
 80006ee:	2004      	movs	r0, #4
 80006f0:	f000 fb9a 	bl	8000e28 <updateLEDBuffer>
            if (isTimerExpired(2) == 1) {
 80006f4:	2002      	movs	r0, #2
 80006f6:	f001 f85d 	bl	80017b4 <isTimerExpired>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b01      	cmp	r3, #1
 80006fe:	d10c      	bne.n	800071a <fsm_manual_run+0x126>
                HAL_GPIO_TogglePin(LG1_GPIO_Port, LG1_Pin);
 8000700:	2108      	movs	r1, #8
 8000702:	481b      	ldr	r0, [pc, #108]	; (8000770 <fsm_manual_run+0x17c>)
 8000704:	f001 fc83 	bl	800200e <HAL_GPIO_TogglePin>
                HAL_GPIO_TogglePin(LG2_GPIO_Port, LG2_Pin);
 8000708:	2140      	movs	r1, #64	; 0x40
 800070a:	4819      	ldr	r0, [pc, #100]	; (8000770 <fsm_manual_run+0x17c>)
 800070c:	f001 fc7f 	bl	800200e <HAL_GPIO_TogglePin>
                setTimer(2, 500);
 8000710:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000714:	2002      	movs	r0, #2
 8000716:	f001 f82d 	bl	8001774 <setTimer>
            if (isButtonPressed(1) == 1) {
 800071a:	2001      	movs	r0, #1
 800071c:	f7ff fd16 	bl	800014c <isButtonPressed>
 8000720:	4603      	mov	r3, r0
 8000722:	2b01      	cmp	r3, #1
 8000724:	d10b      	bne.n	800073e <fsm_manual_run+0x14a>
                temp_green++;
 8000726:	4b16      	ldr	r3, [pc, #88]	; (8000780 <fsm_manual_run+0x18c>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	3301      	adds	r3, #1
 800072c:	4a14      	ldr	r2, [pc, #80]	; (8000780 <fsm_manual_run+0x18c>)
 800072e:	6013      	str	r3, [r2, #0]
                if (temp_green > 99) temp_green = 1;
 8000730:	4b13      	ldr	r3, [pc, #76]	; (8000780 <fsm_manual_run+0x18c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2b63      	cmp	r3, #99	; 0x63
 8000736:	dd02      	ble.n	800073e <fsm_manual_run+0x14a>
 8000738:	4b11      	ldr	r3, [pc, #68]	; (8000780 <fsm_manual_run+0x18c>)
 800073a:	2201      	movs	r2, #1
 800073c:	601a      	str	r2, [r3, #0]
            if (isButtonPressed(2) == 1) {
 800073e:	2002      	movs	r0, #2
 8000740:	f7ff fd04 	bl	800014c <isButtonPressed>
 8000744:	4603      	mov	r3, r0
 8000746:	2b01      	cmp	r3, #1
 8000748:	d10a      	bne.n	8000760 <fsm_manual_run+0x16c>
				time_green = temp_green;
 800074a:	4b0d      	ldr	r3, [pc, #52]	; (8000780 <fsm_manual_run+0x18c>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a0d      	ldr	r2, [pc, #52]	; (8000784 <fsm_manual_run+0x190>)
 8000750:	6013      	str	r3, [r2, #0]
            break;
 8000752:	e005      	b.n	8000760 <fsm_manual_run+0x16c>
            break;
 8000754:	bf00      	nop
 8000756:	e004      	b.n	8000762 <fsm_manual_run+0x16e>
            break;
 8000758:	bf00      	nop
 800075a:	e002      	b.n	8000762 <fsm_manual_run+0x16e>
            break;
 800075c:	bf00      	nop
 800075e:	e000      	b.n	8000762 <fsm_manual_run+0x16e>
            break;
 8000760:	bf00      	nop
    }
}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	200000cc 	.word	0x200000cc
 800076c:	200000d8 	.word	0x200000d8
 8000770:	40010800 	.word	0x40010800
 8000774:	20000084 	.word	0x20000084
 8000778:	200000dc 	.word	0x200000dc
 800077c:	20000088 	.word	0x20000088
 8000780:	200000e0 	.word	0x200000e0
 8000784:	2000008c 	.word	0x2000008c

08000788 <fsm_mode_run>:
 */

#include "fsm_mode.h"


void fsm_mode_run(void) {
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
    if (isButtonPressed(0) == 1) {
 800078c:	2000      	movs	r0, #0
 800078e:	f7ff fcdd 	bl	800014c <isButtonPressed>
 8000792:	4603      	mov	r3, r0
 8000794:	2b01      	cmp	r3, #1
 8000796:	d159      	bne.n	800084c <fsm_mode_run+0xc4>
        if (status == INIT || (status >= AUTO_RED_GREEN && status <= AUTO_AMBER_RED)) {
 8000798:	4b2d      	ldr	r3, [pc, #180]	; (8000850 <fsm_mode_run+0xc8>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d007      	beq.n	80007b0 <fsm_mode_run+0x28>
 80007a0:	4b2b      	ldr	r3, [pc, #172]	; (8000850 <fsm_mode_run+0xc8>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	dd1d      	ble.n	80007e4 <fsm_mode_run+0x5c>
 80007a8:	4b29      	ldr	r3, [pc, #164]	; (8000850 <fsm_mode_run+0xc8>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	2b04      	cmp	r3, #4
 80007ae:	dc19      	bgt.n	80007e4 <fsm_mode_run+0x5c>
            status = MAN_RED;
 80007b0:	4b27      	ldr	r3, [pc, #156]	; (8000850 <fsm_mode_run+0xc8>)
 80007b2:	220c      	movs	r2, #12
 80007b4:	601a      	str	r2, [r3, #0]
            turnOffAllLEDs();
 80007b6:	f000 f931 	bl	8000a1c <turnOffAllLEDs>
            temp_red = 1;
 80007ba:	4b26      	ldr	r3, [pc, #152]	; (8000854 <fsm_mode_run+0xcc>)
 80007bc:	2201      	movs	r2, #1
 80007be:	601a      	str	r2, [r3, #0]
            temp_amber = 1;
 80007c0:	4b25      	ldr	r3, [pc, #148]	; (8000858 <fsm_mode_run+0xd0>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	601a      	str	r2, [r3, #0]
            temp_green = 1;
 80007c6:	4b25      	ldr	r3, [pc, #148]	; (800085c <fsm_mode_run+0xd4>)
 80007c8:	2201      	movs	r2, #1
 80007ca:	601a      	str	r2, [r3, #0]
            setTimer(2, 500);
 80007cc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80007d0:	2002      	movs	r0, #2
 80007d2:	f000 ffcf 	bl	8001774 <setTimer>
            updateLEDBuffer(2, temp_red);
 80007d6:	4b1f      	ldr	r3, [pc, #124]	; (8000854 <fsm_mode_run+0xcc>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4619      	mov	r1, r3
 80007dc:	2002      	movs	r0, #2
 80007de:	f000 fb23 	bl	8000e28 <updateLEDBuffer>
            temp_green = 1;
            status = INIT;
            turnOffAllLEDs();
        }
    }
}
 80007e2:	e033      	b.n	800084c <fsm_mode_run+0xc4>
        else if (status == MAN_RED) {
 80007e4:	4b1a      	ldr	r3, [pc, #104]	; (8000850 <fsm_mode_run+0xc8>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	2b0c      	cmp	r3, #12
 80007ea:	d10b      	bne.n	8000804 <fsm_mode_run+0x7c>
            status = MAN_AMBER;
 80007ec:	4b18      	ldr	r3, [pc, #96]	; (8000850 <fsm_mode_run+0xc8>)
 80007ee:	220d      	movs	r2, #13
 80007f0:	601a      	str	r2, [r3, #0]
            turnOffAllLEDs();
 80007f2:	f000 f913 	bl	8000a1c <turnOffAllLEDs>
            updateLEDBuffer(3, temp_amber);
 80007f6:	4b18      	ldr	r3, [pc, #96]	; (8000858 <fsm_mode_run+0xd0>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4619      	mov	r1, r3
 80007fc:	2003      	movs	r0, #3
 80007fe:	f000 fb13 	bl	8000e28 <updateLEDBuffer>
}
 8000802:	e023      	b.n	800084c <fsm_mode_run+0xc4>
        else if (status == MAN_AMBER) {
 8000804:	4b12      	ldr	r3, [pc, #72]	; (8000850 <fsm_mode_run+0xc8>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2b0d      	cmp	r3, #13
 800080a:	d10b      	bne.n	8000824 <fsm_mode_run+0x9c>
            status = MAN_GREEN;
 800080c:	4b10      	ldr	r3, [pc, #64]	; (8000850 <fsm_mode_run+0xc8>)
 800080e:	220e      	movs	r2, #14
 8000810:	601a      	str	r2, [r3, #0]
            turnOffAllLEDs();
 8000812:	f000 f903 	bl	8000a1c <turnOffAllLEDs>
            updateLEDBuffer(4, temp_green);
 8000816:	4b11      	ldr	r3, [pc, #68]	; (800085c <fsm_mode_run+0xd4>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4619      	mov	r1, r3
 800081c:	2004      	movs	r0, #4
 800081e:	f000 fb03 	bl	8000e28 <updateLEDBuffer>
}
 8000822:	e013      	b.n	800084c <fsm_mode_run+0xc4>
        else if (status == MAN_GREEN) {
 8000824:	4b0a      	ldr	r3, [pc, #40]	; (8000850 <fsm_mode_run+0xc8>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b0e      	cmp	r3, #14
 800082a:	d10f      	bne.n	800084c <fsm_mode_run+0xc4>
            checkTrafficTime();
 800082c:	f000 f818 	bl	8000860 <checkTrafficTime>
            temp_red = 1;
 8000830:	4b08      	ldr	r3, [pc, #32]	; (8000854 <fsm_mode_run+0xcc>)
 8000832:	2201      	movs	r2, #1
 8000834:	601a      	str	r2, [r3, #0]
            temp_amber = 1;
 8000836:	4b08      	ldr	r3, [pc, #32]	; (8000858 <fsm_mode_run+0xd0>)
 8000838:	2201      	movs	r2, #1
 800083a:	601a      	str	r2, [r3, #0]
            temp_green = 1;
 800083c:	4b07      	ldr	r3, [pc, #28]	; (800085c <fsm_mode_run+0xd4>)
 800083e:	2201      	movs	r2, #1
 8000840:	601a      	str	r2, [r3, #0]
            status = INIT;
 8000842:	4b03      	ldr	r3, [pc, #12]	; (8000850 <fsm_mode_run+0xc8>)
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
            turnOffAllLEDs();
 8000848:	f000 f8e8 	bl	8000a1c <turnOffAllLEDs>
}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}
 8000850:	200000cc 	.word	0x200000cc
 8000854:	200000d8 	.word	0x200000d8
 8000858:	200000dc 	.word	0x200000dc
 800085c:	200000e0 	.word	0x200000e0

08000860 <checkTrafficTime>:

int temp_red = 0;
int temp_amber = 0;
int temp_green = 0;

void checkTrafficTime(void) {
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
	if (time_red < 1) time_red = 1;
 8000864:	4b22      	ldr	r3, [pc, #136]	; (80008f0 <checkTrafficTime+0x90>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	2b00      	cmp	r3, #0
 800086a:	dc02      	bgt.n	8000872 <checkTrafficTime+0x12>
 800086c:	4b20      	ldr	r3, [pc, #128]	; (80008f0 <checkTrafficTime+0x90>)
 800086e:	2201      	movs	r2, #1
 8000870:	601a      	str	r2, [r3, #0]
	if (time_amber < 1) time_amber = 1;
 8000872:	4b20      	ldr	r3, [pc, #128]	; (80008f4 <checkTrafficTime+0x94>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	2b00      	cmp	r3, #0
 8000878:	dc02      	bgt.n	8000880 <checkTrafficTime+0x20>
 800087a:	4b1e      	ldr	r3, [pc, #120]	; (80008f4 <checkTrafficTime+0x94>)
 800087c:	2201      	movs	r2, #1
 800087e:	601a      	str	r2, [r3, #0]
	if (time_green < 1) time_green = 1;
 8000880:	4b1d      	ldr	r3, [pc, #116]	; (80008f8 <checkTrafficTime+0x98>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	dc02      	bgt.n	800088e <checkTrafficTime+0x2e>
 8000888:	4b1b      	ldr	r3, [pc, #108]	; (80008f8 <checkTrafficTime+0x98>)
 800088a:	2201      	movs	r2, #1
 800088c:	601a      	str	r2, [r3, #0]

	if (time_red == time_amber + time_green) {
 800088e:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <checkTrafficTime+0x94>)
 8000890:	681a      	ldr	r2, [r3, #0]
 8000892:	4b19      	ldr	r3, [pc, #100]	; (80008f8 <checkTrafficTime+0x98>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	441a      	add	r2, r3
 8000898:	4b15      	ldr	r3, [pc, #84]	; (80008f0 <checkTrafficTime+0x90>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	429a      	cmp	r2, r3
 800089e:	d023      	beq.n	80008e8 <checkTrafficTime+0x88>
		return;
	}

	time_amber = time_red - time_green;
 80008a0:	4b13      	ldr	r3, [pc, #76]	; (80008f0 <checkTrafficTime+0x90>)
 80008a2:	681a      	ldr	r2, [r3, #0]
 80008a4:	4b14      	ldr	r3, [pc, #80]	; (80008f8 <checkTrafficTime+0x98>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	1ad3      	subs	r3, r2, r3
 80008aa:	4a12      	ldr	r2, [pc, #72]	; (80008f4 <checkTrafficTime+0x94>)
 80008ac:	6013      	str	r3, [r2, #0]
	if (time_amber < 1) {
 80008ae:	4b11      	ldr	r3, [pc, #68]	; (80008f4 <checkTrafficTime+0x94>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	dc19      	bgt.n	80008ea <checkTrafficTime+0x8a>
		time_amber = 1;
 80008b6:	4b0f      	ldr	r3, [pc, #60]	; (80008f4 <checkTrafficTime+0x94>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	601a      	str	r2, [r3, #0]
		time_green = time_red - time_amber;
 80008bc:	4b0c      	ldr	r3, [pc, #48]	; (80008f0 <checkTrafficTime+0x90>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	4b0c      	ldr	r3, [pc, #48]	; (80008f4 <checkTrafficTime+0x94>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	1ad3      	subs	r3, r2, r3
 80008c6:	4a0c      	ldr	r2, [pc, #48]	; (80008f8 <checkTrafficTime+0x98>)
 80008c8:	6013      	str	r3, [r2, #0]
		if (time_green < 1) {
 80008ca:	4b0b      	ldr	r3, [pc, #44]	; (80008f8 <checkTrafficTime+0x98>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	dc0b      	bgt.n	80008ea <checkTrafficTime+0x8a>
			time_green = 1;
 80008d2:	4b09      	ldr	r3, [pc, #36]	; (80008f8 <checkTrafficTime+0x98>)
 80008d4:	2201      	movs	r2, #1
 80008d6:	601a      	str	r2, [r3, #0]
			time_red = time_green + time_amber;
 80008d8:	4b07      	ldr	r3, [pc, #28]	; (80008f8 <checkTrafficTime+0x98>)
 80008da:	681a      	ldr	r2, [r3, #0]
 80008dc:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <checkTrafficTime+0x94>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4413      	add	r3, r2
 80008e2:	4a03      	ldr	r2, [pc, #12]	; (80008f0 <checkTrafficTime+0x90>)
 80008e4:	6013      	str	r3, [r2, #0]
 80008e6:	e000      	b.n	80008ea <checkTrafficTime+0x8a>
		return;
 80008e8:	bf00      	nop
		}
	}
}
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bc80      	pop	{r7}
 80008ee:	4770      	bx	lr
 80008f0:	20000084 	.word	0x20000084
 80008f4:	20000088 	.word	0x20000088
 80008f8:	2000008c 	.word	0x2000008c

080008fc <setRed>:
 */

#include "led_display.h"
#include "global.h"

void setRed(int road) {
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
    if (road == 1) {
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	2b01      	cmp	r3, #1
 8000908:	d10f      	bne.n	800092a <setRed+0x2e>
        HAL_GPIO_WritePin(LR1_GPIO_Port, LR1_Pin, GPIO_PIN_RESET);
 800090a:	2200      	movs	r2, #0
 800090c:	2102      	movs	r1, #2
 800090e:	4812      	ldr	r0, [pc, #72]	; (8000958 <setRed+0x5c>)
 8000910:	f001 fb65 	bl	8001fde <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LY1_GPIO_Port, LY1_Pin, GPIO_PIN_SET);
 8000914:	2201      	movs	r2, #1
 8000916:	2104      	movs	r1, #4
 8000918:	480f      	ldr	r0, [pc, #60]	; (8000958 <setRed+0x5c>)
 800091a:	f001 fb60 	bl	8001fde <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LG1_GPIO_Port, LG1_Pin, GPIO_PIN_SET);
 800091e:	2201      	movs	r2, #1
 8000920:	2108      	movs	r1, #8
 8000922:	480d      	ldr	r0, [pc, #52]	; (8000958 <setRed+0x5c>)
 8000924:	f001 fb5b 	bl	8001fde <HAL_GPIO_WritePin>
    } else if (road == 2) {
        HAL_GPIO_WritePin(LR2_GPIO_Port, LR2_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(LY2_GPIO_Port, LY2_Pin, GPIO_PIN_SET);
        HAL_GPIO_WritePin(LG2_GPIO_Port, LG2_Pin, GPIO_PIN_SET);
    }
}
 8000928:	e011      	b.n	800094e <setRed+0x52>
    } else if (road == 2) {
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	2b02      	cmp	r3, #2
 800092e:	d10e      	bne.n	800094e <setRed+0x52>
        HAL_GPIO_WritePin(LR2_GPIO_Port, LR2_Pin, GPIO_PIN_RESET);
 8000930:	2200      	movs	r2, #0
 8000932:	2110      	movs	r1, #16
 8000934:	4808      	ldr	r0, [pc, #32]	; (8000958 <setRed+0x5c>)
 8000936:	f001 fb52 	bl	8001fde <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LY2_GPIO_Port, LY2_Pin, GPIO_PIN_SET);
 800093a:	2201      	movs	r2, #1
 800093c:	2120      	movs	r1, #32
 800093e:	4806      	ldr	r0, [pc, #24]	; (8000958 <setRed+0x5c>)
 8000940:	f001 fb4d 	bl	8001fde <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LG2_GPIO_Port, LG2_Pin, GPIO_PIN_SET);
 8000944:	2201      	movs	r2, #1
 8000946:	2140      	movs	r1, #64	; 0x40
 8000948:	4803      	ldr	r0, [pc, #12]	; (8000958 <setRed+0x5c>)
 800094a:	f001 fb48 	bl	8001fde <HAL_GPIO_WritePin>
}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40010800 	.word	0x40010800

0800095c <setYellow>:

void setYellow(int road) {
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
    if (road == 1) {
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d10f      	bne.n	800098a <setYellow+0x2e>
        HAL_GPIO_WritePin(LR1_GPIO_Port, LR1_Pin, GPIO_PIN_SET);
 800096a:	2201      	movs	r2, #1
 800096c:	2102      	movs	r1, #2
 800096e:	4812      	ldr	r0, [pc, #72]	; (80009b8 <setYellow+0x5c>)
 8000970:	f001 fb35 	bl	8001fde <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LY1_GPIO_Port, LY1_Pin, GPIO_PIN_RESET);
 8000974:	2200      	movs	r2, #0
 8000976:	2104      	movs	r1, #4
 8000978:	480f      	ldr	r0, [pc, #60]	; (80009b8 <setYellow+0x5c>)
 800097a:	f001 fb30 	bl	8001fde <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LG1_GPIO_Port, LG1_Pin, GPIO_PIN_SET);
 800097e:	2201      	movs	r2, #1
 8000980:	2108      	movs	r1, #8
 8000982:	480d      	ldr	r0, [pc, #52]	; (80009b8 <setYellow+0x5c>)
 8000984:	f001 fb2b 	bl	8001fde <HAL_GPIO_WritePin>
    } else if (road == 2) {
        HAL_GPIO_WritePin(LR2_GPIO_Port, LR2_Pin, GPIO_PIN_SET);
        HAL_GPIO_WritePin(LY2_GPIO_Port, LY2_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(LG2_GPIO_Port, LG2_Pin, GPIO_PIN_SET);
    }
}
 8000988:	e011      	b.n	80009ae <setYellow+0x52>
    } else if (road == 2) {
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	2b02      	cmp	r3, #2
 800098e:	d10e      	bne.n	80009ae <setYellow+0x52>
        HAL_GPIO_WritePin(LR2_GPIO_Port, LR2_Pin, GPIO_PIN_SET);
 8000990:	2201      	movs	r2, #1
 8000992:	2110      	movs	r1, #16
 8000994:	4808      	ldr	r0, [pc, #32]	; (80009b8 <setYellow+0x5c>)
 8000996:	f001 fb22 	bl	8001fde <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LY2_GPIO_Port, LY2_Pin, GPIO_PIN_RESET);
 800099a:	2200      	movs	r2, #0
 800099c:	2120      	movs	r1, #32
 800099e:	4806      	ldr	r0, [pc, #24]	; (80009b8 <setYellow+0x5c>)
 80009a0:	f001 fb1d 	bl	8001fde <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LG2_GPIO_Port, LG2_Pin, GPIO_PIN_SET);
 80009a4:	2201      	movs	r2, #1
 80009a6:	2140      	movs	r1, #64	; 0x40
 80009a8:	4803      	ldr	r0, [pc, #12]	; (80009b8 <setYellow+0x5c>)
 80009aa:	f001 fb18 	bl	8001fde <HAL_GPIO_WritePin>
}
 80009ae:	bf00      	nop
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40010800 	.word	0x40010800

080009bc <setGreen>:

void setGreen(int road) {
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
    if (road == 1) {
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d10f      	bne.n	80009ea <setGreen+0x2e>
        HAL_GPIO_WritePin(LR1_GPIO_Port, LR1_Pin, GPIO_PIN_SET);
 80009ca:	2201      	movs	r2, #1
 80009cc:	2102      	movs	r1, #2
 80009ce:	4812      	ldr	r0, [pc, #72]	; (8000a18 <setGreen+0x5c>)
 80009d0:	f001 fb05 	bl	8001fde <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LY1_GPIO_Port, LY1_Pin, GPIO_PIN_SET);
 80009d4:	2201      	movs	r2, #1
 80009d6:	2104      	movs	r1, #4
 80009d8:	480f      	ldr	r0, [pc, #60]	; (8000a18 <setGreen+0x5c>)
 80009da:	f001 fb00 	bl	8001fde <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LG1_GPIO_Port, LG1_Pin, GPIO_PIN_RESET);
 80009de:	2200      	movs	r2, #0
 80009e0:	2108      	movs	r1, #8
 80009e2:	480d      	ldr	r0, [pc, #52]	; (8000a18 <setGreen+0x5c>)
 80009e4:	f001 fafb 	bl	8001fde <HAL_GPIO_WritePin>
    } else if (road == 2) {
        HAL_GPIO_WritePin(LR2_GPIO_Port, LR2_Pin, GPIO_PIN_SET);
        HAL_GPIO_WritePin(LY2_GPIO_Port, LY2_Pin, GPIO_PIN_SET);
        HAL_GPIO_WritePin(LG2_GPIO_Port, LG2_Pin, GPIO_PIN_RESET);
    }
}
 80009e8:	e011      	b.n	8000a0e <setGreen+0x52>
    } else if (road == 2) {
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	d10e      	bne.n	8000a0e <setGreen+0x52>
        HAL_GPIO_WritePin(LR2_GPIO_Port, LR2_Pin, GPIO_PIN_SET);
 80009f0:	2201      	movs	r2, #1
 80009f2:	2110      	movs	r1, #16
 80009f4:	4808      	ldr	r0, [pc, #32]	; (8000a18 <setGreen+0x5c>)
 80009f6:	f001 faf2 	bl	8001fde <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LY2_GPIO_Port, LY2_Pin, GPIO_PIN_SET);
 80009fa:	2201      	movs	r2, #1
 80009fc:	2120      	movs	r1, #32
 80009fe:	4806      	ldr	r0, [pc, #24]	; (8000a18 <setGreen+0x5c>)
 8000a00:	f001 faed 	bl	8001fde <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LG2_GPIO_Port, LG2_Pin, GPIO_PIN_RESET);
 8000a04:	2200      	movs	r2, #0
 8000a06:	2140      	movs	r1, #64	; 0x40
 8000a08:	4803      	ldr	r0, [pc, #12]	; (8000a18 <setGreen+0x5c>)
 8000a0a:	f001 fae8 	bl	8001fde <HAL_GPIO_WritePin>
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40010800 	.word	0x40010800

08000a1c <turnOffAllLEDs>:

void turnOffAllLEDs(void) {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LR1_GPIO_Port, LR1_Pin, GPIO_PIN_SET);
 8000a20:	2201      	movs	r2, #1
 8000a22:	2102      	movs	r1, #2
 8000a24:	480e      	ldr	r0, [pc, #56]	; (8000a60 <turnOffAllLEDs+0x44>)
 8000a26:	f001 fada 	bl	8001fde <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LY1_GPIO_Port, LY1_Pin, GPIO_PIN_SET);
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	2104      	movs	r1, #4
 8000a2e:	480c      	ldr	r0, [pc, #48]	; (8000a60 <turnOffAllLEDs+0x44>)
 8000a30:	f001 fad5 	bl	8001fde <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LG1_GPIO_Port, LG1_Pin, GPIO_PIN_SET);
 8000a34:	2201      	movs	r2, #1
 8000a36:	2108      	movs	r1, #8
 8000a38:	4809      	ldr	r0, [pc, #36]	; (8000a60 <turnOffAllLEDs+0x44>)
 8000a3a:	f001 fad0 	bl	8001fde <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LR2_GPIO_Port, LR2_Pin, GPIO_PIN_SET);
 8000a3e:	2201      	movs	r2, #1
 8000a40:	2110      	movs	r1, #16
 8000a42:	4807      	ldr	r0, [pc, #28]	; (8000a60 <turnOffAllLEDs+0x44>)
 8000a44:	f001 facb 	bl	8001fde <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LY2_GPIO_Port, LY2_Pin, GPIO_PIN_SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	2120      	movs	r1, #32
 8000a4c:	4804      	ldr	r0, [pc, #16]	; (8000a60 <turnOffAllLEDs+0x44>)
 8000a4e:	f001 fac6 	bl	8001fde <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LG2_GPIO_Port, LG2_Pin, GPIO_PIN_SET);
 8000a52:	2201      	movs	r2, #1
 8000a54:	2140      	movs	r1, #64	; 0x40
 8000a56:	4802      	ldr	r0, [pc, #8]	; (8000a60 <turnOffAllLEDs+0x44>)
 8000a58:	f001 fac1 	bl	8001fde <HAL_GPIO_WritePin>
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	40010800 	.word	0x40010800

08000a64 <clear7SEG>:

const int MAX_LED = 4;
int led_buffer[4] = {0, 0, 0, 0};
int index_led = 0;

void clear7SEG(){
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_SET);
 8000a68:	2201      	movs	r2, #1
 8000a6a:	2101      	movs	r1, #1
 8000a6c:	4811      	ldr	r0, [pc, #68]	; (8000ab4 <clear7SEG+0x50>)
 8000a6e:	f001 fab6 	bl	8001fde <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_SET);
 8000a72:	2201      	movs	r2, #1
 8000a74:	2102      	movs	r1, #2
 8000a76:	480f      	ldr	r0, [pc, #60]	; (8000ab4 <clear7SEG+0x50>)
 8000a78:	f001 fab1 	bl	8001fde <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_SET);
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	2104      	movs	r1, #4
 8000a80:	480c      	ldr	r0, [pc, #48]	; (8000ab4 <clear7SEG+0x50>)
 8000a82:	f001 faac 	bl	8001fde <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_SET);
 8000a86:	2201      	movs	r2, #1
 8000a88:	2108      	movs	r1, #8
 8000a8a:	480a      	ldr	r0, [pc, #40]	; (8000ab4 <clear7SEG+0x50>)
 8000a8c:	f001 faa7 	bl	8001fde <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_SET);
 8000a90:	2201      	movs	r2, #1
 8000a92:	2110      	movs	r1, #16
 8000a94:	4807      	ldr	r0, [pc, #28]	; (8000ab4 <clear7SEG+0x50>)
 8000a96:	f001 faa2 	bl	8001fde <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_SET);
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	2120      	movs	r1, #32
 8000a9e:	4805      	ldr	r0, [pc, #20]	; (8000ab4 <clear7SEG+0x50>)
 8000aa0:	f001 fa9d 	bl	8001fde <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_SET);
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	2140      	movs	r1, #64	; 0x40
 8000aa8:	4802      	ldr	r0, [pc, #8]	; (8000ab4 <clear7SEG+0x50>)
 8000aaa:	f001 fa98 	bl	8001fde <HAL_GPIO_WritePin>
}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40010c00 	.word	0x40010c00

08000ab8 <display7SEG>:

void display7SEG(int num) {
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
	clear7SEG();
 8000ac0:	f7ff ffd0 	bl	8000a64 <clear7SEG>
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2b09      	cmp	r3, #9
 8000ac8:	f200 8117 	bhi.w	8000cfa <display7SEG+0x242>
 8000acc:	a201      	add	r2, pc, #4	; (adr r2, 8000ad4 <display7SEG+0x1c>)
 8000ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ad2:	bf00      	nop
 8000ad4:	08000afd 	.word	0x08000afd
 8000ad8:	08000b3b 	.word	0x08000b3b
 8000adc:	08000b51 	.word	0x08000b51
 8000ae0:	08000b85 	.word	0x08000b85
 8000ae4:	08000bb9 	.word	0x08000bb9
 8000ae8:	08000be3 	.word	0x08000be3
 8000aec:	08000c17 	.word	0x08000c17
 8000af0:	08000c55 	.word	0x08000c55
 8000af4:	08000c75 	.word	0x08000c75
 8000af8:	08000cbd 	.word	0x08000cbd
	switch(num) {
		case 0:
			HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2101      	movs	r1, #1
 8000b00:	4880      	ldr	r0, [pc, #512]	; (8000d04 <display7SEG+0x24c>)
 8000b02:	f001 fa6c 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2102      	movs	r1, #2
 8000b0a:	487e      	ldr	r0, [pc, #504]	; (8000d04 <display7SEG+0x24c>)
 8000b0c:	f001 fa67 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2104      	movs	r1, #4
 8000b14:	487b      	ldr	r0, [pc, #492]	; (8000d04 <display7SEG+0x24c>)
 8000b16:	f001 fa62 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2108      	movs	r1, #8
 8000b1e:	4879      	ldr	r0, [pc, #484]	; (8000d04 <display7SEG+0x24c>)
 8000b20:	f001 fa5d 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_RESET);
 8000b24:	2200      	movs	r2, #0
 8000b26:	2110      	movs	r1, #16
 8000b28:	4876      	ldr	r0, [pc, #472]	; (8000d04 <display7SEG+0x24c>)
 8000b2a:	f001 fa58 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2120      	movs	r1, #32
 8000b32:	4874      	ldr	r0, [pc, #464]	; (8000d04 <display7SEG+0x24c>)
 8000b34:	f001 fa53 	bl	8001fde <HAL_GPIO_WritePin>
	        break;
 8000b38:	e0e0      	b.n	8000cfc <display7SEG+0x244>
	    case 1:
	        HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2102      	movs	r1, #2
 8000b3e:	4871      	ldr	r0, [pc, #452]	; (8000d04 <display7SEG+0x24c>)
 8000b40:	f001 fa4d 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000b44:	2200      	movs	r2, #0
 8000b46:	2104      	movs	r1, #4
 8000b48:	486e      	ldr	r0, [pc, #440]	; (8000d04 <display7SEG+0x24c>)
 8000b4a:	f001 fa48 	bl	8001fde <HAL_GPIO_WritePin>
	        break;
 8000b4e:	e0d5      	b.n	8000cfc <display7SEG+0x244>
	    case 2:
	        HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 8000b50:	2200      	movs	r2, #0
 8000b52:	2101      	movs	r1, #1
 8000b54:	486b      	ldr	r0, [pc, #428]	; (8000d04 <display7SEG+0x24c>)
 8000b56:	f001 fa42 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2102      	movs	r1, #2
 8000b5e:	4869      	ldr	r0, [pc, #420]	; (8000d04 <display7SEG+0x24c>)
 8000b60:	f001 fa3d 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	2108      	movs	r1, #8
 8000b68:	4866      	ldr	r0, [pc, #408]	; (8000d04 <display7SEG+0x24c>)
 8000b6a:	f001 fa38 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_RESET);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2110      	movs	r1, #16
 8000b72:	4864      	ldr	r0, [pc, #400]	; (8000d04 <display7SEG+0x24c>)
 8000b74:	f001 fa33 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2140      	movs	r1, #64	; 0x40
 8000b7c:	4861      	ldr	r0, [pc, #388]	; (8000d04 <display7SEG+0x24c>)
 8000b7e:	f001 fa2e 	bl	8001fde <HAL_GPIO_WritePin>
	        break;
 8000b82:	e0bb      	b.n	8000cfc <display7SEG+0x244>
	    case 3:
	        HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	2101      	movs	r1, #1
 8000b88:	485e      	ldr	r0, [pc, #376]	; (8000d04 <display7SEG+0x24c>)
 8000b8a:	f001 fa28 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 8000b8e:	2200      	movs	r2, #0
 8000b90:	2102      	movs	r1, #2
 8000b92:	485c      	ldr	r0, [pc, #368]	; (8000d04 <display7SEG+0x24c>)
 8000b94:	f001 fa23 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000b98:	2200      	movs	r2, #0
 8000b9a:	2104      	movs	r1, #4
 8000b9c:	4859      	ldr	r0, [pc, #356]	; (8000d04 <display7SEG+0x24c>)
 8000b9e:	f001 fa1e 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2108      	movs	r1, #8
 8000ba6:	4857      	ldr	r0, [pc, #348]	; (8000d04 <display7SEG+0x24c>)
 8000ba8:	f001 fa19 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 8000bac:	2200      	movs	r2, #0
 8000bae:	2140      	movs	r1, #64	; 0x40
 8000bb0:	4854      	ldr	r0, [pc, #336]	; (8000d04 <display7SEG+0x24c>)
 8000bb2:	f001 fa14 	bl	8001fde <HAL_GPIO_WritePin>
	        break;
 8000bb6:	e0a1      	b.n	8000cfc <display7SEG+0x244>
	    case 4:
	        HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	2102      	movs	r1, #2
 8000bbc:	4851      	ldr	r0, [pc, #324]	; (8000d04 <display7SEG+0x24c>)
 8000bbe:	f001 fa0e 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	2104      	movs	r1, #4
 8000bc6:	484f      	ldr	r0, [pc, #316]	; (8000d04 <display7SEG+0x24c>)
 8000bc8:	f001 fa09 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2120      	movs	r1, #32
 8000bd0:	484c      	ldr	r0, [pc, #304]	; (8000d04 <display7SEG+0x24c>)
 8000bd2:	f001 fa04 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2140      	movs	r1, #64	; 0x40
 8000bda:	484a      	ldr	r0, [pc, #296]	; (8000d04 <display7SEG+0x24c>)
 8000bdc:	f001 f9ff 	bl	8001fde <HAL_GPIO_WritePin>
	        break;
 8000be0:	e08c      	b.n	8000cfc <display7SEG+0x244>
	    case 5:
	        HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 8000be2:	2200      	movs	r2, #0
 8000be4:	2101      	movs	r1, #1
 8000be6:	4847      	ldr	r0, [pc, #284]	; (8000d04 <display7SEG+0x24c>)
 8000be8:	f001 f9f9 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000bec:	2200      	movs	r2, #0
 8000bee:	2104      	movs	r1, #4
 8000bf0:	4844      	ldr	r0, [pc, #272]	; (8000d04 <display7SEG+0x24c>)
 8000bf2:	f001 f9f4 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2108      	movs	r1, #8
 8000bfa:	4842      	ldr	r0, [pc, #264]	; (8000d04 <display7SEG+0x24c>)
 8000bfc:	f001 f9ef 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_RESET);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2120      	movs	r1, #32
 8000c04:	483f      	ldr	r0, [pc, #252]	; (8000d04 <display7SEG+0x24c>)
 8000c06:	f001 f9ea 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	2140      	movs	r1, #64	; 0x40
 8000c0e:	483d      	ldr	r0, [pc, #244]	; (8000d04 <display7SEG+0x24c>)
 8000c10:	f001 f9e5 	bl	8001fde <HAL_GPIO_WritePin>
	        break;
 8000c14:	e072      	b.n	8000cfc <display7SEG+0x244>
	    case 6:
	        HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 8000c16:	2200      	movs	r2, #0
 8000c18:	2101      	movs	r1, #1
 8000c1a:	483a      	ldr	r0, [pc, #232]	; (8000d04 <display7SEG+0x24c>)
 8000c1c:	f001 f9df 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000c20:	2200      	movs	r2, #0
 8000c22:	2104      	movs	r1, #4
 8000c24:	4837      	ldr	r0, [pc, #220]	; (8000d04 <display7SEG+0x24c>)
 8000c26:	f001 f9da 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2108      	movs	r1, #8
 8000c2e:	4835      	ldr	r0, [pc, #212]	; (8000d04 <display7SEG+0x24c>)
 8000c30:	f001 f9d5 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_RESET);
 8000c34:	2200      	movs	r2, #0
 8000c36:	2110      	movs	r1, #16
 8000c38:	4832      	ldr	r0, [pc, #200]	; (8000d04 <display7SEG+0x24c>)
 8000c3a:	f001 f9d0 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_RESET);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2120      	movs	r1, #32
 8000c42:	4830      	ldr	r0, [pc, #192]	; (8000d04 <display7SEG+0x24c>)
 8000c44:	f001 f9cb 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2140      	movs	r1, #64	; 0x40
 8000c4c:	482d      	ldr	r0, [pc, #180]	; (8000d04 <display7SEG+0x24c>)
 8000c4e:	f001 f9c6 	bl	8001fde <HAL_GPIO_WritePin>
	        break;
 8000c52:	e053      	b.n	8000cfc <display7SEG+0x244>
	    case 7:
	        HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 8000c54:	2200      	movs	r2, #0
 8000c56:	2101      	movs	r1, #1
 8000c58:	482a      	ldr	r0, [pc, #168]	; (8000d04 <display7SEG+0x24c>)
 8000c5a:	f001 f9c0 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2102      	movs	r1, #2
 8000c62:	4828      	ldr	r0, [pc, #160]	; (8000d04 <display7SEG+0x24c>)
 8000c64:	f001 f9bb 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2104      	movs	r1, #4
 8000c6c:	4825      	ldr	r0, [pc, #148]	; (8000d04 <display7SEG+0x24c>)
 8000c6e:	f001 f9b6 	bl	8001fde <HAL_GPIO_WritePin>
	        break;
 8000c72:	e043      	b.n	8000cfc <display7SEG+0x244>
	    case 8:
	        HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 8000c74:	2200      	movs	r2, #0
 8000c76:	2101      	movs	r1, #1
 8000c78:	4822      	ldr	r0, [pc, #136]	; (8000d04 <display7SEG+0x24c>)
 8000c7a:	f001 f9b0 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2102      	movs	r1, #2
 8000c82:	4820      	ldr	r0, [pc, #128]	; (8000d04 <display7SEG+0x24c>)
 8000c84:	f001 f9ab 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2104      	movs	r1, #4
 8000c8c:	481d      	ldr	r0, [pc, #116]	; (8000d04 <display7SEG+0x24c>)
 8000c8e:	f001 f9a6 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	2108      	movs	r1, #8
 8000c96:	481b      	ldr	r0, [pc, #108]	; (8000d04 <display7SEG+0x24c>)
 8000c98:	f001 f9a1 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_e_GPIO_Port, SEG_e_Pin, GPIO_PIN_RESET);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2110      	movs	r1, #16
 8000ca0:	4818      	ldr	r0, [pc, #96]	; (8000d04 <display7SEG+0x24c>)
 8000ca2:	f001 f99c 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_RESET);
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	2120      	movs	r1, #32
 8000caa:	4816      	ldr	r0, [pc, #88]	; (8000d04 <display7SEG+0x24c>)
 8000cac:	f001 f997 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	2140      	movs	r1, #64	; 0x40
 8000cb4:	4813      	ldr	r0, [pc, #76]	; (8000d04 <display7SEG+0x24c>)
 8000cb6:	f001 f992 	bl	8001fde <HAL_GPIO_WritePin>
	        break;
 8000cba:	e01f      	b.n	8000cfc <display7SEG+0x244>
	    case 9:
	        HAL_GPIO_WritePin(SEG_a_GPIO_Port, SEG_a_Pin, GPIO_PIN_RESET);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	4810      	ldr	r0, [pc, #64]	; (8000d04 <display7SEG+0x24c>)
 8000cc2:	f001 f98c 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_b_GPIO_Port, SEG_b_Pin, GPIO_PIN_RESET);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	2102      	movs	r1, #2
 8000cca:	480e      	ldr	r0, [pc, #56]	; (8000d04 <display7SEG+0x24c>)
 8000ccc:	f001 f987 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_c_GPIO_Port, SEG_c_Pin, GPIO_PIN_RESET);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	2104      	movs	r1, #4
 8000cd4:	480b      	ldr	r0, [pc, #44]	; (8000d04 <display7SEG+0x24c>)
 8000cd6:	f001 f982 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_d_GPIO_Port, SEG_d_Pin, GPIO_PIN_RESET);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2108      	movs	r1, #8
 8000cde:	4809      	ldr	r0, [pc, #36]	; (8000d04 <display7SEG+0x24c>)
 8000ce0:	f001 f97d 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_f_GPIO_Port, SEG_f_Pin, GPIO_PIN_RESET);
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2120      	movs	r1, #32
 8000ce8:	4806      	ldr	r0, [pc, #24]	; (8000d04 <display7SEG+0x24c>)
 8000cea:	f001 f978 	bl	8001fde <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(SEG_g_GPIO_Port, SEG_g_Pin, GPIO_PIN_RESET);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2140      	movs	r1, #64	; 0x40
 8000cf2:	4804      	ldr	r0, [pc, #16]	; (8000d04 <display7SEG+0x24c>)
 8000cf4:	f001 f973 	bl	8001fde <HAL_GPIO_WritePin>
	        break;
 8000cf8:	e000      	b.n	8000cfc <display7SEG+0x244>
	    default:
	        break;
 8000cfa:	bf00      	nop
	}
}
 8000cfc:	bf00      	nop
 8000cfe:	3708      	adds	r7, #8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40010c00 	.word	0x40010c00

08000d08 <update7SEG>:

void update7SEG(int index) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2b03      	cmp	r3, #3
 8000d14:	d87e      	bhi.n	8000e14 <update7SEG+0x10c>
 8000d16:	a201      	add	r2, pc, #4	; (adr r2, 8000d1c <update7SEG+0x14>)
 8000d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d1c:	08000d2d 	.word	0x08000d2d
 8000d20:	08000d67 	.word	0x08000d67
 8000d24:	08000da1 	.word	0x08000da1
 8000d28:	08000ddb 	.word	0x08000ddb
    switch(index) {
        case 0:
            // Display the first 7 SEG with led_buffer[0]
            display7SEG(led_buffer[0]);
 8000d2c:	4b3c      	ldr	r3, [pc, #240]	; (8000e20 <update7SEG+0x118>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4618      	mov	r0, r3
 8000d32:	f7ff fec1 	bl	8000ab8 <display7SEG>
            // Turn off all other displays
            HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	2180      	movs	r1, #128	; 0x80
 8000d3a:	483a      	ldr	r0, [pc, #232]	; (8000e24 <update7SEG+0x11c>)
 8000d3c:	f001 f94f 	bl	8001fde <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000d40:	2201      	movs	r2, #1
 8000d42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d46:	4837      	ldr	r0, [pc, #220]	; (8000e24 <update7SEG+0x11c>)
 8000d48:	f001 f949 	bl	8001fde <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d52:	4834      	ldr	r0, [pc, #208]	; (8000e24 <update7SEG+0x11c>)
 8000d54:	f001 f943 	bl	8001fde <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000d58:	2201      	movs	r2, #1
 8000d5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d5e:	4831      	ldr	r0, [pc, #196]	; (8000e24 <update7SEG+0x11c>)
 8000d60:	f001 f93d 	bl	8001fde <HAL_GPIO_WritePin>
            break;
 8000d64:	e057      	b.n	8000e16 <update7SEG+0x10e>
        case 1:
            // Display the second 7 SEG with led_buffer[1]
            display7SEG(led_buffer[1]);
 8000d66:	4b2e      	ldr	r3, [pc, #184]	; (8000e20 <update7SEG+0x118>)
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fea4 	bl	8000ab8 <display7SEG>
            HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000d70:	2201      	movs	r2, #1
 8000d72:	2180      	movs	r1, #128	; 0x80
 8000d74:	482b      	ldr	r0, [pc, #172]	; (8000e24 <update7SEG+0x11c>)
 8000d76:	f001 f932 	bl	8001fde <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d80:	4828      	ldr	r0, [pc, #160]	; (8000e24 <update7SEG+0x11c>)
 8000d82:	f001 f92c 	bl	8001fde <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000d86:	2201      	movs	r2, #1
 8000d88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d8c:	4825      	ldr	r0, [pc, #148]	; (8000e24 <update7SEG+0x11c>)
 8000d8e:	f001 f926 	bl	8001fde <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000d92:	2201      	movs	r2, #1
 8000d94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d98:	4822      	ldr	r0, [pc, #136]	; (8000e24 <update7SEG+0x11c>)
 8000d9a:	f001 f920 	bl	8001fde <HAL_GPIO_WritePin>
            break;
 8000d9e:	e03a      	b.n	8000e16 <update7SEG+0x10e>
        case 2:
            // Display the third 7 SEG with led_buffer[2]
            display7SEG(led_buffer[2]);
 8000da0:	4b1f      	ldr	r3, [pc, #124]	; (8000e20 <update7SEG+0x118>)
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fe87 	bl	8000ab8 <display7SEG>
            HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000daa:	2201      	movs	r2, #1
 8000dac:	2180      	movs	r1, #128	; 0x80
 8000dae:	481d      	ldr	r0, [pc, #116]	; (8000e24 <update7SEG+0x11c>)
 8000db0:	f001 f915 	bl	8001fde <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000db4:	2201      	movs	r2, #1
 8000db6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dba:	481a      	ldr	r0, [pc, #104]	; (8000e24 <update7SEG+0x11c>)
 8000dbc:	f001 f90f 	bl	8001fde <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000dc6:	4817      	ldr	r0, [pc, #92]	; (8000e24 <update7SEG+0x11c>)
 8000dc8:	f001 f909 	bl	8001fde <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000dcc:	2201      	movs	r2, #1
 8000dce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dd2:	4814      	ldr	r0, [pc, #80]	; (8000e24 <update7SEG+0x11c>)
 8000dd4:	f001 f903 	bl	8001fde <HAL_GPIO_WritePin>
            break;
 8000dd8:	e01d      	b.n	8000e16 <update7SEG+0x10e>
        case 3:
            // Display the fourth 7 SEG with led_buffer[3]
            display7SEG(led_buffer[3]);
 8000dda:	4b11      	ldr	r3, [pc, #68]	; (8000e20 <update7SEG+0x118>)
 8000ddc:	68db      	ldr	r3, [r3, #12]
 8000dde:	4618      	mov	r0, r3
 8000de0:	f7ff fe6a 	bl	8000ab8 <display7SEG>
            HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000de4:	2201      	movs	r2, #1
 8000de6:	2180      	movs	r1, #128	; 0x80
 8000de8:	480e      	ldr	r0, [pc, #56]	; (8000e24 <update7SEG+0x11c>)
 8000dea:	f001 f8f8 	bl	8001fde <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000dee:	2201      	movs	r2, #1
 8000df0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000df4:	480b      	ldr	r0, [pc, #44]	; (8000e24 <update7SEG+0x11c>)
 8000df6:	f001 f8f2 	bl	8001fde <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e00:	4808      	ldr	r0, [pc, #32]	; (8000e24 <update7SEG+0x11c>)
 8000e02:	f001 f8ec 	bl	8001fde <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000e06:	2200      	movs	r2, #0
 8000e08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e0c:	4805      	ldr	r0, [pc, #20]	; (8000e24 <update7SEG+0x11c>)
 8000e0e:	f001 f8e6 	bl	8001fde <HAL_GPIO_WritePin>
            break;
 8000e12:	e000      	b.n	8000e16 <update7SEG+0x10e>
        default:
            break;
 8000e14:	bf00      	nop
    }
}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	200000e4 	.word	0x200000e4
 8000e24:	40010800 	.word	0x40010800

08000e28 <updateLEDBuffer>:

void updateLEDBuffer(int num1, int num2) {
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
    led_buffer[0] = num1 / 10;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4a18      	ldr	r2, [pc, #96]	; (8000e98 <updateLEDBuffer+0x70>)
 8000e36:	fb82 1203 	smull	r1, r2, r2, r3
 8000e3a:	1092      	asrs	r2, r2, #2
 8000e3c:	17db      	asrs	r3, r3, #31
 8000e3e:	1ad3      	subs	r3, r2, r3
 8000e40:	4a16      	ldr	r2, [pc, #88]	; (8000e9c <updateLEDBuffer+0x74>)
 8000e42:	6013      	str	r3, [r2, #0]
    led_buffer[1] = num1 % 10;
 8000e44:	6879      	ldr	r1, [r7, #4]
 8000e46:	4b14      	ldr	r3, [pc, #80]	; (8000e98 <updateLEDBuffer+0x70>)
 8000e48:	fb83 2301 	smull	r2, r3, r3, r1
 8000e4c:	109a      	asrs	r2, r3, #2
 8000e4e:	17cb      	asrs	r3, r1, #31
 8000e50:	1ad2      	subs	r2, r2, r3
 8000e52:	4613      	mov	r3, r2
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	4413      	add	r3, r2
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	1aca      	subs	r2, r1, r3
 8000e5c:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <updateLEDBuffer+0x74>)
 8000e5e:	605a      	str	r2, [r3, #4]
    led_buffer[2] = num2 / 10;
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	4a0d      	ldr	r2, [pc, #52]	; (8000e98 <updateLEDBuffer+0x70>)
 8000e64:	fb82 1203 	smull	r1, r2, r2, r3
 8000e68:	1092      	asrs	r2, r2, #2
 8000e6a:	17db      	asrs	r3, r3, #31
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	4a0b      	ldr	r2, [pc, #44]	; (8000e9c <updateLEDBuffer+0x74>)
 8000e70:	6093      	str	r3, [r2, #8]
    led_buffer[3] = num2 % 10;
 8000e72:	6839      	ldr	r1, [r7, #0]
 8000e74:	4b08      	ldr	r3, [pc, #32]	; (8000e98 <updateLEDBuffer+0x70>)
 8000e76:	fb83 2301 	smull	r2, r3, r3, r1
 8000e7a:	109a      	asrs	r2, r3, #2
 8000e7c:	17cb      	asrs	r3, r1, #31
 8000e7e:	1ad2      	subs	r2, r2, r3
 8000e80:	4613      	mov	r3, r2
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	4413      	add	r3, r2
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	1aca      	subs	r2, r1, r3
 8000e8a:	4b04      	ldr	r3, [pc, #16]	; (8000e9c <updateLEDBuffer+0x74>)
 8000e8c:	60da      	str	r2, [r3, #12]
}
 8000e8e:	bf00      	nop
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr
 8000e98:	66666667 	.word	0x66666667
 8000e9c:	200000e4 	.word	0x200000e4

08000ea0 <scanLED>:

void scanLED(void) {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
    if (isTimerExpired(3) == 1) {
 8000ea4:	2003      	movs	r0, #3
 8000ea6:	f000 fc85 	bl	80017b4 <isTimerExpired>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d115      	bne.n	8000edc <scanLED+0x3c>
        update7SEG(index_led);
 8000eb0:	4b0b      	ldr	r3, [pc, #44]	; (8000ee0 <scanLED+0x40>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff ff27 	bl	8000d08 <update7SEG>
        setTimer(3, 125);
 8000eba:	217d      	movs	r1, #125	; 0x7d
 8000ebc:	2003      	movs	r0, #3
 8000ebe:	f000 fc59 	bl	8001774 <setTimer>
        index_led++;
 8000ec2:	4b07      	ldr	r3, [pc, #28]	; (8000ee0 <scanLED+0x40>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	4a05      	ldr	r2, [pc, #20]	; (8000ee0 <scanLED+0x40>)
 8000eca:	6013      	str	r3, [r2, #0]
		if (index_led >= MAX_LED) index_led = 0;
 8000ecc:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <scanLED+0x40>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2204      	movs	r2, #4
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	db02      	blt.n	8000edc <scanLED+0x3c>
 8000ed6:	4b02      	ldr	r3, [pc, #8]	; (8000ee0 <scanLED+0x40>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
    }
}
 8000edc:	bf00      	nop
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	200000f4 	.word	0x200000f4

08000ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee8:	f000 fd78 	bl	80019dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eec:	f000 f848 	bl	8000f80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef0:	f000 f8ce 	bl	8001090 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ef4:	f000 f880 	bl	8000ff8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  SCH_Init();
 8000ef8:	f000 f940 	bl	800117c <SCH_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8000efc:	4818      	ldr	r0, [pc, #96]	; (8000f60 <main+0x7c>)
 8000efe:	f001 fccb 	bl	8002898 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(3, 125);
 8000f02:	217d      	movs	r1, #125	; 0x7d
 8000f04:	2003      	movs	r0, #3
 8000f06:	f000 fc35 	bl	8001774 <setTimer>
  setTimer(4, 1000);
 8000f0a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f0e:	2004      	movs	r0, #4
 8000f10:	f000 fc30 	bl	8001774 <setTimer>

  SCH_Add_Task(timerRun, 0, 1);
 8000f14:	2201      	movs	r2, #1
 8000f16:	2100      	movs	r1, #0
 8000f18:	4812      	ldr	r0, [pc, #72]	; (8000f64 <main+0x80>)
 8000f1a:	f000 f9a1 	bl	8001260 <SCH_Add_Task>
  SCH_Add_Task(getKeyInput, 1, 1);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	2101      	movs	r1, #1
 8000f22:	4811      	ldr	r0, [pc, #68]	; (8000f68 <main+0x84>)
 8000f24:	f000 f99c 	bl	8001260 <SCH_Add_Task>
  SCH_Add_Task(scanLED, 2, 1);
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2102      	movs	r1, #2
 8000f2c:	480f      	ldr	r0, [pc, #60]	; (8000f6c <main+0x88>)
 8000f2e:	f000 f997 	bl	8001260 <SCH_Add_Task>
  SCH_Add_Task(task_led_blinky, 3, 1);
 8000f32:	2201      	movs	r2, #1
 8000f34:	2103      	movs	r1, #3
 8000f36:	480e      	ldr	r0, [pc, #56]	; (8000f70 <main+0x8c>)
 8000f38:	f000 f992 	bl	8001260 <SCH_Add_Task>
  SCH_Add_Task(fsm_mode_run, 4, 5);
 8000f3c:	2205      	movs	r2, #5
 8000f3e:	2104      	movs	r1, #4
 8000f40:	480c      	ldr	r0, [pc, #48]	; (8000f74 <main+0x90>)
 8000f42:	f000 f98d 	bl	8001260 <SCH_Add_Task>
  SCH_Add_Task(fsm_automatic_run, 5, 5);
 8000f46:	2205      	movs	r2, #5
 8000f48:	2105      	movs	r1, #5
 8000f4a:	480b      	ldr	r0, [pc, #44]	; (8000f78 <main+0x94>)
 8000f4c:	f000 f988 	bl	8001260 <SCH_Add_Task>
  SCH_Add_Task(fsm_manual_run, 6, 5);
 8000f50:	2205      	movs	r2, #5
 8000f52:	2106      	movs	r1, #6
 8000f54:	4809      	ldr	r0, [pc, #36]	; (8000f7c <main+0x98>)
 8000f56:	f000 f983 	bl	8001260 <SCH_Add_Task>
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000f5a:	f000 fbcb 	bl	80016f4 <SCH_Dispatch_Tasks>
 8000f5e:	e7fc      	b.n	8000f5a <main+0x76>
 8000f60:	200001c8 	.word	0x200001c8
 8000f64:	080017e9 	.word	0x080017e9
 8000f68:	080001a1 	.word	0x080001a1
 8000f6c:	08000ea1 	.word	0x08000ea1
 8000f70:	08001965 	.word	0x08001965
 8000f74:	08000789 	.word	0x08000789
 8000f78:	080002cd 	.word	0x080002cd
 8000f7c:	080005f5 	.word	0x080005f5

08000f80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b090      	sub	sp, #64	; 0x40
 8000f84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f86:	f107 0318 	add.w	r3, r7, #24
 8000f8a:	2228      	movs	r2, #40	; 0x28
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f002 f832 	bl	8002ff8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]
 8000fa0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000faa:	2310      	movs	r3, #16
 8000fac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fb2:	f107 0318 	add.w	r3, r7, #24
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f001 f842 	bl	8002040 <HAL_RCC_OscConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000fc2:	f000 f8d6 	bl	8001172 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc6:	230f      	movs	r3, #15
 8000fc8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fda:	1d3b      	adds	r3, r7, #4
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f001 faae 	bl	8002540 <HAL_RCC_ClockConfig>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000fea:	f000 f8c2 	bl	8001172 <Error_Handler>
  }
}
 8000fee:	bf00      	nop
 8000ff0:	3740      	adds	r7, #64	; 0x40
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
	...

08000ff8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ffe:	f107 0308 	add.w	r3, r7, #8
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800100c:	463b      	mov	r3, r7
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001014:	4b1d      	ldr	r3, [pc, #116]	; (800108c <MX_TIM2_Init+0x94>)
 8001016:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800101a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800101c:	4b1b      	ldr	r3, [pc, #108]	; (800108c <MX_TIM2_Init+0x94>)
 800101e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001022:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001024:	4b19      	ldr	r3, [pc, #100]	; (800108c <MX_TIM2_Init+0x94>)
 8001026:	2200      	movs	r2, #0
 8001028:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800102a:	4b18      	ldr	r3, [pc, #96]	; (800108c <MX_TIM2_Init+0x94>)
 800102c:	2209      	movs	r2, #9
 800102e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001030:	4b16      	ldr	r3, [pc, #88]	; (800108c <MX_TIM2_Init+0x94>)
 8001032:	2200      	movs	r2, #0
 8001034:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001036:	4b15      	ldr	r3, [pc, #84]	; (800108c <MX_TIM2_Init+0x94>)
 8001038:	2200      	movs	r2, #0
 800103a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800103c:	4813      	ldr	r0, [pc, #76]	; (800108c <MX_TIM2_Init+0x94>)
 800103e:	f001 fbdb 	bl	80027f8 <HAL_TIM_Base_Init>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001048:	f000 f893 	bl	8001172 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800104c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001050:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001052:	f107 0308 	add.w	r3, r7, #8
 8001056:	4619      	mov	r1, r3
 8001058:	480c      	ldr	r0, [pc, #48]	; (800108c <MX_TIM2_Init+0x94>)
 800105a:	f001 fd59 	bl	8002b10 <HAL_TIM_ConfigClockSource>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001064:	f000 f885 	bl	8001172 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001068:	2300      	movs	r3, #0
 800106a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800106c:	2300      	movs	r3, #0
 800106e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001070:	463b      	mov	r3, r7
 8001072:	4619      	mov	r1, r3
 8001074:	4805      	ldr	r0, [pc, #20]	; (800108c <MX_TIM2_Init+0x94>)
 8001076:	f001 ff31 	bl	8002edc <HAL_TIMEx_MasterConfigSynchronization>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001080:	f000 f877 	bl	8001172 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001084:	bf00      	nop
 8001086:	3718      	adds	r7, #24
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	200001c8 	.word	0x200001c8

08001090 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001096:	f107 0308 	add.w	r3, r7, #8
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a4:	4b28      	ldr	r3, [pc, #160]	; (8001148 <MX_GPIO_Init+0xb8>)
 80010a6:	699b      	ldr	r3, [r3, #24]
 80010a8:	4a27      	ldr	r2, [pc, #156]	; (8001148 <MX_GPIO_Init+0xb8>)
 80010aa:	f043 0304 	orr.w	r3, r3, #4
 80010ae:	6193      	str	r3, [r2, #24]
 80010b0:	4b25      	ldr	r3, [pc, #148]	; (8001148 <MX_GPIO_Init+0xb8>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	f003 0304 	and.w	r3, r3, #4
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010bc:	4b22      	ldr	r3, [pc, #136]	; (8001148 <MX_GPIO_Init+0xb8>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	4a21      	ldr	r2, [pc, #132]	; (8001148 <MX_GPIO_Init+0xb8>)
 80010c2:	f043 0308 	orr.w	r3, r3, #8
 80010c6:	6193      	str	r3, [r2, #24]
 80010c8:	4b1f      	ldr	r3, [pc, #124]	; (8001148 <MX_GPIO_Init+0xb8>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	f003 0308 	and.w	r3, r3, #8
 80010d0:	603b      	str	r3, [r7, #0]
 80010d2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LBLINKY_Pin|LR1_Pin|LY1_Pin|LG1_Pin
 80010d4:	2200      	movs	r2, #0
 80010d6:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80010da:	481c      	ldr	r0, [pc, #112]	; (800114c <MX_GPIO_Init+0xbc>)
 80010dc:	f000 ff7f 	bl	8001fde <HAL_GPIO_WritePin>
                          |LR2_Pin|LY2_Pin|LG2_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_a_Pin|SEG_b_Pin|SEG_c_Pin|SEG_d_Pin
 80010e0:	2200      	movs	r2, #0
 80010e2:	217f      	movs	r1, #127	; 0x7f
 80010e4:	481a      	ldr	r0, [pc, #104]	; (8001150 <MX_GPIO_Init+0xc0>)
 80010e6:	f000 ff7a 	bl	8001fde <HAL_GPIO_WritePin>
                          |SEG_e_Pin|SEG_f_Pin|SEG_g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LBLINKY_Pin LR1_Pin LY1_Pin LG1_Pin
                           LR2_Pin LY2_Pin LG2_Pin EN0_Pin
                           EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LBLINKY_Pin|LR1_Pin|LY1_Pin|LG1_Pin
 80010ea:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80010ee:	60bb      	str	r3, [r7, #8]
                          |LR2_Pin|LY2_Pin|LG2_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f0:	2301      	movs	r3, #1
 80010f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f8:	2302      	movs	r3, #2
 80010fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fc:	f107 0308 	add.w	r3, r7, #8
 8001100:	4619      	mov	r1, r3
 8001102:	4812      	ldr	r0, [pc, #72]	; (800114c <MX_GPIO_Init+0xbc>)
 8001104:	f000 fdda 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_a_Pin SEG_b_Pin SEG_c_Pin SEG_d_Pin
                           SEG_e_Pin SEG_f_Pin SEG_g_Pin */
  GPIO_InitStruct.Pin = SEG_a_Pin|SEG_b_Pin|SEG_c_Pin|SEG_d_Pin
 8001108:	237f      	movs	r3, #127	; 0x7f
 800110a:	60bb      	str	r3, [r7, #8]
                          |SEG_e_Pin|SEG_f_Pin|SEG_g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110c:	2301      	movs	r3, #1
 800110e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001114:	2302      	movs	r3, #2
 8001116:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001118:	f107 0308 	add.w	r3, r7, #8
 800111c:	4619      	mov	r1, r3
 800111e:	480c      	ldr	r0, [pc, #48]	; (8001150 <MX_GPIO_Init+0xc0>)
 8001120:	f000 fdcc 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin|B3_Pin;
 8001124:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001128:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800112e:	2301      	movs	r3, #1
 8001130:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001132:	f107 0308 	add.w	r3, r7, #8
 8001136:	4619      	mov	r1, r3
 8001138:	4804      	ldr	r0, [pc, #16]	; (800114c <MX_GPIO_Init+0xbc>)
 800113a:	f000 fdbf 	bl	8001cbc <HAL_GPIO_Init>

}
 800113e:	bf00      	nop
 8001140:	3718      	adds	r7, #24
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	40021000 	.word	0x40021000
 800114c:	40010800 	.word	0x40010800
 8001150:	40010c00 	.word	0x40010c00

08001154 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001164:	d101      	bne.n	800116a <HAL_TIM_PeriodElapsedCallback+0x16>
//        timerRun();
//        getKeyInput();
    	SCH_Update();
 8001166:	f000 f853 	bl	8001210 <SCH_Update>
    }
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001176:	b672      	cpsid	i
}
 8001178:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800117a:	e7fe      	b.n	800117a <Error_Handler+0x8>

0800117c <SCH_Init>:
static uint32_t newTaskID = 0;
static uint32_t count_SCH_Update = 0;

static uint32_t Get_New_Task_ID(void);

void SCH_Init(void){
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
    for(uint8_t i = 0; i < SCH_MAX_TASKS; i++){
 8001182:	2300      	movs	r3, #0
 8001184:	71fb      	strb	r3, [r7, #7]
 8001186:	e033      	b.n	80011f0 <SCH_Init+0x74>
        SCH_tasks_G[i].pTask = 0;
 8001188:	79fa      	ldrb	r2, [r7, #7]
 800118a:	491f      	ldr	r1, [pc, #124]	; (8001208 <SCH_Init+0x8c>)
 800118c:	4613      	mov	r3, r2
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	4413      	add	r3, r2
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	440b      	add	r3, r1
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Delay = 0;
 800119a:	79fa      	ldrb	r2, [r7, #7]
 800119c:	491a      	ldr	r1, [pc, #104]	; (8001208 <SCH_Init+0x8c>)
 800119e:	4613      	mov	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	4413      	add	r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	3304      	adds	r3, #4
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Period = 0;
 80011ae:	79fa      	ldrb	r2, [r7, #7]
 80011b0:	4915      	ldr	r1, [pc, #84]	; (8001208 <SCH_Init+0x8c>)
 80011b2:	4613      	mov	r3, r2
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	4413      	add	r3, r2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	440b      	add	r3, r1
 80011bc:	3308      	adds	r3, #8
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].RunMe = 0;
 80011c2:	79fa      	ldrb	r2, [r7, #7]
 80011c4:	4910      	ldr	r1, [pc, #64]	; (8001208 <SCH_Init+0x8c>)
 80011c6:	4613      	mov	r3, r2
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	4413      	add	r3, r2
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	440b      	add	r3, r1
 80011d0:	330c      	adds	r3, #12
 80011d2:	2200      	movs	r2, #0
 80011d4:	701a      	strb	r2, [r3, #0]
        SCH_tasks_G[i].TaskID = 0;
 80011d6:	79fa      	ldrb	r2, [r7, #7]
 80011d8:	490b      	ldr	r1, [pc, #44]	; (8001208 <SCH_Init+0x8c>)
 80011da:	4613      	mov	r3, r2
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	4413      	add	r3, r2
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	440b      	add	r3, r1
 80011e4:	3310      	adds	r3, #16
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
    for(uint8_t i = 0; i < SCH_MAX_TASKS; i++){
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	3301      	adds	r3, #1
 80011ee:	71fb      	strb	r3, [r7, #7]
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	2b09      	cmp	r3, #9
 80011f4:	d9c8      	bls.n	8001188 <SCH_Init+0xc>
    }
    newTaskID = 1;
 80011f6:	4b05      	ldr	r3, [pc, #20]	; (800120c <SCH_Init+0x90>)
 80011f8:	2201      	movs	r2, #1
 80011fa:	601a      	str	r2, [r3, #0]
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	bc80      	pop	{r7}
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	200000f8 	.word	0x200000f8
 800120c:	200001c0 	.word	0x200001c0

08001210 <SCH_Update>:

void SCH_Update(void){
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
	// Check if there is a task at this location
	count_SCH_Update ++;
 8001214:	4b10      	ldr	r3, [pc, #64]	; (8001258 <SCH_Update+0x48>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	3301      	adds	r3, #1
 800121a:	4a0f      	ldr	r2, [pc, #60]	; (8001258 <SCH_Update+0x48>)
 800121c:	6013      	str	r3, [r2, #0]
	if (SCH_tasks_G[0].pTask && SCH_tasks_G[0].RunMe == 0) {
 800121e:	4b0f      	ldr	r3, [pc, #60]	; (800125c <SCH_Update+0x4c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d013      	beq.n	800124e <SCH_Update+0x3e>
 8001226:	4b0d      	ldr	r3, [pc, #52]	; (800125c <SCH_Update+0x4c>)
 8001228:	7b1b      	ldrb	r3, [r3, #12]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d10f      	bne.n	800124e <SCH_Update+0x3e>
		if(SCH_tasks_G[0].Delay > 0){
 800122e:	4b0b      	ldr	r3, [pc, #44]	; (800125c <SCH_Update+0x4c>)
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d004      	beq.n	8001240 <SCH_Update+0x30>
			SCH_tasks_G[0].Delay = SCH_tasks_G[0].Delay - 1;
 8001236:	4b09      	ldr	r3, [pc, #36]	; (800125c <SCH_Update+0x4c>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	3b01      	subs	r3, #1
 800123c:	4a07      	ldr	r2, [pc, #28]	; (800125c <SCH_Update+0x4c>)
 800123e:	6053      	str	r3, [r2, #4]
		}
		if (SCH_tasks_G[0].Delay == 0) {
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <SCH_Update+0x4c>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d102      	bne.n	800124e <SCH_Update+0x3e>
			SCH_tasks_G[0].RunMe = 1;
 8001248:	4b04      	ldr	r3, [pc, #16]	; (800125c <SCH_Update+0x4c>)
 800124a:	2201      	movs	r2, #1
 800124c:	731a      	strb	r2, [r3, #12]
		}
	}
}
 800124e:	bf00      	nop
 8001250:	46bd      	mov	sp, r7
 8001252:	bc80      	pop	{r7}
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	200001c4 	.word	0x200001c4
 800125c:	200000f8 	.word	0x200000f8

08001260 <SCH_Add_Task>:
uint32_t SCH_Add_Task(void (* pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 8001260:	b590      	push	{r4, r7, lr}
 8001262:	b089      	sub	sp, #36	; 0x24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
	uint8_t newTaskIndex = 0;
 800126c:	2300      	movs	r3, #0
 800126e:	77fb      	strb	r3, [r7, #31]
	uint32_t sumDelay = 0;
 8001270:	2300      	movs	r3, #0
 8001272:	61bb      	str	r3, [r7, #24]
	uint32_t newDelay = 0;
 8001274:	2300      	movs	r3, #0
 8001276:	613b      	str	r3, [r7, #16]

	for(newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex ++){
 8001278:	2300      	movs	r3, #0
 800127a:	77fb      	strb	r3, [r7, #31]
 800127c:	e133      	b.n	80014e6 <SCH_Add_Task+0x286>
		sumDelay = sumDelay + SCH_tasks_G[newTaskIndex].Delay;
 800127e:	7ffa      	ldrb	r2, [r7, #31]
 8001280:	49a1      	ldr	r1, [pc, #644]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001282:	4613      	mov	r3, r2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4413      	add	r3, r2
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	440b      	add	r3, r1
 800128c:	3304      	adds	r3, #4
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	4413      	add	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
		if(sumDelay > DELAY){
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	429a      	cmp	r2, r3
 800129c:	f240 80c1 	bls.w	8001422 <SCH_Add_Task+0x1c2>
			newDelay = DELAY - (sumDelay - SCH_tasks_G[newTaskIndex].Delay);
 80012a0:	7ffa      	ldrb	r2, [r7, #31]
 80012a2:	4999      	ldr	r1, [pc, #612]	; (8001508 <SCH_Add_Task+0x2a8>)
 80012a4:	4613      	mov	r3, r2
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	4413      	add	r3, r2
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	440b      	add	r3, r1
 80012ae:	3304      	adds	r3, #4
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	4413      	add	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
			SCH_tasks_G[newTaskIndex].Delay = sumDelay - DELAY;
 80012bc:	7ffa      	ldrb	r2, [r7, #31]
 80012be:	69b9      	ldr	r1, [r7, #24]
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	1ac9      	subs	r1, r1, r3
 80012c4:	4890      	ldr	r0, [pc, #576]	; (8001508 <SCH_Add_Task+0x2a8>)
 80012c6:	4613      	mov	r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	4403      	add	r3, r0
 80012d0:	3304      	adds	r3, #4
 80012d2:	6019      	str	r1, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 80012d4:	2309      	movs	r3, #9
 80012d6:	75fb      	strb	r3, [r7, #23]
 80012d8:	e04c      	b.n	8001374 <SCH_Add_Task+0x114>
//				if(SCH_tasks_G[i - 1].pTask != 0)
				{
					SCH_tasks_G[i].pTask = SCH_tasks_G[i - 1].pTask;
 80012da:	7dfb      	ldrb	r3, [r7, #23]
 80012dc:	1e59      	subs	r1, r3, #1
 80012de:	7dfa      	ldrb	r2, [r7, #23]
 80012e0:	4889      	ldr	r0, [pc, #548]	; (8001508 <SCH_Add_Task+0x2a8>)
 80012e2:	460b      	mov	r3, r1
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	440b      	add	r3, r1
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	4403      	add	r3, r0
 80012ec:	6819      	ldr	r1, [r3, #0]
 80012ee:	4886      	ldr	r0, [pc, #536]	; (8001508 <SCH_Add_Task+0x2a8>)
 80012f0:	4613      	mov	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	4413      	add	r3, r2
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4403      	add	r3, r0
 80012fa:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[i].Period = SCH_tasks_G[i - 1].Period;
 80012fc:	7dfb      	ldrb	r3, [r7, #23]
 80012fe:	1e59      	subs	r1, r3, #1
 8001300:	7dfa      	ldrb	r2, [r7, #23]
 8001302:	4881      	ldr	r0, [pc, #516]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001304:	460b      	mov	r3, r1
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	440b      	add	r3, r1
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	4403      	add	r3, r0
 800130e:	3308      	adds	r3, #8
 8001310:	6819      	ldr	r1, [r3, #0]
 8001312:	487d      	ldr	r0, [pc, #500]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001314:	4613      	mov	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	4413      	add	r3, r2
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	4403      	add	r3, r0
 800131e:	3308      	adds	r3, #8
 8001320:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[i].Delay = SCH_tasks_G[i - 1].Delay;
 8001322:	7dfb      	ldrb	r3, [r7, #23]
 8001324:	1e59      	subs	r1, r3, #1
 8001326:	7dfa      	ldrb	r2, [r7, #23]
 8001328:	4877      	ldr	r0, [pc, #476]	; (8001508 <SCH_Add_Task+0x2a8>)
 800132a:	460b      	mov	r3, r1
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	440b      	add	r3, r1
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4403      	add	r3, r0
 8001334:	3304      	adds	r3, #4
 8001336:	6819      	ldr	r1, [r3, #0]
 8001338:	4873      	ldr	r0, [pc, #460]	; (8001508 <SCH_Add_Task+0x2a8>)
 800133a:	4613      	mov	r3, r2
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	4413      	add	r3, r2
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	4403      	add	r3, r0
 8001344:	3304      	adds	r3, #4
 8001346:	6019      	str	r1, [r3, #0]
//					SCH_tasks_G[i].RunMe = SCH_tasks_G[i - 1].RunMe;
					SCH_tasks_G[i].TaskID = SCH_tasks_G[i - 1].TaskID;
 8001348:	7dfb      	ldrb	r3, [r7, #23]
 800134a:	1e59      	subs	r1, r3, #1
 800134c:	7dfa      	ldrb	r2, [r7, #23]
 800134e:	486e      	ldr	r0, [pc, #440]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001350:	460b      	mov	r3, r1
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	440b      	add	r3, r1
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	4403      	add	r3, r0
 800135a:	3310      	adds	r3, #16
 800135c:	6819      	ldr	r1, [r3, #0]
 800135e:	486a      	ldr	r0, [pc, #424]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001360:	4613      	mov	r3, r2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	4413      	add	r3, r2
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	4403      	add	r3, r0
 800136a:	3310      	adds	r3, #16
 800136c:	6019      	str	r1, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 800136e:	7dfb      	ldrb	r3, [r7, #23]
 8001370:	3b01      	subs	r3, #1
 8001372:	75fb      	strb	r3, [r7, #23]
 8001374:	7dfa      	ldrb	r2, [r7, #23]
 8001376:	7ffb      	ldrb	r3, [r7, #31]
 8001378:	429a      	cmp	r2, r3
 800137a:	d8ae      	bhi.n	80012da <SCH_Add_Task+0x7a>
				}
			}
			SCH_tasks_G[newTaskIndex].pTask = pFunction;
 800137c:	7ffa      	ldrb	r2, [r7, #31]
 800137e:	4962      	ldr	r1, [pc, #392]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001380:	4613      	mov	r3, r2
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	4413      	add	r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	440b      	add	r3, r1
 800138a:	68fa      	ldr	r2, [r7, #12]
 800138c:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[newTaskIndex].Delay = newDelay;
 800138e:	7ffa      	ldrb	r2, [r7, #31]
 8001390:	495d      	ldr	r1, [pc, #372]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001392:	4613      	mov	r3, r2
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	4413      	add	r3, r2
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	440b      	add	r3, r1
 800139c:	3304      	adds	r3, #4
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[newTaskIndex].Period = PERIOD;
 80013a2:	7ffa      	ldrb	r2, [r7, #31]
 80013a4:	4958      	ldr	r1, [pc, #352]	; (8001508 <SCH_Add_Task+0x2a8>)
 80013a6:	4613      	mov	r3, r2
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	4413      	add	r3, r2
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	440b      	add	r3, r1
 80013b0:	3308      	adds	r3, #8
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	601a      	str	r2, [r3, #0]
			if(SCH_tasks_G[newTaskIndex].Delay == 0){
 80013b6:	7ffa      	ldrb	r2, [r7, #31]
 80013b8:	4953      	ldr	r1, [pc, #332]	; (8001508 <SCH_Add_Task+0x2a8>)
 80013ba:	4613      	mov	r3, r2
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	4413      	add	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	440b      	add	r3, r1
 80013c4:	3304      	adds	r3, #4
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d10a      	bne.n	80013e2 <SCH_Add_Task+0x182>
				SCH_tasks_G[newTaskIndex].RunMe = 1;
 80013cc:	7ffa      	ldrb	r2, [r7, #31]
 80013ce:	494e      	ldr	r1, [pc, #312]	; (8001508 <SCH_Add_Task+0x2a8>)
 80013d0:	4613      	mov	r3, r2
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	4413      	add	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	440b      	add	r3, r1
 80013da:	330c      	adds	r3, #12
 80013dc:	2201      	movs	r2, #1
 80013de:	701a      	strb	r2, [r3, #0]
 80013e0:	e009      	b.n	80013f6 <SCH_Add_Task+0x196>
			} else {
				SCH_tasks_G[newTaskIndex].RunMe = 0;
 80013e2:	7ffa      	ldrb	r2, [r7, #31]
 80013e4:	4948      	ldr	r1, [pc, #288]	; (8001508 <SCH_Add_Task+0x2a8>)
 80013e6:	4613      	mov	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	4413      	add	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	440b      	add	r3, r1
 80013f0:	330c      	adds	r3, #12
 80013f2:	2200      	movs	r2, #0
 80013f4:	701a      	strb	r2, [r3, #0]
			}
			SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 80013f6:	7ffc      	ldrb	r4, [r7, #31]
 80013f8:	f000 f9a4 	bl	8001744 <Get_New_Task_ID>
 80013fc:	4602      	mov	r2, r0
 80013fe:	4942      	ldr	r1, [pc, #264]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001400:	4623      	mov	r3, r4
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	4423      	add	r3, r4
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	440b      	add	r3, r1
 800140a:	3310      	adds	r3, #16
 800140c:	601a      	str	r2, [r3, #0]
			return SCH_tasks_G[newTaskIndex].TaskID;
 800140e:	7ffa      	ldrb	r2, [r7, #31]
 8001410:	493d      	ldr	r1, [pc, #244]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001412:	4613      	mov	r3, r2
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	4413      	add	r3, r2
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	440b      	add	r3, r1
 800141c:	3310      	adds	r3, #16
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	e06e      	b.n	8001500 <SCH_Add_Task+0x2a0>
		} else {
			if(SCH_tasks_G[newTaskIndex].pTask == 0x0000){
 8001422:	7ffa      	ldrb	r2, [r7, #31]
 8001424:	4938      	ldr	r1, [pc, #224]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001426:	4613      	mov	r3, r2
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	4413      	add	r3, r2
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	440b      	add	r3, r1
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d154      	bne.n	80014e0 <SCH_Add_Task+0x280>
				SCH_tasks_G[newTaskIndex].pTask = pFunction;
 8001436:	7ffa      	ldrb	r2, [r7, #31]
 8001438:	4933      	ldr	r1, [pc, #204]	; (8001508 <SCH_Add_Task+0x2a8>)
 800143a:	4613      	mov	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	4413      	add	r3, r2
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	440b      	add	r3, r1
 8001444:	68fa      	ldr	r2, [r7, #12]
 8001446:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[newTaskIndex].Delay = DELAY - sumDelay;
 8001448:	7ffa      	ldrb	r2, [r7, #31]
 800144a:	68b9      	ldr	r1, [r7, #8]
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	1ac9      	subs	r1, r1, r3
 8001450:	482d      	ldr	r0, [pc, #180]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001452:	4613      	mov	r3, r2
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	4413      	add	r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	4403      	add	r3, r0
 800145c:	3304      	adds	r3, #4
 800145e:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[newTaskIndex].Period = PERIOD;
 8001460:	7ffa      	ldrb	r2, [r7, #31]
 8001462:	4929      	ldr	r1, [pc, #164]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001464:	4613      	mov	r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	4413      	add	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	440b      	add	r3, r1
 800146e:	3308      	adds	r3, #8
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	601a      	str	r2, [r3, #0]
				if(SCH_tasks_G[newTaskIndex].Delay == 0){
 8001474:	7ffa      	ldrb	r2, [r7, #31]
 8001476:	4924      	ldr	r1, [pc, #144]	; (8001508 <SCH_Add_Task+0x2a8>)
 8001478:	4613      	mov	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	4413      	add	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	440b      	add	r3, r1
 8001482:	3304      	adds	r3, #4
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d10a      	bne.n	80014a0 <SCH_Add_Task+0x240>
					SCH_tasks_G[newTaskIndex].RunMe = 1;
 800148a:	7ffa      	ldrb	r2, [r7, #31]
 800148c:	491e      	ldr	r1, [pc, #120]	; (8001508 <SCH_Add_Task+0x2a8>)
 800148e:	4613      	mov	r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4413      	add	r3, r2
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	440b      	add	r3, r1
 8001498:	330c      	adds	r3, #12
 800149a:	2201      	movs	r2, #1
 800149c:	701a      	strb	r2, [r3, #0]
 800149e:	e009      	b.n	80014b4 <SCH_Add_Task+0x254>
				} else {
					SCH_tasks_G[newTaskIndex].RunMe = 0;
 80014a0:	7ffa      	ldrb	r2, [r7, #31]
 80014a2:	4919      	ldr	r1, [pc, #100]	; (8001508 <SCH_Add_Task+0x2a8>)
 80014a4:	4613      	mov	r3, r2
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	440b      	add	r3, r1
 80014ae:	330c      	adds	r3, #12
 80014b0:	2200      	movs	r2, #0
 80014b2:	701a      	strb	r2, [r3, #0]
				}
				SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 80014b4:	7ffc      	ldrb	r4, [r7, #31]
 80014b6:	f000 f945 	bl	8001744 <Get_New_Task_ID>
 80014ba:	4602      	mov	r2, r0
 80014bc:	4912      	ldr	r1, [pc, #72]	; (8001508 <SCH_Add_Task+0x2a8>)
 80014be:	4623      	mov	r3, r4
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	4423      	add	r3, r4
 80014c4:	009b      	lsls	r3, r3, #2
 80014c6:	440b      	add	r3, r1
 80014c8:	3310      	adds	r3, #16
 80014ca:	601a      	str	r2, [r3, #0]
				return SCH_tasks_G[newTaskIndex].TaskID;
 80014cc:	7ffa      	ldrb	r2, [r7, #31]
 80014ce:	490e      	ldr	r1, [pc, #56]	; (8001508 <SCH_Add_Task+0x2a8>)
 80014d0:	4613      	mov	r3, r2
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	4413      	add	r3, r2
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	440b      	add	r3, r1
 80014da:	3310      	adds	r3, #16
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	e00f      	b.n	8001500 <SCH_Add_Task+0x2a0>
	for(newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex ++){
 80014e0:	7ffb      	ldrb	r3, [r7, #31]
 80014e2:	3301      	adds	r3, #1
 80014e4:	77fb      	strb	r3, [r7, #31]
 80014e6:	7ffb      	ldrb	r3, [r7, #31]
 80014e8:	2b09      	cmp	r3, #9
 80014ea:	f67f aec8 	bls.w	800127e <SCH_Add_Task+0x1e>
			}
		}
	}
	return SCH_tasks_G[newTaskIndex].TaskID;
 80014ee:	7ffa      	ldrb	r2, [r7, #31]
 80014f0:	4905      	ldr	r1, [pc, #20]	; (8001508 <SCH_Add_Task+0x2a8>)
 80014f2:	4613      	mov	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4413      	add	r3, r2
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	440b      	add	r3, r1
 80014fc:	3310      	adds	r3, #16
 80014fe:	681b      	ldr	r3, [r3, #0]
}
 8001500:	4618      	mov	r0, r3
 8001502:	3724      	adds	r7, #36	; 0x24
 8001504:	46bd      	mov	sp, r7
 8001506:	bd90      	pop	{r4, r7, pc}
 8001508:	200000f8 	.word	0x200000f8

0800150c <SCH_Delete_Task>:


uint8_t SCH_Delete_Task(uint32_t taskID){
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
	uint8_t Return_code  = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	737b      	strb	r3, [r7, #13]
	uint8_t taskIndex;
	uint8_t j;
	if(taskID != NO_TASK_ID){
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	f000 80e2 	beq.w	80016e4 <SCH_Delete_Task+0x1d8>
		for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 8001520:	2300      	movs	r3, #0
 8001522:	73fb      	strb	r3, [r7, #15]
 8001524:	e0da      	b.n	80016dc <SCH_Delete_Task+0x1d0>
			if(SCH_tasks_G[taskIndex].TaskID == taskID){
 8001526:	7bfa      	ldrb	r2, [r7, #15]
 8001528:	4971      	ldr	r1, [pc, #452]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 800152a:	4613      	mov	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	440b      	add	r3, r1
 8001534:	3310      	adds	r3, #16
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	687a      	ldr	r2, [r7, #4]
 800153a:	429a      	cmp	r2, r3
 800153c:	f040 80cb 	bne.w	80016d6 <SCH_Delete_Task+0x1ca>
				Return_code = 1;
 8001540:	2301      	movs	r3, #1
 8001542:	737b      	strb	r3, [r7, #13]
				if(taskIndex != 0 && taskIndex < SCH_MAX_TASKS - 1){
 8001544:	7bfb      	ldrb	r3, [r7, #15]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d02b      	beq.n	80015a2 <SCH_Delete_Task+0x96>
 800154a:	7bfb      	ldrb	r3, [r7, #15]
 800154c:	2b08      	cmp	r3, #8
 800154e:	d828      	bhi.n	80015a2 <SCH_Delete_Task+0x96>
					if(SCH_tasks_G[taskIndex+1].pTask != 0x0000){
 8001550:	7bfb      	ldrb	r3, [r7, #15]
 8001552:	1c5a      	adds	r2, r3, #1
 8001554:	4966      	ldr	r1, [pc, #408]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 8001556:	4613      	mov	r3, r2
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	440b      	add	r3, r1
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d01d      	beq.n	80015a2 <SCH_Delete_Task+0x96>
						SCH_tasks_G[taskIndex+1].Delay += SCH_tasks_G[taskIndex].Delay;
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	1c5a      	adds	r2, r3, #1
 800156a:	4961      	ldr	r1, [pc, #388]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 800156c:	4613      	mov	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	440b      	add	r3, r1
 8001576:	3304      	adds	r3, #4
 8001578:	6819      	ldr	r1, [r3, #0]
 800157a:	7bfa      	ldrb	r2, [r7, #15]
 800157c:	485c      	ldr	r0, [pc, #368]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 800157e:	4613      	mov	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	4403      	add	r3, r0
 8001588:	3304      	adds	r3, #4
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	7bfa      	ldrb	r2, [r7, #15]
 800158e:	3201      	adds	r2, #1
 8001590:	4419      	add	r1, r3
 8001592:	4857      	ldr	r0, [pc, #348]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 8001594:	4613      	mov	r3, r2
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	4413      	add	r3, r2
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	4403      	add	r3, r0
 800159e:	3304      	adds	r3, #4
 80015a0:	6019      	str	r1, [r3, #0]
					}
				}

				for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 80015a2:	7bfb      	ldrb	r3, [r7, #15]
 80015a4:	73bb      	strb	r3, [r7, #14]
 80015a6:	e060      	b.n	800166a <SCH_Delete_Task+0x15e>
					SCH_tasks_G[j].pTask = SCH_tasks_G[j+1].pTask;
 80015a8:	7bbb      	ldrb	r3, [r7, #14]
 80015aa:	1c59      	adds	r1, r3, #1
 80015ac:	7bba      	ldrb	r2, [r7, #14]
 80015ae:	4850      	ldr	r0, [pc, #320]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 80015b0:	460b      	mov	r3, r1
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4403      	add	r3, r0
 80015ba:	6819      	ldr	r1, [r3, #0]
 80015bc:	484c      	ldr	r0, [pc, #304]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 80015be:	4613      	mov	r3, r2
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	4413      	add	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4403      	add	r3, r0
 80015c8:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].Period = SCH_tasks_G[j+1].Period;
 80015ca:	7bbb      	ldrb	r3, [r7, #14]
 80015cc:	1c59      	adds	r1, r3, #1
 80015ce:	7bba      	ldrb	r2, [r7, #14]
 80015d0:	4847      	ldr	r0, [pc, #284]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 80015d2:	460b      	mov	r3, r1
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	440b      	add	r3, r1
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4403      	add	r3, r0
 80015dc:	3308      	adds	r3, #8
 80015de:	6819      	ldr	r1, [r3, #0]
 80015e0:	4843      	ldr	r0, [pc, #268]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 80015e2:	4613      	mov	r3, r2
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	4413      	add	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4403      	add	r3, r0
 80015ec:	3308      	adds	r3, #8
 80015ee:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].Delay = SCH_tasks_G[j+1].Delay;
 80015f0:	7bbb      	ldrb	r3, [r7, #14]
 80015f2:	1c59      	adds	r1, r3, #1
 80015f4:	7bba      	ldrb	r2, [r7, #14]
 80015f6:	483e      	ldr	r0, [pc, #248]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 80015f8:	460b      	mov	r3, r1
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	440b      	add	r3, r1
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	4403      	add	r3, r0
 8001602:	3304      	adds	r3, #4
 8001604:	6819      	ldr	r1, [r3, #0]
 8001606:	483a      	ldr	r0, [pc, #232]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 8001608:	4613      	mov	r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	4413      	add	r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	4403      	add	r3, r0
 8001612:	3304      	adds	r3, #4
 8001614:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].RunMe = SCH_tasks_G[j+1].RunMe;
 8001616:	7bbb      	ldrb	r3, [r7, #14]
 8001618:	1c59      	adds	r1, r3, #1
 800161a:	7bba      	ldrb	r2, [r7, #14]
 800161c:	4834      	ldr	r0, [pc, #208]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 800161e:	460b      	mov	r3, r1
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	440b      	add	r3, r1
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	4403      	add	r3, r0
 8001628:	330c      	adds	r3, #12
 800162a:	7818      	ldrb	r0, [r3, #0]
 800162c:	4930      	ldr	r1, [pc, #192]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 800162e:	4613      	mov	r3, r2
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	4413      	add	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	440b      	add	r3, r1
 8001638:	330c      	adds	r3, #12
 800163a:	4602      	mov	r2, r0
 800163c:	701a      	strb	r2, [r3, #0]
					SCH_tasks_G[j].TaskID = SCH_tasks_G[j+1].TaskID;
 800163e:	7bbb      	ldrb	r3, [r7, #14]
 8001640:	1c59      	adds	r1, r3, #1
 8001642:	7bba      	ldrb	r2, [r7, #14]
 8001644:	482a      	ldr	r0, [pc, #168]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 8001646:	460b      	mov	r3, r1
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	440b      	add	r3, r1
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	4403      	add	r3, r0
 8001650:	3310      	adds	r3, #16
 8001652:	6819      	ldr	r1, [r3, #0]
 8001654:	4826      	ldr	r0, [pc, #152]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 8001656:	4613      	mov	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4413      	add	r3, r2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4403      	add	r3, r0
 8001660:	3310      	adds	r3, #16
 8001662:	6019      	str	r1, [r3, #0]
				for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 8001664:	7bbb      	ldrb	r3, [r7, #14]
 8001666:	3301      	adds	r3, #1
 8001668:	73bb      	strb	r3, [r7, #14]
 800166a:	7bbb      	ldrb	r3, [r7, #14]
 800166c:	2b08      	cmp	r3, #8
 800166e:	d99b      	bls.n	80015a8 <SCH_Delete_Task+0x9c>
				}
				SCH_tasks_G[j].pTask = 0;
 8001670:	7bba      	ldrb	r2, [r7, #14]
 8001672:	491f      	ldr	r1, [pc, #124]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 8001674:	4613      	mov	r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	4413      	add	r3, r2
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	440b      	add	r3, r1
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].Period = 0;
 8001682:	7bba      	ldrb	r2, [r7, #14]
 8001684:	491a      	ldr	r1, [pc, #104]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 8001686:	4613      	mov	r3, r2
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	4413      	add	r3, r2
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	440b      	add	r3, r1
 8001690:	3308      	adds	r3, #8
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].Delay = 0;
 8001696:	7bba      	ldrb	r2, [r7, #14]
 8001698:	4915      	ldr	r1, [pc, #84]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 800169a:	4613      	mov	r3, r2
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	4413      	add	r3, r2
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	440b      	add	r3, r1
 80016a4:	3304      	adds	r3, #4
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].RunMe = 0;
 80016aa:	7bba      	ldrb	r2, [r7, #14]
 80016ac:	4910      	ldr	r1, [pc, #64]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 80016ae:	4613      	mov	r3, r2
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	4413      	add	r3, r2
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	440b      	add	r3, r1
 80016b8:	330c      	adds	r3, #12
 80016ba:	2200      	movs	r2, #0
 80016bc:	701a      	strb	r2, [r3, #0]
				SCH_tasks_G[j].TaskID = 0;
 80016be:	7bba      	ldrb	r2, [r7, #14]
 80016c0:	490b      	ldr	r1, [pc, #44]	; (80016f0 <SCH_Delete_Task+0x1e4>)
 80016c2:	4613      	mov	r3, r2
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	4413      	add	r3, r2
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	440b      	add	r3, r1
 80016cc:	3310      	adds	r3, #16
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
				return Return_code;
 80016d2:	7b7b      	ldrb	r3, [r7, #13]
 80016d4:	e007      	b.n	80016e6 <SCH_Delete_Task+0x1da>
		for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 80016d6:	7bfb      	ldrb	r3, [r7, #15]
 80016d8:	3301      	adds	r3, #1
 80016da:	73fb      	strb	r3, [r7, #15]
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
 80016de:	2b09      	cmp	r3, #9
 80016e0:	f67f af21 	bls.w	8001526 <SCH_Delete_Task+0x1a>
			}
		}
	}
	return Return_code; // return status
 80016e4:	7b7b      	ldrb	r3, [r7, #13]
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	200000f8 	.word	0x200000f8

080016f4 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 80016f4:	b5b0      	push	{r4, r5, r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
	if(SCH_tasks_G[0].RunMe > 0) {
 80016fa:	4b11      	ldr	r3, [pc, #68]	; (8001740 <SCH_Dispatch_Tasks+0x4c>)
 80016fc:	7b1b      	ldrb	r3, [r3, #12]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d019      	beq.n	8001736 <SCH_Dispatch_Tasks+0x42>
		(*SCH_tasks_G[0].pTask)(); // Run the task
 8001702:	4b0f      	ldr	r3, [pc, #60]	; (8001740 <SCH_Dispatch_Tasks+0x4c>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4798      	blx	r3
		SCH_tasks_G[0].RunMe = 0; // Reset / reduce RunMe flag
 8001708:	4b0d      	ldr	r3, [pc, #52]	; (8001740 <SCH_Dispatch_Tasks+0x4c>)
 800170a:	2200      	movs	r2, #0
 800170c:	731a      	strb	r2, [r3, #12]
		sTask temtask = SCH_tasks_G[0];
 800170e:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <SCH_Dispatch_Tasks+0x4c>)
 8001710:	1d3c      	adds	r4, r7, #4
 8001712:	461d      	mov	r5, r3
 8001714:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001716:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001718:	682b      	ldr	r3, [r5, #0]
 800171a:	6023      	str	r3, [r4, #0]
		SCH_Delete_Task(temtask.TaskID);
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff fef4 	bl	800150c <SCH_Delete_Task>
		if (temtask.Period != 0) {
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d005      	beq.n	8001736 <SCH_Dispatch_Tasks+0x42>
			SCH_Add_Task(temtask.pTask, temtask.Period, temtask.Period);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	68f9      	ldr	r1, [r7, #12]
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff fd95 	bl	8001260 <SCH_Add_Task>
		}
	}
}
 8001736:	bf00      	nop
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bdb0      	pop	{r4, r5, r7, pc}
 800173e:	bf00      	nop
 8001740:	200000f8 	.word	0x200000f8

08001744 <Get_New_Task_ID>:

static uint32_t Get_New_Task_ID(void){
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
	newTaskID++;
 8001748:	4b09      	ldr	r3, [pc, #36]	; (8001770 <Get_New_Task_ID+0x2c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	3301      	adds	r3, #1
 800174e:	4a08      	ldr	r2, [pc, #32]	; (8001770 <Get_New_Task_ID+0x2c>)
 8001750:	6013      	str	r3, [r2, #0]
	if(newTaskID == NO_TASK_ID){
 8001752:	4b07      	ldr	r3, [pc, #28]	; (8001770 <Get_New_Task_ID+0x2c>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d104      	bne.n	8001764 <Get_New_Task_ID+0x20>
		newTaskID++;
 800175a:	4b05      	ldr	r3, [pc, #20]	; (8001770 <Get_New_Task_ID+0x2c>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	3301      	adds	r3, #1
 8001760:	4a03      	ldr	r2, [pc, #12]	; (8001770 <Get_New_Task_ID+0x2c>)
 8001762:	6013      	str	r3, [r2, #0]
	}
	return newTaskID;
 8001764:	4b02      	ldr	r3, [pc, #8]	; (8001770 <Get_New_Task_ID+0x2c>)
 8001766:	681b      	ldr	r3, [r3, #0]
}
 8001768:	4618      	mov	r0, r3
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr
 8001770:	200001c0 	.word	0x200001c0

08001774 <setTimer>:
#include "software_timer.h"

int timer_counter[MAX_TIMER];
int timer_flag[MAX_TIMER];

void setTimer(int index, int duration) {
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / TIMER_CYCLE;
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	4a09      	ldr	r2, [pc, #36]	; (80017a8 <setTimer+0x34>)
 8001782:	fb82 1203 	smull	r1, r2, r2, r3
 8001786:	1092      	asrs	r2, r2, #2
 8001788:	17db      	asrs	r3, r3, #31
 800178a:	1ad2      	subs	r2, r2, r3
 800178c:	4907      	ldr	r1, [pc, #28]	; (80017ac <setTimer+0x38>)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    timer_flag[index] = 0;
 8001794:	4a06      	ldr	r2, [pc, #24]	; (80017b0 <setTimer+0x3c>)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2100      	movs	r1, #0
 800179a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800179e:	bf00      	nop
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr
 80017a8:	66666667 	.word	0x66666667
 80017ac:	20000210 	.word	0x20000210
 80017b0:	20000238 	.word	0x20000238

080017b4 <isTimerExpired>:

int isTimerExpired(int index) {
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
    if (timer_flag[index] == 1) {
 80017bc:	4a09      	ldr	r2, [pc, #36]	; (80017e4 <isTimerExpired+0x30>)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d106      	bne.n	80017d6 <isTimerExpired+0x22>
        timer_flag[index] = 0;
 80017c8:	4a06      	ldr	r2, [pc, #24]	; (80017e4 <isTimerExpired+0x30>)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2100      	movs	r1, #0
 80017ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e000      	b.n	80017d8 <isTimerExpired+0x24>
    }
    return 0;
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	4618      	mov	r0, r3
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	bc80      	pop	{r7}
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	20000238 	.word	0x20000238

080017e8 <timerRun>:

void timerRun(void) {
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_TIMER; i++) {
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	e01c      	b.n	800182e <timerRun+0x46>
        if (timer_counter[i] > 0) {
 80017f4:	4a12      	ldr	r2, [pc, #72]	; (8001840 <timerRun+0x58>)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	dd13      	ble.n	8001828 <timerRun+0x40>
            timer_counter[i]--;
 8001800:	4a0f      	ldr	r2, [pc, #60]	; (8001840 <timerRun+0x58>)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001808:	1e5a      	subs	r2, r3, #1
 800180a:	490d      	ldr	r1, [pc, #52]	; (8001840 <timerRun+0x58>)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if (timer_counter[i] == 0) {
 8001812:	4a0b      	ldr	r2, [pc, #44]	; (8001840 <timerRun+0x58>)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d104      	bne.n	8001828 <timerRun+0x40>
                timer_flag[i] = 1;
 800181e:	4a09      	ldr	r2, [pc, #36]	; (8001844 <timerRun+0x5c>)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2101      	movs	r1, #1
 8001824:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < MAX_TIMER; i++) {
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3301      	adds	r3, #1
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2b09      	cmp	r3, #9
 8001832:	dddf      	ble.n	80017f4 <timerRun+0xc>
            }
        }
    }
}
 8001834:	bf00      	nop
 8001836:	bf00      	nop
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr
 8001840:	20000210 	.word	0x20000210
 8001844:	20000238 	.word	0x20000238

08001848 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800184e:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <HAL_MspInit+0x5c>)
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	4a14      	ldr	r2, [pc, #80]	; (80018a4 <HAL_MspInit+0x5c>)
 8001854:	f043 0301 	orr.w	r3, r3, #1
 8001858:	6193      	str	r3, [r2, #24]
 800185a:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <HAL_MspInit+0x5c>)
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	60bb      	str	r3, [r7, #8]
 8001864:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001866:	4b0f      	ldr	r3, [pc, #60]	; (80018a4 <HAL_MspInit+0x5c>)
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	4a0e      	ldr	r2, [pc, #56]	; (80018a4 <HAL_MspInit+0x5c>)
 800186c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001870:	61d3      	str	r3, [r2, #28]
 8001872:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <HAL_MspInit+0x5c>)
 8001874:	69db      	ldr	r3, [r3, #28]
 8001876:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800187e:	4b0a      	ldr	r3, [pc, #40]	; (80018a8 <HAL_MspInit+0x60>)
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	4a04      	ldr	r2, [pc, #16]	; (80018a8 <HAL_MspInit+0x60>)
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800189a:	bf00      	nop
 800189c:	3714      	adds	r7, #20
 800189e:	46bd      	mov	sp, r7
 80018a0:	bc80      	pop	{r7}
 80018a2:	4770      	bx	lr
 80018a4:	40021000 	.word	0x40021000
 80018a8:	40010000 	.word	0x40010000

080018ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018bc:	d113      	bne.n	80018e6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018be:	4b0c      	ldr	r3, [pc, #48]	; (80018f0 <HAL_TIM_Base_MspInit+0x44>)
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	4a0b      	ldr	r2, [pc, #44]	; (80018f0 <HAL_TIM_Base_MspInit+0x44>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	61d3      	str	r3, [r2, #28]
 80018ca:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <HAL_TIM_Base_MspInit+0x44>)
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2100      	movs	r1, #0
 80018da:	201c      	movs	r0, #28
 80018dc:	f000 f9b7 	bl	8001c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018e0:	201c      	movs	r0, #28
 80018e2:	f000 f9d0 	bl	8001c86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018e6:	bf00      	nop
 80018e8:	3710      	adds	r7, #16
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40021000 	.word	0x40021000

080018f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018f8:	e7fe      	b.n	80018f8 <NMI_Handler+0x4>

080018fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018fa:	b480      	push	{r7}
 80018fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018fe:	e7fe      	b.n	80018fe <HardFault_Handler+0x4>

08001900 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001904:	e7fe      	b.n	8001904 <MemManage_Handler+0x4>

08001906 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001906:	b480      	push	{r7}
 8001908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800190a:	e7fe      	b.n	800190a <BusFault_Handler+0x4>

0800190c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001910:	e7fe      	b.n	8001910 <UsageFault_Handler+0x4>

08001912 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001912:	b480      	push	{r7}
 8001914:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr

0800191e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800191e:	b480      	push	{r7}
 8001920:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr

0800192a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800192a:	b480      	push	{r7}
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	46bd      	mov	sp, r7
 8001932:	bc80      	pop	{r7}
 8001934:	4770      	bx	lr

08001936 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800193a:	f000 f895 	bl	8001a68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
	...

08001944 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001948:	4802      	ldr	r0, [pc, #8]	; (8001954 <TIM2_IRQHandler+0x10>)
 800194a:	f000 fff1 	bl	8002930 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	200001c8 	.word	0x200001c8

08001958 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr

08001964 <task_led_blinky>:
 */

#include "tasks.h"

void task_led_blinky(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
	if (isTimerExpired(4)) {
 8001968:	2004      	movs	r0, #4
 800196a:	f7ff ff23 	bl	80017b4 <isTimerExpired>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d008      	beq.n	8001986 <task_led_blinky+0x22>
		setTimer(4, 1000);
 8001974:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001978:	2004      	movs	r0, #4
 800197a:	f7ff fefb 	bl	8001774 <setTimer>
		HAL_GPIO_TogglePin(LBLINKY_GPIO_Port, LBLINKY_Pin);
 800197e:	2101      	movs	r1, #1
 8001980:	4802      	ldr	r0, [pc, #8]	; (800198c <task_led_blinky+0x28>)
 8001982:	f000 fb44 	bl	800200e <HAL_GPIO_TogglePin>
	}
}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40010800 	.word	0x40010800

08001990 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001990:	f7ff ffe2 	bl	8001958 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001994:	480b      	ldr	r0, [pc, #44]	; (80019c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001996:	490c      	ldr	r1, [pc, #48]	; (80019c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001998:	4a0c      	ldr	r2, [pc, #48]	; (80019cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800199a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800199c:	e002      	b.n	80019a4 <LoopCopyDataInit>

0800199e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800199e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019a2:	3304      	adds	r3, #4

080019a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019a8:	d3f9      	bcc.n	800199e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019aa:	4a09      	ldr	r2, [pc, #36]	; (80019d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80019ac:	4c09      	ldr	r4, [pc, #36]	; (80019d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019b0:	e001      	b.n	80019b6 <LoopFillZerobss>

080019b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019b4:	3204      	adds	r2, #4

080019b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019b8:	d3fb      	bcc.n	80019b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ba:	f001 faf9 	bl	8002fb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019be:	f7ff fa91 	bl	8000ee4 <main>
  bx lr
 80019c2:	4770      	bx	lr
  ldr r0, =_sdata
 80019c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019c8:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80019cc:	0800304c 	.word	0x0800304c
  ldr r2, =_sbss
 80019d0:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 80019d4:	20000264 	.word	0x20000264

080019d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019d8:	e7fe      	b.n	80019d8 <ADC1_2_IRQHandler>
	...

080019dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019e0:	4b08      	ldr	r3, [pc, #32]	; (8001a04 <HAL_Init+0x28>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a07      	ldr	r2, [pc, #28]	; (8001a04 <HAL_Init+0x28>)
 80019e6:	f043 0310 	orr.w	r3, r3, #16
 80019ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019ec:	2003      	movs	r0, #3
 80019ee:	f000 f923 	bl	8001c38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019f2:	200f      	movs	r0, #15
 80019f4:	f000 f808 	bl	8001a08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019f8:	f7ff ff26 	bl	8001848 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40022000 	.word	0x40022000

08001a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a10:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <HAL_InitTick+0x54>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	4b12      	ldr	r3, [pc, #72]	; (8001a60 <HAL_InitTick+0x58>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	4619      	mov	r1, r3
 8001a1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a26:	4618      	mov	r0, r3
 8001a28:	f000 f93b 	bl	8001ca2 <HAL_SYSTICK_Config>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e00e      	b.n	8001a54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b0f      	cmp	r3, #15
 8001a3a:	d80a      	bhi.n	8001a52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	6879      	ldr	r1, [r7, #4]
 8001a40:	f04f 30ff 	mov.w	r0, #4294967295
 8001a44:	f000 f903 	bl	8001c4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a48:	4a06      	ldr	r2, [pc, #24]	; (8001a64 <HAL_InitTick+0x5c>)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	e000      	b.n	8001a54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3708      	adds	r7, #8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20000090 	.word	0x20000090
 8001a60:	20000098 	.word	0x20000098
 8001a64:	20000094 	.word	0x20000094

08001a68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a6c:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <HAL_IncTick+0x1c>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	461a      	mov	r2, r3
 8001a72:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <HAL_IncTick+0x20>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4413      	add	r3, r2
 8001a78:	4a03      	ldr	r2, [pc, #12]	; (8001a88 <HAL_IncTick+0x20>)
 8001a7a:	6013      	str	r3, [r2, #0]
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr
 8001a84:	20000098 	.word	0x20000098
 8001a88:	20000260 	.word	0x20000260

08001a8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a90:	4b02      	ldr	r3, [pc, #8]	; (8001a9c <HAL_GetTick+0x10>)
 8001a92:	681b      	ldr	r3, [r3, #0]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr
 8001a9c:	20000260 	.word	0x20000260

08001aa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ab0:	4b0c      	ldr	r3, [pc, #48]	; (8001ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001abc:	4013      	ands	r3, r2
 8001abe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ac8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001acc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ad2:	4a04      	ldr	r2, [pc, #16]	; (8001ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	60d3      	str	r3, [r2, #12]
}
 8001ad8:	bf00      	nop
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	e000ed00 	.word	0xe000ed00

08001ae8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aec:	4b04      	ldr	r3, [pc, #16]	; (8001b00 <__NVIC_GetPriorityGrouping+0x18>)
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	0a1b      	lsrs	r3, r3, #8
 8001af2:	f003 0307 	and.w	r3, r3, #7
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	e000ed00 	.word	0xe000ed00

08001b04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	db0b      	blt.n	8001b2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	f003 021f 	and.w	r2, r3, #31
 8001b1c:	4906      	ldr	r1, [pc, #24]	; (8001b38 <__NVIC_EnableIRQ+0x34>)
 8001b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b22:	095b      	lsrs	r3, r3, #5
 8001b24:	2001      	movs	r0, #1
 8001b26:	fa00 f202 	lsl.w	r2, r0, r2
 8001b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b2e:	bf00      	nop
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr
 8001b38:	e000e100 	.word	0xe000e100

08001b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	6039      	str	r1, [r7, #0]
 8001b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	db0a      	blt.n	8001b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	490c      	ldr	r1, [pc, #48]	; (8001b88 <__NVIC_SetPriority+0x4c>)
 8001b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5a:	0112      	lsls	r2, r2, #4
 8001b5c:	b2d2      	uxtb	r2, r2
 8001b5e:	440b      	add	r3, r1
 8001b60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b64:	e00a      	b.n	8001b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	b2da      	uxtb	r2, r3
 8001b6a:	4908      	ldr	r1, [pc, #32]	; (8001b8c <__NVIC_SetPriority+0x50>)
 8001b6c:	79fb      	ldrb	r3, [r7, #7]
 8001b6e:	f003 030f 	and.w	r3, r3, #15
 8001b72:	3b04      	subs	r3, #4
 8001b74:	0112      	lsls	r2, r2, #4
 8001b76:	b2d2      	uxtb	r2, r2
 8001b78:	440b      	add	r3, r1
 8001b7a:	761a      	strb	r2, [r3, #24]
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	e000e100 	.word	0xe000e100
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b089      	sub	sp, #36	; 0x24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	f1c3 0307 	rsb	r3, r3, #7
 8001baa:	2b04      	cmp	r3, #4
 8001bac:	bf28      	it	cs
 8001bae:	2304      	movcs	r3, #4
 8001bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	3304      	adds	r3, #4
 8001bb6:	2b06      	cmp	r3, #6
 8001bb8:	d902      	bls.n	8001bc0 <NVIC_EncodePriority+0x30>
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	3b03      	subs	r3, #3
 8001bbe:	e000      	b.n	8001bc2 <NVIC_EncodePriority+0x32>
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	43da      	mvns	r2, r3
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	401a      	ands	r2, r3
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	fa01 f303 	lsl.w	r3, r1, r3
 8001be2:	43d9      	mvns	r1, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be8:	4313      	orrs	r3, r2
         );
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3724      	adds	r7, #36	; 0x24
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr

08001bf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c04:	d301      	bcc.n	8001c0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c06:	2301      	movs	r3, #1
 8001c08:	e00f      	b.n	8001c2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c0a:	4a0a      	ldr	r2, [pc, #40]	; (8001c34 <SysTick_Config+0x40>)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c12:	210f      	movs	r1, #15
 8001c14:	f04f 30ff 	mov.w	r0, #4294967295
 8001c18:	f7ff ff90 	bl	8001b3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c1c:	4b05      	ldr	r3, [pc, #20]	; (8001c34 <SysTick_Config+0x40>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c22:	4b04      	ldr	r3, [pc, #16]	; (8001c34 <SysTick_Config+0x40>)
 8001c24:	2207      	movs	r2, #7
 8001c26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	e000e010 	.word	0xe000e010

08001c38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f7ff ff2d 	bl	8001aa0 <__NVIC_SetPriorityGrouping>
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b086      	sub	sp, #24
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	4603      	mov	r3, r0
 8001c56:	60b9      	str	r1, [r7, #8]
 8001c58:	607a      	str	r2, [r7, #4]
 8001c5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c60:	f7ff ff42 	bl	8001ae8 <__NVIC_GetPriorityGrouping>
 8001c64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	68b9      	ldr	r1, [r7, #8]
 8001c6a:	6978      	ldr	r0, [r7, #20]
 8001c6c:	f7ff ff90 	bl	8001b90 <NVIC_EncodePriority>
 8001c70:	4602      	mov	r2, r0
 8001c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c76:	4611      	mov	r1, r2
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff ff5f 	bl	8001b3c <__NVIC_SetPriority>
}
 8001c7e:	bf00      	nop
 8001c80:	3718      	adds	r7, #24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff ff35 	bl	8001b04 <__NVIC_EnableIRQ>
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b082      	sub	sp, #8
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7ff ffa2 	bl	8001bf4 <SysTick_Config>
 8001cb0:	4603      	mov	r3, r0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
	...

08001cbc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b08b      	sub	sp, #44	; 0x2c
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cce:	e148      	b.n	8001f62 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	69fa      	ldr	r2, [r7, #28]
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	f040 8137 	bne.w	8001f5c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	4aa3      	ldr	r2, [pc, #652]	; (8001f80 <HAL_GPIO_Init+0x2c4>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d05e      	beq.n	8001db6 <HAL_GPIO_Init+0xfa>
 8001cf8:	4aa1      	ldr	r2, [pc, #644]	; (8001f80 <HAL_GPIO_Init+0x2c4>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d875      	bhi.n	8001dea <HAL_GPIO_Init+0x12e>
 8001cfe:	4aa1      	ldr	r2, [pc, #644]	; (8001f84 <HAL_GPIO_Init+0x2c8>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d058      	beq.n	8001db6 <HAL_GPIO_Init+0xfa>
 8001d04:	4a9f      	ldr	r2, [pc, #636]	; (8001f84 <HAL_GPIO_Init+0x2c8>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d86f      	bhi.n	8001dea <HAL_GPIO_Init+0x12e>
 8001d0a:	4a9f      	ldr	r2, [pc, #636]	; (8001f88 <HAL_GPIO_Init+0x2cc>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d052      	beq.n	8001db6 <HAL_GPIO_Init+0xfa>
 8001d10:	4a9d      	ldr	r2, [pc, #628]	; (8001f88 <HAL_GPIO_Init+0x2cc>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d869      	bhi.n	8001dea <HAL_GPIO_Init+0x12e>
 8001d16:	4a9d      	ldr	r2, [pc, #628]	; (8001f8c <HAL_GPIO_Init+0x2d0>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d04c      	beq.n	8001db6 <HAL_GPIO_Init+0xfa>
 8001d1c:	4a9b      	ldr	r2, [pc, #620]	; (8001f8c <HAL_GPIO_Init+0x2d0>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d863      	bhi.n	8001dea <HAL_GPIO_Init+0x12e>
 8001d22:	4a9b      	ldr	r2, [pc, #620]	; (8001f90 <HAL_GPIO_Init+0x2d4>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d046      	beq.n	8001db6 <HAL_GPIO_Init+0xfa>
 8001d28:	4a99      	ldr	r2, [pc, #612]	; (8001f90 <HAL_GPIO_Init+0x2d4>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d85d      	bhi.n	8001dea <HAL_GPIO_Init+0x12e>
 8001d2e:	2b12      	cmp	r3, #18
 8001d30:	d82a      	bhi.n	8001d88 <HAL_GPIO_Init+0xcc>
 8001d32:	2b12      	cmp	r3, #18
 8001d34:	d859      	bhi.n	8001dea <HAL_GPIO_Init+0x12e>
 8001d36:	a201      	add	r2, pc, #4	; (adr r2, 8001d3c <HAL_GPIO_Init+0x80>)
 8001d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d3c:	08001db7 	.word	0x08001db7
 8001d40:	08001d91 	.word	0x08001d91
 8001d44:	08001da3 	.word	0x08001da3
 8001d48:	08001de5 	.word	0x08001de5
 8001d4c:	08001deb 	.word	0x08001deb
 8001d50:	08001deb 	.word	0x08001deb
 8001d54:	08001deb 	.word	0x08001deb
 8001d58:	08001deb 	.word	0x08001deb
 8001d5c:	08001deb 	.word	0x08001deb
 8001d60:	08001deb 	.word	0x08001deb
 8001d64:	08001deb 	.word	0x08001deb
 8001d68:	08001deb 	.word	0x08001deb
 8001d6c:	08001deb 	.word	0x08001deb
 8001d70:	08001deb 	.word	0x08001deb
 8001d74:	08001deb 	.word	0x08001deb
 8001d78:	08001deb 	.word	0x08001deb
 8001d7c:	08001deb 	.word	0x08001deb
 8001d80:	08001d99 	.word	0x08001d99
 8001d84:	08001dad 	.word	0x08001dad
 8001d88:	4a82      	ldr	r2, [pc, #520]	; (8001f94 <HAL_GPIO_Init+0x2d8>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d013      	beq.n	8001db6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d8e:	e02c      	b.n	8001dea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	623b      	str	r3, [r7, #32]
          break;
 8001d96:	e029      	b.n	8001dec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	3304      	adds	r3, #4
 8001d9e:	623b      	str	r3, [r7, #32]
          break;
 8001da0:	e024      	b.n	8001dec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	3308      	adds	r3, #8
 8001da8:	623b      	str	r3, [r7, #32]
          break;
 8001daa:	e01f      	b.n	8001dec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	330c      	adds	r3, #12
 8001db2:	623b      	str	r3, [r7, #32]
          break;
 8001db4:	e01a      	b.n	8001dec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d102      	bne.n	8001dc4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dbe:	2304      	movs	r3, #4
 8001dc0:	623b      	str	r3, [r7, #32]
          break;
 8001dc2:	e013      	b.n	8001dec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d105      	bne.n	8001dd8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dcc:	2308      	movs	r3, #8
 8001dce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	69fa      	ldr	r2, [r7, #28]
 8001dd4:	611a      	str	r2, [r3, #16]
          break;
 8001dd6:	e009      	b.n	8001dec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dd8:	2308      	movs	r3, #8
 8001dda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	69fa      	ldr	r2, [r7, #28]
 8001de0:	615a      	str	r2, [r3, #20]
          break;
 8001de2:	e003      	b.n	8001dec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001de4:	2300      	movs	r3, #0
 8001de6:	623b      	str	r3, [r7, #32]
          break;
 8001de8:	e000      	b.n	8001dec <HAL_GPIO_Init+0x130>
          break;
 8001dea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	2bff      	cmp	r3, #255	; 0xff
 8001df0:	d801      	bhi.n	8001df6 <HAL_GPIO_Init+0x13a>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	e001      	b.n	8001dfa <HAL_GPIO_Init+0x13e>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	3304      	adds	r3, #4
 8001dfa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	2bff      	cmp	r3, #255	; 0xff
 8001e00:	d802      	bhi.n	8001e08 <HAL_GPIO_Init+0x14c>
 8001e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	e002      	b.n	8001e0e <HAL_GPIO_Init+0x152>
 8001e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0a:	3b08      	subs	r3, #8
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	210f      	movs	r1, #15
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	401a      	ands	r2, r3
 8001e20:	6a39      	ldr	r1, [r7, #32]
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	fa01 f303 	lsl.w	r3, r1, r3
 8001e28:	431a      	orrs	r2, r3
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f000 8090 	beq.w	8001f5c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e3c:	4b56      	ldr	r3, [pc, #344]	; (8001f98 <HAL_GPIO_Init+0x2dc>)
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	4a55      	ldr	r2, [pc, #340]	; (8001f98 <HAL_GPIO_Init+0x2dc>)
 8001e42:	f043 0301 	orr.w	r3, r3, #1
 8001e46:	6193      	str	r3, [r2, #24]
 8001e48:	4b53      	ldr	r3, [pc, #332]	; (8001f98 <HAL_GPIO_Init+0x2dc>)
 8001e4a:	699b      	ldr	r3, [r3, #24]
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	60bb      	str	r3, [r7, #8]
 8001e52:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e54:	4a51      	ldr	r2, [pc, #324]	; (8001f9c <HAL_GPIO_Init+0x2e0>)
 8001e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e58:	089b      	lsrs	r3, r3, #2
 8001e5a:	3302      	adds	r3, #2
 8001e5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e60:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e64:	f003 0303 	and.w	r3, r3, #3
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	220f      	movs	r2, #15
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	43db      	mvns	r3, r3
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	4013      	ands	r3, r2
 8001e76:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4a49      	ldr	r2, [pc, #292]	; (8001fa0 <HAL_GPIO_Init+0x2e4>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d00d      	beq.n	8001e9c <HAL_GPIO_Init+0x1e0>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a48      	ldr	r2, [pc, #288]	; (8001fa4 <HAL_GPIO_Init+0x2e8>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d007      	beq.n	8001e98 <HAL_GPIO_Init+0x1dc>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4a47      	ldr	r2, [pc, #284]	; (8001fa8 <HAL_GPIO_Init+0x2ec>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d101      	bne.n	8001e94 <HAL_GPIO_Init+0x1d8>
 8001e90:	2302      	movs	r3, #2
 8001e92:	e004      	b.n	8001e9e <HAL_GPIO_Init+0x1e2>
 8001e94:	2303      	movs	r3, #3
 8001e96:	e002      	b.n	8001e9e <HAL_GPIO_Init+0x1e2>
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e000      	b.n	8001e9e <HAL_GPIO_Init+0x1e2>
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ea0:	f002 0203 	and.w	r2, r2, #3
 8001ea4:	0092      	lsls	r2, r2, #2
 8001ea6:	4093      	lsls	r3, r2
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001eae:	493b      	ldr	r1, [pc, #236]	; (8001f9c <HAL_GPIO_Init+0x2e0>)
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb2:	089b      	lsrs	r3, r3, #2
 8001eb4:	3302      	adds	r3, #2
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d006      	beq.n	8001ed6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ec8:	4b38      	ldr	r3, [pc, #224]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001eca:	689a      	ldr	r2, [r3, #8]
 8001ecc:	4937      	ldr	r1, [pc, #220]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001ece:	69bb      	ldr	r3, [r7, #24]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	608b      	str	r3, [r1, #8]
 8001ed4:	e006      	b.n	8001ee4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ed6:	4b35      	ldr	r3, [pc, #212]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001ed8:	689a      	ldr	r2, [r3, #8]
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	43db      	mvns	r3, r3
 8001ede:	4933      	ldr	r1, [pc, #204]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d006      	beq.n	8001efe <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ef0:	4b2e      	ldr	r3, [pc, #184]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001ef2:	68da      	ldr	r2, [r3, #12]
 8001ef4:	492d      	ldr	r1, [pc, #180]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	60cb      	str	r3, [r1, #12]
 8001efc:	e006      	b.n	8001f0c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001efe:	4b2b      	ldr	r3, [pc, #172]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001f00:	68da      	ldr	r2, [r3, #12]
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	43db      	mvns	r3, r3
 8001f06:	4929      	ldr	r1, [pc, #164]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001f08:	4013      	ands	r3, r2
 8001f0a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d006      	beq.n	8001f26 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f18:	4b24      	ldr	r3, [pc, #144]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001f1a:	685a      	ldr	r2, [r3, #4]
 8001f1c:	4923      	ldr	r1, [pc, #140]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	604b      	str	r3, [r1, #4]
 8001f24:	e006      	b.n	8001f34 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f26:	4b21      	ldr	r3, [pc, #132]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	491f      	ldr	r1, [pc, #124]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001f30:	4013      	ands	r3, r2
 8001f32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d006      	beq.n	8001f4e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f40:	4b1a      	ldr	r3, [pc, #104]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	4919      	ldr	r1, [pc, #100]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	600b      	str	r3, [r1, #0]
 8001f4c:	e006      	b.n	8001f5c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f4e:	4b17      	ldr	r3, [pc, #92]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	43db      	mvns	r3, r3
 8001f56:	4915      	ldr	r1, [pc, #84]	; (8001fac <HAL_GPIO_Init+0x2f0>)
 8001f58:	4013      	ands	r3, r2
 8001f5a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5e:	3301      	adds	r3, #1
 8001f60:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f68:	fa22 f303 	lsr.w	r3, r2, r3
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f47f aeaf 	bne.w	8001cd0 <HAL_GPIO_Init+0x14>
  }
}
 8001f72:	bf00      	nop
 8001f74:	bf00      	nop
 8001f76:	372c      	adds	r7, #44	; 0x2c
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc80      	pop	{r7}
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	10320000 	.word	0x10320000
 8001f84:	10310000 	.word	0x10310000
 8001f88:	10220000 	.word	0x10220000
 8001f8c:	10210000 	.word	0x10210000
 8001f90:	10120000 	.word	0x10120000
 8001f94:	10110000 	.word	0x10110000
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	40010000 	.word	0x40010000
 8001fa0:	40010800 	.word	0x40010800
 8001fa4:	40010c00 	.word	0x40010c00
 8001fa8:	40011000 	.word	0x40011000
 8001fac:	40010400 	.word	0x40010400

08001fb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	460b      	mov	r3, r1
 8001fba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689a      	ldr	r2, [r3, #8]
 8001fc0:	887b      	ldrh	r3, [r7, #2]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d002      	beq.n	8001fce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	73fb      	strb	r3, [r7, #15]
 8001fcc:	e001      	b.n	8001fd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3714      	adds	r7, #20
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bc80      	pop	{r7}
 8001fdc:	4770      	bx	lr

08001fde <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b083      	sub	sp, #12
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	807b      	strh	r3, [r7, #2]
 8001fea:	4613      	mov	r3, r2
 8001fec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fee:	787b      	ldrb	r3, [r7, #1]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d003      	beq.n	8001ffc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ff4:	887a      	ldrh	r2, [r7, #2]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ffa:	e003      	b.n	8002004 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ffc:	887b      	ldrh	r3, [r7, #2]
 8001ffe:	041a      	lsls	r2, r3, #16
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	611a      	str	r2, [r3, #16]
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	bc80      	pop	{r7}
 800200c:	4770      	bx	lr

0800200e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800200e:	b480      	push	{r7}
 8002010:	b085      	sub	sp, #20
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
 8002016:	460b      	mov	r3, r1
 8002018:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002020:	887a      	ldrh	r2, [r7, #2]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	4013      	ands	r3, r2
 8002026:	041a      	lsls	r2, r3, #16
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	43d9      	mvns	r1, r3
 800202c:	887b      	ldrh	r3, [r7, #2]
 800202e:	400b      	ands	r3, r1
 8002030:	431a      	orrs	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	611a      	str	r2, [r3, #16]
}
 8002036:	bf00      	nop
 8002038:	3714      	adds	r7, #20
 800203a:	46bd      	mov	sp, r7
 800203c:	bc80      	pop	{r7}
 800203e:	4770      	bx	lr

08002040 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e26c      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	2b00      	cmp	r3, #0
 800205c:	f000 8087 	beq.w	800216e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002060:	4b92      	ldr	r3, [pc, #584]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 030c 	and.w	r3, r3, #12
 8002068:	2b04      	cmp	r3, #4
 800206a:	d00c      	beq.n	8002086 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800206c:	4b8f      	ldr	r3, [pc, #572]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f003 030c 	and.w	r3, r3, #12
 8002074:	2b08      	cmp	r3, #8
 8002076:	d112      	bne.n	800209e <HAL_RCC_OscConfig+0x5e>
 8002078:	4b8c      	ldr	r3, [pc, #560]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002084:	d10b      	bne.n	800209e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002086:	4b89      	ldr	r3, [pc, #548]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d06c      	beq.n	800216c <HAL_RCC_OscConfig+0x12c>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d168      	bne.n	800216c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	e246      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020a6:	d106      	bne.n	80020b6 <HAL_RCC_OscConfig+0x76>
 80020a8:	4b80      	ldr	r3, [pc, #512]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a7f      	ldr	r2, [pc, #508]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80020ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020b2:	6013      	str	r3, [r2, #0]
 80020b4:	e02e      	b.n	8002114 <HAL_RCC_OscConfig+0xd4>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d10c      	bne.n	80020d8 <HAL_RCC_OscConfig+0x98>
 80020be:	4b7b      	ldr	r3, [pc, #492]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a7a      	ldr	r2, [pc, #488]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80020c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020c8:	6013      	str	r3, [r2, #0]
 80020ca:	4b78      	ldr	r3, [pc, #480]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a77      	ldr	r2, [pc, #476]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80020d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020d4:	6013      	str	r3, [r2, #0]
 80020d6:	e01d      	b.n	8002114 <HAL_RCC_OscConfig+0xd4>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020e0:	d10c      	bne.n	80020fc <HAL_RCC_OscConfig+0xbc>
 80020e2:	4b72      	ldr	r3, [pc, #456]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a71      	ldr	r2, [pc, #452]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80020e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020ec:	6013      	str	r3, [r2, #0]
 80020ee:	4b6f      	ldr	r3, [pc, #444]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a6e      	ldr	r2, [pc, #440]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80020f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020f8:	6013      	str	r3, [r2, #0]
 80020fa:	e00b      	b.n	8002114 <HAL_RCC_OscConfig+0xd4>
 80020fc:	4b6b      	ldr	r3, [pc, #428]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a6a      	ldr	r2, [pc, #424]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 8002102:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002106:	6013      	str	r3, [r2, #0]
 8002108:	4b68      	ldr	r3, [pc, #416]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a67      	ldr	r2, [pc, #412]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 800210e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002112:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d013      	beq.n	8002144 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211c:	f7ff fcb6 	bl	8001a8c <HAL_GetTick>
 8002120:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002122:	e008      	b.n	8002136 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002124:	f7ff fcb2 	bl	8001a8c <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	2b64      	cmp	r3, #100	; 0x64
 8002130:	d901      	bls.n	8002136 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e1fa      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002136:	4b5d      	ldr	r3, [pc, #372]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d0f0      	beq.n	8002124 <HAL_RCC_OscConfig+0xe4>
 8002142:	e014      	b.n	800216e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002144:	f7ff fca2 	bl	8001a8c <HAL_GetTick>
 8002148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800214a:	e008      	b.n	800215e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800214c:	f7ff fc9e 	bl	8001a8c <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	2b64      	cmp	r3, #100	; 0x64
 8002158:	d901      	bls.n	800215e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e1e6      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800215e:	4b53      	ldr	r3, [pc, #332]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1f0      	bne.n	800214c <HAL_RCC_OscConfig+0x10c>
 800216a:	e000      	b.n	800216e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800216c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0302 	and.w	r3, r3, #2
 8002176:	2b00      	cmp	r3, #0
 8002178:	d063      	beq.n	8002242 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800217a:	4b4c      	ldr	r3, [pc, #304]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f003 030c 	and.w	r3, r3, #12
 8002182:	2b00      	cmp	r3, #0
 8002184:	d00b      	beq.n	800219e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002186:	4b49      	ldr	r3, [pc, #292]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f003 030c 	and.w	r3, r3, #12
 800218e:	2b08      	cmp	r3, #8
 8002190:	d11c      	bne.n	80021cc <HAL_RCC_OscConfig+0x18c>
 8002192:	4b46      	ldr	r3, [pc, #280]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d116      	bne.n	80021cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800219e:	4b43      	ldr	r3, [pc, #268]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d005      	beq.n	80021b6 <HAL_RCC_OscConfig+0x176>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d001      	beq.n	80021b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e1ba      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b6:	4b3d      	ldr	r3, [pc, #244]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	00db      	lsls	r3, r3, #3
 80021c4:	4939      	ldr	r1, [pc, #228]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ca:	e03a      	b.n	8002242 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	691b      	ldr	r3, [r3, #16]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d020      	beq.n	8002216 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021d4:	4b36      	ldr	r3, [pc, #216]	; (80022b0 <HAL_RCC_OscConfig+0x270>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021da:	f7ff fc57 	bl	8001a8c <HAL_GetTick>
 80021de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021e0:	e008      	b.n	80021f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021e2:	f7ff fc53 	bl	8001a8c <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e19b      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021f4:	4b2d      	ldr	r3, [pc, #180]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0302 	and.w	r3, r3, #2
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d0f0      	beq.n	80021e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002200:	4b2a      	ldr	r3, [pc, #168]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	695b      	ldr	r3, [r3, #20]
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	4927      	ldr	r1, [pc, #156]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 8002210:	4313      	orrs	r3, r2
 8002212:	600b      	str	r3, [r1, #0]
 8002214:	e015      	b.n	8002242 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002216:	4b26      	ldr	r3, [pc, #152]	; (80022b0 <HAL_RCC_OscConfig+0x270>)
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221c:	f7ff fc36 	bl	8001a8c <HAL_GetTick>
 8002220:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002222:	e008      	b.n	8002236 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002224:	f7ff fc32 	bl	8001a8c <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e17a      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002236:	4b1d      	ldr	r3, [pc, #116]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0302 	and.w	r3, r3, #2
 800223e:	2b00      	cmp	r3, #0
 8002240:	d1f0      	bne.n	8002224 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	2b00      	cmp	r3, #0
 800224c:	d03a      	beq.n	80022c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d019      	beq.n	800228a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002256:	4b17      	ldr	r3, [pc, #92]	; (80022b4 <HAL_RCC_OscConfig+0x274>)
 8002258:	2201      	movs	r2, #1
 800225a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800225c:	f7ff fc16 	bl	8001a8c <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002264:	f7ff fc12 	bl	8001a8c <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e15a      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002276:	4b0d      	ldr	r3, [pc, #52]	; (80022ac <HAL_RCC_OscConfig+0x26c>)
 8002278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d0f0      	beq.n	8002264 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002282:	2001      	movs	r0, #1
 8002284:	f000 fa9a 	bl	80027bc <RCC_Delay>
 8002288:	e01c      	b.n	80022c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800228a:	4b0a      	ldr	r3, [pc, #40]	; (80022b4 <HAL_RCC_OscConfig+0x274>)
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002290:	f7ff fbfc 	bl	8001a8c <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002296:	e00f      	b.n	80022b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002298:	f7ff fbf8 	bl	8001a8c <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d908      	bls.n	80022b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e140      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
 80022aa:	bf00      	nop
 80022ac:	40021000 	.word	0x40021000
 80022b0:	42420000 	.word	0x42420000
 80022b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022b8:	4b9e      	ldr	r3, [pc, #632]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 80022ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022bc:	f003 0302 	and.w	r3, r3, #2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d1e9      	bne.n	8002298 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0304 	and.w	r3, r3, #4
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	f000 80a6 	beq.w	800241e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022d2:	2300      	movs	r3, #0
 80022d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022d6:	4b97      	ldr	r3, [pc, #604]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d10d      	bne.n	80022fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022e2:	4b94      	ldr	r3, [pc, #592]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	4a93      	ldr	r2, [pc, #588]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 80022e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022ec:	61d3      	str	r3, [r2, #28]
 80022ee:	4b91      	ldr	r3, [pc, #580]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f6:	60bb      	str	r3, [r7, #8]
 80022f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022fa:	2301      	movs	r3, #1
 80022fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022fe:	4b8e      	ldr	r3, [pc, #568]	; (8002538 <HAL_RCC_OscConfig+0x4f8>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002306:	2b00      	cmp	r3, #0
 8002308:	d118      	bne.n	800233c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800230a:	4b8b      	ldr	r3, [pc, #556]	; (8002538 <HAL_RCC_OscConfig+0x4f8>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a8a      	ldr	r2, [pc, #552]	; (8002538 <HAL_RCC_OscConfig+0x4f8>)
 8002310:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002314:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002316:	f7ff fbb9 	bl	8001a8c <HAL_GetTick>
 800231a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800231c:	e008      	b.n	8002330 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800231e:	f7ff fbb5 	bl	8001a8c <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b64      	cmp	r3, #100	; 0x64
 800232a:	d901      	bls.n	8002330 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e0fd      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002330:	4b81      	ldr	r3, [pc, #516]	; (8002538 <HAL_RCC_OscConfig+0x4f8>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002338:	2b00      	cmp	r3, #0
 800233a:	d0f0      	beq.n	800231e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d106      	bne.n	8002352 <HAL_RCC_OscConfig+0x312>
 8002344:	4b7b      	ldr	r3, [pc, #492]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	4a7a      	ldr	r2, [pc, #488]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 800234a:	f043 0301 	orr.w	r3, r3, #1
 800234e:	6213      	str	r3, [r2, #32]
 8002350:	e02d      	b.n	80023ae <HAL_RCC_OscConfig+0x36e>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d10c      	bne.n	8002374 <HAL_RCC_OscConfig+0x334>
 800235a:	4b76      	ldr	r3, [pc, #472]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 800235c:	6a1b      	ldr	r3, [r3, #32]
 800235e:	4a75      	ldr	r2, [pc, #468]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002360:	f023 0301 	bic.w	r3, r3, #1
 8002364:	6213      	str	r3, [r2, #32]
 8002366:	4b73      	ldr	r3, [pc, #460]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002368:	6a1b      	ldr	r3, [r3, #32]
 800236a:	4a72      	ldr	r2, [pc, #456]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 800236c:	f023 0304 	bic.w	r3, r3, #4
 8002370:	6213      	str	r3, [r2, #32]
 8002372:	e01c      	b.n	80023ae <HAL_RCC_OscConfig+0x36e>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	2b05      	cmp	r3, #5
 800237a:	d10c      	bne.n	8002396 <HAL_RCC_OscConfig+0x356>
 800237c:	4b6d      	ldr	r3, [pc, #436]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	4a6c      	ldr	r2, [pc, #432]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002382:	f043 0304 	orr.w	r3, r3, #4
 8002386:	6213      	str	r3, [r2, #32]
 8002388:	4b6a      	ldr	r3, [pc, #424]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 800238a:	6a1b      	ldr	r3, [r3, #32]
 800238c:	4a69      	ldr	r2, [pc, #420]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 800238e:	f043 0301 	orr.w	r3, r3, #1
 8002392:	6213      	str	r3, [r2, #32]
 8002394:	e00b      	b.n	80023ae <HAL_RCC_OscConfig+0x36e>
 8002396:	4b67      	ldr	r3, [pc, #412]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	4a66      	ldr	r2, [pc, #408]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 800239c:	f023 0301 	bic.w	r3, r3, #1
 80023a0:	6213      	str	r3, [r2, #32]
 80023a2:	4b64      	ldr	r3, [pc, #400]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	4a63      	ldr	r2, [pc, #396]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 80023a8:	f023 0304 	bic.w	r3, r3, #4
 80023ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d015      	beq.n	80023e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023b6:	f7ff fb69 	bl	8001a8c <HAL_GetTick>
 80023ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023bc:	e00a      	b.n	80023d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023be:	f7ff fb65 	bl	8001a8c <HAL_GetTick>
 80023c2:	4602      	mov	r2, r0
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d901      	bls.n	80023d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	e0ab      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023d4:	4b57      	ldr	r3, [pc, #348]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	f003 0302 	and.w	r3, r3, #2
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d0ee      	beq.n	80023be <HAL_RCC_OscConfig+0x37e>
 80023e0:	e014      	b.n	800240c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023e2:	f7ff fb53 	bl	8001a8c <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023e8:	e00a      	b.n	8002400 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ea:	f7ff fb4f 	bl	8001a8c <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e095      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002400:	4b4c      	ldr	r3, [pc, #304]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002402:	6a1b      	ldr	r3, [r3, #32]
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d1ee      	bne.n	80023ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800240c:	7dfb      	ldrb	r3, [r7, #23]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d105      	bne.n	800241e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002412:	4b48      	ldr	r3, [pc, #288]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	4a47      	ldr	r2, [pc, #284]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002418:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800241c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	69db      	ldr	r3, [r3, #28]
 8002422:	2b00      	cmp	r3, #0
 8002424:	f000 8081 	beq.w	800252a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002428:	4b42      	ldr	r3, [pc, #264]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f003 030c 	and.w	r3, r3, #12
 8002430:	2b08      	cmp	r3, #8
 8002432:	d061      	beq.n	80024f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	69db      	ldr	r3, [r3, #28]
 8002438:	2b02      	cmp	r3, #2
 800243a:	d146      	bne.n	80024ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800243c:	4b3f      	ldr	r3, [pc, #252]	; (800253c <HAL_RCC_OscConfig+0x4fc>)
 800243e:	2200      	movs	r2, #0
 8002440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002442:	f7ff fb23 	bl	8001a8c <HAL_GetTick>
 8002446:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002448:	e008      	b.n	800245c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800244a:	f7ff fb1f 	bl	8001a8c <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d901      	bls.n	800245c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e067      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800245c:	4b35      	ldr	r3, [pc, #212]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1f0      	bne.n	800244a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a1b      	ldr	r3, [r3, #32]
 800246c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002470:	d108      	bne.n	8002484 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002472:	4b30      	ldr	r3, [pc, #192]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	492d      	ldr	r1, [pc, #180]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002480:	4313      	orrs	r3, r2
 8002482:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002484:	4b2b      	ldr	r3, [pc, #172]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a19      	ldr	r1, [r3, #32]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002494:	430b      	orrs	r3, r1
 8002496:	4927      	ldr	r1, [pc, #156]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002498:	4313      	orrs	r3, r2
 800249a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800249c:	4b27      	ldr	r3, [pc, #156]	; (800253c <HAL_RCC_OscConfig+0x4fc>)
 800249e:	2201      	movs	r2, #1
 80024a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a2:	f7ff faf3 	bl	8001a8c <HAL_GetTick>
 80024a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024a8:	e008      	b.n	80024bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024aa:	f7ff faef 	bl	8001a8c <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e037      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024bc:	4b1d      	ldr	r3, [pc, #116]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d0f0      	beq.n	80024aa <HAL_RCC_OscConfig+0x46a>
 80024c8:	e02f      	b.n	800252a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024ca:	4b1c      	ldr	r3, [pc, #112]	; (800253c <HAL_RCC_OscConfig+0x4fc>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d0:	f7ff fadc 	bl	8001a8c <HAL_GetTick>
 80024d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024d6:	e008      	b.n	80024ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024d8:	f7ff fad8 	bl	8001a8c <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e020      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024ea:	4b12      	ldr	r3, [pc, #72]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d1f0      	bne.n	80024d8 <HAL_RCC_OscConfig+0x498>
 80024f6:	e018      	b.n	800252a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	69db      	ldr	r3, [r3, #28]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d101      	bne.n	8002504 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e013      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002504:	4b0b      	ldr	r3, [pc, #44]	; (8002534 <HAL_RCC_OscConfig+0x4f4>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a1b      	ldr	r3, [r3, #32]
 8002514:	429a      	cmp	r2, r3
 8002516:	d106      	bne.n	8002526 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002522:	429a      	cmp	r2, r3
 8002524:	d001      	beq.n	800252a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e000      	b.n	800252c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	3718      	adds	r7, #24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40021000 	.word	0x40021000
 8002538:	40007000 	.word	0x40007000
 800253c:	42420060 	.word	0x42420060

08002540 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d101      	bne.n	8002554 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e0d0      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002554:	4b6a      	ldr	r3, [pc, #424]	; (8002700 <HAL_RCC_ClockConfig+0x1c0>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	429a      	cmp	r2, r3
 8002560:	d910      	bls.n	8002584 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002562:	4b67      	ldr	r3, [pc, #412]	; (8002700 <HAL_RCC_ClockConfig+0x1c0>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f023 0207 	bic.w	r2, r3, #7
 800256a:	4965      	ldr	r1, [pc, #404]	; (8002700 <HAL_RCC_ClockConfig+0x1c0>)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	4313      	orrs	r3, r2
 8002570:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002572:	4b63      	ldr	r3, [pc, #396]	; (8002700 <HAL_RCC_ClockConfig+0x1c0>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0307 	and.w	r3, r3, #7
 800257a:	683a      	ldr	r2, [r7, #0]
 800257c:	429a      	cmp	r2, r3
 800257e:	d001      	beq.n	8002584 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e0b8      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d020      	beq.n	80025d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0304 	and.w	r3, r3, #4
 8002598:	2b00      	cmp	r3, #0
 800259a:	d005      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800259c:	4b59      	ldr	r3, [pc, #356]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	4a58      	ldr	r2, [pc, #352]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 80025a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80025a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0308 	and.w	r3, r3, #8
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d005      	beq.n	80025c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025b4:	4b53      	ldr	r3, [pc, #332]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	4a52      	ldr	r2, [pc, #328]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 80025ba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80025be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025c0:	4b50      	ldr	r3, [pc, #320]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	494d      	ldr	r1, [pc, #308]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 80025ce:	4313      	orrs	r3, r2
 80025d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d040      	beq.n	8002660 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d107      	bne.n	80025f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025e6:	4b47      	ldr	r3, [pc, #284]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d115      	bne.n	800261e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e07f      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d107      	bne.n	800260e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025fe:	4b41      	ldr	r3, [pc, #260]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d109      	bne.n	800261e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e073      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800260e:	4b3d      	ldr	r3, [pc, #244]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d101      	bne.n	800261e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e06b      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800261e:	4b39      	ldr	r3, [pc, #228]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f023 0203 	bic.w	r2, r3, #3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	4936      	ldr	r1, [pc, #216]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 800262c:	4313      	orrs	r3, r2
 800262e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002630:	f7ff fa2c 	bl	8001a8c <HAL_GetTick>
 8002634:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002636:	e00a      	b.n	800264e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002638:	f7ff fa28 	bl	8001a8c <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	f241 3288 	movw	r2, #5000	; 0x1388
 8002646:	4293      	cmp	r3, r2
 8002648:	d901      	bls.n	800264e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e053      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800264e:	4b2d      	ldr	r3, [pc, #180]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f003 020c 	and.w	r2, r3, #12
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	429a      	cmp	r2, r3
 800265e:	d1eb      	bne.n	8002638 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002660:	4b27      	ldr	r3, [pc, #156]	; (8002700 <HAL_RCC_ClockConfig+0x1c0>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	429a      	cmp	r2, r3
 800266c:	d210      	bcs.n	8002690 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800266e:	4b24      	ldr	r3, [pc, #144]	; (8002700 <HAL_RCC_ClockConfig+0x1c0>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f023 0207 	bic.w	r2, r3, #7
 8002676:	4922      	ldr	r1, [pc, #136]	; (8002700 <HAL_RCC_ClockConfig+0x1c0>)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	4313      	orrs	r3, r2
 800267c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800267e:	4b20      	ldr	r3, [pc, #128]	; (8002700 <HAL_RCC_ClockConfig+0x1c0>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	429a      	cmp	r2, r3
 800268a:	d001      	beq.n	8002690 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e032      	b.n	80026f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0304 	and.w	r3, r3, #4
 8002698:	2b00      	cmp	r3, #0
 800269a:	d008      	beq.n	80026ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800269c:	4b19      	ldr	r3, [pc, #100]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	4916      	ldr	r1, [pc, #88]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0308 	and.w	r3, r3, #8
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d009      	beq.n	80026ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026ba:	4b12      	ldr	r3, [pc, #72]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	00db      	lsls	r3, r3, #3
 80026c8:	490e      	ldr	r1, [pc, #56]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026ce:	f000 f821 	bl	8002714 <HAL_RCC_GetSysClockFreq>
 80026d2:	4602      	mov	r2, r0
 80026d4:	4b0b      	ldr	r3, [pc, #44]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	091b      	lsrs	r3, r3, #4
 80026da:	f003 030f 	and.w	r3, r3, #15
 80026de:	490a      	ldr	r1, [pc, #40]	; (8002708 <HAL_RCC_ClockConfig+0x1c8>)
 80026e0:	5ccb      	ldrb	r3, [r1, r3]
 80026e2:	fa22 f303 	lsr.w	r3, r2, r3
 80026e6:	4a09      	ldr	r2, [pc, #36]	; (800270c <HAL_RCC_ClockConfig+0x1cc>)
 80026e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026ea:	4b09      	ldr	r3, [pc, #36]	; (8002710 <HAL_RCC_ClockConfig+0x1d0>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff f98a 	bl	8001a08 <HAL_InitTick>

  return HAL_OK;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3710      	adds	r7, #16
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40022000 	.word	0x40022000
 8002704:	40021000 	.word	0x40021000
 8002708:	08003020 	.word	0x08003020
 800270c:	20000090 	.word	0x20000090
 8002710:	20000094 	.word	0x20000094

08002714 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002714:	b480      	push	{r7}
 8002716:	b087      	sub	sp, #28
 8002718:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800271a:	2300      	movs	r3, #0
 800271c:	60fb      	str	r3, [r7, #12]
 800271e:	2300      	movs	r3, #0
 8002720:	60bb      	str	r3, [r7, #8]
 8002722:	2300      	movs	r3, #0
 8002724:	617b      	str	r3, [r7, #20]
 8002726:	2300      	movs	r3, #0
 8002728:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800272a:	2300      	movs	r3, #0
 800272c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800272e:	4b1e      	ldr	r3, [pc, #120]	; (80027a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f003 030c 	and.w	r3, r3, #12
 800273a:	2b04      	cmp	r3, #4
 800273c:	d002      	beq.n	8002744 <HAL_RCC_GetSysClockFreq+0x30>
 800273e:	2b08      	cmp	r3, #8
 8002740:	d003      	beq.n	800274a <HAL_RCC_GetSysClockFreq+0x36>
 8002742:	e027      	b.n	8002794 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002744:	4b19      	ldr	r3, [pc, #100]	; (80027ac <HAL_RCC_GetSysClockFreq+0x98>)
 8002746:	613b      	str	r3, [r7, #16]
      break;
 8002748:	e027      	b.n	800279a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	0c9b      	lsrs	r3, r3, #18
 800274e:	f003 030f 	and.w	r3, r3, #15
 8002752:	4a17      	ldr	r2, [pc, #92]	; (80027b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002754:	5cd3      	ldrb	r3, [r2, r3]
 8002756:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d010      	beq.n	8002784 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002762:	4b11      	ldr	r3, [pc, #68]	; (80027a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	0c5b      	lsrs	r3, r3, #17
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	4a11      	ldr	r2, [pc, #68]	; (80027b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800276e:	5cd3      	ldrb	r3, [r2, r3]
 8002770:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a0d      	ldr	r2, [pc, #52]	; (80027ac <HAL_RCC_GetSysClockFreq+0x98>)
 8002776:	fb02 f203 	mul.w	r2, r2, r3
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002780:	617b      	str	r3, [r7, #20]
 8002782:	e004      	b.n	800278e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4a0c      	ldr	r2, [pc, #48]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002788:	fb02 f303 	mul.w	r3, r2, r3
 800278c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	613b      	str	r3, [r7, #16]
      break;
 8002792:	e002      	b.n	800279a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002794:	4b05      	ldr	r3, [pc, #20]	; (80027ac <HAL_RCC_GetSysClockFreq+0x98>)
 8002796:	613b      	str	r3, [r7, #16]
      break;
 8002798:	bf00      	nop
    }
  }
  return sysclockfreq;
 800279a:	693b      	ldr	r3, [r7, #16]
}
 800279c:	4618      	mov	r0, r3
 800279e:	371c      	adds	r7, #28
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	40021000 	.word	0x40021000
 80027ac:	007a1200 	.word	0x007a1200
 80027b0:	08003030 	.word	0x08003030
 80027b4:	08003040 	.word	0x08003040
 80027b8:	003d0900 	.word	0x003d0900

080027bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027c4:	4b0a      	ldr	r3, [pc, #40]	; (80027f0 <RCC_Delay+0x34>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a0a      	ldr	r2, [pc, #40]	; (80027f4 <RCC_Delay+0x38>)
 80027ca:	fba2 2303 	umull	r2, r3, r2, r3
 80027ce:	0a5b      	lsrs	r3, r3, #9
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	fb02 f303 	mul.w	r3, r2, r3
 80027d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027d8:	bf00      	nop
  }
  while (Delay --);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	1e5a      	subs	r2, r3, #1
 80027de:	60fa      	str	r2, [r7, #12]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1f9      	bne.n	80027d8 <RCC_Delay+0x1c>
}
 80027e4:	bf00      	nop
 80027e6:	bf00      	nop
 80027e8:	3714      	adds	r7, #20
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr
 80027f0:	20000090 	.word	0x20000090
 80027f4:	10624dd3 	.word	0x10624dd3

080027f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d101      	bne.n	800280a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e041      	b.n	800288e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b00      	cmp	r3, #0
 8002814:	d106      	bne.n	8002824 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7ff f844 	bl	80018ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2202      	movs	r2, #2
 8002828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3304      	adds	r3, #4
 8002834:	4619      	mov	r1, r3
 8002836:	4610      	mov	r0, r2
 8002838:	f000 fa56 	bl	8002ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2201      	movs	r2, #1
 8002848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2201      	movs	r2, #1
 8002888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
	...

08002898 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d001      	beq.n	80028b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e035      	b.n	800291c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2202      	movs	r2, #2
 80028b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68da      	ldr	r2, [r3, #12]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f042 0201 	orr.w	r2, r2, #1
 80028c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a16      	ldr	r2, [pc, #88]	; (8002928 <HAL_TIM_Base_Start_IT+0x90>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d009      	beq.n	80028e6 <HAL_TIM_Base_Start_IT+0x4e>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028da:	d004      	beq.n	80028e6 <HAL_TIM_Base_Start_IT+0x4e>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a12      	ldr	r2, [pc, #72]	; (800292c <HAL_TIM_Base_Start_IT+0x94>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d111      	bne.n	800290a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f003 0307 	and.w	r3, r3, #7
 80028f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2b06      	cmp	r3, #6
 80028f6:	d010      	beq.n	800291a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f042 0201 	orr.w	r2, r2, #1
 8002906:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002908:	e007      	b.n	800291a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f042 0201 	orr.w	r2, r2, #1
 8002918:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3714      	adds	r7, #20
 8002920:	46bd      	mov	sp, r7
 8002922:	bc80      	pop	{r7}
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	40012c00 	.word	0x40012c00
 800292c:	40000400 	.word	0x40000400

08002930 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d020      	beq.n	8002994 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d01b      	beq.n	8002994 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f06f 0202 	mvn.w	r2, #2
 8002964:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	f003 0303 	and.w	r3, r3, #3
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 f998 	bl	8002cb0 <HAL_TIM_IC_CaptureCallback>
 8002980:	e005      	b.n	800298e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 f98b 	bl	8002c9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f99a 	bl	8002cc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	f003 0304 	and.w	r3, r3, #4
 800299a:	2b00      	cmp	r3, #0
 800299c:	d020      	beq.n	80029e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d01b      	beq.n	80029e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f06f 0204 	mvn.w	r2, #4
 80029b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2202      	movs	r2, #2
 80029b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f000 f972 	bl	8002cb0 <HAL_TIM_IC_CaptureCallback>
 80029cc:	e005      	b.n	80029da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f965 	bl	8002c9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 f974 	bl	8002cc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	f003 0308 	and.w	r3, r3, #8
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d020      	beq.n	8002a2c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f003 0308 	and.w	r3, r3, #8
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d01b      	beq.n	8002a2c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f06f 0208 	mvn.w	r2, #8
 80029fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2204      	movs	r2, #4
 8002a02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	69db      	ldr	r3, [r3, #28]
 8002a0a:	f003 0303 	and.w	r3, r3, #3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d003      	beq.n	8002a1a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 f94c 	bl	8002cb0 <HAL_TIM_IC_CaptureCallback>
 8002a18:	e005      	b.n	8002a26 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f93f 	bl	8002c9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 f94e 	bl	8002cc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	f003 0310 	and.w	r3, r3, #16
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d020      	beq.n	8002a78 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f003 0310 	and.w	r3, r3, #16
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d01b      	beq.n	8002a78 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f06f 0210 	mvn.w	r2, #16
 8002a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2208      	movs	r2, #8
 8002a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d003      	beq.n	8002a66 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 f926 	bl	8002cb0 <HAL_TIM_IC_CaptureCallback>
 8002a64:	e005      	b.n	8002a72 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f000 f919 	bl	8002c9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f928 	bl	8002cc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d00c      	beq.n	8002a9c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d007      	beq.n	8002a9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f06f 0201 	mvn.w	r2, #1
 8002a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f7fe fb5c 	bl	8001154 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d00c      	beq.n	8002ac0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d007      	beq.n	8002ac0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ab8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 fa6f 	bl	8002f9e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00c      	beq.n	8002ae4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d007      	beq.n	8002ae4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f8f8 	bl	8002cd4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	f003 0320 	and.w	r3, r3, #32
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00c      	beq.n	8002b08 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f003 0320 	and.w	r3, r3, #32
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d007      	beq.n	8002b08 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f06f 0220 	mvn.w	r2, #32
 8002b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 fa42 	bl	8002f8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b08:	bf00      	nop
 8002b0a:	3710      	adds	r7, #16
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d101      	bne.n	8002b2c <HAL_TIM_ConfigClockSource+0x1c>
 8002b28:	2302      	movs	r3, #2
 8002b2a:	e0b4      	b.n	8002c96 <HAL_TIM_ConfigClockSource+0x186>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2202      	movs	r2, #2
 8002b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	68ba      	ldr	r2, [r7, #8]
 8002b5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b64:	d03e      	beq.n	8002be4 <HAL_TIM_ConfigClockSource+0xd4>
 8002b66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b6a:	f200 8087 	bhi.w	8002c7c <HAL_TIM_ConfigClockSource+0x16c>
 8002b6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b72:	f000 8086 	beq.w	8002c82 <HAL_TIM_ConfigClockSource+0x172>
 8002b76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b7a:	d87f      	bhi.n	8002c7c <HAL_TIM_ConfigClockSource+0x16c>
 8002b7c:	2b70      	cmp	r3, #112	; 0x70
 8002b7e:	d01a      	beq.n	8002bb6 <HAL_TIM_ConfigClockSource+0xa6>
 8002b80:	2b70      	cmp	r3, #112	; 0x70
 8002b82:	d87b      	bhi.n	8002c7c <HAL_TIM_ConfigClockSource+0x16c>
 8002b84:	2b60      	cmp	r3, #96	; 0x60
 8002b86:	d050      	beq.n	8002c2a <HAL_TIM_ConfigClockSource+0x11a>
 8002b88:	2b60      	cmp	r3, #96	; 0x60
 8002b8a:	d877      	bhi.n	8002c7c <HAL_TIM_ConfigClockSource+0x16c>
 8002b8c:	2b50      	cmp	r3, #80	; 0x50
 8002b8e:	d03c      	beq.n	8002c0a <HAL_TIM_ConfigClockSource+0xfa>
 8002b90:	2b50      	cmp	r3, #80	; 0x50
 8002b92:	d873      	bhi.n	8002c7c <HAL_TIM_ConfigClockSource+0x16c>
 8002b94:	2b40      	cmp	r3, #64	; 0x40
 8002b96:	d058      	beq.n	8002c4a <HAL_TIM_ConfigClockSource+0x13a>
 8002b98:	2b40      	cmp	r3, #64	; 0x40
 8002b9a:	d86f      	bhi.n	8002c7c <HAL_TIM_ConfigClockSource+0x16c>
 8002b9c:	2b30      	cmp	r3, #48	; 0x30
 8002b9e:	d064      	beq.n	8002c6a <HAL_TIM_ConfigClockSource+0x15a>
 8002ba0:	2b30      	cmp	r3, #48	; 0x30
 8002ba2:	d86b      	bhi.n	8002c7c <HAL_TIM_ConfigClockSource+0x16c>
 8002ba4:	2b20      	cmp	r3, #32
 8002ba6:	d060      	beq.n	8002c6a <HAL_TIM_ConfigClockSource+0x15a>
 8002ba8:	2b20      	cmp	r3, #32
 8002baa:	d867      	bhi.n	8002c7c <HAL_TIM_ConfigClockSource+0x16c>
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d05c      	beq.n	8002c6a <HAL_TIM_ConfigClockSource+0x15a>
 8002bb0:	2b10      	cmp	r3, #16
 8002bb2:	d05a      	beq.n	8002c6a <HAL_TIM_ConfigClockSource+0x15a>
 8002bb4:	e062      	b.n	8002c7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6818      	ldr	r0, [r3, #0]
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	6899      	ldr	r1, [r3, #8]
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685a      	ldr	r2, [r3, #4]
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	f000 f96a 	bl	8002e9e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002bd8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68ba      	ldr	r2, [r7, #8]
 8002be0:	609a      	str	r2, [r3, #8]
      break;
 8002be2:	e04f      	b.n	8002c84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6818      	ldr	r0, [r3, #0]
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	6899      	ldr	r1, [r3, #8]
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	f000 f953 	bl	8002e9e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c06:	609a      	str	r2, [r3, #8]
      break;
 8002c08:	e03c      	b.n	8002c84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6818      	ldr	r0, [r3, #0]
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	6859      	ldr	r1, [r3, #4]
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	461a      	mov	r2, r3
 8002c18:	f000 f8ca 	bl	8002db0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2150      	movs	r1, #80	; 0x50
 8002c22:	4618      	mov	r0, r3
 8002c24:	f000 f921 	bl	8002e6a <TIM_ITRx_SetConfig>
      break;
 8002c28:	e02c      	b.n	8002c84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6818      	ldr	r0, [r3, #0]
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	6859      	ldr	r1, [r3, #4]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	461a      	mov	r2, r3
 8002c38:	f000 f8e8 	bl	8002e0c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2160      	movs	r1, #96	; 0x60
 8002c42:	4618      	mov	r0, r3
 8002c44:	f000 f911 	bl	8002e6a <TIM_ITRx_SetConfig>
      break;
 8002c48:	e01c      	b.n	8002c84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6818      	ldr	r0, [r3, #0]
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	6859      	ldr	r1, [r3, #4]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	461a      	mov	r2, r3
 8002c58:	f000 f8aa 	bl	8002db0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2140      	movs	r1, #64	; 0x40
 8002c62:	4618      	mov	r0, r3
 8002c64:	f000 f901 	bl	8002e6a <TIM_ITRx_SetConfig>
      break;
 8002c68:	e00c      	b.n	8002c84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4619      	mov	r1, r3
 8002c74:	4610      	mov	r0, r2
 8002c76:	f000 f8f8 	bl	8002e6a <TIM_ITRx_SetConfig>
      break;
 8002c7a:	e003      	b.n	8002c84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c80:	e000      	b.n	8002c84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2201      	movs	r2, #1
 8002c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b083      	sub	sp, #12
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ca6:	bf00      	nop
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc80      	pop	{r7}
 8002cae:	4770      	bx	lr

08002cb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr

08002cc2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr

08002cd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cdc:	bf00      	nop
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bc80      	pop	{r7}
 8002ce4:	4770      	bx	lr
	...

08002ce8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	4a2b      	ldr	r2, [pc, #172]	; (8002da8 <TIM_Base_SetConfig+0xc0>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d007      	beq.n	8002d10 <TIM_Base_SetConfig+0x28>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d06:	d003      	beq.n	8002d10 <TIM_Base_SetConfig+0x28>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a28      	ldr	r2, [pc, #160]	; (8002dac <TIM_Base_SetConfig+0xc4>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d108      	bne.n	8002d22 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	68fa      	ldr	r2, [r7, #12]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a20      	ldr	r2, [pc, #128]	; (8002da8 <TIM_Base_SetConfig+0xc0>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d007      	beq.n	8002d3a <TIM_Base_SetConfig+0x52>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d30:	d003      	beq.n	8002d3a <TIM_Base_SetConfig+0x52>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a1d      	ldr	r2, [pc, #116]	; (8002dac <TIM_Base_SetConfig+0xc4>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d108      	bne.n	8002d4c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68fa      	ldr	r2, [r7, #12]
 8002d5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a0d      	ldr	r2, [pc, #52]	; (8002da8 <TIM_Base_SetConfig+0xc0>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d103      	bne.n	8002d80 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	691a      	ldr	r2, [r3, #16]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d005      	beq.n	8002d9e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	f023 0201 	bic.w	r2, r3, #1
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	611a      	str	r2, [r3, #16]
  }
}
 8002d9e:	bf00      	nop
 8002da0:	3714      	adds	r7, #20
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr
 8002da8:	40012c00 	.word	0x40012c00
 8002dac:	40000400 	.word	0x40000400

08002db0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b087      	sub	sp, #28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6a1b      	ldr	r3, [r3, #32]
 8002dc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	f023 0201 	bic.w	r2, r3, #1
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	011b      	lsls	r3, r3, #4
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	f023 030a 	bic.w	r3, r3, #10
 8002dec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002dee:	697a      	ldr	r2, [r7, #20]
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	697a      	ldr	r2, [r7, #20]
 8002e00:	621a      	str	r2, [r3, #32]
}
 8002e02:	bf00      	nop
 8002e04:	371c      	adds	r7, #28
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bc80      	pop	{r7}
 8002e0a:	4770      	bx	lr

08002e0c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b087      	sub	sp, #28
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6a1b      	ldr	r3, [r3, #32]
 8002e1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	f023 0210 	bic.w	r2, r3, #16
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	031b      	lsls	r3, r3, #12
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e48:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	011b      	lsls	r3, r3, #4
 8002e4e:	697a      	ldr	r2, [r7, #20]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	697a      	ldr	r2, [r7, #20]
 8002e5e:	621a      	str	r2, [r3, #32]
}
 8002e60:	bf00      	nop
 8002e62:	371c      	adds	r7, #28
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bc80      	pop	{r7}
 8002e68:	4770      	bx	lr

08002e6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	b085      	sub	sp, #20
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
 8002e72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e82:	683a      	ldr	r2, [r7, #0]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	f043 0307 	orr.w	r3, r3, #7
 8002e8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	609a      	str	r2, [r3, #8]
}
 8002e94:	bf00      	nop
 8002e96:	3714      	adds	r7, #20
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bc80      	pop	{r7}
 8002e9c:	4770      	bx	lr

08002e9e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	b087      	sub	sp, #28
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	60f8      	str	r0, [r7, #12]
 8002ea6:	60b9      	str	r1, [r7, #8]
 8002ea8:	607a      	str	r2, [r7, #4]
 8002eaa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002eb8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	021a      	lsls	r2, r3, #8
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	431a      	orrs	r2, r3
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	697a      	ldr	r2, [r7, #20]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	609a      	str	r2, [r3, #8]
}
 8002ed2:	bf00      	nop
 8002ed4:	371c      	adds	r7, #28
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bc80      	pop	{r7}
 8002eda:	4770      	bx	lr

08002edc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d101      	bne.n	8002ef4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	e041      	b.n	8002f78 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2202      	movs	r2, #2
 8002f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68fa      	ldr	r2, [r7, #12]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68fa      	ldr	r2, [r7, #12]
 8002f2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a14      	ldr	r2, [pc, #80]	; (8002f84 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d009      	beq.n	8002f4c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f40:	d004      	beq.n	8002f4c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a10      	ldr	r2, [pc, #64]	; (8002f88 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d10c      	bne.n	8002f66 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f52:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	68ba      	ldr	r2, [r7, #8]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	68ba      	ldr	r2, [r7, #8]
 8002f64:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f76:	2300      	movs	r3, #0
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3714      	adds	r7, #20
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bc80      	pop	{r7}
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	40012c00 	.word	0x40012c00
 8002f88:	40000400 	.word	0x40000400

08002f8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bc80      	pop	{r7}
 8002f9c:	4770      	bx	lr

08002f9e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	b083      	sub	sp, #12
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fa6:	bf00      	nop
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bc80      	pop	{r7}
 8002fae:	4770      	bx	lr

08002fb0 <__libc_init_array>:
 8002fb0:	b570      	push	{r4, r5, r6, lr}
 8002fb2:	2600      	movs	r6, #0
 8002fb4:	4d0c      	ldr	r5, [pc, #48]	; (8002fe8 <__libc_init_array+0x38>)
 8002fb6:	4c0d      	ldr	r4, [pc, #52]	; (8002fec <__libc_init_array+0x3c>)
 8002fb8:	1b64      	subs	r4, r4, r5
 8002fba:	10a4      	asrs	r4, r4, #2
 8002fbc:	42a6      	cmp	r6, r4
 8002fbe:	d109      	bne.n	8002fd4 <__libc_init_array+0x24>
 8002fc0:	f000 f822 	bl	8003008 <_init>
 8002fc4:	2600      	movs	r6, #0
 8002fc6:	4d0a      	ldr	r5, [pc, #40]	; (8002ff0 <__libc_init_array+0x40>)
 8002fc8:	4c0a      	ldr	r4, [pc, #40]	; (8002ff4 <__libc_init_array+0x44>)
 8002fca:	1b64      	subs	r4, r4, r5
 8002fcc:	10a4      	asrs	r4, r4, #2
 8002fce:	42a6      	cmp	r6, r4
 8002fd0:	d105      	bne.n	8002fde <__libc_init_array+0x2e>
 8002fd2:	bd70      	pop	{r4, r5, r6, pc}
 8002fd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fd8:	4798      	blx	r3
 8002fda:	3601      	adds	r6, #1
 8002fdc:	e7ee      	b.n	8002fbc <__libc_init_array+0xc>
 8002fde:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fe2:	4798      	blx	r3
 8002fe4:	3601      	adds	r6, #1
 8002fe6:	e7f2      	b.n	8002fce <__libc_init_array+0x1e>
 8002fe8:	08003044 	.word	0x08003044
 8002fec:	08003044 	.word	0x08003044
 8002ff0:	08003044 	.word	0x08003044
 8002ff4:	08003048 	.word	0x08003048

08002ff8 <memset>:
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	4402      	add	r2, r0
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d100      	bne.n	8003002 <memset+0xa>
 8003000:	4770      	bx	lr
 8003002:	f803 1b01 	strb.w	r1, [r3], #1
 8003006:	e7f9      	b.n	8002ffc <memset+0x4>

08003008 <_init>:
 8003008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800300a:	bf00      	nop
 800300c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800300e:	bc08      	pop	{r3}
 8003010:	469e      	mov	lr, r3
 8003012:	4770      	bx	lr

08003014 <_fini>:
 8003014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003016:	bf00      	nop
 8003018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800301a:	bc08      	pop	{r3}
 800301c:	469e      	mov	lr, r3
 800301e:	4770      	bx	lr
