

================================================================
== Vivado HLS Report for 'lenet'
================================================================
* Date:           Fri May 24 00:15:48 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.690|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1      |   1024|   1024|         1|          -|          -|  1024|    no    |
        |- Loop 2      |   4704|   4704|         1|          -|          -|  4704|    no    |
        |- Loop 3      |    161|    161|        27|          -|          -|     6|    no    |
        | + Loop 3.1   |     25|     25|         1|          -|          -|    25|    no    |
        |- Loop 4      |   1024|   1024|         1|          -|          -|  1024|    no    |
        |- Loop 5      |   4704|   4704|         1|          -|          -|  4704|    no    |
        |- Loop 6      |   4704|   4704|         1|          -|          -|  4704|    no    |
        |- Loop 7      |    168|    168|        28|          -|          -|     6|    no    |
        | + Loop 7.1   |     25|     25|         1|          -|          -|    25|    no    |
        |- Loop 8      |   4704|   4704|         1|          -|          -|  4704|    no    |
        |- Loop 9      |   1176|   1176|         1|          -|          -|  1176|    no    |
        |- Loop 10     |   1176|   1176|         1|          -|          -|  1176|    no    |
        |- Loop 11     |   1176|   1176|         1|          -|          -|  1176|    no    |
        |- Loop 12     |   1176|   1176|         1|          -|          -|  1176|    no    |
        |- Loop 13     |   1600|   1600|         1|          -|          -|  1600|    no    |
        |- Loop 14     |   2431|   2431|       152|          -|          -|    16|    no    |
        | + Loop 14.1  |    150|    150|         1|          -|          -|   150|    no    |
        |- Loop 15     |   1176|   1176|         1|          -|          -|  1176|    no    |
        |- Loop 16     |   1600|   1600|         1|          -|          -|  1600|    no    |
        |- Loop 17     |   1600|   1600|         1|          -|          -|  1600|    no    |
        |- Loop 18     |   2448|   2448|       153|          -|          -|    16|    no    |
        | + Loop 18.1  |    150|    150|         1|          -|          -|   150|    no    |
        |- Loop 19     |   1600|   1600|         1|          -|          -|  1600|    no    |
        |- Loop 20     |    400|    400|         1|          -|          -|   400|    no    |
        |- Loop 21     |    400|    400|         1|          -|          -|   400|    no    |
        |- Loop 22     |    400|    400|         1|          -|          -|   400|    no    |
        |- Loop 23     |    400|    400|         1|          -|          -|   400|    no    |
        |- Loop 24     |    120|    120|         1|          -|          -|   120|    no    |
        |- Loop 25     |  48239|  48239|       402|          -|          -|   120|    no    |
        | + Loop 25.1  |    400|    400|         1|          -|          -|   400|    no    |
        |- Loop 26     |    400|    400|         1|          -|          -|   400|    no    |
        |- Loop 27     |    120|    120|         1|          -|          -|   120|    no    |
        |- Loop 28     |    120|    120|         1|          -|          -|   120|    no    |
        |- Loop 29     |  48480|  48480|       404|          -|          -|   120|    no    |
        | + Loop 29.1  |    400|    400|         1|          -|          -|   400|    no    |
        |- Loop 30     |    120|    120|         1|          -|          -|   120|    no    |
        |- Loop 31     |     10|     10|         1|          -|          -|    10|    no    |
        |- Loop 32     |   1219|   1219|       122|          -|          -|    10|    no    |
        | + Loop 32.1  |    120|    120|         1|          -|          -|   120|    no    |
        |- Loop 33     |   1230|   1230|       123|          -|          -|    10|    no    |
        | + Loop 33.1  |    120|    120|         1|          -|          -|   120|    no    |
        |- Loop 34     |   1024|   1024|         1|          -|          -|  1024|    no    |
        |- Loop 35     |    162|    162|        27|          -|          -|     6|    no    |
        | + Loop 35.1  |     25|     25|         1|          -|          -|    25|    no    |
        |- Loop 36     |   2432|   2432|       152|          -|          -|    16|    no    |
        | + Loop 36.1  |    150|    150|         1|          -|          -|   150|    no    |
        |- Loop 37     |  48240|  48240|       402|          -|          -|   120|    no    |
        | + Loop 37.1  |    400|    400|         1|          -|          -|   400|    no    |
        |- Loop 38     |   1220|   1220|       122|          -|          -|    10|    no    |
        | + Loop 38.1  |    120|    120|         1|          -|          -|   120|    no    |
        |- Loop 39     |   9408|   9408|         2|          -|          -|  4704|    no    |
        |- Loop 40     |   2352|   2352|         2|          -|          -|  1176|    no    |
        |- Loop 41     |   3200|   3200|         2|          -|          -|  1600|    no    |
        |- Loop 42     |    800|    800|         2|          -|          -|   400|    no    |
        |- Loop 43     |    240|    240|         2|          -|          -|   120|    no    |
        |- Loop 44     |   3620|   3620|       362|          -|          -|    10|    no    |
        | + Loop 44.1  |    360|    360|         3|          -|          -|   120|    no    |
        |- Loop 45     |     30|     30|         3|          -|          -|    10|    no    |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond_i_i4_i_i)
	3  / (exitcond_i_i4_i_i)
3 --> 
	3  / (!exitcond_i_i11_i_i)
	4  / (exitcond_i_i11_i_i)
4 --> 
	5  / true
5 --> 
	5  / (!exitcond_i_i15_i_i)
	4  / (exitcond_i_i15_i_i & !tmp_8)
	6  / (exitcond_i_i15_i_i & tmp_8)
6 --> 
	6  / (!exitcond_i_i_i_i)
	7  / (exitcond_i_i_i_i)
7 --> 
	7  / (!exitcond_i_i2_i_i_i_s)
	8  / (exitcond_i_i2_i_i_i_s)
8 --> 
	8  / (!exitcond_i_i_i_i_i_i)
	9  / (exitcond_i_i_i_i_i_i)
9 --> 
	10  / (!exitcond_i_i)
	12  / (exitcond_i_i)
10 --> 
	11  / true
11 --> 
	11  / (tmp_121_i)
	9  / (!tmp_121_i)
12 --> 
	12  / (!exitcond_i_i_i_i1)
	13  / (exitcond_i_i_i_i1)
13 --> 
	13  / (!exitcond_i_i2_i_i)
	14  / (exitcond_i_i2_i_i)
14 --> 
	14  / (!exitcond_i_i2_i_i_i_1)
	15  / (exitcond_i_i2_i_i_i_1)
15 --> 
	15  / (!exitcond_i_i_i_i_i_i_1)
	16  / (exitcond_i_i_i_i_i_i_1)
16 --> 
	16  / (!exitcond_i_i4_i_i1)
	17  / (exitcond_i_i4_i_i1)
17 --> 
	17  / (!exitcond_i_i11_i_i1)
	18  / (exitcond_i_i11_i_i1)
18 --> 
	19  / true
19 --> 
	19  / (!exitcond_i_i15_i_i1)
	18  / (exitcond_i_i15_i_i1 & !tmp_19)
	20  / (exitcond_i_i15_i_i1 & tmp_19)
20 --> 
	20  / (!exitcond_i_i_i_i2)
	21  / (exitcond_i_i_i_i2)
21 --> 
	21  / (!exitcond_i_i2_i_i_i_2)
	22  / (exitcond_i_i2_i_i_i_2)
22 --> 
	22  / (!exitcond_i_i_i_i_i_i_2)
	23  / (exitcond_i_i_i_i_i_i_2)
23 --> 
	24  / (!exitcond_i_i1)
	26  / (exitcond_i_i1)
24 --> 
	25  / true
25 --> 
	25  / (tmp_119_i)
	23  / (!tmp_119_i)
26 --> 
	26  / (!exitcond_i_i_i_i3)
	27  / (exitcond_i_i_i_i3)
27 --> 
	27  / (!exitcond_i_i2_i_i1)
	28  / (exitcond_i_i2_i_i1)
28 --> 
	28  / (!exitcond_i_i2_i_i_i_3)
	29  / (exitcond_i_i2_i_i_i_3)
29 --> 
	29  / (!exitcond_i_i_i_i_i_i_3)
	30  / (exitcond_i_i_i_i_i_i_3)
30 --> 
	30  / (!exitcond_i_i8_i_i2)
	31  / (exitcond_i_i8_i_i2)
31 --> 
	31  / (!exitcond_i_i19_i_i)
	32  / (exitcond_i_i19_i_i)
32 --> 
	33  / true
33 --> 
	33  / (!exitcond_i_i4_i_i2)
	32  / (exitcond_i_i4_i_i2 & !tmp_34)
	34  / (exitcond_i_i4_i_i2 & tmp_34)
34 --> 
	34  / (!exitcond_i_i_i_i4)
	35  / (exitcond_i_i_i_i4)
35 --> 
	35  / (!exitcond_i_i2_i_i_i_4)
	36  / (exitcond_i_i2_i_i_i_4)
36 --> 
	36  / (!exitcond_i_i_i_i_i_i_4)
	37  / (exitcond_i_i_i_i_i_i_4)
37 --> 
	38  / (!exitcond_i_i2)
	41  / (exitcond_i_i2)
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	40  / (tmp_117_i)
	37  / (!tmp_117_i)
41 --> 
	41  / (!exitcond_i_i4_i_i3)
	42  / (exitcond_i_i4_i_i3)
42 --> 
	42  / (!exitcond_i_i11_i_i2)
	43  / (exitcond_i_i11_i_i2)
43 --> 
	44  / true
44 --> 
	44  / (!exitcond_i_i_i_i5)
	43  / (exitcond_i_i_i_i5 & !tmp_48)
	45  / (exitcond_i_i_i_i5 & tmp_48)
45 --> 
	46  / (!exitcond_i_i3)
	48  / (exitcond_i_i3)
46 --> 
	47  / true
47 --> 
	47  / (tmp_115_i)
	45  / (!tmp_115_i)
48 --> 
	48  / (!exitcond2)
	49  / (exitcond2)
49 --> 
	50  / (!exitcond3)
	51  / (exitcond3)
50 --> 
	50  / (!exitcond5)
	49  / (exitcond5)
51 --> 
	52  / (!exitcond4)
	53  / (exitcond4)
52 --> 
	52  / (!exitcond7)
	51  / (exitcond7)
53 --> 
	54  / (!exitcond6)
	55  / (exitcond6)
54 --> 
	54  / (!exitcond9)
	53  / (exitcond9)
55 --> 
	57  / (exitcond8)
	56  / (!exitcond8)
56 --> 
	56  / (!exitcond1)
	55  / (exitcond1)
57 --> 
	58  / true
58 --> 
	59  / (!tmp_64)
	60  / (tmp_64)
59 --> 
	58  / true
60 --> 
	61  / true
61 --> 
	62  / (!tmp_66)
	63  / (tmp_66)
62 --> 
	61  / true
63 --> 
	64  / true
64 --> 
	65  / (!tmp_67)
	66  / (tmp_67)
65 --> 
	64  / true
66 --> 
	67  / true
67 --> 
	68  / (!tmp_68)
	69  / (tmp_68)
68 --> 
	67  / true
69 --> 
	70  / true
70 --> 
	71  / (!tmp_69)
	72  / (tmp_69)
71 --> 
	70  / true
72 --> 
	73  / (!exitcond_i)
	76  / (exitcond_i)
73 --> 
	74  / (!exitcond_0_i)
	72  / (exitcond_0_i)
74 --> 
	75  / true
75 --> 
	73  / true
76 --> 
	77  / (!exitcond)
77 --> 
	78  / true
78 --> 
	76  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %inStream_V_V), !map !109"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %outStream_V_V), !map !115"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %c1w_V_V), !map !119"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %c3w_V_V), !map !123"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %c5w_V_V), !map !127"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %fcw_V_V), !map !131"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %start), !map !135"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !141"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @lenet_str) nounwind"   --->   Operation 87 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%c1_input_data_V = alloca [1024 x i16], align 2" [zynqconn/lenet5.cpp:69]   --->   Operation 88 'alloca' 'c1_input_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%c1_output_data_V = alloca [4704 x i16], align 2" [zynqconn/lenet5.cpp:69]   --->   Operation 89 'alloca' 'c1_output_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%c1_W_data_V = alloca [150 x i16], align 2" [zynqconn/lenet5.cpp:69]   --->   Operation 90 'alloca' 'c1_W_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%c1_inpad_data_V = alloca [1024 x i16], align 2" [zynqconn/lenet5.cpp:69]   --->   Operation 91 'alloca' 'c1_inpad_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%c1_relu1_input_data = alloca [4704 x i16], align 2" [zynqconn/lenet5.cpp:69]   --->   Operation 92 'alloca' 'c1_relu1_input_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%c1_relu1_output_dat = alloca [4704 x i15], align 2" [zynqconn/lenet5.cpp:69]   --->   Operation 93 'alloca' 'c1_relu1_output_dat' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p2_input_data_V = alloca [4704 x i16], align 2" [zynqconn/lenet5.cpp:70]   --->   Operation 94 'alloca' 'p2_input_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p2_output_data_V = alloca [1176 x i16], align 2" [zynqconn/lenet5.cpp:70]   --->   Operation 95 'alloca' 'p2_output_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p2_relu1_input_data = alloca [1176 x i16], align 2" [zynqconn/lenet5.cpp:70]   --->   Operation 96 'alloca' 'p2_relu1_input_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p2_relu1_output_dat = alloca [1176 x i15], align 2" [zynqconn/lenet5.cpp:70]   --->   Operation 97 'alloca' 'p2_relu1_output_dat' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%c3_input_data_V = alloca [1176 x i16], align 2" [zynqconn/lenet5.cpp:71]   --->   Operation 98 'alloca' 'c3_input_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%c3_output_data_V = alloca [1600 x i16], align 2" [zynqconn/lenet5.cpp:71]   --->   Operation 99 'alloca' 'c3_output_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%c3_W_data_V = alloca [2400 x i16], align 2" [zynqconn/lenet5.cpp:71]   --->   Operation 100 'alloca' 'c3_W_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%c3_inpad_data_V = alloca [1176 x i16], align 2" [zynqconn/lenet5.cpp:71]   --->   Operation 101 'alloca' 'c3_inpad_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%c3_relu1_input_data = alloca [1600 x i16], align 2" [zynqconn/lenet5.cpp:71]   --->   Operation 102 'alloca' 'c3_relu1_input_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%c3_relu1_output_dat = alloca [1600 x i15], align 2" [zynqconn/lenet5.cpp:71]   --->   Operation 103 'alloca' 'c3_relu1_output_dat' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p4_input_data_V = alloca [1600 x i16], align 2" [zynqconn/lenet5.cpp:72]   --->   Operation 104 'alloca' 'p4_input_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p4_output_data_V = alloca [400 x i16], align 2" [zynqconn/lenet5.cpp:72]   --->   Operation 105 'alloca' 'p4_output_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p4_relu1_input_data = alloca [400 x i16], align 2" [zynqconn/lenet5.cpp:72]   --->   Operation 106 'alloca' 'p4_relu1_input_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p4_relu1_output_dat = alloca [400 x i15], align 2" [zynqconn/lenet5.cpp:72]   --->   Operation 107 'alloca' 'p4_relu1_output_dat' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%c5_input_data_V = alloca [400 x i16], align 2" [zynqconn/lenet5.cpp:73]   --->   Operation 108 'alloca' 'c5_input_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%c5_output_data_V = alloca [120 x i16], align 2" [zynqconn/lenet5.cpp:73]   --->   Operation 109 'alloca' 'c5_output_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%c5_W_data_V = alloca [48000 x i16], align 2" [zynqconn/lenet5.cpp:73]   --->   Operation 110 'alloca' 'c5_W_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%c5_inpad_data_V = alloca [400 x i16], align 2" [zynqconn/lenet5.cpp:73]   --->   Operation 111 'alloca' 'c5_inpad_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%c5_relu1_input_data = alloca [120 x i16], align 2" [zynqconn/lenet5.cpp:73]   --->   Operation 112 'alloca' 'c5_relu1_input_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%c5_relu1_output_dat = alloca [120 x i15], align 2" [zynqconn/lenet5.cpp:73]   --->   Operation 113 'alloca' 'c5_relu1_output_dat' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%fc6_input_data_V = alloca [120 x i16], align 2" [zynqconn/lenet5.cpp:74]   --->   Operation 114 'alloca' 'fc6_input_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%fc6_output_data_V = alloca [10 x i16], align 2" [zynqconn/lenet5.cpp:74]   --->   Operation 115 'alloca' 'fc6_output_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%fc6_W_data_V = alloca [1200 x i16], align 2" [zynqconn/lenet5.cpp:74]   --->   Operation 116 'alloca' 'fc6_W_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %fcw_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [zynqconn/lenet5.cpp:56]   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %c5w_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [zynqconn/lenet5.cpp:57]   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %c3w_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [zynqconn/lenet5.cpp:58]   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %c1w_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [zynqconn/lenet5.cpp:59]   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %start, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [zynqconn/lenet5.cpp:61]   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %outStream_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [zynqconn/lenet5.cpp:63]   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %inStream_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [zynqconn/lenet5.cpp:64]   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [zynqconn/lenet5.cpp:66]   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.76ns)   --->   "br label %1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 125 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%i_0_i_i3_i_i = phi i11 [ 0, %0 ], [ %i, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i ]"   --->   Operation 126 'phi' 'i_0_i_i3_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.88ns)   --->   "%exitcond_i_i4_i_i = icmp eq i11 %i_0_i_i3_i_i, -1024" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 127 'icmp' 'exitcond_i_i4_i_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 128 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.63ns)   --->   "%i = add i11 %i_0_i_i3_i_i, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 129 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i4_i_i, label %tensor_t.exit6.i.i.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp = zext i11 %i_0_i_i3_i_i to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 131 'zext' 'tmp' <Predicate = (!exitcond_i_i4_i_i)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%c1_input_data_V_add = getelementptr [1024 x i16]* %c1_input_data_V, i64 0, i64 %tmp" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 132 'getelementptr' 'c1_input_data_V_add' <Predicate = (!exitcond_i_i4_i_i)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (3.25ns)   --->   "store i16 0, i16* %c1_input_data_V_add, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 133 'store' <Predicate = (!exitcond_i_i4_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "br label %1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 134 'br' <Predicate = (!exitcond_i_i4_i_i)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (1.76ns)   --->   "br label %tensor_t.exit6.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 135 'br' <Predicate = (exitcond_i_i4_i_i)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%i_0_i_i10_i_i = phi i13 [ %i_1, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i ], [ 0, %tensor_t.exit6.i.i.preheader ]"   --->   Operation 136 'phi' 'i_0_i_i10_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.09ns)   --->   "%exitcond_i_i11_i_i = icmp eq i13 %i_0_i_i10_i_i, -3488" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 137 'icmp' 'exitcond_i_i11_i_i' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)"   --->   Operation 138 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.67ns)   --->   "%i_1 = add i13 %i_0_i_i10_i_i, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 139 'add' 'i_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i11_i_i, label %arrayctor.loop.i.i.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_s = zext i13 %i_0_i_i10_i_i to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 141 'zext' 'tmp_s' <Predicate = (!exitcond_i_i11_i_i)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%c1_output_data_V_ad = getelementptr [4704 x i16]* %c1_output_data_V, i64 0, i64 %tmp_s" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 142 'getelementptr' 'c1_output_data_V_ad' <Predicate = (!exitcond_i_i11_i_i)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (3.25ns)   --->   "store i16 0, i16* %c1_output_data_V_ad, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 143 'store' <Predicate = (!exitcond_i_i11_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "br label %tensor_t.exit6.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 144 'br' <Predicate = (!exitcond_i_i11_i_i)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.76ns)   --->   "br label %arrayctor.loop.i.i"   --->   Operation 145 'br' <Predicate = (exitcond_i_i11_i_i)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_4 = phi i3 [ %tmp_5, %tensor_t.exit.i.i ], [ 0, %arrayctor.loop.i.i.preheader ]" [zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 146 'phi' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ %next_mul, %tensor_t.exit.i.i ], [ 0, %arrayctor.loop.i.i.preheader ]"   --->   Operation 147 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i7 %phi_mul to i8"   --->   Operation 148 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (1.87ns)   --->   "%next_mul = add i7 %phi_mul, 25"   --->   Operation 149 'add' 'next_mul' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (1.65ns)   --->   "%tmp_5 = add i3 %tmp_4, 1" [zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 150 'add' 'tmp_5' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 151 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (1.76ns)   --->   "br label %2" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 152 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.12>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%i_0_i_i14_i_i = phi i5 [ 0, %arrayctor.loop.i.i ], [ %i_2, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i ]"   --->   Operation 153 'phi' 'i_0_i_i14_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.36ns)   --->   "%exitcond_i_i15_i_i = icmp eq i5 %i_0_i_i14_i_i, -7" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 154 'icmp' 'exitcond_i_i15_i_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 155 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i_i14_i_i, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 156 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i15_i_i, label %tensor_t.exit.i.i, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i5 %i_0_i_i14_i_i to i8" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 158 'zext' 'tmp_9_cast' <Predicate = (!exitcond_i_i15_i_i)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (1.87ns)   --->   "%tmp_1 = add i8 %phi_mul_cast, %tmp_9_cast" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 159 'add' 'tmp_1' <Predicate = (!exitcond_i_i15_i_i)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i8 %tmp_1 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 160 'zext' 'tmp_10_cast' <Predicate = (!exitcond_i_i15_i_i)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%c1_W_data_V_addr = getelementptr [150 x i16]* %c1_W_data_V, i64 0, i64 %tmp_10_cast" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 161 'getelementptr' 'c1_W_data_V_addr' <Predicate = (!exitcond_i_i15_i_i)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (3.25ns)   --->   "store i16 0, i16* %c1_W_data_V_addr, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 162 'store' <Predicate = (!exitcond_i_i15_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "br label %2" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 163 'br' <Predicate = (!exitcond_i_i15_i_i)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (1.13ns)   --->   "%tmp_8 = icmp eq i3 %tmp_4, -3" [zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 164 'icmp' 'tmp_8' <Predicate = (exitcond_i_i15_i_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %tensor_t.exit.i.i1.preheader, label %arrayctor.loop.i.i" [zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 165 'br' <Predicate = (exitcond_i_i15_i_i)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (1.76ns)   --->   "br label %tensor_t.exit.i.i1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 166 'br' <Predicate = (exitcond_i_i15_i_i & tmp_8)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i = phi i11 [ %i_3, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i ], [ 0, %tensor_t.exit.i.i1.preheader ]"   --->   Operation 167 'phi' 'i_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (1.88ns)   --->   "%exitcond_i_i_i_i = icmp eq i11 %i_0_i_i_i_i, -1024" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 168 'icmp' 'exitcond_i_i_i_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 169 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (1.63ns)   --->   "%i_3 = add i11 %i_0_i_i_i_i, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 170 'add' 'i_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i, label %tensor_t.exit.i.i2.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_2 = zext i11 %i_0_i_i_i_i to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 172 'zext' 'tmp_2' <Predicate = (!exitcond_i_i_i_i)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%c1_inpad_data_V_add = getelementptr [1024 x i16]* %c1_inpad_data_V, i64 0, i64 %tmp_2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 173 'getelementptr' 'c1_inpad_data_V_add' <Predicate = (!exitcond_i_i_i_i)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (3.25ns)   --->   "store i16 0, i16* %c1_inpad_data_V_add, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 174 'store' <Predicate = (!exitcond_i_i_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "br label %tensor_t.exit.i.i1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 175 'br' <Predicate = (!exitcond_i_i_i_i)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (1.76ns)   --->   "br label %tensor_t.exit.i.i2" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 176 'br' <Predicate = (exitcond_i_i_i_i)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%i_0_i_i1_i_i_i_i = phi i13 [ %i_4, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i ], [ 0, %tensor_t.exit.i.i2.preheader ]"   --->   Operation 177 'phi' 'i_0_i_i1_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (2.09ns)   --->   "%exitcond_i_i2_i_i_i_s = icmp eq i13 %i_0_i_i1_i_i_i_i, -3488" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 178 'icmp' 'exitcond_i_i2_i_i_i_s' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)"   --->   Operation 179 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (1.67ns)   --->   "%i_4 = add i13 %i_0_i_i1_i_i_i_i, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 180 'add' 'i_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i2_i_i_i_s, label %tensor_t.exit4.i.i.i.i.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_3 = zext i13 %i_0_i_i1_i_i_i_i to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 182 'zext' 'tmp_3' <Predicate = (!exitcond_i_i2_i_i_i_s)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%c1_relu1_input_data_1 = getelementptr [4704 x i16]* %c1_relu1_input_data, i64 0, i64 %tmp_3" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 183 'getelementptr' 'c1_relu1_input_data_1' <Predicate = (!exitcond_i_i2_i_i_i_s)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (3.25ns)   --->   "store i16 0, i16* %c1_relu1_input_data_1, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 184 'store' <Predicate = (!exitcond_i_i2_i_i_i_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "br label %tensor_t.exit.i.i2" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 185 'br' <Predicate = (!exitcond_i_i2_i_i_i_s)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (1.76ns)   --->   "br label %tensor_t.exit4.i.i.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 186 'br' <Predicate = (exitcond_i_i2_i_i_i_s)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i_i_i = phi i13 [ %i_5, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i ], [ 0, %tensor_t.exit4.i.i.i.i.preheader ]"   --->   Operation 187 'phi' 'i_0_i_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (2.09ns)   --->   "%exitcond_i_i_i_i_i_i = icmp eq i13 %i_0_i_i_i_i_i_i, -3488" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 188 'icmp' 'exitcond_i_i_i_i_i_i' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)"   --->   Operation 189 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (1.67ns)   --->   "%i_5 = add i13 %i_0_i_i_i_i_i_i, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 190 'add' 'i_5' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i_i_i, label %relu_layer.exit.i.i.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_6 = zext i13 %i_0_i_i_i_i_i_i to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 192 'zext' 'tmp_6' <Predicate = (!exitcond_i_i_i_i_i_i)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%c1_relu1_output_dat_1 = getelementptr [4704 x i15]* %c1_relu1_output_dat, i64 0, i64 %tmp_6" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 193 'getelementptr' 'c1_relu1_output_dat_1' <Predicate = (!exitcond_i_i_i_i_i_i)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (3.25ns)   --->   "store i15 0, i15* %c1_relu1_output_dat_1, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 194 'store' <Predicate = (!exitcond_i_i_i_i_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "br label %tensor_t.exit4.i.i.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 195 'br' <Predicate = (!exitcond_i_i_i_i_i_i)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (1.76ns)   --->   "br label %relu_layer.exit.i.i"   --->   Operation 196 'br' <Predicate = (exitcond_i_i_i_i_i_i)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i3 [ %i_8, %relu_layer.exit.i.i.loopexit ], [ 0, %relu_layer.exit.i.i.preheader ]"   --->   Operation 197 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%phi_mul8 = phi i8 [ %next_mul9, %relu_layer.exit.i.i.loopexit ], [ 0, %relu_layer.exit.i.i.preheader ]"   --->   Operation 198 'phi' 'phi_mul8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (1.91ns)   --->   "%next_mul9 = add i8 %phi_mul8, 25"   --->   Operation 199 'add' 'next_mul9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (1.13ns)   --->   "%exitcond_i_i = icmp eq i3 %i_0_i_i, -2" [zynqconn/CONV_layer.h:32->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 200 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 201 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (1.65ns)   --->   "%i_8 = add i3 %i_0_i_i, 1" [zynqconn/CONV_layer.h:32->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 202 'add' 'i_8' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %conv_layer.exit.preheader, label %ap_fixed_base.exit.i.i" [zynqconn/CONV_layer.h:32->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 203 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_7 = zext i3 %i_0_i_i to i64" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 204 'zext' 'tmp_7' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%c1_W_size_x_addr = getelementptr [6 x i3]* @c1_W_size_x, i64 0, i64 %tmp_7" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 205 'getelementptr' 'c1_W_size_x_addr' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_9 : Operation 206 [2/2] (3.25ns)   --->   "%c1_W_size_x_load = load i3* %c1_W_size_x_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 206 'load' 'c1_W_size_x_load' <Predicate = (!exitcond_i_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%c1_W_size_y_addr = getelementptr [6 x i3]* @c1_W_size_y, i64 0, i64 %tmp_7" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 207 'getelementptr' 'c1_W_size_y_addr' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_9 : Operation 208 [2/2] (3.25ns)   --->   "%c1_W_size_y_load = load i3* %c1_W_size_y_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 208 'load' 'c1_W_size_y_load' <Predicate = (!exitcond_i_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%c1_W_size_z_addr = getelementptr [6 x i1]* @c1_W_size_z, i64 0, i64 %tmp_7" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 209 'getelementptr' 'c1_W_size_z_addr' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_9 : Operation 210 [2/2] (3.25ns)   --->   "%c1_W_size_z_load = load i1* %c1_W_size_z_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 210 'load' 'c1_W_size_z_load' <Predicate = (!exitcond_i_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_9 : Operation 211 [1/1] (1.76ns)   --->   "br label %conv_layer.exit" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 211 'br' <Predicate = (exitcond_i_i)> <Delay = 1.76>

State 10 <SV = 9> <Delay = 5.86>
ST_10 : Operation 212 [1/2] (3.25ns)   --->   "%c1_W_size_x_load = load i3* %c1_W_size_x_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 212 'load' 'c1_W_size_x_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_10 : Operation 213 [1/2] (3.25ns)   --->   "%c1_W_size_y_load = load i3* %c1_W_size_y_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 213 'load' 'c1_W_size_y_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%c1_W_size_y_load_cas = zext i3 %c1_W_size_y_load to i6" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 214 'zext' 'c1_W_size_y_load_cas' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/2] (3.25ns)   --->   "%c1_W_size_z_load = load i1* %c1_W_size_z_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 215 'load' 'c1_W_size_z_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_10 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_9 = select i1 %c1_W_size_z_load, i3 -1, i3 0" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 216 'select' 'tmp_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp1 = and i3 %c1_W_size_x_load, %tmp_9" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 217 'and' 'tmp1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%tmp1_cast_cast = zext i3 %tmp1 to i6" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 218 'zext' 'tmp1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (1.62ns)   --->   "%tmp_i = mul i6 %c1_W_size_y_load_cas, %tmp1_cast_cast" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 219 'mul' 'tmp_i' <Predicate = true> <Delay = 1.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (1.76ns)   --->   "br label %3" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 220 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 5.16>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%i_i = phi i5 [ 0, %ap_fixed_base.exit.i.i ], [ %i_7, %4 ]"   --->   Operation 221 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%i_i_cast = zext i5 %i_i to i6" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 222 'zext' 'i_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (1.42ns)   --->   "%tmp_121_i = icmp slt i6 %i_i_cast, %tmp_i" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 223 'icmp' 'tmp_121_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 0)"   --->   Operation 224 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (1.78ns)   --->   "%i_7 = add i5 %i_i, 1" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 225 'add' 'i_7' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %tmp_121_i, label %4, label %relu_layer.exit.i.i.loopexit" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_122_i_cast = zext i5 %i_i to i8" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 227 'zext' 'tmp_122_i_cast' <Predicate = (tmp_121_i)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (1.91ns)   --->   "%tmp_11 = add i8 %phi_mul8, %tmp_122_i_cast" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 228 'add' 'tmp_11' <Predicate = (tmp_121_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i8 %tmp_11 to i64" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 229 'zext' 'tmp_17_cast' <Predicate = (tmp_121_i)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%c1_W_data_V_addr_1 = getelementptr [150 x i16]* %c1_W_data_V, i64 0, i64 %tmp_17_cast" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 230 'getelementptr' 'c1_W_data_V_addr_1' <Predicate = (tmp_121_i)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (3.25ns)   --->   "store i16 40, i16* %c1_W_data_V_addr_1, align 2" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 231 'store' <Predicate = (tmp_121_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "br label %3" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69]   --->   Operation 232 'br' <Predicate = (tmp_121_i)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "br label %relu_layer.exit.i.i"   --->   Operation 233 'br' <Predicate = (!tmp_121_i)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.25>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i1 = phi i13 [ %i_6, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i57 ], [ 0, %conv_layer.exit.preheader ]"   --->   Operation 234 'phi' 'i_0_i_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (2.09ns)   --->   "%exitcond_i_i_i_i1 = icmp eq i13 %i_0_i_i_i_i1, -3488" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 235 'icmp' 'exitcond_i_i_i_i1' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)"   --->   Operation 236 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (1.67ns)   --->   "%i_6 = add i13 %i_0_i_i_i_i1, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 237 'add' 'i_6' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i1, label %tensor_t.exit.i.i58.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i57" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_10 = zext i13 %i_0_i_i_i_i1 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 239 'zext' 'tmp_10' <Predicate = (!exitcond_i_i_i_i1)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%p2_input_data_V_add = getelementptr [4704 x i16]* %p2_input_data_V, i64 0, i64 %tmp_10" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 240 'getelementptr' 'p2_input_data_V_add' <Predicate = (!exitcond_i_i_i_i1)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (3.25ns)   --->   "store i16 0, i16* %p2_input_data_V_add, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 241 'store' <Predicate = (!exitcond_i_i_i_i1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "br label %conv_layer.exit" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 242 'br' <Predicate = (!exitcond_i_i_i_i1)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (1.76ns)   --->   "br label %tensor_t.exit.i.i58" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 243 'br' <Predicate = (exitcond_i_i_i_i1)> <Delay = 1.76>

State 13 <SV = 10> <Delay = 3.25>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%i_0_i_i1_i_i = phi i11 [ %i_9, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i ], [ 0, %tensor_t.exit.i.i58.preheader ]"   --->   Operation 244 'phi' 'i_0_i_i1_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (1.88ns)   --->   "%exitcond_i_i2_i_i = icmp eq i11 %i_0_i_i1_i_i, -872" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 245 'icmp' 'exitcond_i_i2_i_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)"   --->   Operation 246 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (1.63ns)   --->   "%i_9 = add i11 %i_0_i_i1_i_i, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 247 'add' 'i_9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i2_i_i, label %tensor_t.exit.i.i3.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_12 = zext i11 %i_0_i_i1_i_i to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 249 'zext' 'tmp_12' <Predicate = (!exitcond_i_i2_i_i)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%p2_output_data_V_ad = getelementptr [1176 x i16]* %p2_output_data_V, i64 0, i64 %tmp_12" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 250 'getelementptr' 'p2_output_data_V_ad' <Predicate = (!exitcond_i_i2_i_i)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (3.25ns)   --->   "store i16 0, i16* %p2_output_data_V_ad, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 251 'store' <Predicate = (!exitcond_i_i2_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "br label %tensor_t.exit.i.i58" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 252 'br' <Predicate = (!exitcond_i_i2_i_i)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (1.76ns)   --->   "br label %tensor_t.exit.i.i3" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 253 'br' <Predicate = (exitcond_i_i2_i_i)> <Delay = 1.76>

State 14 <SV = 11> <Delay = 3.25>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%i_0_i_i1_i_i_i_i1 = phi i11 [ %i_10, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i61 ], [ 0, %tensor_t.exit.i.i3.preheader ]"   --->   Operation 254 'phi' 'i_0_i_i1_i_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (1.88ns)   --->   "%exitcond_i_i2_i_i_i_1 = icmp eq i11 %i_0_i_i1_i_i_i_i1, -872" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 255 'icmp' 'exitcond_i_i2_i_i_i_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)"   --->   Operation 256 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 257 [1/1] (1.63ns)   --->   "%i_10 = add i11 %i_0_i_i1_i_i_i_i1, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 257 'add' 'i_10' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i2_i_i_i_1, label %tensor_t.exit4.i.i.i.i1.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i61" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_13 = zext i11 %i_0_i_i1_i_i_i_i1 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 259 'zext' 'tmp_13' <Predicate = (!exitcond_i_i2_i_i_i_1)> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%p2_relu1_input_data_1 = getelementptr [1176 x i16]* %p2_relu1_input_data, i64 0, i64 %tmp_13" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 260 'getelementptr' 'p2_relu1_input_data_1' <Predicate = (!exitcond_i_i2_i_i_i_1)> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (3.25ns)   --->   "store i16 0, i16* %p2_relu1_input_data_1, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 261 'store' <Predicate = (!exitcond_i_i2_i_i_i_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "br label %tensor_t.exit.i.i3" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 262 'br' <Predicate = (!exitcond_i_i2_i_i_i_1)> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (1.76ns)   --->   "br label %tensor_t.exit4.i.i.i.i1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 263 'br' <Predicate = (exitcond_i_i2_i_i_i_1)> <Delay = 1.76>

State 15 <SV = 12> <Delay = 3.25>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i_i_i1 = phi i11 [ %i_11, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i64 ], [ 0, %tensor_t.exit4.i.i.i.i1.preheader ]"   --->   Operation 264 'phi' 'i_0_i_i_i_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (1.88ns)   --->   "%exitcond_i_i_i_i_i_i_1 = icmp eq i11 %i_0_i_i_i_i_i_i1, -872" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 265 'icmp' 'exitcond_i_i_i_i_i_i_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)"   --->   Operation 266 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (1.63ns)   --->   "%i_11 = add i11 %i_0_i_i_i_i_i_i1, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 267 'add' 'i_11' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i_i_i_1, label %pool_layer.exit.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i64" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_14 = zext i11 %i_0_i_i_i_i_i_i1 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 269 'zext' 'tmp_14' <Predicate = (!exitcond_i_i_i_i_i_i_1)> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%p2_relu1_output_dat_1 = getelementptr [1176 x i15]* %p2_relu1_output_dat, i64 0, i64 %tmp_14" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 270 'getelementptr' 'p2_relu1_output_dat_1' <Predicate = (!exitcond_i_i_i_i_i_i_1)> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (3.25ns)   --->   "store i15 0, i15* %p2_relu1_output_dat_1, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 271 'store' <Predicate = (!exitcond_i_i_i_i_i_i_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "br label %tensor_t.exit4.i.i.i.i1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70]   --->   Operation 272 'br' <Predicate = (!exitcond_i_i_i_i_i_i_1)> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (1.76ns)   --->   "br label %pool_layer.exit" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 273 'br' <Predicate = (exitcond_i_i_i_i_i_i_1)> <Delay = 1.76>

State 16 <SV = 13> <Delay = 3.25>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%i_0_i_i3_i_i1 = phi i11 [ %i_12, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i68 ], [ 0, %pool_layer.exit.preheader ]"   --->   Operation 274 'phi' 'i_0_i_i3_i_i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (1.88ns)   --->   "%exitcond_i_i4_i_i1 = icmp eq i11 %i_0_i_i3_i_i1, -872" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 275 'icmp' 'exitcond_i_i4_i_i1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)"   --->   Operation 276 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (1.63ns)   --->   "%i_12 = add i11 %i_0_i_i3_i_i1, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 277 'add' 'i_12' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i4_i_i1, label %tensor_t.exit6.i.i1.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i68" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_15 = zext i11 %i_0_i_i3_i_i1 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 279 'zext' 'tmp_15' <Predicate = (!exitcond_i_i4_i_i1)> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%c3_input_data_V_add = getelementptr [1176 x i16]* %c3_input_data_V, i64 0, i64 %tmp_15" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 280 'getelementptr' 'c3_input_data_V_add' <Predicate = (!exitcond_i_i4_i_i1)> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (3.25ns)   --->   "store i16 0, i16* %c3_input_data_V_add, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 281 'store' <Predicate = (!exitcond_i_i4_i_i1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "br label %pool_layer.exit" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 282 'br' <Predicate = (!exitcond_i_i4_i_i1)> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (1.76ns)   --->   "br label %tensor_t.exit6.i.i1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 283 'br' <Predicate = (exitcond_i_i4_i_i1)> <Delay = 1.76>

State 17 <SV = 14> <Delay = 3.25>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%i_0_i_i10_i_i1 = phi i11 [ %i_13, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i71 ], [ 0, %tensor_t.exit6.i.i1.preheader ]"   --->   Operation 284 'phi' 'i_0_i_i10_i_i1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (1.88ns)   --->   "%exitcond_i_i11_i_i1 = icmp eq i11 %i_0_i_i10_i_i1, -448" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 285 'icmp' 'exitcond_i_i11_i_i1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 286 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (1.63ns)   --->   "%i_13 = add i11 %i_0_i_i10_i_i1, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 287 'add' 'i_13' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i11_i_i1, label %arrayctor.loop.i.i75.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i71" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_16 = zext i11 %i_0_i_i10_i_i1 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 289 'zext' 'tmp_16' <Predicate = (!exitcond_i_i11_i_i1)> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%c3_output_data_V_ad = getelementptr [1600 x i16]* %c3_output_data_V, i64 0, i64 %tmp_16" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 290 'getelementptr' 'c3_output_data_V_ad' <Predicate = (!exitcond_i_i11_i_i1)> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (3.25ns)   --->   "store i16 0, i16* %c3_output_data_V_ad, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 291 'store' <Predicate = (!exitcond_i_i11_i_i1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "br label %tensor_t.exit6.i.i1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 292 'br' <Predicate = (!exitcond_i_i11_i_i1)> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (1.76ns)   --->   "br label %arrayctor.loop.i.i75"   --->   Operation 293 'br' <Predicate = (exitcond_i_i11_i_i1)> <Delay = 1.76>

State 18 <SV = 15> <Delay = 1.76>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_17 = phi i4 [ %tmp_18, %tensor_t.exit.i.i4 ], [ 0, %arrayctor.loop.i.i75.preheader ]" [zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 294 'phi' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i12 [ %next_mul1, %tensor_t.exit.i.i4 ], [ 0, %arrayctor.loop.i.i75.preheader ]"   --->   Operation 295 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (1.54ns)   --->   "%next_mul1 = add i12 %phi_mul1, 150"   --->   Operation 296 'add' 'next_mul1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (1.73ns)   --->   "%tmp_18 = add i4 %tmp_17, 1" [zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 297 'add' 'tmp_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 298 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (1.76ns)   --->   "br label %5" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 299 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 16> <Delay = 4.80>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%i_0_i_i14_i_i1 = phi i8 [ 0, %arrayctor.loop.i.i75 ], [ %i_14, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i78 ]"   --->   Operation 300 'phi' 'i_0_i_i14_i_i1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (1.55ns)   --->   "%exitcond_i_i15_i_i1 = icmp eq i8 %i_0_i_i14_i_i1, -106" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 301 'icmp' 'exitcond_i_i15_i_i1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150)"   --->   Operation 302 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (1.91ns)   --->   "%i_14 = add i8 %i_0_i_i14_i_i1, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 303 'add' 'i_14' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i15_i_i1, label %tensor_t.exit.i.i4, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i16.i.i78" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 304 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i8 %i_0_i_i14_i_i1 to i12" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 305 'zext' 'tmp_28_cast' <Predicate = (!exitcond_i_i15_i_i1)> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (1.54ns)   --->   "%tmp_20 = add i12 %phi_mul1, %tmp_28_cast" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 306 'add' 'tmp_20' <Predicate = (!exitcond_i_i15_i_i1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i12 %tmp_20 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 307 'zext' 'tmp_29_cast' <Predicate = (!exitcond_i_i15_i_i1)> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%c3_W_data_V_addr = getelementptr [2400 x i16]* %c3_W_data_V, i64 0, i64 %tmp_29_cast" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 308 'getelementptr' 'c3_W_data_V_addr' <Predicate = (!exitcond_i_i15_i_i1)> <Delay = 0.00>
ST_19 : Operation 309 [1/1] (3.25ns)   --->   "store i16 0, i16* %c3_W_data_V_addr, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 309 'store' <Predicate = (!exitcond_i_i15_i_i1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "br label %5" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 310 'br' <Predicate = (!exitcond_i_i15_i_i1)> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (1.30ns)   --->   "%tmp_19 = icmp eq i4 %tmp_17, -1" [zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 311 'icmp' 'tmp_19' <Predicate = (exitcond_i_i15_i_i1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %tensor_t.exit.i.i5.preheader, label %arrayctor.loop.i.i75" [zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 312 'br' <Predicate = (exitcond_i_i15_i_i1)> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (1.76ns)   --->   "br label %tensor_t.exit.i.i5" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 313 'br' <Predicate = (exitcond_i_i15_i_i1 & tmp_19)> <Delay = 1.76>

State 20 <SV = 17> <Delay = 3.25>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i2 = phi i11 [ %i_15, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i84 ], [ 0, %tensor_t.exit.i.i5.preheader ]"   --->   Operation 314 'phi' 'i_0_i_i_i_i2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (1.88ns)   --->   "%exitcond_i_i_i_i2 = icmp eq i11 %i_0_i_i_i_i2, -872" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 315 'icmp' 'exitcond_i_i_i_i2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)"   --->   Operation 316 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 317 [1/1] (1.63ns)   --->   "%i_15 = add i11 %i_0_i_i_i_i2, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 317 'add' 'i_15' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i2, label %tensor_t.exit.i.i85.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i84" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 318 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_21 = zext i11 %i_0_i_i_i_i2 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 319 'zext' 'tmp_21' <Predicate = (!exitcond_i_i_i_i2)> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%c3_inpad_data_V_add = getelementptr [1176 x i16]* %c3_inpad_data_V, i64 0, i64 %tmp_21" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 320 'getelementptr' 'c3_inpad_data_V_add' <Predicate = (!exitcond_i_i_i_i2)> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (3.25ns)   --->   "store i16 0, i16* %c3_inpad_data_V_add, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 321 'store' <Predicate = (!exitcond_i_i_i_i2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "br label %tensor_t.exit.i.i5" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 322 'br' <Predicate = (!exitcond_i_i_i_i2)> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (1.76ns)   --->   "br label %tensor_t.exit.i.i85" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 323 'br' <Predicate = (exitcond_i_i_i_i2)> <Delay = 1.76>

State 21 <SV = 18> <Delay = 3.25>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%i_0_i_i1_i_i_i_i2 = phi i11 [ %i_16, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i88 ], [ 0, %tensor_t.exit.i.i85.preheader ]"   --->   Operation 324 'phi' 'i_0_i_i1_i_i_i_i2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (1.88ns)   --->   "%exitcond_i_i2_i_i_i_2 = icmp eq i11 %i_0_i_i1_i_i_i_i2, -448" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 325 'icmp' 'exitcond_i_i2_i_i_i_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 326 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (1.63ns)   --->   "%i_16 = add i11 %i_0_i_i1_i_i_i_i2, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 327 'add' 'i_16' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i2_i_i_i_2, label %tensor_t.exit4.i.i.i.i2.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i88" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_22 = zext i11 %i_0_i_i1_i_i_i_i2 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 329 'zext' 'tmp_22' <Predicate = (!exitcond_i_i2_i_i_i_2)> <Delay = 0.00>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "%c3_relu1_input_data_1 = getelementptr [1600 x i16]* %c3_relu1_input_data, i64 0, i64 %tmp_22" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 330 'getelementptr' 'c3_relu1_input_data_1' <Predicate = (!exitcond_i_i2_i_i_i_2)> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (3.25ns)   --->   "store i16 0, i16* %c3_relu1_input_data_1, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 331 'store' <Predicate = (!exitcond_i_i2_i_i_i_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "br label %tensor_t.exit.i.i85" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 332 'br' <Predicate = (!exitcond_i_i2_i_i_i_2)> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (1.76ns)   --->   "br label %tensor_t.exit4.i.i.i.i2" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 333 'br' <Predicate = (exitcond_i_i2_i_i_i_2)> <Delay = 1.76>

State 22 <SV = 19> <Delay = 3.25>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i_i_i2 = phi i11 [ %i_17, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i91 ], [ 0, %tensor_t.exit4.i.i.i.i2.preheader ]"   --->   Operation 334 'phi' 'i_0_i_i_i_i_i_i2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 335 [1/1] (1.88ns)   --->   "%exitcond_i_i_i_i_i_i_2 = icmp eq i11 %i_0_i_i_i_i_i_i2, -448" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 335 'icmp' 'exitcond_i_i_i_i_i_i_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 336 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (1.63ns)   --->   "%i_17 = add i11 %i_0_i_i_i_i_i_i2, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 337 'add' 'i_17' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i_i_i_2, label %relu_layer.exit.i.i1.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i91" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 338 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_23 = zext i11 %i_0_i_i_i_i_i_i2 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 339 'zext' 'tmp_23' <Predicate = (!exitcond_i_i_i_i_i_i_2)> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%c3_relu1_output_dat_1 = getelementptr [1600 x i15]* %c3_relu1_output_dat, i64 0, i64 %tmp_23" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 340 'getelementptr' 'c3_relu1_output_dat_1' <Predicate = (!exitcond_i_i_i_i_i_i_2)> <Delay = 0.00>
ST_22 : Operation 341 [1/1] (3.25ns)   --->   "store i15 0, i15* %c3_relu1_output_dat_1, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 341 'store' <Predicate = (!exitcond_i_i_i_i_i_i_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "br label %tensor_t.exit4.i.i.i.i2" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 342 'br' <Predicate = (!exitcond_i_i_i_i_i_i_2)> <Delay = 0.00>
ST_22 : Operation 343 [1/1] (1.76ns)   --->   "br label %relu_layer.exit.i.i1"   --->   Operation 343 'br' <Predicate = (exitcond_i_i_i_i_i_i_2)> <Delay = 1.76>

State 23 <SV = 20> <Delay = 3.25>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%i_0_i_i1 = phi i5 [ %i_20, %relu_layer.exit.i.i1.loopexit ], [ 0, %relu_layer.exit.i.i1.preheader ]"   --->   Operation 344 'phi' 'i_0_i_i1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i12 [ %next_mul2, %relu_layer.exit.i.i1.loopexit ], [ 0, %relu_layer.exit.i.i1.preheader ]"   --->   Operation 345 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (1.54ns)   --->   "%next_mul2 = add i12 %phi_mul2, 150"   --->   Operation 346 'add' 'next_mul2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 347 [1/1] (1.36ns)   --->   "%exitcond_i_i1 = icmp eq i5 %i_0_i_i1, -16" [zynqconn/CONV_layer.h:32->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 347 'icmp' 'exitcond_i_i1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 348 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 349 [1/1] (1.78ns)   --->   "%i_20 = add i5 %i_0_i_i1, 1" [zynqconn/CONV_layer.h:32->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 349 'add' 'i_20' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i1, label %conv_layer.exit1.preheader, label %ap_fixed_base.exit.i.i100" [zynqconn/CONV_layer.h:32->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 350 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_24 = zext i5 %i_0_i_i1 to i64" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 351 'zext' 'tmp_24' <Predicate = (!exitcond_i_i1)> <Delay = 0.00>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%c3_W_size_x_addr = getelementptr [16 x i3]* @c3_W_size_x, i64 0, i64 %tmp_24" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 352 'getelementptr' 'c3_W_size_x_addr' <Predicate = (!exitcond_i_i1)> <Delay = 0.00>
ST_23 : Operation 353 [2/2] (3.25ns)   --->   "%c3_W_size_x_load = load i3* %c3_W_size_x_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 353 'load' 'c3_W_size_x_load' <Predicate = (!exitcond_i_i1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_23 : Operation 354 [1/1] (0.00ns)   --->   "%c3_W_size_y_addr = getelementptr [16 x i3]* @c3_W_size_y, i64 0, i64 %tmp_24" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 354 'getelementptr' 'c3_W_size_y_addr' <Predicate = (!exitcond_i_i1)> <Delay = 0.00>
ST_23 : Operation 355 [2/2] (3.25ns)   --->   "%c3_W_size_y_load = load i3* %c3_W_size_y_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 355 'load' 'c3_W_size_y_load' <Predicate = (!exitcond_i_i1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%c3_W_size_z_addr = getelementptr [16 x i2]* @c3_W_size_z, i64 0, i64 %tmp_24" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 356 'getelementptr' 'c3_W_size_z_addr' <Predicate = (!exitcond_i_i1)> <Delay = 0.00>
ST_23 : Operation 357 [2/2] (3.25ns)   --->   "%c3_W_size_z_load = load i2* %c3_W_size_z_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 357 'load' 'c3_W_size_z_load' <Predicate = (!exitcond_i_i1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_23 : Operation 358 [1/1] (1.76ns)   --->   "br label %conv_layer.exit1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 358 'br' <Predicate = (exitcond_i_i1)> <Delay = 1.76>

State 24 <SV = 21> <Delay = 8.65>
ST_24 : Operation 359 [1/2] (3.25ns)   --->   "%c3_W_size_x_load = load i3* %c3_W_size_x_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 359 'load' 'c3_W_size_x_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%c3_W_size_x_load_cas = zext i3 %c3_W_size_x_load to i6" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 360 'zext' 'c3_W_size_x_load_cas' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 361 [1/2] (3.25ns)   --->   "%c3_W_size_y_load = load i3* %c3_W_size_y_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 361 'load' 'c3_W_size_y_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_24 : Operation 362 [1/1] (0.00ns)   --->   "%c3_W_size_y_load_cas = zext i3 %c3_W_size_y_load to i9" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 362 'zext' 'c3_W_size_y_load_cas' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 363 [1/2] (3.25ns)   --->   "%c3_W_size_z_load = load i2* %c3_W_size_z_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 363 'load' 'c3_W_size_z_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_24 : Operation 364 [1/1] (0.00ns)   --->   "%c3_W_size_z_load_cas = sext i2 %c3_W_size_z_load to i3" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 364 'sext' 'c3_W_size_z_load_cas' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 365 [1/1] (0.00ns)   --->   "%c3_W_size_z_load_cas_1 = zext i3 %c3_W_size_z_load_cas to i6" [zynqconn/lenet5.cpp:22->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 365 'zext' 'c3_W_size_z_load_cas_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 366 [1/1] (1.62ns)   --->   "%tmp2 = mul i6 %c3_W_size_x_load_cas, %c3_W_size_z_load_cas_1" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 366 'mul' 'tmp2' <Predicate = true> <Delay = 1.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 367 [1/1] (0.00ns)   --->   "%tmp2_cast_cast = zext i6 %tmp2 to i9" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 367 'zext' 'tmp2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 368 [1/1] (3.78ns)   --->   "%tmp_i1 = mul i9 %tmp2_cast_cast, %c3_W_size_y_load_cas" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 368 'mul' 'tmp_i1' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 369 [1/1] (1.76ns)   --->   "br label %6" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 369 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 22> <Delay = 4.80>
ST_25 : Operation 370 [1/1] (0.00ns)   --->   "%i_i1 = phi i8 [ 0, %ap_fixed_base.exit.i.i100 ], [ %i_18, %7 ]"   --->   Operation 370 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 371 [1/1] (0.00ns)   --->   "%i_i1_cast = zext i8 %i_i1 to i9" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 371 'zext' 'i_i1_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 372 [1/1] (1.66ns)   --->   "%tmp_119_i = icmp slt i9 %i_i1_cast, %tmp_i1" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 372 'icmp' 'tmp_119_i' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 0)"   --->   Operation 373 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 374 [1/1] (1.91ns)   --->   "%i_18 = add i8 %i_i1, 1" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 374 'add' 'i_18' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 375 [1/1] (0.00ns)   --->   "br i1 %tmp_119_i, label %7, label %relu_layer.exit.i.i1.loopexit" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 375 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_120_i_cast = zext i8 %i_i1 to i12" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 376 'zext' 'tmp_120_i_cast' <Predicate = (tmp_119_i)> <Delay = 0.00>
ST_25 : Operation 377 [1/1] (1.54ns)   --->   "%tmp_26 = add i12 %phi_mul2, %tmp_120_i_cast" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 377 'add' 'tmp_26' <Predicate = (tmp_119_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i12 %tmp_26 to i64" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 378 'zext' 'tmp_36_cast' <Predicate = (tmp_119_i)> <Delay = 0.00>
ST_25 : Operation 379 [1/1] (0.00ns)   --->   "%c3_W_data_V_addr_1 = getelementptr [2400 x i16]* %c3_W_data_V, i64 0, i64 %tmp_36_cast" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 379 'getelementptr' 'c3_W_data_V_addr_1' <Predicate = (tmp_119_i)> <Delay = 0.00>
ST_25 : Operation 380 [1/1] (3.25ns)   --->   "store i16 40, i16* %c3_W_data_V_addr_1, align 2" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 380 'store' <Predicate = (tmp_119_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_25 : Operation 381 [1/1] (0.00ns)   --->   "br label %6" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71]   --->   Operation 381 'br' <Predicate = (tmp_119_i)> <Delay = 0.00>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "br label %relu_layer.exit.i.i1"   --->   Operation 382 'br' <Predicate = (!tmp_119_i)> <Delay = 0.00>

State 26 <SV = 21> <Delay = 3.25>
ST_26 : Operation 383 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i3 = phi i11 [ %i_37, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i103 ], [ 0, %conv_layer.exit1.preheader ]"   --->   Operation 383 'phi' 'i_0_i_i_i_i3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 384 [1/1] (1.88ns)   --->   "%exitcond_i_i_i_i3 = icmp eq i11 %i_0_i_i_i_i3, -448" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 384 'icmp' 'exitcond_i_i_i_i3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 385 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 385 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 386 [1/1] (1.63ns)   --->   "%i_37 = add i11 %i_0_i_i_i_i3, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 386 'add' 'i_37' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 387 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i3, label %tensor_t.exit.i.i104.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i103" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 387 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_25 = zext i11 %i_0_i_i_i_i3 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 388 'zext' 'tmp_25' <Predicate = (!exitcond_i_i_i_i3)> <Delay = 0.00>
ST_26 : Operation 389 [1/1] (0.00ns)   --->   "%p4_input_data_V_add = getelementptr [1600 x i16]* %p4_input_data_V, i64 0, i64 %tmp_25" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 389 'getelementptr' 'p4_input_data_V_add' <Predicate = (!exitcond_i_i_i_i3)> <Delay = 0.00>
ST_26 : Operation 390 [1/1] (3.25ns)   --->   "store i16 0, i16* %p4_input_data_V_add, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 390 'store' <Predicate = (!exitcond_i_i_i_i3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_26 : Operation 391 [1/1] (0.00ns)   --->   "br label %conv_layer.exit1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 391 'br' <Predicate = (!exitcond_i_i_i_i3)> <Delay = 0.00>
ST_26 : Operation 392 [1/1] (1.76ns)   --->   "br label %tensor_t.exit.i.i104" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 392 'br' <Predicate = (exitcond_i_i_i_i3)> <Delay = 1.76>

State 27 <SV = 22> <Delay = 3.25>
ST_27 : Operation 393 [1/1] (0.00ns)   --->   "%i_0_i_i1_i_i1 = phi i9 [ %i_42, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i107 ], [ 0, %tensor_t.exit.i.i104.preheader ]"   --->   Operation 393 'phi' 'i_0_i_i1_i_i1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 394 [1/1] (1.66ns)   --->   "%exitcond_i_i2_i_i1 = icmp eq i9 %i_0_i_i1_i_i1, -112" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 394 'icmp' 'exitcond_i_i2_i_i1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 395 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 395 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 396 [1/1] (1.82ns)   --->   "%i_42 = add i9 %i_0_i_i1_i_i1, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 396 'add' 'i_42' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 397 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i2_i_i1, label %tensor_t.exit.i.i6.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i107" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 397 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_27 = zext i9 %i_0_i_i1_i_i1 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 398 'zext' 'tmp_27' <Predicate = (!exitcond_i_i2_i_i1)> <Delay = 0.00>
ST_27 : Operation 399 [1/1] (0.00ns)   --->   "%p4_output_data_V_ad = getelementptr [400 x i16]* %p4_output_data_V, i64 0, i64 %tmp_27" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 399 'getelementptr' 'p4_output_data_V_ad' <Predicate = (!exitcond_i_i2_i_i1)> <Delay = 0.00>
ST_27 : Operation 400 [1/1] (3.25ns)   --->   "store i16 0, i16* %p4_output_data_V_ad, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 400 'store' <Predicate = (!exitcond_i_i2_i_i1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_27 : Operation 401 [1/1] (0.00ns)   --->   "br label %tensor_t.exit.i.i104" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 401 'br' <Predicate = (!exitcond_i_i2_i_i1)> <Delay = 0.00>
ST_27 : Operation 402 [1/1] (1.76ns)   --->   "br label %tensor_t.exit.i.i6" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 402 'br' <Predicate = (exitcond_i_i2_i_i1)> <Delay = 1.76>

State 28 <SV = 23> <Delay = 3.25>
ST_28 : Operation 403 [1/1] (0.00ns)   --->   "%i_0_i_i1_i_i_i_i3 = phi i9 [ %i_43, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i110 ], [ 0, %tensor_t.exit.i.i6.preheader ]"   --->   Operation 403 'phi' 'i_0_i_i1_i_i_i_i3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 404 [1/1] (1.66ns)   --->   "%exitcond_i_i2_i_i_i_3 = icmp eq i9 %i_0_i_i1_i_i_i_i3, -112" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 404 'icmp' 'exitcond_i_i2_i_i_i_3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 405 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 405 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 406 [1/1] (1.82ns)   --->   "%i_43 = add i9 %i_0_i_i1_i_i_i_i3, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 406 'add' 'i_43' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 407 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i2_i_i_i_3, label %tensor_t.exit4.i.i.i.i3.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i110" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_28 = zext i9 %i_0_i_i1_i_i_i_i3 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 408 'zext' 'tmp_28' <Predicate = (!exitcond_i_i2_i_i_i_3)> <Delay = 0.00>
ST_28 : Operation 409 [1/1] (0.00ns)   --->   "%p4_relu1_input_data_1 = getelementptr [400 x i16]* %p4_relu1_input_data, i64 0, i64 %tmp_28" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 409 'getelementptr' 'p4_relu1_input_data_1' <Predicate = (!exitcond_i_i2_i_i_i_3)> <Delay = 0.00>
ST_28 : Operation 410 [1/1] (3.25ns)   --->   "store i16 0, i16* %p4_relu1_input_data_1, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 410 'store' <Predicate = (!exitcond_i_i2_i_i_i_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_28 : Operation 411 [1/1] (0.00ns)   --->   "br label %tensor_t.exit.i.i6" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 411 'br' <Predicate = (!exitcond_i_i2_i_i_i_3)> <Delay = 0.00>
ST_28 : Operation 412 [1/1] (1.76ns)   --->   "br label %tensor_t.exit4.i.i.i.i3" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 412 'br' <Predicate = (exitcond_i_i2_i_i_i_3)> <Delay = 1.76>

State 29 <SV = 24> <Delay = 3.25>
ST_29 : Operation 413 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i_i_i3 = phi i9 [ %i_44, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i113 ], [ 0, %tensor_t.exit4.i.i.i.i3.preheader ]"   --->   Operation 413 'phi' 'i_0_i_i_i_i_i_i3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 414 [1/1] (1.66ns)   --->   "%exitcond_i_i_i_i_i_i_3 = icmp eq i9 %i_0_i_i_i_i_i_i3, -112" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 414 'icmp' 'exitcond_i_i_i_i_i_i_3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 415 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 415 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 416 [1/1] (1.82ns)   --->   "%i_44 = add i9 %i_0_i_i_i_i_i_i3, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 416 'add' 'i_44' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 417 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i_i_i_3, label %pool_layer.exit1.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i113" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 417 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_29 = zext i9 %i_0_i_i_i_i_i_i3 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 418 'zext' 'tmp_29' <Predicate = (!exitcond_i_i_i_i_i_i_3)> <Delay = 0.00>
ST_29 : Operation 419 [1/1] (0.00ns)   --->   "%p4_relu1_output_dat_1 = getelementptr [400 x i15]* %p4_relu1_output_dat, i64 0, i64 %tmp_29" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 419 'getelementptr' 'p4_relu1_output_dat_1' <Predicate = (!exitcond_i_i_i_i_i_i_3)> <Delay = 0.00>
ST_29 : Operation 420 [1/1] (3.25ns)   --->   "store i15 0, i15* %p4_relu1_output_dat_1, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 420 'store' <Predicate = (!exitcond_i_i_i_i_i_i_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_29 : Operation 421 [1/1] (0.00ns)   --->   "br label %tensor_t.exit4.i.i.i.i3" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72]   --->   Operation 421 'br' <Predicate = (!exitcond_i_i_i_i_i_i_3)> <Delay = 0.00>
ST_29 : Operation 422 [1/1] (1.76ns)   --->   "br label %pool_layer.exit1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 422 'br' <Predicate = (exitcond_i_i_i_i_i_i_3)> <Delay = 1.76>

State 30 <SV = 25> <Delay = 3.25>
ST_30 : Operation 423 [1/1] (0.00ns)   --->   "%i_0_i_i7_i_i2 = phi i9 [ %i_45, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i9.i.i117 ], [ 0, %pool_layer.exit1.preheader ]"   --->   Operation 423 'phi' 'i_0_i_i7_i_i2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 424 [1/1] (1.66ns)   --->   "%exitcond_i_i8_i_i2 = icmp eq i9 %i_0_i_i7_i_i2, -112" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 424 'icmp' 'exitcond_i_i8_i_i2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 425 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 425 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 426 [1/1] (1.82ns)   --->   "%i_45 = add i9 %i_0_i_i7_i_i2, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 426 'add' 'i_45' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 427 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i8_i_i2, label %tensor_t.exit10.i.i.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i9.i.i117" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 427 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_30 = zext i9 %i_0_i_i7_i_i2 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 428 'zext' 'tmp_30' <Predicate = (!exitcond_i_i8_i_i2)> <Delay = 0.00>
ST_30 : Operation 429 [1/1] (0.00ns)   --->   "%c5_input_data_V_add = getelementptr [400 x i16]* %c5_input_data_V, i64 0, i64 %tmp_30" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 429 'getelementptr' 'c5_input_data_V_add' <Predicate = (!exitcond_i_i8_i_i2)> <Delay = 0.00>
ST_30 : Operation 430 [1/1] (3.25ns)   --->   "store i16 0, i16* %c5_input_data_V_add, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 430 'store' <Predicate = (!exitcond_i_i8_i_i2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_30 : Operation 431 [1/1] (0.00ns)   --->   "br label %pool_layer.exit1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 431 'br' <Predicate = (!exitcond_i_i8_i_i2)> <Delay = 0.00>
ST_30 : Operation 432 [1/1] (1.76ns)   --->   "br label %tensor_t.exit10.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 432 'br' <Predicate = (exitcond_i_i8_i_i2)> <Delay = 1.76>

State 31 <SV = 26> <Delay = 3.25>
ST_31 : Operation 433 [1/1] (0.00ns)   --->   "%i_0_i_i18_i_i = phi i7 [ %i_46, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i20.i.i ], [ 0, %tensor_t.exit10.i.i.preheader ]"   --->   Operation 433 'phi' 'i_0_i_i18_i_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 434 [1/1] (1.48ns)   --->   "%exitcond_i_i19_i_i = icmp eq i7 %i_0_i_i18_i_i, -8" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 434 'icmp' 'exitcond_i_i19_i_i' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 435 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 435 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 436 [1/1] (1.87ns)   --->   "%i_46 = add i7 %i_0_i_i18_i_i, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 436 'add' 'i_46' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 437 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i19_i_i, label %arrayctor.loop.i.i121.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i20.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 437 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_31 = zext i7 %i_0_i_i18_i_i to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 438 'zext' 'tmp_31' <Predicate = (!exitcond_i_i19_i_i)> <Delay = 0.00>
ST_31 : Operation 439 [1/1] (0.00ns)   --->   "%c5_output_data_V_ad = getelementptr [120 x i16]* %c5_output_data_V, i64 0, i64 %tmp_31" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 439 'getelementptr' 'c5_output_data_V_ad' <Predicate = (!exitcond_i_i19_i_i)> <Delay = 0.00>
ST_31 : Operation 440 [1/1] (3.25ns)   --->   "store i16 0, i16* %c5_output_data_V_ad, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 440 'store' <Predicate = (!exitcond_i_i19_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_31 : Operation 441 [1/1] (0.00ns)   --->   "br label %tensor_t.exit10.i.i" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 441 'br' <Predicate = (!exitcond_i_i19_i_i)> <Delay = 0.00>
ST_31 : Operation 442 [1/1] (1.76ns)   --->   "br label %arrayctor.loop.i.i121"   --->   Operation 442 'br' <Predicate = (exitcond_i_i19_i_i)> <Delay = 1.76>

State 32 <SV = 27> <Delay = 2.07>
ST_32 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_32 = phi i7 [ %tmp_33, %tensor_t.exit6.i.i2 ], [ 0, %arrayctor.loop.i.i121.preheader ]" [zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 443 'phi' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 444 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i16 [ %next_mul3, %tensor_t.exit6.i.i2 ], [ 0, %arrayctor.loop.i.i121.preheader ]"   --->   Operation 444 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 445 [1/1] (2.07ns)   --->   "%next_mul3 = add i16 %phi_mul3, 400"   --->   Operation 445 'add' 'next_mul3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 446 [1/1] (1.87ns)   --->   "%tmp_33 = add i7 %tmp_32, 1" [zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 446 'add' 'tmp_33' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 447 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 447 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 448 [1/1] (1.76ns)   --->   "br label %8" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 448 'br' <Predicate = true> <Delay = 1.76>

State 33 <SV = 28> <Delay = 5.33>
ST_33 : Operation 449 [1/1] (0.00ns)   --->   "%i_0_i_i3_i_i2 = phi i9 [ 0, %arrayctor.loop.i.i121 ], [ %i_47, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i124 ]"   --->   Operation 449 'phi' 'i_0_i_i3_i_i2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 450 [1/1] (1.66ns)   --->   "%exitcond_i_i4_i_i2 = icmp eq i9 %i_0_i_i3_i_i2, -112" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 450 'icmp' 'exitcond_i_i4_i_i2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 451 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 451 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 452 [1/1] (1.82ns)   --->   "%i_47 = add i9 %i_0_i_i3_i_i2, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 452 'add' 'i_47' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 453 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i4_i_i2, label %tensor_t.exit6.i.i2, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i124" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 453 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i9 %i_0_i_i3_i_i2 to i16" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 454 'zext' 'tmp_47_cast' <Predicate = (!exitcond_i_i4_i_i2)> <Delay = 0.00>
ST_33 : Operation 455 [1/1] (2.07ns)   --->   "%tmp_35 = add i16 %phi_mul3, %tmp_47_cast" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 455 'add' 'tmp_35' <Predicate = (!exitcond_i_i4_i_i2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i16 %tmp_35 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 456 'zext' 'tmp_48_cast' <Predicate = (!exitcond_i_i4_i_i2)> <Delay = 0.00>
ST_33 : Operation 457 [1/1] (0.00ns)   --->   "%c5_W_data_V_addr = getelementptr [48000 x i16]* %c5_W_data_V, i64 0, i64 %tmp_48_cast" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 457 'getelementptr' 'c5_W_data_V_addr' <Predicate = (!exitcond_i_i4_i_i2)> <Delay = 0.00>
ST_33 : Operation 458 [1/1] (3.25ns)   --->   "store i16 0, i16* %c5_W_data_V_addr, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 458 'store' <Predicate = (!exitcond_i_i4_i_i2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_33 : Operation 459 [1/1] (0.00ns)   --->   "br label %8" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 459 'br' <Predicate = (!exitcond_i_i4_i_i2)> <Delay = 0.00>
ST_33 : Operation 460 [1/1] (1.48ns)   --->   "%tmp_34 = icmp eq i7 %tmp_32, -9" [zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 460 'icmp' 'tmp_34' <Predicate = (exitcond_i_i4_i_i2)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 461 [1/1] (0.00ns)   --->   "br i1 %tmp_34, label %tensor_t.exit.i.i7.preheader, label %arrayctor.loop.i.i121" [zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 461 'br' <Predicate = (exitcond_i_i4_i_i2)> <Delay = 0.00>
ST_33 : Operation 462 [1/1] (1.76ns)   --->   "br label %tensor_t.exit.i.i7" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 462 'br' <Predicate = (exitcond_i_i4_i_i2 & tmp_34)> <Delay = 1.76>

State 34 <SV = 29> <Delay = 3.25>
ST_34 : Operation 463 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i4 = phi i9 [ %i_48, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i127 ], [ 0, %tensor_t.exit.i.i7.preheader ]"   --->   Operation 463 'phi' 'i_0_i_i_i_i4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 464 [1/1] (1.66ns)   --->   "%exitcond_i_i_i_i4 = icmp eq i9 %i_0_i_i_i_i4, -112" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 464 'icmp' 'exitcond_i_i_i_i4' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 465 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 465 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 466 [1/1] (1.82ns)   --->   "%i_48 = add i9 %i_0_i_i_i_i4, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 466 'add' 'i_48' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 467 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i4, label %tensor_t.exit.i.i128.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i127" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 467 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_36 = zext i9 %i_0_i_i_i_i4 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 468 'zext' 'tmp_36' <Predicate = (!exitcond_i_i_i_i4)> <Delay = 0.00>
ST_34 : Operation 469 [1/1] (0.00ns)   --->   "%c5_inpad_data_V_add = getelementptr [400 x i16]* %c5_inpad_data_V, i64 0, i64 %tmp_36" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 469 'getelementptr' 'c5_inpad_data_V_add' <Predicate = (!exitcond_i_i_i_i4)> <Delay = 0.00>
ST_34 : Operation 470 [1/1] (3.25ns)   --->   "store i16 0, i16* %c5_inpad_data_V_add, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 470 'store' <Predicate = (!exitcond_i_i_i_i4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_34 : Operation 471 [1/1] (0.00ns)   --->   "br label %tensor_t.exit.i.i7" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 471 'br' <Predicate = (!exitcond_i_i_i_i4)> <Delay = 0.00>
ST_34 : Operation 472 [1/1] (1.76ns)   --->   "br label %tensor_t.exit.i.i128" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 472 'br' <Predicate = (exitcond_i_i_i_i4)> <Delay = 1.76>

State 35 <SV = 30> <Delay = 3.25>
ST_35 : Operation 473 [1/1] (0.00ns)   --->   "%i_0_i_i1_i_i_i_i4 = phi i7 [ %i_49, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i131 ], [ 0, %tensor_t.exit.i.i128.preheader ]"   --->   Operation 473 'phi' 'i_0_i_i1_i_i_i_i4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 474 [1/1] (1.48ns)   --->   "%exitcond_i_i2_i_i_i_4 = icmp eq i7 %i_0_i_i1_i_i_i_i4, -8" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 474 'icmp' 'exitcond_i_i2_i_i_i_4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 475 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 475 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 476 [1/1] (1.87ns)   --->   "%i_49 = add i7 %i_0_i_i1_i_i_i_i4, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 476 'add' 'i_49' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 477 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i2_i_i_i_4, label %tensor_t.exit4.i.i.i.i4.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i3.i.i.i.i131" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 477 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_37 = zext i7 %i_0_i_i1_i_i_i_i4 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 478 'zext' 'tmp_37' <Predicate = (!exitcond_i_i2_i_i_i_4)> <Delay = 0.00>
ST_35 : Operation 479 [1/1] (0.00ns)   --->   "%c5_relu1_input_data_1 = getelementptr [120 x i16]* %c5_relu1_input_data, i64 0, i64 %tmp_37" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 479 'getelementptr' 'c5_relu1_input_data_1' <Predicate = (!exitcond_i_i2_i_i_i_4)> <Delay = 0.00>
ST_35 : Operation 480 [1/1] (3.25ns)   --->   "store i16 0, i16* %c5_relu1_input_data_1, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 480 'store' <Predicate = (!exitcond_i_i2_i_i_i_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_35 : Operation 481 [1/1] (0.00ns)   --->   "br label %tensor_t.exit.i.i128" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 481 'br' <Predicate = (!exitcond_i_i2_i_i_i_4)> <Delay = 0.00>
ST_35 : Operation 482 [1/1] (1.76ns)   --->   "br label %tensor_t.exit4.i.i.i.i4" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 482 'br' <Predicate = (exitcond_i_i2_i_i_i_4)> <Delay = 1.76>

State 36 <SV = 31> <Delay = 3.25>
ST_36 : Operation 483 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i_i_i4 = phi i7 [ %i_50, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i134 ], [ 0, %tensor_t.exit4.i.i.i.i4.preheader ]"   --->   Operation 483 'phi' 'i_0_i_i_i_i_i_i4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 484 [1/1] (1.48ns)   --->   "%exitcond_i_i_i_i_i_i_4 = icmp eq i7 %i_0_i_i_i_i_i_i4, -8" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 484 'icmp' 'exitcond_i_i_i_i_i_i_4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 485 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 485 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 486 [1/1] (1.87ns)   --->   "%i_50 = add i7 %i_0_i_i_i_i_i_i4, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 486 'add' 'i_50' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 487 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i_i_i_4, label %relu_layer.exit.i.i2.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i.i.i134" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 487 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_38 = zext i7 %i_0_i_i_i_i_i_i4 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 488 'zext' 'tmp_38' <Predicate = (!exitcond_i_i_i_i_i_i_4)> <Delay = 0.00>
ST_36 : Operation 489 [1/1] (0.00ns)   --->   "%c5_relu1_output_dat_1 = getelementptr [120 x i15]* %c5_relu1_output_dat, i64 0, i64 %tmp_38" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 489 'getelementptr' 'c5_relu1_output_dat_1' <Predicate = (!exitcond_i_i_i_i_i_i_4)> <Delay = 0.00>
ST_36 : Operation 490 [1/1] (3.25ns)   --->   "store i15 0, i15* %c5_relu1_output_dat_1, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 490 'store' <Predicate = (!exitcond_i_i_i_i_i_i_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_36 : Operation 491 [1/1] (0.00ns)   --->   "br label %tensor_t.exit4.i.i.i.i4" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 491 'br' <Predicate = (!exitcond_i_i_i_i_i_i_4)> <Delay = 0.00>
ST_36 : Operation 492 [1/1] (1.76ns)   --->   "br label %relu_layer.exit.i.i2"   --->   Operation 492 'br' <Predicate = (exitcond_i_i_i_i_i_i_4)> <Delay = 1.76>

State 37 <SV = 32> <Delay = 3.25>
ST_37 : Operation 493 [1/1] (0.00ns)   --->   "%i_0_i_i2 = phi i7 [ %i_51, %relu_layer.exit.i.i2.loopexit ], [ 0, %relu_layer.exit.i.i2.preheader ]"   --->   Operation 493 'phi' 'i_0_i_i2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 494 [1/1] (0.00ns)   --->   "%phi_mul4 = phi i16 [ %next_mul4, %relu_layer.exit.i.i2.loopexit ], [ 0, %relu_layer.exit.i.i2.preheader ]"   --->   Operation 494 'phi' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 495 [1/1] (2.07ns)   --->   "%next_mul4 = add i16 %phi_mul4, 400"   --->   Operation 495 'add' 'next_mul4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 496 [1/1] (1.48ns)   --->   "%exitcond_i_i2 = icmp eq i7 %i_0_i_i2, -8" [zynqconn/CONV_layer.h:32->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 496 'icmp' 'exitcond_i_i2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 497 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 497 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 498 [1/1] (1.87ns)   --->   "%i_51 = add i7 %i_0_i_i2, 1" [zynqconn/CONV_layer.h:32->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 498 'add' 'i_51' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 499 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i2, label %conv_layer.exit2.preheader, label %ap_fixed_base.exit.i.i143" [zynqconn/CONV_layer.h:32->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 499 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_39 = zext i7 %i_0_i_i2 to i64" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 500 'zext' 'tmp_39' <Predicate = (!exitcond_i_i2)> <Delay = 0.00>
ST_37 : Operation 501 [1/1] (0.00ns)   --->   "%c5_W_size_x_addr = getelementptr [120 x i3]* @c5_W_size_x, i64 0, i64 %tmp_39" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 501 'getelementptr' 'c5_W_size_x_addr' <Predicate = (!exitcond_i_i2)> <Delay = 0.00>
ST_37 : Operation 502 [2/2] (3.25ns)   --->   "%c5_W_size_x_load = load i3* %c5_W_size_x_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 502 'load' 'c5_W_size_x_load' <Predicate = (!exitcond_i_i2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_37 : Operation 503 [1/1] (0.00ns)   --->   "%c5_W_size_y_addr = getelementptr [120 x i3]* @c5_W_size_y, i64 0, i64 %tmp_39" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 503 'getelementptr' 'c5_W_size_y_addr' <Predicate = (!exitcond_i_i2)> <Delay = 0.00>
ST_37 : Operation 504 [2/2] (3.25ns)   --->   "%c5_W_size_y_load = load i3* %c5_W_size_y_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 504 'load' 'c5_W_size_y_load' <Predicate = (!exitcond_i_i2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_37 : Operation 505 [1/1] (0.00ns)   --->   "%c5_W_size_z_addr = getelementptr [120 x i5]* @c5_W_size_z, i64 0, i64 %tmp_39" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 505 'getelementptr' 'c5_W_size_z_addr' <Predicate = (!exitcond_i_i2)> <Delay = 0.00>
ST_37 : Operation 506 [2/2] (3.25ns)   --->   "%c5_W_size_z_load = load i5* %c5_W_size_z_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 506 'load' 'c5_W_size_z_load' <Predicate = (!exitcond_i_i2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_37 : Operation 507 [1/1] (1.76ns)   --->   "br label %conv_layer.exit2" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 507 'br' <Predicate = (exitcond_i_i2)> <Delay = 1.76>

State 38 <SV = 33> <Delay = 3.25>
ST_38 : Operation 508 [1/2] (3.25ns)   --->   "%c5_W_size_x_load = load i3* %c5_W_size_x_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 508 'load' 'c5_W_size_x_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_38 : Operation 509 [1/2] (3.25ns)   --->   "%c5_W_size_y_load = load i3* %c5_W_size_y_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 509 'load' 'c5_W_size_y_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_38 : Operation 510 [1/2] (3.25ns)   --->   "%c5_W_size_z_load = load i5* %c5_W_size_z_addr, align 1" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 510 'load' 'c5_W_size_z_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>

State 39 <SV = 34> <Delay = 7.66>
ST_39 : Operation 511 [1/1] (0.00ns)   --->   "%c5_W_size_x_load_cas = zext i3 %c5_W_size_x_load to i8" [zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 511 'zext' 'c5_W_size_x_load_cas' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 512 [1/1] (0.00ns)   --->   "%c5_W_size_y_load_cas = zext i3 %c5_W_size_y_load to i10" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 512 'zext' 'c5_W_size_y_load_cas' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 513 [1/1] (0.00ns)   --->   "%c5_W_size_z_load_cas = zext i5 %c5_W_size_z_load to i8" [zynqconn/lenet5.cpp:22->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 513 'zext' 'c5_W_size_z_load_cas' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 514 [1/1] (3.49ns)   --->   "%tmp3 = mul i8 %c5_W_size_x_load_cas, %c5_W_size_z_load_cas" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 514 'mul' 'tmp3' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 515 [1/1] (0.00ns)   --->   "%tmp3_cast_cast = zext i8 %tmp3 to i10" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 515 'zext' 'tmp3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 516 [1/1] (4.17ns)   --->   "%tmp_i2 = mul i10 %tmp3_cast_cast, %c5_W_size_y_load_cas" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 516 'mul' 'tmp_i2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 517 [1/1] (1.76ns)   --->   "br label %9" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 517 'br' <Predicate = true> <Delay = 1.76>

State 40 <SV = 35> <Delay = 5.33>
ST_40 : Operation 518 [1/1] (0.00ns)   --->   "%i_i2 = phi i9 [ 0, %ap_fixed_base.exit.i.i143 ], [ %i_19, %10 ]"   --->   Operation 518 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 519 [1/1] (0.00ns)   --->   "%i_i2_cast = zext i9 %i_i2 to i10" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 519 'zext' 'i_i2_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 520 [1/1] (1.77ns)   --->   "%tmp_117_i = icmp slt i10 %i_i2_cast, %tmp_i2" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 520 'icmp' 'tmp_117_i' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 521 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 0)"   --->   Operation 521 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 522 [1/1] (1.82ns)   --->   "%i_19 = add i9 %i_i2, 1" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 522 'add' 'i_19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 523 [1/1] (0.00ns)   --->   "br i1 %tmp_117_i, label %10, label %relu_layer.exit.i.i2.loopexit" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 523 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_118_i_cast = zext i9 %i_i2 to i16" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 524 'zext' 'tmp_118_i_cast' <Predicate = (tmp_117_i)> <Delay = 0.00>
ST_40 : Operation 525 [1/1] (2.07ns)   --->   "%tmp_41 = add i16 %phi_mul4, %tmp_118_i_cast" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 525 'add' 'tmp_41' <Predicate = (tmp_117_i)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_55_cast = zext i16 %tmp_41 to i64" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 526 'zext' 'tmp_55_cast' <Predicate = (tmp_117_i)> <Delay = 0.00>
ST_40 : Operation 527 [1/1] (0.00ns)   --->   "%c5_W_data_V_addr_1 = getelementptr [48000 x i16]* %c5_W_data_V, i64 0, i64 %tmp_55_cast" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 527 'getelementptr' 'c5_W_data_V_addr_1' <Predicate = (tmp_117_i)> <Delay = 0.00>
ST_40 : Operation 528 [1/1] (3.25ns)   --->   "store i16 40, i16* %c5_W_data_V_addr_1, align 2" [zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 528 'store' <Predicate = (tmp_117_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_40 : Operation 529 [1/1] (0.00ns)   --->   "br label %9" [zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73]   --->   Operation 529 'br' <Predicate = (tmp_117_i)> <Delay = 0.00>
ST_40 : Operation 530 [1/1] (0.00ns)   --->   "br label %relu_layer.exit.i.i2"   --->   Operation 530 'br' <Predicate = (!tmp_117_i)> <Delay = 0.00>

State 41 <SV = 33> <Delay = 3.25>
ST_41 : Operation 531 [1/1] (0.00ns)   --->   "%i_0_i_i3_i_i3 = phi i7 [ %i_52, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i147 ], [ 0, %conv_layer.exit2.preheader ]"   --->   Operation 531 'phi' 'i_0_i_i3_i_i3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 532 [1/1] (1.48ns)   --->   "%exitcond_i_i4_i_i3 = icmp eq i7 %i_0_i_i3_i_i3, -8" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 532 'icmp' 'exitcond_i_i4_i_i3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 533 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 533 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 534 [1/1] (1.87ns)   --->   "%i_52 = add i7 %i_0_i_i3_i_i3, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 534 'add' 'i_52' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 535 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i4_i_i3, label %tensor_t.exit6.i.i3.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i5.i.i147" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 535 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_40 = zext i7 %i_0_i_i3_i_i3 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 536 'zext' 'tmp_40' <Predicate = (!exitcond_i_i4_i_i3)> <Delay = 0.00>
ST_41 : Operation 537 [1/1] (0.00ns)   --->   "%fc6_input_data_V_ad = getelementptr [120 x i16]* %fc6_input_data_V, i64 0, i64 %tmp_40" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 537 'getelementptr' 'fc6_input_data_V_ad' <Predicate = (!exitcond_i_i4_i_i3)> <Delay = 0.00>
ST_41 : Operation 538 [1/1] (3.25ns)   --->   "store i16 0, i16* %fc6_input_data_V_ad, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 538 'store' <Predicate = (!exitcond_i_i4_i_i3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_41 : Operation 539 [1/1] (0.00ns)   --->   "br label %conv_layer.exit2" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 539 'br' <Predicate = (!exitcond_i_i4_i_i3)> <Delay = 0.00>
ST_41 : Operation 540 [1/1] (1.76ns)   --->   "br label %tensor_t.exit6.i.i3" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 540 'br' <Predicate = (exitcond_i_i4_i_i3)> <Delay = 1.76>

State 42 <SV = 34> <Delay = 2.32>
ST_42 : Operation 541 [1/1] (0.00ns)   --->   "%i_0_i_i10_i_i2 = phi i4 [ %i_53, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i150 ], [ 0, %tensor_t.exit6.i.i3.preheader ]"   --->   Operation 541 'phi' 'i_0_i_i10_i_i2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 542 [1/1] (1.30ns)   --->   "%exitcond_i_i11_i_i2 = icmp eq i4 %i_0_i_i10_i_i2, -6" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 542 'icmp' 'exitcond_i_i11_i_i2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 543 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 543 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 544 [1/1] (1.73ns)   --->   "%i_53 = add i4 %i_0_i_i10_i_i2, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 544 'add' 'i_53' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 545 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i11_i_i2, label %arrayctor.loop.i.i151.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i12.i.i150" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 545 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_42 = zext i4 %i_0_i_i10_i_i2 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 546 'zext' 'tmp_42' <Predicate = (!exitcond_i_i11_i_i2)> <Delay = 0.00>
ST_42 : Operation 547 [1/1] (0.00ns)   --->   "%fc6_output_data_V_a = getelementptr [10 x i16]* %fc6_output_data_V, i64 0, i64 %tmp_42" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 547 'getelementptr' 'fc6_output_data_V_a' <Predicate = (!exitcond_i_i11_i_i2)> <Delay = 0.00>
ST_42 : Operation 548 [1/1] (2.32ns)   --->   "store i16 0, i16* %fc6_output_data_V_a, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 548 'store' <Predicate = (!exitcond_i_i11_i_i2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_42 : Operation 549 [1/1] (0.00ns)   --->   "br label %tensor_t.exit6.i.i3" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 549 'br' <Predicate = (!exitcond_i_i11_i_i2)> <Delay = 0.00>
ST_42 : Operation 550 [1/1] (1.76ns)   --->   "br label %arrayctor.loop.i.i151" [zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 550 'br' <Predicate = (exitcond_i_i11_i_i2)> <Delay = 1.76>

State 43 <SV = 35> <Delay = 1.76>
ST_43 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_43 = phi i4 [ %tmp_44, %tensor_t.exit.i.i155 ], [ 0, %arrayctor.loop.i.i151.preheader ]" [zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 551 'phi' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 552 [1/1] (1.73ns)   --->   "%tmp_44 = add i4 %tmp_43, 1" [zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 552 'add' 'tmp_44' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_45 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_43, i7 0)" [zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 553 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 554 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i11 %tmp_45 to i12" [zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 554 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_46 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_43, i3 0)" [zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 555 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 556 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_46 to i12" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 556 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 557 [1/1] (1.63ns)   --->   "%tmp_47 = sub i12 %p_shl_cast, %p_shl1_cast" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 557 'sub' 'tmp_47' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 558 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 558 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 559 [1/1] (1.76ns)   --->   "br label %11" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 559 'br' <Predicate = true> <Delay = 1.76>

State 44 <SV = 36> <Delay = 4.80>
ST_44 : Operation 560 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i5 = phi i7 [ 0, %arrayctor.loop.i.i151 ], [ %i_54, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i154 ]"   --->   Operation 560 'phi' 'i_0_i_i_i_i5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 561 [1/1] (1.48ns)   --->   "%exitcond_i_i_i_i5 = icmp eq i7 %i_0_i_i_i_i5, -8" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 561 'icmp' 'exitcond_i_i_i_i5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 562 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 562 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 563 [1/1] (1.87ns)   --->   "%i_54 = add i7 %i_0_i_i_i_i5, 1" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 563 'add' 'i_54' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 564 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i5, label %tensor_t.exit.i.i155, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i.i.i154" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 564 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i7 %i_0_i_i_i_i5 to i12" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 565 'zext' 'tmp_63_cast' <Predicate = (!exitcond_i_i_i_i5)> <Delay = 0.00>
ST_44 : Operation 566 [1/1] (1.54ns)   --->   "%tmp_49 = add i12 %tmp_47, %tmp_63_cast" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 566 'add' 'tmp_49' <Predicate = (!exitcond_i_i_i_i5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_64_cast = sext i12 %tmp_49 to i64" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 567 'sext' 'tmp_64_cast' <Predicate = (!exitcond_i_i_i_i5)> <Delay = 0.00>
ST_44 : Operation 568 [1/1] (0.00ns)   --->   "%fc6_W_data_V_addr = getelementptr [1200 x i16]* %fc6_W_data_V, i64 0, i64 %tmp_64_cast" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 568 'getelementptr' 'fc6_W_data_V_addr' <Predicate = (!exitcond_i_i_i_i5)> <Delay = 0.00>
ST_44 : Operation 569 [1/1] (3.25ns)   --->   "store i16 0, i16* %fc6_W_data_V_addr, align 2" [zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 569 'store' <Predicate = (!exitcond_i_i_i_i5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_44 : Operation 570 [1/1] (0.00ns)   --->   "br label %11" [zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 570 'br' <Predicate = (!exitcond_i_i_i_i5)> <Delay = 0.00>
ST_44 : Operation 571 [1/1] (1.30ns)   --->   "%tmp_48 = icmp eq i4 %tmp_43, -7" [zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 571 'icmp' 'tmp_48' <Predicate = (exitcond_i_i_i_i5)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 572 [1/1] (0.00ns)   --->   "br i1 %tmp_48, label %tensor_t.exit.i.i8.preheader, label %arrayctor.loop.i.i151" [zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 572 'br' <Predicate = (exitcond_i_i_i_i5)> <Delay = 0.00>
ST_44 : Operation 573 [1/1] (1.76ns)   --->   "br label %tensor_t.exit.i.i8" [zynqconn/FC_layer.h:21->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 573 'br' <Predicate = (exitcond_i_i_i_i5 & tmp_48)> <Delay = 1.76>

State 45 <SV = 37> <Delay = 3.25>
ST_45 : Operation 574 [1/1] (0.00ns)   --->   "%i_0_i_i3 = phi i4 [ %i_55, %tensor_t.exit.i.i8.loopexit ], [ 0, %tensor_t.exit.i.i8.preheader ]"   --->   Operation 574 'phi' 'i_0_i_i3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 575 [1/1] (1.30ns)   --->   "%exitcond_i_i3 = icmp eq i4 %i_0_i_i3, -6" [zynqconn/FC_layer.h:21->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 575 'icmp' 'exitcond_i_i3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 576 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 576 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 577 [1/1] (1.73ns)   --->   "%i_55 = add i4 %i_0_i_i3, 1" [zynqconn/FC_layer.h:21->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 577 'add' 'i_55' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 578 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i3, label %fc_layer.exit.preheader, label %ap_fixed_base.exit.i.i167" [zynqconn/FC_layer.h:21->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 578 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_50 = zext i4 %i_0_i_i3 to i64" [zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 579 'zext' 'tmp_50' <Predicate = (!exitcond_i_i3)> <Delay = 0.00>
ST_45 : Operation 580 [1/1] (0.00ns)   --->   "%fc6_W_size_x_addr = getelementptr [10 x i1]* @fc6_W_size_x, i64 0, i64 %tmp_50" [zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 580 'getelementptr' 'fc6_W_size_x_addr' <Predicate = (!exitcond_i_i3)> <Delay = 0.00>
ST_45 : Operation 581 [2/2] (3.25ns)   --->   "%fc6_W_size_x_load = load i1* %fc6_W_size_x_addr, align 1" [zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 581 'load' 'fc6_W_size_x_load' <Predicate = (!exitcond_i_i3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_45 : Operation 582 [1/1] (0.00ns)   --->   "%fc6_W_size_y_addr = getelementptr [10 x i1]* @fc6_W_size_y, i64 0, i64 %tmp_50" [zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 582 'getelementptr' 'fc6_W_size_y_addr' <Predicate = (!exitcond_i_i3)> <Delay = 0.00>
ST_45 : Operation 583 [2/2] (3.25ns)   --->   "%fc6_W_size_y_load = load i1* %fc6_W_size_y_addr, align 1" [zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 583 'load' 'fc6_W_size_y_load' <Predicate = (!exitcond_i_i3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_45 : Operation 584 [1/1] (0.00ns)   --->   "%fc6_W_size_z_addr = getelementptr [10 x i4]* @fc6_W_size_z, i64 0, i64 %tmp_50" [zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 584 'getelementptr' 'fc6_W_size_z_addr' <Predicate = (!exitcond_i_i3)> <Delay = 0.00>
ST_45 : Operation 585 [2/2] (3.25ns)   --->   "%fc6_W_size_z_load = load i4* %fc6_W_size_z_addr, align 1" [zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 585 'load' 'fc6_W_size_z_load' <Predicate = (!exitcond_i_i3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_45 : Operation 586 [1/1] (1.76ns)   --->   "br label %fc_layer.exit" [zynqconn/lenet5.cpp:77]   --->   Operation 586 'br' <Predicate = (exitcond_i_i3)> <Delay = 1.76>

State 46 <SV = 38> <Delay = 4.24>
ST_46 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_51 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %i_0_i_i3, i7 0)" [zynqconn/FC_layer.h:21->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 587 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 588 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i11 %tmp_51 to i12" [zynqconn/FC_layer.h:21->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 588 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_52 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i_i3, i3 0)" [zynqconn/FC_layer.h:21->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 589 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 590 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i7 %tmp_52 to i12" [zynqconn/lenet5.cpp:26->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 590 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 591 [1/1] (1.63ns)   --->   "%tmp_53 = sub i12 %p_shl2_cast, %p_shl3_cast" [zynqconn/lenet5.cpp:26->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 591 'sub' 'tmp_53' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 592 [1/2] (3.25ns)   --->   "%fc6_W_size_x_load = load i1* %fc6_W_size_x_addr, align 1" [zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 592 'load' 'fc6_W_size_x_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_46 : Operation 593 [1/2] (3.25ns)   --->   "%fc6_W_size_y_load = load i1* %fc6_W_size_y_addr, align 1" [zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 593 'load' 'fc6_W_size_y_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_46 : Operation 594 [1/2] (3.25ns)   --->   "%fc6_W_size_z_load = load i4* %fc6_W_size_z_addr, align 1" [zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 594 'load' 'fc6_W_size_z_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10> <ROM>
ST_46 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3)   --->   "%fc6_W_size_z_load_ca = sext i4 %fc6_W_size_z_load to i7" [zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 595 'sext' 'fc6_W_size_z_load_ca' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3)   --->   "%tmp_54 = select i1 %fc6_W_size_x_load, i7 -1, i7 0" [zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 596 'select' 'tmp_54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3)   --->   "%tmp4 = and i7 %fc6_W_size_z_load_ca, %tmp_54" [zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 597 'and' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3)   --->   "%tmp_55 = select i1 %fc6_W_size_y_load, i7 -1, i7 0" [zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 598 'select' 'tmp_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 599 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_i3 = and i7 %tmp4, %tmp_55" [zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 599 'and' 'tmp_i3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 600 [1/1] (1.76ns)   --->   "br label %12" [zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 600 'br' <Predicate = true> <Delay = 1.76>

State 47 <SV = 39> <Delay = 4.80>
ST_47 : Operation 601 [1/1] (0.00ns)   --->   "%i_i3 = phi i7 [ 0, %ap_fixed_base.exit.i.i167 ], [ %i_56, %13 ]"   --->   Operation 601 'phi' 'i_i3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 602 [1/1] (1.48ns)   --->   "%tmp_115_i = icmp ult i7 %i_i3, %tmp_i3" [zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 602 'icmp' 'tmp_115_i' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 603 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 0)"   --->   Operation 603 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 604 [1/1] (1.87ns)   --->   "%i_56 = add i7 %i_i3, 1" [zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 604 'add' 'i_56' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 605 [1/1] (0.00ns)   --->   "br i1 %tmp_115_i, label %13, label %tensor_t.exit.i.i8.loopexit" [zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 605 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_116_i_cast = zext i7 %i_i3 to i12" [zynqconn/lenet5.cpp:26->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 606 'zext' 'tmp_116_i_cast' <Predicate = (tmp_115_i)> <Delay = 0.00>
ST_47 : Operation 607 [1/1] (1.54ns)   --->   "%tmp_57 = add i12 %tmp_53, %tmp_116_i_cast" [zynqconn/lenet5.cpp:26->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 607 'add' 'tmp_57' <Predicate = (tmp_115_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_70_cast = sext i12 %tmp_57 to i64" [zynqconn/lenet5.cpp:26->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 608 'sext' 'tmp_70_cast' <Predicate = (tmp_115_i)> <Delay = 0.00>
ST_47 : Operation 609 [1/1] (0.00ns)   --->   "%fc6_W_data_V_addr_1 = getelementptr [1200 x i16]* %fc6_W_data_V, i64 0, i64 %tmp_70_cast" [zynqconn/lenet5.cpp:26->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 609 'getelementptr' 'fc6_W_data_V_addr_1' <Predicate = (tmp_115_i)> <Delay = 0.00>
ST_47 : Operation 610 [1/1] (3.25ns)   --->   "store i16 40, i16* %fc6_W_data_V_addr_1, align 2" [zynqconn/lenet5.cpp:26->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 610 'store' <Predicate = (tmp_115_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_47 : Operation 611 [1/1] (0.00ns)   --->   "br label %12" [zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74]   --->   Operation 611 'br' <Predicate = (tmp_115_i)> <Delay = 0.00>
ST_47 : Operation 612 [1/1] (0.00ns)   --->   "br label %tensor_t.exit.i.i8"   --->   Operation 612 'br' <Predicate = (!tmp_115_i)> <Delay = 0.00>

State 48 <SV = 38> <Delay = 3.25>
ST_48 : Operation 613 [1/1] (0.00ns)   --->   "%idx = phi i11 [ %idx_1, %14 ], [ 0, %fc_layer.exit.preheader ]"   --->   Operation 613 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 614 [1/1] (1.88ns)   --->   "%exitcond2 = icmp eq i11 %idx, -1024" [zynqconn/lenet5.cpp:77]   --->   Operation 614 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 615 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 615 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 616 [1/1] (1.63ns)   --->   "%idx_1 = add i11 %idx, 1" [zynqconn/lenet5.cpp:77]   --->   Operation 616 'add' 'idx_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 617 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader54.preheader, label %14" [zynqconn/lenet5.cpp:77]   --->   Operation 617 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %inStream_V_V)" [zynqconn/lenet5.cpp:79]   --->   Operation 618 'read' 'tmp_V' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_48 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_56 = zext i11 %idx to i64" [zynqconn/lenet5.cpp:80]   --->   Operation 619 'zext' 'tmp_56' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_48 : Operation 620 [1/1] (0.00ns)   --->   "%c1_input_data_V_add_1 = getelementptr [1024 x i16]* %c1_input_data_V, i64 0, i64 %tmp_56" [zynqconn/lenet5.cpp:80]   --->   Operation 620 'getelementptr' 'c1_input_data_V_add_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_48 : Operation 621 [1/1] (3.25ns)   --->   "store i16 %tmp_V, i16* %c1_input_data_V_add_1, align 2" [zynqconn/lenet5.cpp:80]   --->   Operation 621 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_48 : Operation 622 [1/1] (0.00ns)   --->   "br label %fc_layer.exit" [zynqconn/lenet5.cpp:77]   --->   Operation 622 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_48 : Operation 623 [1/1] (1.76ns)   --->   "br label %.preheader54"   --->   Operation 623 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 49 <SV = 39> <Delay = 1.91>
ST_49 : Operation 624 [1/1] (0.00ns)   --->   "%i37 = phi i3 [ %i_57, %.preheader54.loopexit ], [ 0, %.preheader54.preheader ]"   --->   Operation 624 'phi' 'i37' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 625 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i8 [ %next_mul5, %.preheader54.loopexit ], [ 0, %.preheader54.preheader ]"   --->   Operation 625 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 626 [1/1] (1.91ns)   --->   "%next_mul5 = add i8 %phi_mul5, 25"   --->   Operation 626 'add' 'next_mul5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 627 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %i37, -2" [zynqconn/lenet5.cpp:84]   --->   Operation 627 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 628 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 628 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 629 [1/1] (1.65ns)   --->   "%i_57 = add i3 %i37, 1" [zynqconn/lenet5.cpp:84]   --->   Operation 629 'add' 'i_57' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 630 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader52.preheader, label %.preheader53.preheader" [zynqconn/lenet5.cpp:84]   --->   Operation 630 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 631 [1/1] (1.76ns)   --->   "br label %.preheader53" [zynqconn/lenet5.cpp:86]   --->   Operation 631 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_49 : Operation 632 [1/1] (1.76ns)   --->   "br label %.preheader52"   --->   Operation 632 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 50 <SV = 40> <Delay = 5.16>
ST_50 : Operation 633 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_1, %15 ], [ 0, %.preheader53.preheader ]"   --->   Operation 633 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 634 [1/1] (1.36ns)   --->   "%exitcond5 = icmp eq i5 %j, -7" [zynqconn/lenet5.cpp:86]   --->   Operation 634 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 635 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 635 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 636 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j, 1" [zynqconn/lenet5.cpp:86]   --->   Operation 636 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 637 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader54.loopexit, label %15" [zynqconn/lenet5.cpp:86]   --->   Operation 637 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i5 %j to i8" [zynqconn/lenet5.cpp:88]   --->   Operation 638 'zext' 'tmp_75_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_50 : Operation 639 [1/1] (1.91ns)   --->   "%tmp_58 = add i8 %phi_mul5, %tmp_75_cast" [zynqconn/lenet5.cpp:88]   --->   Operation 639 'add' 'tmp_58' <Predicate = (!exitcond5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_76_cast = zext i8 %tmp_58 to i64" [zynqconn/lenet5.cpp:88]   --->   Operation 640 'zext' 'tmp_76_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_50 : Operation 641 [1/1] (0.00ns)   --->   "%c1_W_data_V_addr_2 = getelementptr [150 x i16]* %c1_W_data_V, i64 0, i64 %tmp_76_cast" [zynqconn/lenet5.cpp:88]   --->   Operation 641 'getelementptr' 'c1_W_data_V_addr_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_50 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %c1w_V_V)" [zynqconn/lenet5.cpp:88]   --->   Operation 642 'read' 'tmp_V_1' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_50 : Operation 643 [1/1] (3.25ns)   --->   "store i16 %tmp_V_1, i16* %c1_W_data_V_addr_2, align 2" [zynqconn/lenet5.cpp:88]   --->   Operation 643 'store' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_50 : Operation 644 [1/1] (0.00ns)   --->   "br label %.preheader53" [zynqconn/lenet5.cpp:86]   --->   Operation 644 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_50 : Operation 645 [1/1] (0.00ns)   --->   "br label %.preheader54"   --->   Operation 645 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 51 <SV = 40> <Delay = 1.78>
ST_51 : Operation 646 [1/1] (0.00ns)   --->   "%i1 = phi i5 [ %i_58, %.preheader52.loopexit ], [ 0, %.preheader52.preheader ]"   --->   Operation 646 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 647 [1/1] (0.00ns)   --->   "%phi_mul6 = phi i12 [ %next_mul6, %.preheader52.loopexit ], [ 0, %.preheader52.preheader ]"   --->   Operation 647 'phi' 'phi_mul6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 648 [1/1] (1.54ns)   --->   "%next_mul6 = add i12 %phi_mul6, 150"   --->   Operation 648 'add' 'next_mul6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 649 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %i1, -16" [zynqconn/lenet5.cpp:92]   --->   Operation 649 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 650 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 650 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 651 [1/1] (1.78ns)   --->   "%i_58 = add i5 %i1, 1" [zynqconn/lenet5.cpp:92]   --->   Operation 651 'add' 'i_58' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 652 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader50.preheader, label %.preheader51.preheader" [zynqconn/lenet5.cpp:92]   --->   Operation 652 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 653 [1/1] (1.76ns)   --->   "br label %.preheader51" [zynqconn/lenet5.cpp:94]   --->   Operation 653 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_51 : Operation 654 [1/1] (1.76ns)   --->   "br label %.preheader50"   --->   Operation 654 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 52 <SV = 41> <Delay = 4.80>
ST_52 : Operation 655 [1/1] (0.00ns)   --->   "%j2 = phi i8 [ %j_2, %16 ], [ 0, %.preheader51.preheader ]"   --->   Operation 655 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 656 [1/1] (1.55ns)   --->   "%exitcond7 = icmp eq i8 %j2, -106" [zynqconn/lenet5.cpp:94]   --->   Operation 656 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 657 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150)"   --->   Operation 657 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 658 [1/1] (1.91ns)   --->   "%j_2 = add i8 %j2, 1" [zynqconn/lenet5.cpp:94]   --->   Operation 658 'add' 'j_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 659 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader52.loopexit, label %16" [zynqconn/lenet5.cpp:94]   --->   Operation 659 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_79_cast = zext i8 %j2 to i12" [zynqconn/lenet5.cpp:96]   --->   Operation 660 'zext' 'tmp_79_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_52 : Operation 661 [1/1] (1.54ns)   --->   "%tmp_59 = add i12 %phi_mul6, %tmp_79_cast" [zynqconn/lenet5.cpp:96]   --->   Operation 661 'add' 'tmp_59' <Predicate = (!exitcond7)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i12 %tmp_59 to i64" [zynqconn/lenet5.cpp:96]   --->   Operation 662 'zext' 'tmp_80_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_52 : Operation 663 [1/1] (0.00ns)   --->   "%c3_W_data_V_addr_2 = getelementptr [2400 x i16]* %c3_W_data_V, i64 0, i64 %tmp_80_cast" [zynqconn/lenet5.cpp:96]   --->   Operation 663 'getelementptr' 'c3_W_data_V_addr_2' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_52 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %c3w_V_V)" [zynqconn/lenet5.cpp:96]   --->   Operation 664 'read' 'tmp_V_2' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_52 : Operation 665 [1/1] (3.25ns)   --->   "store i16 %tmp_V_2, i16* %c3_W_data_V_addr_2, align 2" [zynqconn/lenet5.cpp:96]   --->   Operation 665 'store' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_52 : Operation 666 [1/1] (0.00ns)   --->   "br label %.preheader51" [zynqconn/lenet5.cpp:94]   --->   Operation 666 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_52 : Operation 667 [1/1] (0.00ns)   --->   "br label %.preheader52"   --->   Operation 667 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 53 <SV = 41> <Delay = 2.07>
ST_53 : Operation 668 [1/1] (0.00ns)   --->   "%i3 = phi i7 [ %i_59, %.preheader50.loopexit ], [ 0, %.preheader50.preheader ]"   --->   Operation 668 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 669 [1/1] (0.00ns)   --->   "%phi_mul7 = phi i16 [ %next_mul7, %.preheader50.loopexit ], [ 0, %.preheader50.preheader ]"   --->   Operation 669 'phi' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 670 [1/1] (2.07ns)   --->   "%next_mul7 = add i16 %phi_mul7, 400"   --->   Operation 670 'add' 'next_mul7' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 671 [1/1] (1.48ns)   --->   "%exitcond6 = icmp eq i7 %i3, -8" [zynqconn/lenet5.cpp:101]   --->   Operation 671 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 672 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 672 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 673 [1/1] (1.87ns)   --->   "%i_59 = add i7 %i3, 1" [zynqconn/lenet5.cpp:101]   --->   Operation 673 'add' 'i_59' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 674 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader48.preheader, label %.preheader49.preheader" [zynqconn/lenet5.cpp:101]   --->   Operation 674 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 675 [1/1] (1.76ns)   --->   "br label %.preheader49" [zynqconn/lenet5.cpp:103]   --->   Operation 675 'br' <Predicate = (!exitcond6)> <Delay = 1.76>
ST_53 : Operation 676 [1/1] (1.76ns)   --->   "br label %.preheader48" [zynqconn/lenet5.cpp:111]   --->   Operation 676 'br' <Predicate = (exitcond6)> <Delay = 1.76>

State 54 <SV = 42> <Delay = 5.33>
ST_54 : Operation 677 [1/1] (0.00ns)   --->   "%j4 = phi i9 [ %j_3, %17 ], [ 0, %.preheader49.preheader ]"   --->   Operation 677 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 678 [1/1] (1.66ns)   --->   "%exitcond9 = icmp eq i9 %j4, -112" [zynqconn/lenet5.cpp:103]   --->   Operation 678 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 679 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 679 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 680 [1/1] (1.82ns)   --->   "%j_3 = add i9 %j4, 1" [zynqconn/lenet5.cpp:103]   --->   Operation 680 'add' 'j_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 681 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader50.loopexit, label %17" [zynqconn/lenet5.cpp:103]   --->   Operation 681 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_84_cast = zext i9 %j4 to i16" [zynqconn/lenet5.cpp:105]   --->   Operation 682 'zext' 'tmp_84_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_54 : Operation 683 [1/1] (2.07ns)   --->   "%tmp_63 = add i16 %phi_mul7, %tmp_84_cast" [zynqconn/lenet5.cpp:105]   --->   Operation 683 'add' 'tmp_63' <Predicate = (!exitcond9)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_85_cast = zext i16 %tmp_63 to i64" [zynqconn/lenet5.cpp:105]   --->   Operation 684 'zext' 'tmp_85_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_54 : Operation 685 [1/1] (0.00ns)   --->   "%c5_W_data_V_addr_2 = getelementptr [48000 x i16]* %c5_W_data_V, i64 0, i64 %tmp_85_cast" [zynqconn/lenet5.cpp:105]   --->   Operation 685 'getelementptr' 'c5_W_data_V_addr_2' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_54 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %c5w_V_V)" [zynqconn/lenet5.cpp:105]   --->   Operation 686 'read' 'tmp_V_3' <Predicate = (!exitcond9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_54 : Operation 687 [1/1] (3.25ns)   --->   "store i16 %tmp_V_3, i16* %c5_W_data_V_addr_2, align 2" [zynqconn/lenet5.cpp:105]   --->   Operation 687 'store' <Predicate = (!exitcond9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_54 : Operation 688 [1/1] (0.00ns)   --->   "br label %.preheader49" [zynqconn/lenet5.cpp:103]   --->   Operation 688 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_54 : Operation 689 [1/1] (0.00ns)   --->   "br label %.preheader50"   --->   Operation 689 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 55 <SV = 42> <Delay = 1.76>
ST_55 : Operation 690 [1/1] (0.00ns)   --->   "%i5 = phi i4 [ %i_60, %.preheader48.loopexit ], [ 0, %.preheader48.preheader ]"   --->   Operation 690 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 691 [1/1] (1.30ns)   --->   "%exitcond8 = icmp eq i4 %i5, -6" [zynqconn/lenet5.cpp:111]   --->   Operation 691 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 692 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 692 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 693 [1/1] (1.73ns)   --->   "%i_60 = add i4 %i5, 1" [zynqconn/lenet5.cpp:111]   --->   Operation 693 'add' 'i_60' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 694 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %19, label %.preheader.preheader" [zynqconn/lenet5.cpp:111]   --->   Operation 694 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_60 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %i5, i7 0)" [zynqconn/lenet5.cpp:111]   --->   Operation 695 'bitconcatenate' 'tmp_60' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_55 : Operation 696 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i11 %tmp_60 to i12" [zynqconn/lenet5.cpp:111]   --->   Operation 696 'zext' 'p_shl4_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_55 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_61 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i5, i3 0)" [zynqconn/lenet5.cpp:111]   --->   Operation 697 'bitconcatenate' 'tmp_61' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_55 : Operation 698 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i7 %tmp_61 to i12" [zynqconn/lenet5.cpp:115]   --->   Operation 698 'zext' 'p_shl5_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_55 : Operation 699 [1/1] (1.63ns)   --->   "%tmp_62 = sub i12 %p_shl4_cast, %p_shl5_cast" [zynqconn/lenet5.cpp:115]   --->   Operation 699 'sub' 'tmp_62' <Predicate = (!exitcond8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 700 [1/1] (1.76ns)   --->   "br label %.preheader" [zynqconn/lenet5.cpp:113]   --->   Operation 700 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_55 : Operation 701 [2/2] (0.00ns)   --->   "call fastcc void @forward.2([1024 x i16]* %c1_input_data_V, [4704 x i16]* %c1_output_data_V, [150 x i16]* %c1_W_data_V, [1024 x i16]* %c1_inpad_data_V, [4704 x i16]* %c1_relu1_input_data, [4704 x i15]* %c1_relu1_output_dat)" [zynqconn/lenet5.cpp:119]   --->   Operation 701 'call' <Predicate = (exitcond8)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 43> <Delay = 4.80>
ST_56 : Operation 702 [1/1] (0.00ns)   --->   "%j6 = phi i7 [ %j_4, %18 ], [ 0, %.preheader.preheader ]"   --->   Operation 702 'phi' 'j6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 703 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %j6, -8" [zynqconn/lenet5.cpp:113]   --->   Operation 703 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 704 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 704 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 705 [1/1] (1.87ns)   --->   "%j_4 = add i7 %j6, 1" [zynqconn/lenet5.cpp:113]   --->   Operation 705 'add' 'j_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 706 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader48.loopexit, label %18" [zynqconn/lenet5.cpp:113]   --->   Operation 706 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_87_cast = zext i7 %j6 to i12" [zynqconn/lenet5.cpp:115]   --->   Operation 707 'zext' 'tmp_87_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_56 : Operation 708 [1/1] (1.54ns)   --->   "%tmp_65 = add i12 %tmp_62, %tmp_87_cast" [zynqconn/lenet5.cpp:115]   --->   Operation 708 'add' 'tmp_65' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_88_cast = sext i12 %tmp_65 to i64" [zynqconn/lenet5.cpp:115]   --->   Operation 709 'sext' 'tmp_88_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_56 : Operation 710 [1/1] (0.00ns)   --->   "%fc6_W_data_V_addr_2 = getelementptr [1200 x i16]* %fc6_W_data_V, i64 0, i64 %tmp_88_cast" [zynqconn/lenet5.cpp:115]   --->   Operation 710 'getelementptr' 'fc6_W_data_V_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_56 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %fcw_V_V)" [zynqconn/lenet5.cpp:115]   --->   Operation 711 'read' 'tmp_V_4' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_56 : Operation 712 [1/1] (3.25ns)   --->   "store i16 %tmp_V_4, i16* %fc6_W_data_V_addr_2, align 2" [zynqconn/lenet5.cpp:115]   --->   Operation 712 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_56 : Operation 713 [1/1] (0.00ns)   --->   "br label %.preheader" [zynqconn/lenet5.cpp:113]   --->   Operation 713 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_56 : Operation 714 [1/1] (0.00ns)   --->   "br label %.preheader48"   --->   Operation 714 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 57 <SV = 43> <Delay = 1.76>
ST_57 : Operation 715 [1/2] (0.00ns)   --->   "call fastcc void @forward.2([1024 x i16]* %c1_input_data_V, [4704 x i16]* %c1_output_data_V, [150 x i16]* %c1_W_data_V, [1024 x i16]* %c1_inpad_data_V, [4704 x i16]* %c1_relu1_input_data, [4704 x i15]* %c1_relu1_output_dat)" [zynqconn/lenet5.cpp:119]   --->   Operation 715 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 716 [1/1] (1.76ns)   --->   "br label %20" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120]   --->   Operation 716 'br' <Predicate = true> <Delay = 1.76>

State 58 <SV = 44> <Delay = 3.25>
ST_58 : Operation 717 [1/1] (0.00ns)   --->   "%p_i0_0_i = phi i13 [ 0, %19 ], [ %p_i0, %21 ]"   --->   Operation 717 'phi' 'p_i0_0_i' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 718 [1/1] (0.00ns)   --->   "%p_i0_0_i_cast = zext i13 %p_i0_0_i to i64" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120]   --->   Operation 718 'zext' 'p_i0_0_i_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 719 [1/1] (2.09ns)   --->   "%tmp_64 = icmp eq i13 %p_i0_0_i, -3488" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120]   --->   Operation 719 'icmp' 'tmp_64' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 720 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)"   --->   Operation 720 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 721 [1/1] (1.67ns)   --->   "%p_i0 = add i13 %p_i0_0_i, 1" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120]   --->   Operation 721 'add' 'p_i0' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 722 [1/1] (0.00ns)   --->   "br i1 %tmp_64, label %"operator=.exit", label %21" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120]   --->   Operation 722 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 723 [1/1] (0.00ns)   --->   "%c1_output_data_V_ad_1 = getelementptr [4704 x i16]* %c1_output_data_V, i64 0, i64 %p_i0_0_i_cast" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120]   --->   Operation 723 'getelementptr' 'c1_output_data_V_ad_1' <Predicate = (!tmp_64)> <Delay = 0.00>
ST_58 : Operation 724 [2/2] (3.25ns)   --->   "%c1_output_data_V_lo = load i16* %c1_output_data_V_ad_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120]   --->   Operation 724 'load' 'c1_output_data_V_lo' <Predicate = (!tmp_64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_58 : Operation 725 [2/2] (0.00ns)   --->   "call fastcc void @forward([4704 x i16]* %p2_input_data_V, [1176 x i16]* %p2_output_data_V, [1176 x i16]* %p2_relu1_input_data, [1176 x i15]* %p2_relu1_output_dat)" [zynqconn/lenet5.cpp:120]   --->   Operation 725 'call' <Predicate = (tmp_64)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 45> <Delay = 6.50>
ST_59 : Operation 726 [1/2] (3.25ns)   --->   "%c1_output_data_V_lo = load i16* %c1_output_data_V_ad_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120]   --->   Operation 726 'load' 'c1_output_data_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_59 : Operation 727 [1/1] (0.00ns)   --->   "%p2_input_data_V_add_1 = getelementptr [4704 x i16]* %p2_input_data_V, i64 0, i64 %p_i0_0_i_cast" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120]   --->   Operation 727 'getelementptr' 'p2_input_data_V_add_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 728 [1/1] (3.25ns)   --->   "store i16 %c1_output_data_V_lo, i16* %p2_input_data_V_add_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120]   --->   Operation 728 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_59 : Operation 729 [1/1] (0.00ns)   --->   "br label %20" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120]   --->   Operation 729 'br' <Predicate = true> <Delay = 0.00>

State 60 <SV = 45> <Delay = 1.76>
ST_60 : Operation 730 [1/2] (0.00ns)   --->   "call fastcc void @forward([4704 x i16]* %p2_input_data_V, [1176 x i16]* %p2_output_data_V, [1176 x i16]* %p2_relu1_input_data, [1176 x i15]* %p2_relu1_output_dat)" [zynqconn/lenet5.cpp:120]   --->   Operation 730 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 731 [1/1] (1.76ns)   --->   "br label %22" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121]   --->   Operation 731 'br' <Predicate = true> <Delay = 1.76>

State 61 <SV = 46> <Delay = 3.25>
ST_61 : Operation 732 [1/1] (0.00ns)   --->   "%p_i0_0_i1 = phi i11 [ 0, %"operator=.exit" ], [ %p_i0_1, %23 ]"   --->   Operation 732 'phi' 'p_i0_0_i1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 733 [1/1] (0.00ns)   --->   "%p_i0_0_i1_cast = zext i11 %p_i0_0_i1 to i64" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121]   --->   Operation 733 'zext' 'p_i0_0_i1_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 734 [1/1] (1.88ns)   --->   "%tmp_66 = icmp eq i11 %p_i0_0_i1, -872" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121]   --->   Operation 734 'icmp' 'tmp_66' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 735 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)"   --->   Operation 735 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 736 [1/1] (1.63ns)   --->   "%p_i0_1 = add i11 %p_i0_0_i1, 1" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121]   --->   Operation 736 'add' 'p_i0_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 737 [1/1] (0.00ns)   --->   "br i1 %tmp_66, label %"operator=.exit1", label %23" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121]   --->   Operation 737 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 738 [1/1] (0.00ns)   --->   "%p2_output_data_V_ad_1 = getelementptr [1176 x i16]* %p2_output_data_V, i64 0, i64 %p_i0_0_i1_cast" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121]   --->   Operation 738 'getelementptr' 'p2_output_data_V_ad_1' <Predicate = (!tmp_66)> <Delay = 0.00>
ST_61 : Operation 739 [2/2] (3.25ns)   --->   "%p2_output_data_V_lo = load i16* %p2_output_data_V_ad_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121]   --->   Operation 739 'load' 'p2_output_data_V_lo' <Predicate = (!tmp_66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_61 : Operation 740 [2/2] (0.00ns)   --->   "call fastcc void @forward.3([1176 x i16]* %c3_input_data_V, [1600 x i16]* %c3_output_data_V, [2400 x i16]* %c3_W_data_V, [1176 x i16]* %c3_inpad_data_V, [1600 x i16]* %c3_relu1_input_data, [1600 x i15]* %c3_relu1_output_dat)" [zynqconn/lenet5.cpp:121]   --->   Operation 740 'call' <Predicate = (tmp_66)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 47> <Delay = 6.50>
ST_62 : Operation 741 [1/2] (3.25ns)   --->   "%p2_output_data_V_lo = load i16* %p2_output_data_V_ad_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121]   --->   Operation 741 'load' 'p2_output_data_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_62 : Operation 742 [1/1] (0.00ns)   --->   "%c3_input_data_V_add_1 = getelementptr [1176 x i16]* %c3_input_data_V, i64 0, i64 %p_i0_0_i1_cast" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121]   --->   Operation 742 'getelementptr' 'c3_input_data_V_add_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 743 [1/1] (3.25ns)   --->   "store i16 %p2_output_data_V_lo, i16* %c3_input_data_V_add_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121]   --->   Operation 743 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_62 : Operation 744 [1/1] (0.00ns)   --->   "br label %22" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121]   --->   Operation 744 'br' <Predicate = true> <Delay = 0.00>

State 63 <SV = 47> <Delay = 1.76>
ST_63 : Operation 745 [1/2] (0.00ns)   --->   "call fastcc void @forward.3([1176 x i16]* %c3_input_data_V, [1600 x i16]* %c3_output_data_V, [2400 x i16]* %c3_W_data_V, [1176 x i16]* %c3_inpad_data_V, [1600 x i16]* %c3_relu1_input_data, [1600 x i15]* %c3_relu1_output_dat)" [zynqconn/lenet5.cpp:121]   --->   Operation 745 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 746 [1/1] (1.76ns)   --->   "br label %24" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122]   --->   Operation 746 'br' <Predicate = true> <Delay = 1.76>

State 64 <SV = 48> <Delay = 3.25>
ST_64 : Operation 747 [1/1] (0.00ns)   --->   "%p_i0_0_i2 = phi i11 [ 0, %"operator=.exit1" ], [ %p_i0_2, %25 ]"   --->   Operation 747 'phi' 'p_i0_0_i2' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 748 [1/1] (0.00ns)   --->   "%p_i0_0_i2_cast = zext i11 %p_i0_0_i2 to i64" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122]   --->   Operation 748 'zext' 'p_i0_0_i2_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 749 [1/1] (1.88ns)   --->   "%tmp_67 = icmp eq i11 %p_i0_0_i2, -448" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122]   --->   Operation 749 'icmp' 'tmp_67' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 750 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 750 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 751 [1/1] (1.63ns)   --->   "%p_i0_2 = add i11 %p_i0_0_i2, 1" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122]   --->   Operation 751 'add' 'p_i0_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 752 [1/1] (0.00ns)   --->   "br i1 %tmp_67, label %"operator=.exit2", label %25" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122]   --->   Operation 752 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 753 [1/1] (0.00ns)   --->   "%c3_output_data_V_ad_1 = getelementptr [1600 x i16]* %c3_output_data_V, i64 0, i64 %p_i0_0_i2_cast" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122]   --->   Operation 753 'getelementptr' 'c3_output_data_V_ad_1' <Predicate = (!tmp_67)> <Delay = 0.00>
ST_64 : Operation 754 [2/2] (3.25ns)   --->   "%c3_output_data_V_lo = load i16* %c3_output_data_V_ad_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122]   --->   Operation 754 'load' 'c3_output_data_V_lo' <Predicate = (!tmp_67)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_64 : Operation 755 [2/2] (0.00ns)   --->   "call fastcc void @forward.1([1600 x i16]* %p4_input_data_V, [400 x i16]* %p4_output_data_V, [400 x i16]* %p4_relu1_input_data, [400 x i15]* %p4_relu1_output_dat)" [zynqconn/lenet5.cpp:122]   --->   Operation 755 'call' <Predicate = (tmp_67)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 49> <Delay = 6.50>
ST_65 : Operation 756 [1/2] (3.25ns)   --->   "%c3_output_data_V_lo = load i16* %c3_output_data_V_ad_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122]   --->   Operation 756 'load' 'c3_output_data_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_65 : Operation 757 [1/1] (0.00ns)   --->   "%p4_input_data_V_add_1 = getelementptr [1600 x i16]* %p4_input_data_V, i64 0, i64 %p_i0_0_i2_cast" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122]   --->   Operation 757 'getelementptr' 'p4_input_data_V_add_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 758 [1/1] (3.25ns)   --->   "store i16 %c3_output_data_V_lo, i16* %p4_input_data_V_add_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122]   --->   Operation 758 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_65 : Operation 759 [1/1] (0.00ns)   --->   "br label %24" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122]   --->   Operation 759 'br' <Predicate = true> <Delay = 0.00>

State 66 <SV = 49> <Delay = 1.76>
ST_66 : Operation 760 [1/2] (0.00ns)   --->   "call fastcc void @forward.1([1600 x i16]* %p4_input_data_V, [400 x i16]* %p4_output_data_V, [400 x i16]* %p4_relu1_input_data, [400 x i15]* %p4_relu1_output_dat)" [zynqconn/lenet5.cpp:122]   --->   Operation 760 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 761 [1/1] (1.76ns)   --->   "br label %26" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123]   --->   Operation 761 'br' <Predicate = true> <Delay = 1.76>

State 67 <SV = 50> <Delay = 3.25>
ST_67 : Operation 762 [1/1] (0.00ns)   --->   "%p_i0_0_i3 = phi i9 [ 0, %"operator=.exit2" ], [ %p_i0_3, %27 ]"   --->   Operation 762 'phi' 'p_i0_0_i3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 763 [1/1] (0.00ns)   --->   "%p_i0_0_i3_cast9 = zext i9 %p_i0_0_i3 to i64" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123]   --->   Operation 763 'zext' 'p_i0_0_i3_cast9' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 764 [1/1] (1.66ns)   --->   "%tmp_68 = icmp eq i9 %p_i0_0_i3, -112" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123]   --->   Operation 764 'icmp' 'tmp_68' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 765 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 765 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 766 [1/1] (1.82ns)   --->   "%p_i0_3 = add i9 %p_i0_0_i3, 1" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123]   --->   Operation 766 'add' 'p_i0_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 767 [1/1] (0.00ns)   --->   "br i1 %tmp_68, label %"operator=.exit3", label %27" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123]   --->   Operation 767 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 768 [1/1] (0.00ns)   --->   "%p4_output_data_V_ad_1 = getelementptr [400 x i16]* %p4_output_data_V, i64 0, i64 %p_i0_0_i3_cast9" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123]   --->   Operation 768 'getelementptr' 'p4_output_data_V_ad_1' <Predicate = (!tmp_68)> <Delay = 0.00>
ST_67 : Operation 769 [2/2] (3.25ns)   --->   "%p4_output_data_V_lo = load i16* %p4_output_data_V_ad_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123]   --->   Operation 769 'load' 'p4_output_data_V_lo' <Predicate = (!tmp_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_67 : Operation 770 [2/2] (0.00ns)   --->   "call fastcc void @forward.4([400 x i16]* %c5_input_data_V, [120 x i16]* %c5_output_data_V, [48000 x i16]* %c5_W_data_V, [400 x i16]* %c5_inpad_data_V, [120 x i16]* %c5_relu1_input_data, [120 x i15]* %c5_relu1_output_dat)" [zynqconn/lenet5.cpp:123]   --->   Operation 770 'call' <Predicate = (tmp_68)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 51> <Delay = 6.50>
ST_68 : Operation 771 [1/2] (3.25ns)   --->   "%p4_output_data_V_lo = load i16* %p4_output_data_V_ad_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123]   --->   Operation 771 'load' 'p4_output_data_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_68 : Operation 772 [1/1] (0.00ns)   --->   "%c5_input_data_V_add_1 = getelementptr [400 x i16]* %c5_input_data_V, i64 0, i64 %p_i0_0_i3_cast9" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123]   --->   Operation 772 'getelementptr' 'c5_input_data_V_add_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 773 [1/1] (3.25ns)   --->   "store i16 %p4_output_data_V_lo, i16* %c5_input_data_V_add_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123]   --->   Operation 773 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_68 : Operation 774 [1/1] (0.00ns)   --->   "br label %26" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123]   --->   Operation 774 'br' <Predicate = true> <Delay = 0.00>

State 69 <SV = 51> <Delay = 1.76>
ST_69 : Operation 775 [1/2] (0.00ns)   --->   "call fastcc void @forward.4([400 x i16]* %c5_input_data_V, [120 x i16]* %c5_output_data_V, [48000 x i16]* %c5_W_data_V, [400 x i16]* %c5_inpad_data_V, [120 x i16]* %c5_relu1_input_data, [120 x i15]* %c5_relu1_output_dat)" [zynqconn/lenet5.cpp:123]   --->   Operation 775 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 776 [1/1] (1.76ns)   --->   "br label %28" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124]   --->   Operation 776 'br' <Predicate = true> <Delay = 1.76>

State 70 <SV = 52> <Delay = 3.25>
ST_70 : Operation 777 [1/1] (0.00ns)   --->   "%p_i0_0_i4 = phi i7 [ 0, %"operator=.exit3" ], [ %p_i0_4, %29 ]"   --->   Operation 777 'phi' 'p_i0_0_i4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 778 [1/1] (0.00ns)   --->   "%p_i0_0_i4_cast8 = zext i7 %p_i0_0_i4 to i64" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124]   --->   Operation 778 'zext' 'p_i0_0_i4_cast8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 779 [1/1] (1.48ns)   --->   "%tmp_69 = icmp eq i7 %p_i0_0_i4, -8" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124]   --->   Operation 779 'icmp' 'tmp_69' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 780 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 780 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 781 [1/1] (1.87ns)   --->   "%p_i0_4 = add i7 %p_i0_0_i4, 1" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124]   --->   Operation 781 'add' 'p_i0_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 782 [1/1] (0.00ns)   --->   "br i1 %tmp_69, label %"operator=.exit4.preheader", label %29" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124]   --->   Operation 782 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 783 [1/1] (0.00ns)   --->   "%c5_output_data_V_ad_1 = getelementptr [120 x i16]* %c5_output_data_V, i64 0, i64 %p_i0_0_i4_cast8" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124]   --->   Operation 783 'getelementptr' 'c5_output_data_V_ad_1' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_70 : Operation 784 [2/2] (3.25ns)   --->   "%c5_output_data_V_lo = load i16* %c5_output_data_V_ad_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124]   --->   Operation 784 'load' 'c5_output_data_V_lo' <Predicate = (!tmp_69)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_70 : Operation 785 [1/1] (1.76ns)   --->   "br label %"operator=.exit4"" [zynqconn/FC_layer.h:40->zynqconn/lenet5.cpp:124]   --->   Operation 785 'br' <Predicate = (tmp_69)> <Delay = 1.76>

State 71 <SV = 53> <Delay = 6.50>
ST_71 : Operation 786 [1/2] (3.25ns)   --->   "%c5_output_data_V_lo = load i16* %c5_output_data_V_ad_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124]   --->   Operation 786 'load' 'c5_output_data_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_71 : Operation 787 [1/1] (0.00ns)   --->   "%fc6_input_data_V_ad_1 = getelementptr [120 x i16]* %fc6_input_data_V, i64 0, i64 %p_i0_0_i4_cast8" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124]   --->   Operation 787 'getelementptr' 'fc6_input_data_V_ad_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 788 [1/1] (3.25ns)   --->   "store i16 %c5_output_data_V_lo, i16* %fc6_input_data_V_ad_1, align 2" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124]   --->   Operation 788 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_71 : Operation 789 [1/1] (0.00ns)   --->   "br label %28" [zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124]   --->   Operation 789 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 53> <Delay = 1.76>
ST_72 : Operation 790 [1/1] (0.00ns)   --->   "%p_z_assign = phi i4 [ %i_filter, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.1.i ], [ 0, %"operator=.exit4.preheader" ]"   --->   Operation 790 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 791 [1/1] (1.30ns)   --->   "%exitcond_i = icmp eq i4 %p_z_assign, -6" [zynqconn/FC_layer.h:40->zynqconn/lenet5.cpp:124]   --->   Operation 791 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 792 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 792 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 793 [1/1] (1.73ns)   --->   "%i_filter = add i4 %p_z_assign, 1" [zynqconn/FC_layer.h:40->zynqconn/lenet5.cpp:124]   --->   Operation 793 'add' 'i_filter' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 794 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %forward.exit.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i" [zynqconn/FC_layer.h:40->zynqconn/lenet5.cpp:124]   --->   Operation 794 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_i4 = zext i4 %p_z_assign to i64" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 795 'zext' 'tmp_i4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_72 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_70 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %p_z_assign, i7 0)" [zynqconn/FC_layer.h:40->zynqconn/lenet5.cpp:124]   --->   Operation 796 'bitconcatenate' 'tmp_70' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_72 : Operation 797 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i11 %tmp_70 to i12" [zynqconn/FC_layer.h:40->zynqconn/lenet5.cpp:124]   --->   Operation 797 'zext' 'p_shl6_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_72 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_71 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %p_z_assign, i3 0)" [zynqconn/FC_layer.h:40->zynqconn/lenet5.cpp:124]   --->   Operation 798 'bitconcatenate' 'tmp_71' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_72 : Operation 799 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i7 %tmp_71 to i12" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 799 'zext' 'p_shl7_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_72 : Operation 800 [1/1] (1.63ns)   --->   "%tmp_72 = sub i12 %p_shl6_cast, %p_shl7_cast" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 800 'sub' 'tmp_72' <Predicate = (!exitcond_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 801 [1/1] (1.76ns)   --->   "br label %.preheader.0.0.i" [zynqconn/FC_layer.h:46->zynqconn/lenet5.cpp:124]   --->   Operation 801 'br' <Predicate = (!exitcond_i)> <Delay = 1.76>
ST_72 : Operation 802 [1/1] (1.76ns)   --->   "br label %forward.exit" [zynqconn/lenet5.cpp:127]   --->   Operation 802 'br' <Predicate = (exitcond_i)> <Delay = 1.76>

State 73 <SV = 54> <Delay = 4.80>
ST_73 : Operation 803 [1/1] (0.00ns)   --->   "%p_Val2_0_i = phi i16 [ %dot_out_V_0_i, %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i ], [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i ]" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 803 'phi' 'p_Val2_0_i' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 804 [1/1] (0.00ns)   --->   "%p_z_assign_1_0_i = phi i7 [ %i_z_0_i, %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i ], [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.preheader.i ]" [zynqconn/FC_layer.h:46->zynqconn/lenet5.cpp:124]   --->   Operation 804 'phi' 'p_z_assign_1_0_i' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 805 [1/1] (1.48ns)   --->   "%exitcond_0_i = icmp eq i7 %p_z_assign_1_0_i, -8" [zynqconn/FC_layer.h:46->zynqconn/lenet5.cpp:124]   --->   Operation 805 'icmp' 'exitcond_0_i' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 806 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 806 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 807 [1/1] (1.87ns)   --->   "%i_z_0_i = add i7 %p_z_assign_1_0_i, 1" [zynqconn/FC_layer.h:46->zynqconn/lenet5.cpp:124]   --->   Operation 807 'add' 'i_z_0_i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 808 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_i, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11.1.i, label %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.i" [zynqconn/FC_layer.h:46->zynqconn/lenet5.cpp:124]   --->   Operation 808 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_132_0_i = zext i7 %p_z_assign_1_0_i to i64" [zynqconn/Tensor.h:36->zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 809 'zext' 'tmp_132_0_i' <Predicate = (!exitcond_0_i)> <Delay = 0.00>
ST_73 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_132_0_i_cast = zext i7 %p_z_assign_1_0_i to i12" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 810 'zext' 'tmp_132_0_i_cast' <Predicate = (!exitcond_0_i)> <Delay = 0.00>
ST_73 : Operation 811 [1/1] (1.54ns)   --->   "%tmp_74 = add i12 %tmp_132_0_i_cast, %tmp_72" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 811 'add' 'tmp_74' <Predicate = (!exitcond_0_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_97_cast = sext i12 %tmp_74 to i64" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 812 'sext' 'tmp_97_cast' <Predicate = (!exitcond_0_i)> <Delay = 0.00>
ST_73 : Operation 813 [1/1] (0.00ns)   --->   "%fc6_W_data_V_addr_3 = getelementptr [1200 x i16]* %fc6_W_data_V, i64 0, i64 %tmp_97_cast" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 813 'getelementptr' 'fc6_W_data_V_addr_3' <Predicate = (!exitcond_0_i)> <Delay = 0.00>
ST_73 : Operation 814 [1/1] (0.00ns)   --->   "%fc6_input_data_V_ad_2 = getelementptr [120 x i16]* %fc6_input_data_V, i64 0, i64 %tmp_132_0_i" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 814 'getelementptr' 'fc6_input_data_V_ad_2' <Predicate = (!exitcond_0_i)> <Delay = 0.00>
ST_73 : Operation 815 [2/2] (3.25ns)   --->   "%fc6_input_data_V_lo = load i16* %fc6_input_data_V_ad_2, align 2" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 815 'load' 'fc6_input_data_V_lo' <Predicate = (!exitcond_0_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_73 : Operation 816 [2/2] (3.25ns)   --->   "%fc6_W_data_V_load = load i16* %fc6_W_data_V_addr_3, align 2" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 816 'load' 'fc6_W_data_V_load' <Predicate = (!exitcond_0_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_73 : Operation 817 [1/1] (0.00ns)   --->   "%fc6_output_data_V_a_1 = getelementptr [10 x i16]* %fc6_output_data_V, i64 0, i64 %tmp_i4" [zynqconn/FC_layer.h:51->zynqconn/lenet5.cpp:124]   --->   Operation 817 'getelementptr' 'fc6_output_data_V_a_1' <Predicate = (exitcond_0_i)> <Delay = 0.00>
ST_73 : Operation 818 [1/1] (2.32ns)   --->   "store i16 %p_Val2_0_i, i16* %fc6_output_data_V_a_1, align 2" [zynqconn/FC_layer.h:51->zynqconn/lenet5.cpp:124]   --->   Operation 818 'store' <Predicate = (exitcond_0_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_73 : Operation 819 [1/1] (0.00ns)   --->   "br label %"operator=.exit4"" [zynqconn/FC_layer.h:40->zynqconn/lenet5.cpp:124]   --->   Operation 819 'br' <Predicate = (exitcond_0_i)> <Delay = 0.00>

State 74 <SV = 55> <Delay = 3.25>
ST_74 : Operation 820 [1/2] (3.25ns)   --->   "%fc6_input_data_V_lo = load i16* %fc6_input_data_V_ad_2, align 2" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 820 'load' 'fc6_input_data_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_74 : Operation 821 [1/2] (3.25ns)   --->   "%fc6_W_data_V_load = load i16* %fc6_W_data_V_addr_3, align 2" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 821 'load' 'fc6_W_data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

State 75 <SV = 56> <Delay = 6.38>
ST_75 : Operation 822 [1/1] (0.00ns)   --->   "%r_V_0_i = sext i16 %fc6_input_data_V_lo to i28" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 822 'sext' 'r_V_0_i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_133_0_i = sext i16 %fc6_W_data_V_load to i28" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 823 'sext' 'tmp_133_0_i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 824 [1/1] (3.36ns) (grouped into DSP with root node ret_V_0_i)   --->   "%r_V_2_0_i = mul i28 %r_V_0_i, %tmp_133_0_i" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 824 'mul' 'r_V_2_0_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 825 [1/1] (0.00ns)   --->   "%lhs_V_1_0_i = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_0_i, i12 0)" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 825 'bitconcatenate' 'lhs_V_1_0_i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 826 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_0_i = add i28 %lhs_V_1_0_i, %r_V_2_0_i" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 826 'add' 'ret_V_0_i' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 827 [1/1] (0.00ns)   --->   "%dot_out_V_0_i = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %ret_V_0_i, i32 12, i32 27)" [zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124]   --->   Operation 827 'partselect' 'dot_out_V_0_i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 828 [1/1] (0.00ns)   --->   "br label %.preheader.0.0.i" [zynqconn/FC_layer.h:46->zynqconn/lenet5.cpp:124]   --->   Operation 828 'br' <Predicate = true> <Delay = 0.00>

State 76 <SV = 54> <Delay = 2.32>
ST_76 : Operation 829 [1/1] (0.00ns)   --->   "%idx7 = phi i4 [ %idx_2, %30 ], [ 0, %forward.exit.preheader ]"   --->   Operation 829 'phi' 'idx7' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 830 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %idx7, -6" [zynqconn/lenet5.cpp:127]   --->   Operation 830 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 831 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 831 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 832 [1/1] (1.73ns)   --->   "%idx_2 = add i4 %idx7, 1" [zynqconn/lenet5.cpp:127]   --->   Operation 832 'add' 'idx_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 833 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %31, label %30" [zynqconn/lenet5.cpp:127]   --->   Operation 833 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_73 = zext i4 %idx7 to i64" [zynqconn/lenet5.cpp:130]   --->   Operation 834 'zext' 'tmp_73' <Predicate = (!exitcond)> <Delay = 0.00>
ST_76 : Operation 835 [1/1] (0.00ns)   --->   "%fc6_output_data_V_a_2 = getelementptr [10 x i16]* %fc6_output_data_V, i64 0, i64 %tmp_73" [zynqconn/lenet5.cpp:130]   --->   Operation 835 'getelementptr' 'fc6_output_data_V_a_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_76 : Operation 836 [2/2] (2.32ns)   --->   "%valOut_V = load i16* %fc6_output_data_V_a_2, align 2" [zynqconn/lenet5.cpp:130]   --->   Operation 836 'load' 'valOut_V' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_76 : Operation 837 [1/1] (0.00ns)   --->   "ret i32 0" [zynqconn/lenet5.cpp:134]   --->   Operation 837 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 77 <SV = 55> <Delay = 2.32>
ST_77 : Operation 838 [1/2] (2.32ns)   --->   "%valOut_V = load i16* %fc6_output_data_V_a_2, align 2" [zynqconn/lenet5.cpp:130]   --->   Operation 838 'load' 'valOut_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_77 : Operation 839 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %outStream_V_V, i16 %valOut_V)" [zynqconn/lenet5.cpp:132]   --->   Operation 839 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 78 <SV = 56> <Delay = 0.00>
ST_78 : Operation 840 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %outStream_V_V, i16 %valOut_V)" [zynqconn/lenet5.cpp:132]   --->   Operation 840 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_78 : Operation 841 [1/1] (0.00ns)   --->   "br label %forward.exit" [zynqconn/lenet5.cpp:127]   --->   Operation 841 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [68]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [68]  (0 ns)
	'getelementptr' operation ('c1_input_data_V_add', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [75]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) of constant 0 on array 'c1.input._data.V', zynqconn/lenet5.cpp:69 [76]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [81]  (0 ns)
	'getelementptr' operation ('c1_output_data_V_ad', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [88]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) of constant 0 on array 'c1.output._data.V', zynqconn/lenet5.cpp:69 [89]  (3.25 ns)

 <State 4>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [95]  (0 ns)
	'add' operation ('next_mul') [97]  (1.87 ns)

 <State 5>: 5.12ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [102]  (0 ns)
	'add' operation ('tmp_1', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [109]  (1.87 ns)
	'getelementptr' operation ('c1_W_data_V_addr', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [111]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) of constant 0 on array 'c1.W._data.V', zynqconn/lenet5.cpp:69 [112]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [120]  (0 ns)
	'getelementptr' operation ('c1_inpad_data_V_add', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [127]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) of constant 0 on array 'c1.inpad._data.V', zynqconn/lenet5.cpp:69 [128]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [133]  (0 ns)
	'getelementptr' operation ('c1_relu1_input_data_1', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [140]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) of constant 0 on array 'c1.relu1.input._data.V', zynqconn/lenet5.cpp:69 [141]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [146]  (0 ns)
	'getelementptr' operation ('c1_relu1_output_dat_1', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [153]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) of constant 0 on array 'c1.relu1.output._data.V', zynqconn/lenet5.cpp:69 [154]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/CONV_layer.h:32->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [159]  (0 ns)
	'getelementptr' operation ('c1_W_size_x_addr', zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [168]  (0 ns)
	'load' operation ('c1_W_size_x_load', zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) on array 'c1_W_size_x' [169]  (3.25 ns)

 <State 10>: 5.87ns
The critical path consists of the following:
	'load' operation ('c1_W_size_x_load', zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) on array 'c1_W_size_x' [169]  (3.25 ns)
	'and' operation ('tmp1', zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [176]  (0.993 ns)
	'mul' operation ('tmp_i', zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [178]  (1.62 ns)

 <State 11>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [181]  (0 ns)
	'add' operation ('tmp_11', zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [189]  (1.92 ns)
	'getelementptr' operation ('c1_W_data_V_addr_1', zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) [191]  (0 ns)
	'store' operation (zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) of constant 40 on array 'c1.W._data.V', zynqconn/lenet5.cpp:69 [192]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70) [199]  (0 ns)
	'getelementptr' operation ('p2_input_data_V_add', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70) [206]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70) of constant 0 on array 'p2.input._data.V', zynqconn/lenet5.cpp:70 [207]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70) [212]  (0 ns)
	'getelementptr' operation ('p2_output_data_V_ad', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70) [219]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70) of constant 0 on array 'p2.output._data.V', zynqconn/lenet5.cpp:70 [220]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70) [225]  (0 ns)
	'getelementptr' operation ('p2_relu1_input_data_1', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70) [232]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70) of constant 0 on array 'p2.relu1.input._data.V', zynqconn/lenet5.cpp:70 [233]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70) [238]  (0 ns)
	'getelementptr' operation ('p2_relu1_output_dat_1', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70) [245]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:70) of constant 0 on array 'p2.relu1.output._data.V', zynqconn/lenet5.cpp:70 [246]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [251]  (0 ns)
	'getelementptr' operation ('c3_input_data_V_add', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [258]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) of constant 0 on array 'c3.input._data.V', zynqconn/lenet5.cpp:71 [259]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [264]  (0 ns)
	'getelementptr' operation ('c3_output_data_V_ad', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [271]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) of constant 0 on array 'c3.output._data.V', zynqconn/lenet5.cpp:71 [272]  (3.25 ns)

 <State 18>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [284]  (1.77 ns)

 <State 19>: 4.8ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [284]  (0 ns)
	'add' operation ('tmp_20', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [291]  (1.55 ns)
	'getelementptr' operation ('c3_W_data_V_addr', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [293]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) of constant 0 on array 'c3.W._data.V', zynqconn/lenet5.cpp:71 [294]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [302]  (0 ns)
	'getelementptr' operation ('c3_inpad_data_V_add', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [309]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) of constant 0 on array 'c3.inpad._data.V', zynqconn/lenet5.cpp:71 [310]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [315]  (0 ns)
	'getelementptr' operation ('c3_relu1_input_data_1', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [322]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) of constant 0 on array 'c3.relu1.input._data.V', zynqconn/lenet5.cpp:71 [323]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [328]  (0 ns)
	'getelementptr' operation ('c3_relu1_output_dat_1', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [335]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) of constant 0 on array 'c3.relu1.output._data.V', zynqconn/lenet5.cpp:71 [336]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/CONV_layer.h:32->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [341]  (0 ns)
	'getelementptr' operation ('c3_W_size_x_addr', zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [350]  (0 ns)
	'load' operation ('c3_W_size_x_load', zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) on array 'c3_W_size_x' [351]  (3.25 ns)

 <State 24>: 8.65ns
The critical path consists of the following:
	'load' operation ('c3_W_size_x_load', zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) on array 'c3_W_size_x' [351]  (3.25 ns)
	'mul' operation ('tmp2', zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [360]  (1.62 ns)
	'mul' operation ('tmp_i1', zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [362]  (3.78 ns)

 <State 25>: 4.8ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [365]  (0 ns)
	'add' operation ('tmp_26', zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [373]  (1.55 ns)
	'getelementptr' operation ('c3_W_data_V_addr_1', zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) [375]  (0 ns)
	'store' operation (zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) of constant 40 on array 'c3.W._data.V', zynqconn/lenet5.cpp:71 [376]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72) [383]  (0 ns)
	'getelementptr' operation ('p4_input_data_V_add', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72) [390]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72) of constant 0 on array 'p4.input._data.V', zynqconn/lenet5.cpp:72 [391]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72) [396]  (0 ns)
	'getelementptr' operation ('p4_output_data_V_ad', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72) [403]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72) of constant 0 on array 'p4.output._data.V', zynqconn/lenet5.cpp:72 [404]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72) [409]  (0 ns)
	'getelementptr' operation ('p4_relu1_input_data_1', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72) [416]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72) of constant 0 on array 'p4.relu1.input._data.V', zynqconn/lenet5.cpp:72 [417]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72) [422]  (0 ns)
	'getelementptr' operation ('p4_relu1_output_dat_1', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72) [429]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/POOLING_layer.h:17->zynqconn/POOLING_layer.h:19->zynqconn/lenet5.cpp:72) of constant 0 on array 'p4.relu1.output._data.V', zynqconn/lenet5.cpp:72 [430]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [435]  (0 ns)
	'getelementptr' operation ('c5_input_data_V_add', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [442]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) of constant 0 on array 'c5.input._data.V', zynqconn/lenet5.cpp:73 [443]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [448]  (0 ns)
	'getelementptr' operation ('c5_output_data_V_ad', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [455]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) of constant 0 on array 'c5.output._data.V', zynqconn/lenet5.cpp:73 [456]  (3.25 ns)

 <State 32>: 2.08ns
The critical path consists of the following:
	'phi' operation ('phi_mul3') with incoming values : ('next_mul3') [462]  (0 ns)
	'add' operation ('next_mul3') [463]  (2.08 ns)

 <State 33>: 5.33ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [468]  (0 ns)
	'add' operation ('tmp_35', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [475]  (2.08 ns)
	'getelementptr' operation ('c5_W_data_V_addr', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [477]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) of constant 0 on array 'c5.W._data.V', zynqconn/lenet5.cpp:73 [478]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [486]  (0 ns)
	'getelementptr' operation ('c5_inpad_data_V_add', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [493]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) of constant 0 on array 'c5.inpad._data.V', zynqconn/lenet5.cpp:73 [494]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [499]  (0 ns)
	'getelementptr' operation ('c5_relu1_input_data_1', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [506]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) of constant 0 on array 'c5.relu1.input._data.V', zynqconn/lenet5.cpp:73 [507]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [512]  (0 ns)
	'getelementptr' operation ('c5_relu1_output_dat_1', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [519]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/RELU_layer.h:13->zynqconn/RELU_layer.h:15->zynqconn/CONV_layer.h:30->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) of constant 0 on array 'c5.relu1.output._data.V', zynqconn/lenet5.cpp:73 [520]  (3.25 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/CONV_layer.h:32->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [525]  (0 ns)
	'getelementptr' operation ('c5_W_size_x_addr', zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [534]  (0 ns)
	'load' operation ('c5_W_size_x_load', zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) on array 'c5_W_size_x' [535]  (3.25 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'load' operation ('c5_W_size_x_load', zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) on array 'c5_W_size_x' [535]  (3.25 ns)

 <State 39>: 7.66ns
The critical path consists of the following:
	'mul' operation ('tmp3', zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [543]  (3.49 ns)
	'mul' operation ('tmp_i2', zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [545]  (4.17 ns)

 <State 40>: 5.33ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/lenet5.cpp:24->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [548]  (0 ns)
	'add' operation ('tmp_41', zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [556]  (2.08 ns)
	'getelementptr' operation ('c5_W_data_V_addr_1', zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) [558]  (0 ns)
	'store' operation (zynqconn/lenet5.cpp:26->zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) of constant 40 on array 'c5.W._data.V', zynqconn/lenet5.cpp:73 [559]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [566]  (0 ns)
	'getelementptr' operation ('fc6_input_data_V_ad', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [573]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) of constant 0 on array 'fc_layer<10, 1, 1, 120>.input._data.V', zynqconn/lenet5.cpp:74 [574]  (3.25 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [579]  (0 ns)
	'getelementptr' operation ('fc6_output_data_V_a', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [586]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) of constant 0 on array 'fc_layer<10, 1, 1, 120>.output._data.V', zynqconn/lenet5.cpp:74 [587]  (2.32 ns)

 <State 43>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [602]  (1.77 ns)

 <State 44>: 4.8ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/Tensor.h:27->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [602]  (0 ns)
	'add' operation ('tmp_49', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [609]  (1.55 ns)
	'getelementptr' operation ('fc6_W_data_V_addr', zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [611]  (0 ns)
	'store' operation (zynqconn/Tensor.h:29->zynqconn/Tensor.h:31->zynqconn/FC_layer.h:17->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) of constant 0 on array 'fc_layer<10, 1, 1, 120>.W._data.V', zynqconn/lenet5.cpp:74 [612]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/FC_layer.h:21->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [620]  (0 ns)
	'getelementptr' operation ('fc6_W_size_x_addr', zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [632]  (0 ns)
	'load' operation ('fc6_W_size_x_load', zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) on array 'fc6_W_size_x' [633]  (3.25 ns)

 <State 46>: 4.25ns
The critical path consists of the following:
	'load' operation ('fc6_W_size_x_load', zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) on array 'fc6_W_size_x' [633]  (3.25 ns)
	'select' operation ('tmp_54', zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [639]  (0 ns)
	'and' operation ('tmp4', zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [640]  (0 ns)
	'and' operation ('tmp_i3', zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [642]  (0.993 ns)

 <State 47>: 4.8ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/lenet5.cpp:24->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [645]  (0 ns)
	'add' operation ('tmp_57', zynqconn/lenet5.cpp:26->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [652]  (1.55 ns)
	'getelementptr' operation ('fc6_W_data_V_addr_1', zynqconn/lenet5.cpp:26->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) [654]  (0 ns)
	'store' operation (zynqconn/lenet5.cpp:26->zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) of constant 40 on array 'fc_layer<10, 1, 1, 120>.W._data.V', zynqconn/lenet5.cpp:74 [655]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'phi' operation ('idx') with incoming values : ('idx', zynqconn/lenet5.cpp:77) [662]  (0 ns)
	'getelementptr' operation ('c1_input_data_V_add_1', zynqconn/lenet5.cpp:80) [670]  (0 ns)
	'store' operation (zynqconn/lenet5.cpp:80) of variable 'tmp.V', zynqconn/lenet5.cpp:79 on array 'c1.input._data.V', zynqconn/lenet5.cpp:69 [671]  (3.25 ns)

 <State 49>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul5') with incoming values : ('next_mul5') [677]  (0 ns)
	'add' operation ('next_mul5') [678]  (1.92 ns)

 <State 50>: 5.17ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', zynqconn/lenet5.cpp:86) [686]  (0 ns)
	'add' operation ('tmp_58', zynqconn/lenet5.cpp:88) [693]  (1.92 ns)
	'getelementptr' operation ('c1_W_data_V_addr_2', zynqconn/lenet5.cpp:88) [695]  (0 ns)
	'store' operation (zynqconn/lenet5.cpp:88) of variable 'tmp.V', zynqconn/lenet5.cpp:88 on array 'c1.W._data.V', zynqconn/lenet5.cpp:69 [697]  (3.25 ns)

 <State 51>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', zynqconn/lenet5.cpp:92) [704]  (0 ns)
	'add' operation ('i', zynqconn/lenet5.cpp:92) [709]  (1.78 ns)

 <State 52>: 4.8ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', zynqconn/lenet5.cpp:94) [714]  (0 ns)
	'add' operation ('tmp_59', zynqconn/lenet5.cpp:96) [721]  (1.55 ns)
	'getelementptr' operation ('c3_W_data_V_addr_2', zynqconn/lenet5.cpp:96) [723]  (0 ns)
	'store' operation (zynqconn/lenet5.cpp:96) of variable 'tmp.V', zynqconn/lenet5.cpp:96 on array 'c3.W._data.V', zynqconn/lenet5.cpp:71 [725]  (3.25 ns)

 <State 53>: 2.08ns
The critical path consists of the following:
	'phi' operation ('phi_mul7') with incoming values : ('next_mul7') [733]  (0 ns)
	'add' operation ('next_mul7') [734]  (2.08 ns)

 <State 54>: 5.33ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', zynqconn/lenet5.cpp:103) [742]  (0 ns)
	'add' operation ('tmp_63', zynqconn/lenet5.cpp:105) [749]  (2.08 ns)
	'getelementptr' operation ('c5_W_data_V_addr_2', zynqconn/lenet5.cpp:105) [751]  (0 ns)
	'store' operation (zynqconn/lenet5.cpp:105) of variable 'tmp.V', zynqconn/lenet5.cpp:105 on array 'c5.W._data.V', zynqconn/lenet5.cpp:73 [753]  (3.25 ns)

 <State 55>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', zynqconn/lenet5.cpp:113) [773]  (1.77 ns)

 <State 56>: 4.8ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', zynqconn/lenet5.cpp:113) [773]  (0 ns)
	'add' operation ('tmp_65', zynqconn/lenet5.cpp:115) [780]  (1.55 ns)
	'getelementptr' operation ('fc6_W_data_V_addr_2', zynqconn/lenet5.cpp:115) [782]  (0 ns)
	'store' operation (zynqconn/lenet5.cpp:115) of variable 'tmp.V', zynqconn/lenet5.cpp:115 on array 'fc_layer<10, 1, 1, 120>.W._data.V', zynqconn/lenet5.cpp:74 [784]  (3.25 ns)

 <State 57>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120) [792]  (1.77 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120) [792]  (0 ns)
	'getelementptr' operation ('c1_output_data_V_ad_1', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120) [799]  (0 ns)
	'load' operation ('c1_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120) on array 'c1.output._data.V', zynqconn/lenet5.cpp:69 [800]  (3.25 ns)

 <State 59>: 6.51ns
The critical path consists of the following:
	'load' operation ('c1_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120) on array 'c1.output._data.V', zynqconn/lenet5.cpp:69 [800]  (3.25 ns)
	'store' operation (zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120) of variable 'c1_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:120 on array 'p2.input._data.V', zynqconn/lenet5.cpp:70 [802]  (3.25 ns)

 <State 60>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121) [808]  (1.77 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121) [808]  (0 ns)
	'getelementptr' operation ('p2_output_data_V_ad_1', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121) [815]  (0 ns)
	'load' operation ('p2_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121) on array 'p2.output._data.V', zynqconn/lenet5.cpp:70 [816]  (3.25 ns)

 <State 62>: 6.51ns
The critical path consists of the following:
	'load' operation ('p2_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121) on array 'p2.output._data.V', zynqconn/lenet5.cpp:70 [816]  (3.25 ns)
	'store' operation (zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121) of variable 'p2_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:121 on array 'c3.input._data.V', zynqconn/lenet5.cpp:71 [818]  (3.25 ns)

 <State 63>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122) [824]  (1.77 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122) [824]  (0 ns)
	'getelementptr' operation ('c3_output_data_V_ad_1', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122) [831]  (0 ns)
	'load' operation ('c3_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122) on array 'c3.output._data.V', zynqconn/lenet5.cpp:71 [832]  (3.25 ns)

 <State 65>: 6.51ns
The critical path consists of the following:
	'load' operation ('c3_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122) on array 'c3.output._data.V', zynqconn/lenet5.cpp:71 [832]  (3.25 ns)
	'store' operation (zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122) of variable 'c3_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:122 on array 'p4.input._data.V', zynqconn/lenet5.cpp:72 [834]  (3.25 ns)

 <State 66>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123) [840]  (1.77 ns)

 <State 67>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123) [840]  (0 ns)
	'getelementptr' operation ('p4_output_data_V_ad_1', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123) [847]  (0 ns)
	'load' operation ('p4_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123) on array 'p4.output._data.V', zynqconn/lenet5.cpp:72 [848]  (3.25 ns)

 <State 68>: 6.51ns
The critical path consists of the following:
	'load' operation ('p4_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123) on array 'p4.output._data.V', zynqconn/lenet5.cpp:72 [848]  (3.25 ns)
	'store' operation (zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123) of variable 'p4_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:123 on array 'c5.input._data.V', zynqconn/lenet5.cpp:73 [850]  (3.25 ns)

 <State 69>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124) [856]  (1.77 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124) [856]  (0 ns)
	'getelementptr' operation ('c5_output_data_V_ad_1', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124) [863]  (0 ns)
	'load' operation ('c5_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124) on array 'c5.output._data.V', zynqconn/lenet5.cpp:73 [864]  (3.25 ns)

 <State 71>: 6.51ns
The critical path consists of the following:
	'load' operation ('c5_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124) on array 'c5.output._data.V', zynqconn/lenet5.cpp:73 [864]  (3.25 ns)
	'store' operation (zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124) of variable 'c5_output_data_V_lo', zynqconn/Tensor.h:15->zynqconn/lenet5.cpp:124 on array 'fc_layer<10, 1, 1, 120>.input._data.V', zynqconn/lenet5.cpp:74 [866]  (3.25 ns)

 <State 72>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_Val2_0_i', zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124) with incoming values : ('dot_out_V_0_i', zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124) [885]  (1.77 ns)

 <State 73>: 4.8ns
The critical path consists of the following:
	'phi' operation ('p_z_assign_1_0_i', zynqconn/FC_layer.h:46->zynqconn/lenet5.cpp:124) with incoming values : ('i_z_0_i', zynqconn/FC_layer.h:46->zynqconn/lenet5.cpp:124) [886]  (0 ns)
	'add' operation ('tmp_74', zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124) [894]  (1.55 ns)
	'getelementptr' operation ('fc6_W_data_V_addr_3', zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124) [896]  (0 ns)
	'load' operation ('fc6_W_data_V_load', zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124) on array 'fc_layer<10, 1, 1, 120>.W._data.V', zynqconn/lenet5.cpp:74 [900]  (3.25 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc6_input_data_V_lo', zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124) on array 'fc_layer<10, 1, 1, 120>.input._data.V', zynqconn/lenet5.cpp:74 [898]  (3.25 ns)

 <State 75>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[904] ('r_V_2_0_i', zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124) [902]  (3.36 ns)
	'add' operation of DSP[904] ('ret_V_0_i', zynqconn/FC_layer.h:48->zynqconn/lenet5.cpp:124) [904]  (3.02 ns)

 <State 76>: 2.32ns
The critical path consists of the following:
	'phi' operation ('idx') with incoming values : ('idx', zynqconn/lenet5.cpp:127) [914]  (0 ns)
	'getelementptr' operation ('fc6_output_data_V_a_2', zynqconn/lenet5.cpp:130) [921]  (0 ns)
	'load' operation ('valOut.V', zynqconn/lenet5.cpp:130) on array 'fc_layer<10, 1, 1, 120>.output._data.V', zynqconn/lenet5.cpp:74 [922]  (2.32 ns)

 <State 77>: 2.32ns
The critical path consists of the following:
	'load' operation ('valOut.V', zynqconn/lenet5.cpp:130) on array 'fc_layer<10, 1, 1, 120>.output._data.V', zynqconn/lenet5.cpp:74 [922]  (2.32 ns)

 <State 78>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
