* ******************************************************************************

* iCEcube Placer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:55:50

* File Generated:     Jun 14 2022 09:25:55

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP --outdir C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP
SDC file             - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	217
    Number of DFFs      	:	109
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	59
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	17
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	17
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	34
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI82TR[1]_LC_117/in3" to pin "VPP_VDDQ.count_2_RNI82TR[1]_LC_117/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI82TR_1[1]_LC_118/in2" to pin "VPP_VDDQ.count_2_RNI82TR_1[1]_LC_118/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI71TR[0]_LC_115/in3" to pin "VPP_VDDQ.count_2_RNI71TR[0]_LC_115/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI82TR_0[1]_LC_116/in3" to pin "VPP_VDDQ.count_2_RNI82TR_0[1]_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_LC_167/in0" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_LC_167/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_LC_167/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_LC_167/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m6_LC_169/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m6_LC_169/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNILHSU_0[1]_LC_124/in1" to pin "VPP_VDDQ.count_2_RNILHSU_0[1]_LC_124/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI[5]_LC_143/in1" to pin "VPP_VDDQ.count_2_RNI[5]_LC_143/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI3MB31[8]_LC_113/in1" to pin "VPP_VDDQ.count_2_RNI3MB31[8]_LC_113/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_0[10]_LC_135/in0" to pin "VPP_VDDQ.count_2_RNI_0[10]_LC_135/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_213/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_213/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_8_THRU_LUT4_0_LC_249/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_8_THRU_LUT4_0_LC_249/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_0[10]_LC_135/in1" to pin "VPP_VDDQ.count_2_RNI_0[10]_LC_135/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_214/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_214/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_9_THRU_LUT4_0_LC_250/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_9_THRU_LUT4_0_LC_250/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_0[10]_LC_135/in2" to pin "VPP_VDDQ.count_2_RNI_0[10]_LC_135/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_195/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_195/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_10_THRU_LUT4_0_LC_240/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_10_THRU_LUT4_0_LC_240/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIUPFQ6[1]_LC_133/in2" to pin "VPP_VDDQ.count_2_RNIUPFQ6[1]_LC_133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_196/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_196/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_11_THRU_LUT4_0_LC_241/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_11_THRU_LUT4_0_LC_241/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_197/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_197/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_12_THRU_LUT4_0_LC_242/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_12_THRU_LUT4_0_LC_242/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_198/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_198/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_13_THRU_LUT4_0_LC_243/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_13_THRU_LUT4_0_LC_243/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_199/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_199/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI71TR[0]_LC_115/in1" to pin "VPP_VDDQ.count_2_RNI71TR[0]_LC_115/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIUPFQ6[1]_LC_133/in1" to pin "VPP_VDDQ.count_2_RNIUPFQ6[1]_LC_133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIB5TR[4]_LC_119/in1" to pin "VPP_VDDQ.count_2_RNIB5TR[4]_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNI_LC_202/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNI_LC_202/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI[5]_LC_143/in0" to pin "VPP_VDDQ.count_2_RNI[5]_LC_143/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_206/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_206/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_4_THRU_LUT4_0_LC_247/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_4_THRU_LUT4_0_LC_247/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_LC_208/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVF931_LC_208/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31_LC_210/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JA31_LC_210/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNI_LC_202/in3" to pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNI_LC_202/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNI_LC_202/in2" to pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNI_LC_202/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNILHSU_0[1]_LC_124/in3" to pin "VPP_VDDQ.count_2_RNILHSU_0[1]_LC_124/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIUPFQ6[1]_LC_133/in0" to pin "VPP_VDDQ.count_2_RNIUPFQ6[1]_LC_133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI[5]_LC_143/in2" to pin "VPP_VDDQ.count_2_RNI[5]_LC_143/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIN3531[2]_LC_126/in1" to pin "VPP_VDDQ.count_2_RNIN3531[2]_LC_126/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_201/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_201/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_2_THRU_LUT4_0_LC_246/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_2_THRU_LUT4_0_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI82TR[1]_LC_117/in2" to pin "VPP_VDDQ.count_2_RNI82TR[1]_LC_117/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI82TR_1[1]_LC_118/in1" to pin "VPP_VDDQ.count_2_RNI82TR_1[1]_LC_118/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI[1]_LC_138/in0" to pin "VPP_VDDQ.count_2_RNI[1]_LC_138/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	252
    Number of DFFs      	:	109
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	40
        LUT, DFF and CARRY	:	69
    Combinational LogicCells
        Only LUT         	:	125
        CARRY Only       	:	13
        LUT with CARRY   	:	18
    LogicCells                  :	265/1280
    PLBs                        :	39/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	59/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.9 (sec)

Final Design Statistics
    Number of LUTs      	:	252
    Number of DFFs      	:	109
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	59
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	265/1280
    PLBs                        :	51/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	59/67
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|FPGA_OSC | Frequency: 14.14 MHz | Target: 45.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.0 sec.

