\doxysection{include/core/cortex-\/m4 Directory Reference}
\hypertarget{dir_ee6d435a46042ad3b1ab4491874ef656}{}\label{dir_ee6d435a46042ad3b1ab4491874ef656}\index{include/core/cortex-\/m4 Directory Reference@{include/core/cortex-\/m4 Directory Reference}}
Directory dependency graph for cortex-\/m4\+:
% FIG 0
\doxysubsubsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{clock_8h}{clock.\+h}}
\begin{DoxyCompactList}\small\item\em Clock HAL implementation for Cortex-\/\+M4 (STM32\+F401\+RE). \end{DoxyCompactList}\item 
file \mbox{\hyperlink{gpio_8h}{gpio.\+h}}
\begin{DoxyCompactList}\small\item\em HAL interface for GPIO control on STM32\+F4 series. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{gpio__reg_8h}{gpio\+\_\+reg.\+h}}
\begin{DoxyCompactList}\small\item\em Register map and base addresses for GPIO ports on STM32\+F4 series. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{interrupt_8h}{interrupt.\+h}}
\begin{DoxyCompactList}\small\item\em NVIC register definitions, IRQ numbers, and HAL interrupt control API for STM32\+F4. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{pwm_8h}{pwm.\+h}}
\begin{DoxyCompactList}\small\item\em Handle structure for PWM (Pulse Width Modulation) configuration. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{rcc__reg_8h}{rcc\+\_\+reg.\+h}}
\begin{DoxyCompactList}\small\item\em Register map for Reset and Clock Control (RCC) peripheral on STM32\+F4 series. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{timer_8h}{timer.\+h}}
\begin{DoxyCompactList}\small\item\em Timer and Sys\+Tick register defines and API for STM32\+F4 (Cortex-\/\+M4). \end{DoxyCompactList}\item 
file \mbox{\hyperlink{uart_8h}{uart.\+h}}
\begin{DoxyCompactList}\small\item\em UART driver interface for STM32\+F4 (Cortex-\/\+M4). \end{DoxyCompactList}\end{DoxyCompactItemize}
