It is my final "LOGIC CIRCUIT DESIGN" project introduced by FIGES ENGINEERING. Thanks to their contributions, we have completed our final project readily with the help of our professors.
