//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\fpga\gowin_flipflop_drainer\impl\gwsynthesis\gowin_flipflop_drainer.vg
<Physical Constraints File>: C:\fpga\gowin_flipflop_drainer\src\pin_constraints.cst
<Timing Constraints File>: ---
<Version>: V1.9.8.10
<Part Number>: GW1NSR-LV4CQN48PC6/I5
<Device>: GW1NSR-4C
<Created Time>: Thu Jan 19 23:06:21 2023


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:6372
<Numbers of Endpoints Analyzed>:2775
<Numbers of Falling Endpoints>:0
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                   Type      Period   Frequency    Rise     Fall          Source                        Master                          Objects          
 ======================================== =========== ======== ============ ======= ======== ===================== ===================================== ========================= 
  clk                                      Base        37.037   27.000MHz    0.000   18.519                                                               clk_ibuf/I               
  adder_pll/pll/CLKOUT.default_gen_clk     Generated   5.516    181.286MHz   0.000   2.758    clk_ibuf/I            clk                                   adder_pll/pll/CLKOUT     
  adder_pll/pll/CLKOUTP.default_gen_clk    Generated   5.516    181.286MHz   0.000   2.758    clk_ibuf/I            clk                                   adder_pll/pll/CLKOUTP    
  adder_pll/pll/CLKOUTD.default_gen_clk    Generated   11.032   90.643MHz    0.000   5.516    clk_ibuf/I            clk                                   adder_pll/pll/CLKOUTD    
  adder_pll/pll/CLKOUTD3.default_gen_clk   Generated   16.548   60.429MHz    0.000   8.274    clk_ibuf/I            clk                                   adder_pll/pll/CLKOUTD3   
  hdmi_pll/pll/CLKOUT.default_gen_clk      Generated   3.036    329.400MHz   0.000   1.518    clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUT      
  hdmi_pll/pll/CLKOUTP.default_gen_clk     Generated   3.036    329.400MHz   0.000   1.518    clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUTP     
  hdmi_pll/pll/CLKOUTD.default_gen_clk     Generated   6.072    164.700MHz   0.000   3.036    clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUTD     
  hdmi_pll/pll/CLKOUTD3.default_gen_clk    Generated   9.107    109.800MHz   0.000   4.554    clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUTD3    
  hdmi_clock_div/CLKOUT.default_gen_clk    Generated   15.179   65.880MHz    0.000   7.590    hdmi_pll/pll/CLKOUT   hdmi_pll/pll/CLKOUT.default_gen_clk   hdmi_clock_div/CLKOUT    

2.3 Max Frequency Summary
  NO.                Clock Name                  Constraint    Actual Fmax    Level   Entity  
 ===== ======================================= ============== ============== ======= ======== 
  1     adder_pll/pll/CLKOUT.default_gen_clk    181.286(MHz)   181.642(MHz)   3       TOP     
  2     hdmi_clock_div/CLKOUT.default_gen_clk   65.880(MHz)    121.679(MHz)   4       TOP     
No timing paths to get frequency of clk!
No timing paths to get frequency of adder_pll/pll/CLKOUTP.default_gen_clk!
No timing paths to get frequency of adder_pll/pll/CLKOUTD.default_gen_clk!
No timing paths to get frequency of adder_pll/pll/CLKOUTD3.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUT.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUTP.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUTD.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                 Analysis Type   EndPoints TNS   Number of EndPoints  
 ======================================== =============== =============== ===================== 
  clk                                      setup           0.000           0                    
  clk                                      hold            0.000           0                    
  adder_pll/pll/CLKOUT.default_gen_clk     setup           0.000           0                    
  adder_pll/pll/CLKOUT.default_gen_clk     hold            0.000           0                    
  adder_pll/pll/CLKOUTP.default_gen_clk    setup           0.000           0                    
  adder_pll/pll/CLKOUTP.default_gen_clk    hold            0.000           0                    
  adder_pll/pll/CLKOUTD.default_gen_clk    setup           0.000           0                    
  adder_pll/pll/CLKOUTD.default_gen_clk    hold            0.000           0                    
  adder_pll/pll/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  adder_pll/pll/CLKOUTD3.default_gen_clk   hold            0.000           0                    
  hdmi_pll/pll/CLKOUT.default_gen_clk      setup           0.000           0                    
  hdmi_pll/pll/CLKOUT.default_gen_clk      hold            0.000           0                    
  hdmi_pll/pll/CLKOUTP.default_gen_clk     setup           0.000           0                    
  hdmi_pll/pll/CLKOUTP.default_gen_clk     hold            0.000           0                    
  hdmi_pll/pll/CLKOUTD.default_gen_clk     setup           0.000           0                    
  hdmi_pll/pll/CLKOUTD.default_gen_clk     hold            0.000           0                    
  hdmi_pll/pll/CLKOUTD3.default_gen_clk    setup           0.000           0                    
  hdmi_pll/pll/CLKOUTD3.default_gen_clk    hold            0.000           0                    
  hdmi_clock_div/CLKOUT.default_gen_clk    setup           0.000           0                    
  hdmi_clock_div/CLKOUT.default_gen_clk    hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack            From Node                       To Node                             From Clock                                  To Clock                   Relation   Clock Skew   Data Delay  
 ============= ============ ============================== ============================== ========================================== ========================================== ========== ============ ============ 
  1             0.011        flipflop_drainer/a336_0_s0/Q   flipflop_drainer/a337_3_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        5.105       
  2             0.068        flipflop_drainer/a336_0_s0/Q   flipflop_drainer/a337_2_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        5.048       
  3             0.125        flipflop_drainer/a336_0_s0/Q   flipflop_drainer/a337_1_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.991       
  4             0.537        flipflop_drainer/a336_0_s0/Q   flipflop_drainer/a337_0_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.579       
  5             0.676        flipflop_drainer/a168_0_s0/Q   flipflop_drainer/a169_3_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.440       
  6             0.733        flipflop_drainer/a168_0_s0/Q   flipflop_drainer/a169_2_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.383       
  7             0.790        flipflop_drainer/a168_0_s0/Q   flipflop_drainer/a169_1_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.326       
  8             0.824        flipflop_drainer/a328_0_s0/Q   flipflop_drainer/a329_3_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.292       
  9             0.881        flipflop_drainer/a328_0_s0/Q   flipflop_drainer/a329_2_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.235       
  10            0.898        flipflop_drainer/a150_1_s0/Q   flipflop_drainer/a151_3_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.218       
  11            0.938        flipflop_drainer/a328_0_s0/Q   flipflop_drainer/a329_1_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.178       
  12            0.955        flipflop_drainer/a150_1_s0/Q   flipflop_drainer/a151_2_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.161       
  13            0.995        flipflop_drainer/a332_0_s0/Q   flipflop_drainer/a333_3_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.121       
  14            1.052        flipflop_drainer/a333_1_s0/Q   flipflop_drainer/a334_3_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.064       
  15            1.052        flipflop_drainer/a332_0_s0/Q   flipflop_drainer/a333_2_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.064       
  16            1.109        flipflop_drainer/a333_1_s0/Q   flipflop_drainer/a334_2_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.007       
  17            1.109        flipflop_drainer/a332_0_s0/Q   flipflop_drainer/a333_1_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        4.007       
  18            1.117        flipflop_drainer/a408_3_s0/Q   flipflop_drainer/out_s0/D      adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        3.999       
  19            1.125        flipflop_drainer/a150_0_s0/Q   flipflop_drainer/a151_1_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        3.991       
  20            1.202        flipflop_drainer/a168_0_s0/Q   flipflop_drainer/a169_0_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        3.914       
  21            1.212        flipflop_drainer/a153_1_s0/Q   flipflop_drainer/a154_3_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        3.904       
  22            1.212        flipflop_drainer/a84_1_s0/Q    flipflop_drainer/a85_3_s0/D    adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        3.904       
  23            1.269        flipflop_drainer/a153_1_s0/Q   flipflop_drainer/a154_2_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        3.847       
  24            1.269        flipflop_drainer/a84_1_s0/Q    flipflop_drainer/a85_2_s0/D    adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        3.847       
  25            1.290        flipflop_drainer/a333_0_s0/Q   flipflop_drainer/a334_1_s0/D   adder_pll/pll/CLKOUT.default_gen_clk:[R]   adder_pll/pll/CLKOUT.default_gen_clk:[R]   5.516      0.000        3.826       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack             From Node                            To Node                                From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================ ===================================== =========================================== =========================================== ========== ============ ============ 
  1             0.556        hdmi_out/encode_r/enc10_2_s0/Q   hdmi_out/encode_r/tpb11_2_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  2             0.556        hdmi_out/encode_b/enc10_1_s0/Q   hdmi_out/encode_b/tpb11_1_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  3             0.563        hdmi_out/encode_b/den1_s0/Q      hdmi_out/encode_g/dat2_6_s0/RESET     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.578       
  4             0.563        hdmi_out/encode_b/den1_s0/Q      hdmi_out/encode_b/dat2_5_s0/RESET     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.578       
  5             0.570        hdmi_out/encode_r/enc16_5_s0/Q   hdmi_out/encode_r/enc17_5_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  6             0.570        hdmi_out/encode_r/enc14_5_s0/Q   hdmi_out/encode_r/enc15_5_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  7             0.570        hdmi_out/encode_r/enc13_5_s0/Q   hdmi_out/encode_r/enc14_5_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  8             0.570        hdmi_out/encode_b/den11_s0/Q     hdmi_out/encode_r/den12_s0/D          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  9             0.570        hdmi_out/encode_b/den9_s0/Q      hdmi_out/encode_r/den10_s0/D          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  10            0.570        hdmi_out/encode_b/den5_s0/Q      hdmi_out/encode_r/den6_s0/D           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  11            0.570        hdmi_out/encode_g/enc16_3_s0/Q   hdmi_out/encode_g/enc17_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  12            0.570        hdmi_out/encode_g/enc14_3_s0/Q   hdmi_out/encode_g/enc15_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  13            0.570        hdmi_out/encode_g/enc13_3_s0/Q   hdmi_out/encode_g/enc14_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  14            0.570        hdmi_out/encode_g/enc12_4_s0/Q   hdmi_out/encode_g/enc13_4_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  15            0.570        hdmi_out/encode_g/enc11_4_s0/Q   hdmi_out/encode_g/enc12_4_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  16            0.570        hdmi_out/encode_b/enc14_2_s0/Q   hdmi_out/encode_b/enc15_2_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  17            0.570        hdmi_out/encode_b/enc13_6_s0/Q   hdmi_out/encode_b/enc14_6_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  18            0.570        hdmi_out/encode_b/enc12_2_s0/Q   hdmi_out/encode_b/enc13_2_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  19            0.570        hdmi_out/encode_b/enc11_2_s0/Q   hdmi_out/encode_b/enc12_2_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  20            0.570        hdmi_out/encode_b/ctl3_0_s0/Q    hdmi_out/encode_b/ctl4_0_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  21            0.570        hdmi_out/encode_r/den8_s0/Q      hdmi_out/encode_b/den9_s0/D           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  22            0.570        hdmi_out/encode_b/par13_s0/Q     hdmi_out/encode_b/par14_s0/D          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  23            0.570        hdmi_out/encode_b/par12_s0/Q     hdmi_out/encode_b/par13_s0/D          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  24            0.570        hdmi_out/encode_b/par9_s0/Q      hdmi_out/encode_b/par10_s0/D          hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  25            0.571        hdmi_out/encode_r/enc17_5_s0/Q   hdmi_out/encode_r/tmds_neg18_5_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
Nothing to report!
3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
Nothing to report!
3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                        Clock                            Objects           
 ======== ======= ============== ================ ================= ====================================== =========================== 
  1        1.430   2.680          1.250            Low Pulse Width   adder_pll/pll/CLKOUT.default_gen_clk   flipflop_drainer/a0_3_s0   
  2        1.430   2.680          1.250            Low Pulse Width   adder_pll/pll/CLKOUT.default_gen_clk   flipflop_drainer/a0_2_s0   
  3        1.430   2.680          1.250            Low Pulse Width   adder_pll/pll/CLKOUT.default_gen_clk   flipflop_drainer/a0_1_s0   
  4        1.430   2.680          1.250            Low Pulse Width   adder_pll/pll/CLKOUT.default_gen_clk   flipflop_drainer/a1_1_s0   
  5        1.430   2.680          1.250            Low Pulse Width   adder_pll/pll/CLKOUT.default_gen_clk   flipflop_drainer/a9_1_s0   
  6        1.430   2.680          1.250            Low Pulse Width   adder_pll/pll/CLKOUT.default_gen_clk   flipflop_drainer/a13_1_s0  
  7        1.430   2.680          1.250            Low Pulse Width   adder_pll/pll/CLKOUT.default_gen_clk   flipflop_drainer/a15_1_s0  
  8        1.430   2.680          1.250            Low Pulse Width   adder_pll/pll/CLKOUT.default_gen_clk   flipflop_drainer/a16_1_s0  
  9        1.430   2.680          1.250            Low Pulse Width   adder_pll/pll/CLKOUT.default_gen_clk   flipflop_drainer/a17_3_s0  
  10       1.430   2.680          1.250            Low Pulse Width   adder_pll/pll/CLKOUT.default_gen_clk   flipflop_drainer/a17_2_s0  

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.011
Data Arrival Time : 6.796
Data Required Time: 6.806
From              : a336_0_s0
To                : a337_3_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======= ====== ==== ======== ============= ====================================== 
  0.000   0.000                                      active clock edge time                
  0.000   0.000                                      adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R4C26[0][B]   flipflop_drainer/a336_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R4C26[0][B]   flipflop_drainer/a336_0_s0/Q          
  5.569   3.420   tNET   FF   2        R8C5[0][B]    flipflop_drainer/n1697_s/I1           
  6.119   0.550   tINS   FR   1        R8C5[0][B]    flipflop_drainer/n1697_s/COUT         
  6.119   0.000   tNET   RR   2        R8C5[1][A]    flipflop_drainer/n1696_s/CIN          
  6.176   0.057   tINS   RF   1        R8C5[1][A]    flipflop_drainer/n1696_s/COUT         
  6.176   0.000   tNET   FF   2        R8C5[1][B]    flipflop_drainer/n1695_s/CIN          
  6.233   0.057   tINS   FF   1        R8C5[1][B]    flipflop_drainer/n1695_s/COUT         
  6.233   0.000   tNET   FF   2        R8C5[2][A]    flipflop_drainer/n1694_s/CIN          
  6.796   0.563   tINS   FF   1        R8C5[2][A]    flipflop_drainer/n1694_s/SUM          
  6.796   0.000   tNET   FF   1        R8C5[2][A]    flipflop_drainer/a337_3_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                  
 ======= ======== ====== ==== ======== ============ ====================================== 
  5.516   5.516                                      active clock edge time                
  5.516   0.000                                      adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L        adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R8C5[2][A]   flipflop_drainer/a337_3_s0/CLK        
  6.806   -0.400   tSu         1        R8C5[2][A]   flipflop_drainer/a337_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.227 24.034%, 
                    route: 3.420 66.989%, 
                    tC2Q: 0.458 8.978%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 0.068
Data Arrival Time : 6.739
Data Required Time: 6.806
From              : a336_0_s0
To                : a337_2_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======= ====== ==== ======== ============= ====================================== 
  0.000   0.000                                      active clock edge time                
  0.000   0.000                                      adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R4C26[0][B]   flipflop_drainer/a336_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R4C26[0][B]   flipflop_drainer/a336_0_s0/Q          
  5.569   3.420   tNET   FF   2        R8C5[0][B]    flipflop_drainer/n1697_s/I1           
  6.119   0.550   tINS   FR   1        R8C5[0][B]    flipflop_drainer/n1697_s/COUT         
  6.119   0.000   tNET   RR   2        R8C5[1][A]    flipflop_drainer/n1696_s/CIN          
  6.176   0.057   tINS   RF   1        R8C5[1][A]    flipflop_drainer/n1696_s/COUT         
  6.176   0.000   tNET   FF   2        R8C5[1][B]    flipflop_drainer/n1695_s/CIN          
  6.739   0.563   tINS   FF   1        R8C5[1][B]    flipflop_drainer/n1695_s/SUM          
  6.739   0.000   tNET   FF   1        R8C5[1][B]    flipflop_drainer/a337_2_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                  
 ======= ======== ====== ==== ======== ============ ====================================== 
  5.516   5.516                                      active clock edge time                
  5.516   0.000                                      adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L        adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R8C5[1][B]   flipflop_drainer/a337_2_s0/CLK        
  6.806   -0.400   tSu         1        R8C5[1][B]   flipflop_drainer/a337_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.170 23.176%, 
                    route: 3.420 67.745%, 
                    tC2Q: 0.458 9.079%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 0.125
Data Arrival Time : 6.682
Data Required Time: 6.806
From              : a336_0_s0
To                : a337_1_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======= ====== ==== ======== ============= ====================================== 
  0.000   0.000                                      active clock edge time                
  0.000   0.000                                      adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R4C26[0][B]   flipflop_drainer/a336_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R4C26[0][B]   flipflop_drainer/a336_0_s0/Q          
  5.569   3.420   tNET   FF   2        R8C5[0][B]    flipflop_drainer/n1697_s/I1           
  6.119   0.550   tINS   FR   1        R8C5[0][B]    flipflop_drainer/n1697_s/COUT         
  6.119   0.000   tNET   RR   2        R8C5[1][A]    flipflop_drainer/n1696_s/CIN          
  6.682   0.563   tINS   RF   1        R8C5[1][A]    flipflop_drainer/n1696_s/SUM          
  6.682   0.000   tNET   FF   1        R8C5[1][A]    flipflop_drainer/a337_1_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                  
 ======= ======== ====== ==== ======== ============ ====================================== 
  5.516   5.516                                      active clock edge time                
  5.516   0.000                                      adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L        adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R8C5[1][A]   flipflop_drainer/a337_1_s0/CLK        
  6.806   -0.400   tSu         1        R8C5[1][A]   flipflop_drainer/a337_1_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.113 22.299%, 
                    route: 3.420 68.519%, 
                    tC2Q: 0.458 9.183%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 0.537
Data Arrival Time : 6.270
Data Required Time: 6.806
From              : a336_0_s0
To                : a337_0_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======= ====== ==== ======== ============= ====================================== 
  0.000   0.000                                      active clock edge time                
  0.000   0.000                                      adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R4C26[0][B]   flipflop_drainer/a336_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R4C26[0][B]   flipflop_drainer/a336_0_s0/Q          
  5.569   3.420   tNET   FF   2        R8C5[0][B]    flipflop_drainer/n1697_s/I1           
  6.270   0.701   tINS   FR   1        R8C5[0][B]    flipflop_drainer/n1697_s/SUM          
  6.270   0.000   tNET   RR   1        R8C5[0][B]    flipflop_drainer/a337_0_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                  
 ======= ======== ====== ==== ======== ============ ====================================== 
  5.516   5.516                                      active clock edge time                
  5.516   0.000                                      adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L        adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R8C5[0][B]   flipflop_drainer/a337_0_s0/CLK        
  6.806   -0.400   tSu         1        R8C5[0][B]   flipflop_drainer/a337_0_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.701 15.308%, 
                    route: 3.420 74.683%, 
                    tC2Q: 0.458 10.009%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 0.676
Data Arrival Time : 6.130
Data Required Time: 6.806
From              : a168_0_s0
To                : a169_3_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R17C18[0][B]   flipflop_drainer/a168_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R17C18[0][B]   flipflop_drainer/a168_0_s0/Q          
  4.903   2.754   tNET   FF   2        R2C25[0][B]    flipflop_drainer/n857_s/I1            
  5.453   0.550   tINS   FR   1        R2C25[0][B]    flipflop_drainer/n857_s/COUT          
  5.453   0.000   tNET   RR   2        R2C25[1][A]    flipflop_drainer/n856_s/CIN           
  5.510   0.057   tINS   RF   1        R2C25[1][A]    flipflop_drainer/n856_s/COUT          
  5.510   0.000   tNET   FF   2        R2C25[1][B]    flipflop_drainer/n855_s/CIN           
  5.567   0.057   tINS   FF   1        R2C25[1][B]    flipflop_drainer/n855_s/COUT          
  5.567   0.000   tNET   FF   2        R2C25[2][A]    flipflop_drainer/n854_s/CIN           
  6.130   0.563   tINS   FF   1        R2C25[2][A]    flipflop_drainer/n854_s/SUM           
  6.130   0.000   tNET   FF   1        R2C25[2][A]    flipflop_drainer/a169_3_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======== ====== ==== ======== ============= ====================================== 
  5.516   5.516                                       active clock edge time                
  5.516   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R2C25[2][A]   flipflop_drainer/a169_3_s0/CLK        
  6.806   -0.400   tSu         1        R2C25[2][A]   flipflop_drainer/a169_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.227 27.637%, 
                    route: 2.754 62.040%, 
                    tC2Q: 0.458 10.323%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 0.733
Data Arrival Time : 6.073
Data Required Time: 6.806
From              : a168_0_s0
To                : a169_2_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R17C18[0][B]   flipflop_drainer/a168_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R17C18[0][B]   flipflop_drainer/a168_0_s0/Q          
  4.903   2.754   tNET   FF   2        R2C25[0][B]    flipflop_drainer/n857_s/I1            
  5.453   0.550   tINS   FR   1        R2C25[0][B]    flipflop_drainer/n857_s/COUT          
  5.453   0.000   tNET   RR   2        R2C25[1][A]    flipflop_drainer/n856_s/CIN           
  5.510   0.057   tINS   RF   1        R2C25[1][A]    flipflop_drainer/n856_s/COUT          
  5.510   0.000   tNET   FF   2        R2C25[1][B]    flipflop_drainer/n855_s/CIN           
  6.073   0.563   tINS   FF   1        R2C25[1][B]    flipflop_drainer/n855_s/SUM           
  6.073   0.000   tNET   FF   1        R2C25[1][B]    flipflop_drainer/a169_2_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======== ====== ==== ======== ============= ====================================== 
  5.516   5.516                                       active clock edge time                
  5.516   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R2C25[1][B]   flipflop_drainer/a169_2_s0/CLK        
  6.806   -0.400   tSu         1        R2C25[1][B]   flipflop_drainer/a169_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.170 26.696%, 
                    route: 2.754 62.847%, 
                    tC2Q: 0.458 10.458%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 0.790
Data Arrival Time : 6.016
Data Required Time: 6.806
From              : a168_0_s0
To                : a169_1_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R17C18[0][B]   flipflop_drainer/a168_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R17C18[0][B]   flipflop_drainer/a168_0_s0/Q          
  4.903   2.754   tNET   FF   2        R2C25[0][B]    flipflop_drainer/n857_s/I1            
  5.453   0.550   tINS   FR   1        R2C25[0][B]    flipflop_drainer/n857_s/COUT          
  5.453   0.000   tNET   RR   2        R2C25[1][A]    flipflop_drainer/n856_s/CIN           
  6.016   0.563   tINS   RF   1        R2C25[1][A]    flipflop_drainer/n856_s/SUM           
  6.016   0.000   tNET   FF   1        R2C25[1][A]    flipflop_drainer/a169_1_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======== ====== ==== ======== ============= ====================================== 
  5.516   5.516                                       active clock edge time                
  5.516   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R2C25[1][A]   flipflop_drainer/a169_1_s0/CLK        
  6.806   -0.400   tSu         1        R2C25[1][A]   flipflop_drainer/a169_1_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.113 25.730%, 
                    route: 2.754 63.675%, 
                    tC2Q: 0.458 10.596%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 0.824
Data Arrival Time : 5.982
Data Required Time: 6.806
From              : a328_0_s0
To                : a329_3_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R3C28[0][A]    flipflop_drainer/a328_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R3C28[0][A]    flipflop_drainer/a328_0_s0/Q          
  4.755   2.606   tNET   FF   2        R16C26[0][B]   flipflop_drainer/n1657_s/I1           
  5.305   0.550   tINS   FR   1        R16C26[0][B]   flipflop_drainer/n1657_s/COUT         
  5.305   0.000   tNET   RR   2        R16C26[1][A]   flipflop_drainer/n1656_s/CIN          
  5.362   0.057   tINS   RF   1        R16C26[1][A]   flipflop_drainer/n1656_s/COUT         
  5.362   0.000   tNET   FF   2        R16C26[1][B]   flipflop_drainer/n1655_s/CIN          
  5.419   0.057   tINS   FF   1        R16C26[1][B]   flipflop_drainer/n1655_s/COUT         
  5.419   0.000   tNET   FF   2        R16C26[2][A]   flipflop_drainer/n1654_s/CIN          
  5.982   0.563   tINS   FF   1        R16C26[2][A]   flipflop_drainer/n1654_s/SUM          
  5.982   0.000   tNET   FF   1        R16C26[2][A]   flipflop_drainer/a329_3_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======== ====== ==== ======== ============== ====================================== 
  5.516   5.516                                        active clock edge time                
  5.516   0.000                                        adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R16C26[2][A]   flipflop_drainer/a329_3_s0/CLK        
  6.806   -0.400   tSu         1        R16C26[2][A]   flipflop_drainer/a329_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.227 28.590%, 
                    route: 2.606 60.730%, 
                    tC2Q: 0.458 10.680%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 0.881
Data Arrival Time : 5.925
Data Required Time: 6.806
From              : a328_0_s0
To                : a329_2_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R3C28[0][A]    flipflop_drainer/a328_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R3C28[0][A]    flipflop_drainer/a328_0_s0/Q          
  4.755   2.606   tNET   FF   2        R16C26[0][B]   flipflop_drainer/n1657_s/I1           
  5.305   0.550   tINS   FR   1        R16C26[0][B]   flipflop_drainer/n1657_s/COUT         
  5.305   0.000   tNET   RR   2        R16C26[1][A]   flipflop_drainer/n1656_s/CIN          
  5.362   0.057   tINS   RF   1        R16C26[1][A]   flipflop_drainer/n1656_s/COUT         
  5.362   0.000   tNET   FF   2        R16C26[1][B]   flipflop_drainer/n1655_s/CIN          
  5.925   0.563   tINS   FF   1        R16C26[1][B]   flipflop_drainer/n1655_s/SUM          
  5.925   0.000   tNET   FF   1        R16C26[1][B]   flipflop_drainer/a329_2_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======== ====== ==== ======== ============== ====================================== 
  5.516   5.516                                        active clock edge time                
  5.516   0.000                                        adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R16C26[1][B]   flipflop_drainer/a329_2_s0/CLK        
  6.806   -0.400   tSu         1        R16C26[1][B]   flipflop_drainer/a329_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.170 27.629%, 
                    route: 2.606 61.548%, 
                    tC2Q: 0.458 10.823%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 0.898
Data Arrival Time : 5.908
Data Required Time: 6.806
From              : a150_1_s0
To                : a151_3_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R11C25[1][A]   flipflop_drainer/a150_1_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R11C25[1][A]   flipflop_drainer/a150_1_s0/Q          
  4.738   2.590   tNET   FF   2        R18C14[1][A]   flipflop_drainer/n766_s/I1            
  5.288   0.550   tINS   FR   1        R18C14[1][A]   flipflop_drainer/n766_s/COUT          
  5.288   0.000   tNET   RR   2        R18C14[1][B]   flipflop_drainer/n765_s/CIN           
  5.345   0.057   tINS   RF   1        R18C14[1][B]   flipflop_drainer/n765_s/COUT          
  5.345   0.000   tNET   FF   2        R18C14[2][A]   flipflop_drainer/n764_s/CIN           
  5.908   0.563   tINS   FF   1        R18C14[2][A]   flipflop_drainer/n764_s/SUM           
  5.908   0.000   tNET   FF   1        R18C14[2][A]   flipflop_drainer/a151_3_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======== ====== ==== ======== ============== ====================================== 
  5.516   5.516                                        active clock edge time                
  5.516   0.000                                        adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R18C14[2][A]   flipflop_drainer/a151_3_s0/CLK        
  6.806   -0.400   tSu         1        R18C14[2][A]   flipflop_drainer/a151_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.170 27.737%, 
                    route: 2.590 61.397%, 
                    tC2Q: 0.458 10.866%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 0.938
Data Arrival Time : 5.868
Data Required Time: 6.806
From              : a328_0_s0
To                : a329_1_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R3C28[0][A]    flipflop_drainer/a328_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R3C28[0][A]    flipflop_drainer/a328_0_s0/Q          
  4.755   2.606   tNET   FF   2        R16C26[0][B]   flipflop_drainer/n1657_s/I1           
  5.305   0.550   tINS   FR   1        R16C26[0][B]   flipflop_drainer/n1657_s/COUT         
  5.305   0.000   tNET   RR   2        R16C26[1][A]   flipflop_drainer/n1656_s/CIN          
  5.868   0.563   tINS   RF   1        R16C26[1][A]   flipflop_drainer/n1656_s/SUM          
  5.868   0.000   tNET   FF   1        R16C26[1][A]   flipflop_drainer/a329_1_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======== ====== ==== ======== ============== ====================================== 
  5.516   5.516                                        active clock edge time                
  5.516   0.000                                        adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R16C26[1][A]   flipflop_drainer/a329_1_s0/CLK        
  6.806   -0.400   tSu         1        R16C26[1][A]   flipflop_drainer/a329_1_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.113 26.642%, 
                    route: 2.606 62.387%, 
                    tC2Q: 0.458 10.971%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 0.955
Data Arrival Time : 5.851
Data Required Time: 6.806
From              : a150_1_s0
To                : a151_2_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R11C25[1][A]   flipflop_drainer/a150_1_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R11C25[1][A]   flipflop_drainer/a150_1_s0/Q          
  4.738   2.590   tNET   FF   2        R18C14[1][A]   flipflop_drainer/n766_s/I1            
  5.288   0.550   tINS   FR   1        R18C14[1][A]   flipflop_drainer/n766_s/COUT          
  5.288   0.000   tNET   RR   2        R18C14[1][B]   flipflop_drainer/n765_s/CIN           
  5.851   0.563   tINS   RF   1        R18C14[1][B]   flipflop_drainer/n765_s/SUM           
  5.851   0.000   tNET   FF   1        R18C14[1][B]   flipflop_drainer/a151_2_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======== ====== ==== ======== ============== ====================================== 
  5.516   5.516                                        active clock edge time                
  5.516   0.000                                        adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R18C14[1][B]   flipflop_drainer/a151_2_s0/CLK        
  6.806   -0.400   tSu         1        R18C14[1][B]   flipflop_drainer/a151_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.113 26.747%, 
                    route: 2.590 62.238%, 
                    tC2Q: 0.458 11.015%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 0.995
Data Arrival Time : 5.812
Data Required Time: 6.806
From              : a332_0_s0
To                : a333_3_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R15C26[0][B]   flipflop_drainer/a332_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R15C26[0][B]   flipflop_drainer/a332_0_s0/Q          
  4.585   2.436   tNET   FF   2        R2C28[0][A]    flipflop_drainer/n1677_s/I1           
  5.135   0.550   tINS   FR   1        R2C28[0][A]    flipflop_drainer/n1677_s/COUT         
  5.135   0.000   tNET   RR   2        R2C28[0][B]    flipflop_drainer/n1676_s/CIN          
  5.192   0.057   tINS   RF   1        R2C28[0][B]    flipflop_drainer/n1676_s/COUT         
  5.192   0.000   tNET   FF   2        R2C28[1][A]    flipflop_drainer/n1675_s/CIN          
  5.249   0.057   tINS   FF   1        R2C28[1][A]    flipflop_drainer/n1675_s/COUT         
  5.249   0.000   tNET   FF   2        R2C28[1][B]    flipflop_drainer/n1674_s/CIN          
  5.812   0.563   tINS   FF   1        R2C28[1][B]    flipflop_drainer/n1674_s/SUM          
  5.812   0.000   tNET   FF   1        R2C28[1][B]    flipflop_drainer/a333_3_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======== ====== ==== ======== ============= ====================================== 
  5.516   5.516                                       active clock edge time                
  5.516   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R2C28[1][B]   flipflop_drainer/a333_3_s0/CLK        
  6.806   -0.400   tSu         1        R2C28[1][B]   flipflop_drainer/a333_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.227 29.771%, 
                    route: 2.436 59.108%, 
                    tC2Q: 0.458 11.121%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 1.052
Data Arrival Time : 5.755
Data Required Time: 6.806
From              : a333_1_s0
To                : a334_3_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R2C28[0][B]    flipflop_drainer/a333_1_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R2C28[0][B]    flipflop_drainer/a333_1_s0/Q          
  4.585   2.436   tNET   FF   2        R15C27[1][A]   flipflop_drainer/n1681_s/I1           
  5.135   0.550   tINS   FR   1        R15C27[1][A]   flipflop_drainer/n1681_s/COUT         
  5.135   0.000   tNET   RR   2        R15C27[1][B]   flipflop_drainer/n1680_s/CIN          
  5.192   0.057   tINS   RF   1        R15C27[1][B]   flipflop_drainer/n1680_s/COUT         
  5.192   0.000   tNET   FF   2        R15C27[2][A]   flipflop_drainer/n1679_s/CIN          
  5.755   0.563   tINS   FF   1        R15C27[2][A]   flipflop_drainer/n1679_s/SUM          
  5.755   0.000   tNET   FF   1        R15C27[2][A]   flipflop_drainer/a334_3_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======== ====== ==== ======== ============== ====================================== 
  5.516   5.516                                        active clock edge time                
  5.516   0.000                                        adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R15C27[2][A]   flipflop_drainer/a334_3_s0/CLK        
  6.806   -0.400   tSu         1        R15C27[2][A]   flipflop_drainer/a334_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.170 28.786%, 
                    route: 2.436 59.937%, 
                    tC2Q: 0.458 11.277%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 1.052
Data Arrival Time : 5.755
Data Required Time: 6.806
From              : a332_0_s0
To                : a333_2_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R15C26[0][B]   flipflop_drainer/a332_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R15C26[0][B]   flipflop_drainer/a332_0_s0/Q          
  4.585   2.436   tNET   FF   2        R2C28[0][A]    flipflop_drainer/n1677_s/I1           
  5.135   0.550   tINS   FR   1        R2C28[0][A]    flipflop_drainer/n1677_s/COUT         
  5.135   0.000   tNET   RR   2        R2C28[0][B]    flipflop_drainer/n1676_s/CIN          
  5.192   0.057   tINS   RF   1        R2C28[0][B]    flipflop_drainer/n1676_s/COUT         
  5.192   0.000   tNET   FF   2        R2C28[1][A]    flipflop_drainer/n1675_s/CIN          
  5.755   0.563   tINS   FF   1        R2C28[1][A]    flipflop_drainer/n1675_s/SUM          
  5.755   0.000   tNET   FF   1        R2C28[1][A]    flipflop_drainer/a333_2_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======== ====== ==== ======== ============= ====================================== 
  5.516   5.516                                       active clock edge time                
  5.516   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R2C28[1][A]   flipflop_drainer/a333_2_s0/CLK        
  6.806   -0.400   tSu         1        R2C28[1][A]   flipflop_drainer/a333_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.170 28.786%, 
                    route: 2.436 59.937%, 
                    tC2Q: 0.458 11.277%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 1.109
Data Arrival Time : 5.698
Data Required Time: 6.806
From              : a333_1_s0
To                : a334_2_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R2C28[0][B]    flipflop_drainer/a333_1_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R2C28[0][B]    flipflop_drainer/a333_1_s0/Q          
  4.585   2.436   tNET   FF   2        R15C27[1][A]   flipflop_drainer/n1681_s/I1           
  5.135   0.550   tINS   FR   1        R15C27[1][A]   flipflop_drainer/n1681_s/COUT         
  5.135   0.000   tNET   RR   2        R15C27[1][B]   flipflop_drainer/n1680_s/CIN          
  5.698   0.563   tINS   RF   1        R15C27[1][B]   flipflop_drainer/n1680_s/SUM          
  5.698   0.000   tNET   FF   1        R15C27[1][B]   flipflop_drainer/a334_2_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======== ====== ==== ======== ============== ====================================== 
  5.516   5.516                                        active clock edge time                
  5.516   0.000                                        adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R15C27[1][B]   flipflop_drainer/a334_2_s0/CLK        
  6.806   -0.400   tSu         1        R15C27[1][B]   flipflop_drainer/a334_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.113 27.773%, 
                    route: 2.436 60.789%, 
                    tC2Q: 0.458 11.437%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 1.109
Data Arrival Time : 5.698
Data Required Time: 6.806
From              : a332_0_s0
To                : a333_1_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R15C26[0][B]   flipflop_drainer/a332_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R15C26[0][B]   flipflop_drainer/a332_0_s0/Q          
  4.585   2.436   tNET   FF   2        R2C28[0][A]    flipflop_drainer/n1677_s/I1           
  5.135   0.550   tINS   FR   1        R2C28[0][A]    flipflop_drainer/n1677_s/COUT         
  5.135   0.000   tNET   RR   2        R2C28[0][B]    flipflop_drainer/n1676_s/CIN          
  5.698   0.563   tINS   RF   1        R2C28[0][B]    flipflop_drainer/n1676_s/SUM          
  5.698   0.000   tNET   FF   1        R2C28[0][B]    flipflop_drainer/a333_1_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======== ====== ==== ======== ============= ====================================== 
  5.516   5.516                                       active clock edge time                
  5.516   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R2C28[0][B]   flipflop_drainer/a333_1_s0/CLK        
  6.806   -0.400   tSu         1        R2C28[0][B]   flipflop_drainer/a333_1_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.113 27.773%, 
                    route: 2.436 60.789%, 
                    tC2Q: 0.458 11.437%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 1.117
Data Arrival Time : 5.689
Data Required Time: 6.806
From              : a408_3_s0
To                : out_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======= ====== ==== ======== ============= ====================================== 
  0.000   0.000                                      active clock edge time                
  0.000   0.000                                      adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R14C5[2][A]   flipflop_drainer/a408_3_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R14C5[2][A]   flipflop_drainer/a408_3_s0/Q          
  2.488   0.339   tNET   FF   1        R14C5[3][A]   flipflop_drainer/n5_s0/I3             
  3.587   1.099   tINS   FF   1        R14C5[3][A]   flipflop_drainer/n5_s0/F              
  5.689   2.103   tNET   FF   1        IOT7[A]       flipflop_drainer/out_s0/D             

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                  
 ======= ======== ====== ==== ======== ========= ====================================== 
  5.516   5.516                                   active clock edge time                
  5.516   0.000                                   adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L     adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        IOT7[A]   flipflop_drainer/out_s0/CLK           
  6.806   -0.400   tSu         1        IOT7[A]   flipflop_drainer/out_s0               

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.099 27.482%, 
                    route: 2.442 61.056%, 
                    tC2Q: 0.458 11.461%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 1.125
Data Arrival Time : 5.681
Data Required Time: 6.806
From              : a150_0_s0
To                : a151_1_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R11C25[0][B]   flipflop_drainer/a150_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R11C25[0][B]   flipflop_drainer/a150_0_s0/Q          
  4.568   2.420   tNET   FF   2        R18C14[0][B]   flipflop_drainer/n767_s/I1            
  5.118   0.550   tINS   FR   1        R18C14[0][B]   flipflop_drainer/n767_s/COUT          
  5.118   0.000   tNET   RR   2        R18C14[1][A]   flipflop_drainer/n766_s/CIN           
  5.681   0.563   tINS   RF   1        R18C14[1][A]   flipflop_drainer/n766_s/SUM           
  5.681   0.000   tNET   FF   1        R18C14[1][A]   flipflop_drainer/a151_1_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======== ====== ==== ======== ============== ====================================== 
  5.516   5.516                                        active clock edge time                
  5.516   0.000                                        adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R18C14[1][A]   flipflop_drainer/a151_1_s0/CLK        
  6.806   -0.400   tSu         1        R18C14[1][A]   flipflop_drainer/a151_1_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.113 27.888%, 
                    route: 2.420 60.627%, 
                    tC2Q: 0.458 11.484%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 1.202
Data Arrival Time : 5.604
Data Required Time: 6.806
From              : a168_0_s0
To                : a169_0_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R17C18[0][B]   flipflop_drainer/a168_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R17C18[0][B]   flipflop_drainer/a168_0_s0/Q          
  4.903   2.754   tNET   FF   2        R2C25[0][B]    flipflop_drainer/n857_s/I1            
  5.604   0.701   tINS   FR   1        R2C25[0][B]    flipflop_drainer/n857_s/SUM           
  5.604   0.000   tNET   RR   1        R2C25[0][B]    flipflop_drainer/a169_0_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======== ====== ==== ======== ============= ====================================== 
  5.516   5.516                                       active clock edge time                
  5.516   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R2C25[0][B]   flipflop_drainer/a169_0_s0/CLK        
  6.806   -0.400   tSu         1        R2C25[0][B]   flipflop_drainer/a169_0_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.701 17.911%, 
                    route: 2.754 70.378%, 
                    tC2Q: 0.458 11.711%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 1.212
Data Arrival Time : 5.594
Data Required Time: 6.806
From              : a153_1_s0
To                : a154_3_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R16C14[1][A]   flipflop_drainer/a153_1_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R16C14[1][A]   flipflop_drainer/a153_1_s0/Q          
  4.424   2.276   tNET   FF   2        R8C25[1][A]    flipflop_drainer/n781_s/I1            
  4.974   0.550   tINS   FR   1        R8C25[1][A]    flipflop_drainer/n781_s/COUT          
  4.974   0.000   tNET   RR   2        R8C25[1][B]    flipflop_drainer/n780_s/CIN           
  5.031   0.057   tINS   RF   1        R8C25[1][B]    flipflop_drainer/n780_s/COUT          
  5.031   0.000   tNET   FF   2        R8C25[2][A]    flipflop_drainer/n779_s/CIN           
  5.594   0.563   tINS   FF   1        R8C25[2][A]    flipflop_drainer/n779_s/SUM           
  5.594   0.000   tNET   FF   1        R8C25[2][A]    flipflop_drainer/a154_3_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======== ====== ==== ======== ============= ====================================== 
  5.516   5.516                                       active clock edge time                
  5.516   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R8C25[2][A]   flipflop_drainer/a154_3_s0/CLK        
  6.806   -0.400   tSu         1        R8C25[2][A]   flipflop_drainer/a154_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.170 29.970%, 
                    route: 2.276 58.289%, 
                    tC2Q: 0.458 11.741%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 1.212
Data Arrival Time : 5.594
Data Required Time: 6.806
From              : a84_1_s0
To                : a85_3_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R6C26[1][A]    flipflop_drainer/a84_1_s0/CLK         
  2.149   0.458   tC2Q   RF   2        R6C26[1][A]    flipflop_drainer/a84_1_s0/Q           
  4.424   2.276   tNET   FF   2        R12C17[1][A]   flipflop_drainer/n436_s/I1            
  4.974   0.550   tINS   FR   1        R12C17[1][A]   flipflop_drainer/n436_s/COUT          
  4.974   0.000   tNET   RR   2        R12C17[1][B]   flipflop_drainer/n435_s/CIN           
  5.031   0.057   tINS   RF   1        R12C17[1][B]   flipflop_drainer/n435_s/COUT          
  5.031   0.000   tNET   FF   2        R12C17[2][A]   flipflop_drainer/n434_s/CIN           
  5.594   0.563   tINS   FF   1        R12C17[2][A]   flipflop_drainer/n434_s/SUM           
  5.594   0.000   tNET   FF   1        R12C17[2][A]   flipflop_drainer/a85_3_s0/D           

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======== ====== ==== ======== ============== ====================================== 
  5.516   5.516                                        active clock edge time                
  5.516   0.000                                        adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R12C17[2][A]   flipflop_drainer/a85_3_s0/CLK         
  6.806   -0.400   tSu         1        R12C17[2][A]   flipflop_drainer/a85_3_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.170 29.970%, 
                    route: 2.276 58.289%, 
                    tC2Q: 0.458 11.741%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path23						
Path Summary:
Slack             : 1.269
Data Arrival Time : 5.537
Data Required Time: 6.806
From              : a153_1_s0
To                : a154_2_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R16C14[1][A]   flipflop_drainer/a153_1_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R16C14[1][A]   flipflop_drainer/a153_1_s0/Q          
  4.424   2.276   tNET   FF   2        R8C25[1][A]    flipflop_drainer/n781_s/I1            
  4.974   0.550   tINS   FR   1        R8C25[1][A]    flipflop_drainer/n781_s/COUT          
  4.974   0.000   tNET   RR   2        R8C25[1][B]    flipflop_drainer/n780_s/CIN           
  5.537   0.563   tINS   RF   1        R8C25[1][B]    flipflop_drainer/n780_s/SUM           
  5.537   0.000   tNET   FF   1        R8C25[1][B]    flipflop_drainer/a154_2_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                  
 ======= ======== ====== ==== ======== ============= ====================================== 
  5.516   5.516                                       active clock edge time                
  5.516   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L         adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R8C25[1][B]   flipflop_drainer/a154_2_s0/CLK        
  6.806   -0.400   tSu         1        R8C25[1][B]   flipflop_drainer/a154_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.113 28.933%, 
                    route: 2.276 59.153%, 
                    tC2Q: 0.458 11.914%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path24						
Path Summary:
Slack             : 1.269
Data Arrival Time : 5.537
Data Required Time: 6.806
From              : a84_1_s0
To                : a85_2_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R6C26[1][A]    flipflop_drainer/a84_1_s0/CLK         
  2.149   0.458   tC2Q   RF   2        R6C26[1][A]    flipflop_drainer/a84_1_s0/Q           
  4.424   2.276   tNET   FF   2        R12C17[1][A]   flipflop_drainer/n436_s/I1            
  4.974   0.550   tINS   FR   1        R12C17[1][A]   flipflop_drainer/n436_s/COUT          
  4.974   0.000   tNET   RR   2        R12C17[1][B]   flipflop_drainer/n435_s/CIN           
  5.537   0.563   tINS   RF   1        R12C17[1][B]   flipflop_drainer/n435_s/SUM           
  5.537   0.000   tNET   FF   1        R12C17[1][B]   flipflop_drainer/a85_2_s0/D           

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======== ====== ==== ======== ============== ====================================== 
  5.516   5.516                                        active clock edge time                
  5.516   0.000                                        adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R12C17[1][B]   flipflop_drainer/a85_2_s0/CLK         
  6.806   -0.400   tSu         1        R12C17[1][B]   flipflop_drainer/a85_2_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.113 28.933%, 
                    route: 2.276 59.153%, 
                    tC2Q: 0.458 11.914%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path25						
Path Summary:
Slack             : 1.290
Data Arrival Time : 5.517
Data Required Time: 6.806
From              : a333_0_s0
To                : a334_1_s0
Launch Clk        : adder_pll/pll/CLKOUT.default_gen_clk:[R]
Latch Clk         : adder_pll/pll/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       adder_pll/pll/CLKOUT.default_gen_clk  
  1.446   1.446   tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  1.690   0.244   tNET   RR   1        R2C28[0][A]    flipflop_drainer/a333_0_s0/CLK        
  2.149   0.458   tC2Q   RF   2        R2C28[0][A]    flipflop_drainer/a333_0_s0/Q          
  4.404   2.255   tNET   FF   2        R15C27[0][B]   flipflop_drainer/n1682_s/I1           
  4.954   0.550   tINS   FR   1        R15C27[0][B]   flipflop_drainer/n1682_s/COUT         
  4.954   0.000   tNET   RR   2        R15C27[1][A]   flipflop_drainer/n1681_s/CIN          
  5.517   0.563   tINS   RF   1        R15C27[1][A]   flipflop_drainer/n1681_s/SUM          
  5.517   0.000   tNET   FF   1        R15C27[1][A]   flipflop_drainer/a334_1_s0/D          

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======== ====== ==== ======== ============== ====================================== 
  5.516   5.516                                        active clock edge time                
  5.516   0.000                                        adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446    tCL    RR   1637     PLL_L          adder_pll/pll/CLKOUT                  
  7.206   0.244    tNET   RR   1        R15C27[1][A]   flipflop_drainer/a334_1_s0/CLK        
  6.806   -0.400   tSu         1        R15C27[1][A]   flipflop_drainer/a334_1_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 5.516
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.113 29.088%, 
                    route: 2.255 58.934%, 
                    tC2Q: 0.458 11.978%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.556
Data Arrival Time : 1.084
Data Required Time: 0.528
From              : enc10_2_s0
To                : tpb11_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C32[2][B]    hdmi_out/encode_r/enc10_2_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R6C32[2][B]    hdmi_out/encode_r/enc10_2_s0/Q         
  1.084   0.238   tNET   RR   1        R6C32[1][A]    hdmi_out/encode_r/tpb11_2_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C32[1][A]    hdmi_out/encode_r/tpb11_2_s0/CLK       
  0.528   0.015   tHld        1        R6C32[1][A]    hdmi_out/encode_r/tpb11_2_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path2						
Path Summary:
Slack             : 0.556
Data Arrival Time : 1.084
Data Required Time: 0.528
From              : enc10_1_s0
To                : tpb11_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C33[0][A]    hdmi_out/encode_b/enc10_1_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R7C33[0][A]    hdmi_out/encode_b/enc10_1_s0/Q         
  1.084   0.238   tNET   RR   1        R7C33[2][A]    hdmi_out/encode_b/tpb11_1_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C33[2][A]    hdmi_out/encode_b/tpb11_1_s0/CLK       
  0.528   0.015   tHld        1        R7C33[2][A]    hdmi_out/encode_b/tpb11_1_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path3						
Path Summary:
Slack             : 0.563
Data Arrival Time : 1.091
Data Required Time: 0.528
From              : den1_s0
To                : dat2_6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C30[0][A]   hdmi_out/encode_b/den1_s0/CLK          
  0.846   0.333   tC2Q   RR   25       R13C30[0][A]   hdmi_out/encode_b/den1_s0/Q            
  1.091   0.245   tNET   RR   1        R13C30[2][B]   hdmi_out/encode_g/dat2_6_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C30[2][B]   hdmi_out/encode_g/dat2_6_s0/CLK        
  0.528   0.015   tHld        1        R13C30[2][B]   hdmi_out/encode_g/dat2_6_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.245 42.329%, 
                    tC2Q: 0.333 57.671%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path4						
Path Summary:
Slack             : 0.563
Data Arrival Time : 1.091
Data Required Time: 0.528
From              : den1_s0
To                : dat2_5_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C30[0][A]   hdmi_out/encode_b/den1_s0/CLK          
  0.846   0.333   tC2Q   RR   25       R13C30[0][A]   hdmi_out/encode_b/den1_s0/Q            
  1.091   0.245   tNET   RR   1        R13C30[2][A]   hdmi_out/encode_b/dat2_5_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R13C30[2][A]   hdmi_out/encode_b/dat2_5_s0/CLK        
  0.528   0.015   tHld        1        R13C30[2][A]   hdmi_out/encode_b/dat2_5_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.245 42.329%, 
                    tC2Q: 0.333 57.671%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path5						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc16_5_s0
To                : enc17_5_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C35[0][A]    hdmi_out/encode_r/enc16_5_s0/CLK       
  0.846   0.333   tC2Q   RR   1        R6C35[0][A]    hdmi_out/encode_r/enc16_5_s0/Q         
  1.083   0.236   tNET   RR   1        R6C35[1][A]    hdmi_out/encode_r/enc17_5_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C35[1][A]    hdmi_out/encode_r/enc17_5_s0/CLK       
  0.513   0.000   tHld        1        R6C35[1][A]    hdmi_out/encode_r/enc17_5_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path6						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc14_5_s0
To                : enc15_5_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C35[1][A]    hdmi_out/encode_r/enc14_5_s0/CLK       
  0.846   0.333   tC2Q   RR   1        R5C35[1][A]    hdmi_out/encode_r/enc14_5_s0/Q         
  1.083   0.236   tNET   RR   1        R5C35[1][B]    hdmi_out/encode_r/enc15_5_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C35[1][B]    hdmi_out/encode_r/enc15_5_s0/CLK       
  0.513   0.000   tHld        1        R5C35[1][B]    hdmi_out/encode_r/enc15_5_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path7						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc13_5_s0
To                : enc14_5_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C35[0][B]    hdmi_out/encode_r/enc13_5_s0/CLK       
  0.846   0.333   tC2Q   RR   1        R5C35[0][B]    hdmi_out/encode_r/enc13_5_s0/Q         
  1.083   0.236   tNET   RR   1        R5C35[1][A]    hdmi_out/encode_r/enc14_5_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C35[1][A]    hdmi_out/encode_r/enc14_5_s0/CLK       
  0.513   0.000   tHld        1        R5C35[1][A]    hdmi_out/encode_r/enc14_5_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path8						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : den11_s0
To                : den12_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C36[2][B]    hdmi_out/encode_b/den11_s0/CLK         
  0.846   0.333   tC2Q   RR   1        R9C36[2][B]    hdmi_out/encode_b/den11_s0/Q           
  1.083   0.236   tNET   RR   1        R9C36[1][B]    hdmi_out/encode_r/den12_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C36[1][B]    hdmi_out/encode_r/den12_s0/CLK         
  0.513   0.000   tHld        1        R9C36[1][B]    hdmi_out/encode_r/den12_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path9						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : den9_s0
To                : den10_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C34[0][B]    hdmi_out/encode_b/den9_s0/CLK          
  0.846   0.333   tC2Q   RR   1        R6C34[0][B]    hdmi_out/encode_b/den9_s0/Q            
  1.083   0.236   tNET   RR   1        R6C34[0][A]    hdmi_out/encode_r/den10_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C34[0][A]    hdmi_out/encode_r/den10_s0/CLK         
  0.513   0.000   tHld        1        R6C34[0][A]    hdmi_out/encode_r/den10_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path10						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : den5_s0
To                : den6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C34[2][B]    hdmi_out/encode_b/den5_s0/CLK          
  0.846   0.333   tC2Q   RR   1        R6C34[2][B]    hdmi_out/encode_b/den5_s0/Q            
  1.083   0.236   tNET   RR   1        R6C34[2][A]    hdmi_out/encode_r/den6_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C34[2][A]    hdmi_out/encode_r/den6_s0/CLK          
  0.513   0.000   tHld        1        R6C34[2][A]    hdmi_out/encode_r/den6_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path11						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc16_3_s0
To                : enc17_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C35[0][B]   hdmi_out/encode_g/enc16_3_s0/CLK       
  0.846   0.333   tC2Q   RR   1        R16C35[0][B]   hdmi_out/encode_g/enc16_3_s0/Q         
  1.083   0.236   tNET   RR   1        R16C35[1][A]   hdmi_out/encode_g/enc17_3_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C35[1][A]   hdmi_out/encode_g/enc17_3_s0/CLK       
  0.513   0.000   tHld        1        R16C35[1][A]   hdmi_out/encode_g/enc17_3_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path12						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc14_3_s0
To                : enc15_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R17C35[1][A]   hdmi_out/encode_g/enc14_3_s0/CLK       
  0.846   0.333   tC2Q   RR   1        R17C35[1][A]   hdmi_out/encode_g/enc14_3_s0/Q         
  1.083   0.236   tNET   RR   1        R17C35[1][B]   hdmi_out/encode_g/enc15_3_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R17C35[1][B]   hdmi_out/encode_g/enc15_3_s0/CLK       
  0.513   0.000   tHld        1        R17C35[1][B]   hdmi_out/encode_g/enc15_3_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path13						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc13_3_s0
To                : enc14_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R17C35[0][B]   hdmi_out/encode_g/enc13_3_s0/CLK       
  0.846   0.333   tC2Q   RR   1        R17C35[0][B]   hdmi_out/encode_g/enc13_3_s0/Q         
  1.083   0.236   tNET   RR   1        R17C35[1][A]   hdmi_out/encode_g/enc14_3_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R17C35[1][A]   hdmi_out/encode_g/enc14_3_s0/CLK       
  0.513   0.000   tHld        1        R17C35[1][A]   hdmi_out/encode_g/enc14_3_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path14						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc12_4_s0
To                : enc13_4_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C27[2][A]   hdmi_out/encode_g/enc12_4_s0/CLK       
  0.846   0.333   tC2Q   RR   1        R11C27[2][A]   hdmi_out/encode_g/enc12_4_s0/Q         
  1.083   0.236   tNET   RR   1        R11C27[2][B]   hdmi_out/encode_g/enc13_4_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C27[2][B]   hdmi_out/encode_g/enc13_4_s0/CLK       
  0.513   0.000   tHld        1        R11C27[2][B]   hdmi_out/encode_g/enc13_4_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path15						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc11_4_s0
To                : enc12_4_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C27[0][B]   hdmi_out/encode_g/enc11_4_s0/CLK       
  0.846   0.333   tC2Q   RR   1        R11C27[0][B]   hdmi_out/encode_g/enc11_4_s0/Q         
  1.083   0.236   tNET   RR   1        R11C27[2][A]   hdmi_out/encode_g/enc12_4_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C27[2][A]   hdmi_out/encode_g/enc12_4_s0/CLK       
  0.513   0.000   tHld        1        R11C27[2][A]   hdmi_out/encode_g/enc12_4_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path16						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc14_2_s0
To                : enc15_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C34[0][A]   hdmi_out/encode_b/enc14_2_s0/CLK       
  0.846   0.333   tC2Q   RR   1        R16C34[0][A]   hdmi_out/encode_b/enc14_2_s0/Q         
  1.083   0.236   tNET   RR   1        R16C34[0][B]   hdmi_out/encode_b/enc15_2_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C34[0][B]   hdmi_out/encode_b/enc15_2_s0/CLK       
  0.513   0.000   tHld        1        R16C34[0][B]   hdmi_out/encode_b/enc15_2_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path17						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc13_6_s0
To                : enc14_6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C33[2][A]   hdmi_out/encode_b/enc13_6_s0/CLK       
  0.846   0.333   tC2Q   RR   1        R16C33[2][A]   hdmi_out/encode_b/enc13_6_s0/Q         
  1.083   0.236   tNET   RR   1        R16C33[2][B]   hdmi_out/encode_b/enc14_6_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R16C33[2][B]   hdmi_out/encode_b/enc14_6_s0/CLK       
  0.513   0.000   tHld        1        R16C33[2][B]   hdmi_out/encode_b/enc14_6_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path18						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc12_2_s0
To                : enc13_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R12C32[0][B]   hdmi_out/encode_b/enc12_2_s0/CLK       
  0.846   0.333   tC2Q   RR   1        R12C32[0][B]   hdmi_out/encode_b/enc12_2_s0/Q         
  1.083   0.236   tNET   RR   1        R12C32[1][A]   hdmi_out/encode_b/enc13_2_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R12C32[1][A]   hdmi_out/encode_b/enc13_2_s0/CLK       
  0.513   0.000   tHld        1        R12C32[1][A]   hdmi_out/encode_b/enc13_2_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path19						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : enc11_2_s0
To                : enc12_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R12C32[0][A]   hdmi_out/encode_b/enc11_2_s0/CLK       
  0.846   0.333   tC2Q   RR   1        R12C32[0][A]   hdmi_out/encode_b/enc11_2_s0/Q         
  1.083   0.236   tNET   RR   1        R12C32[0][B]   hdmi_out/encode_b/enc12_2_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R12C32[0][B]   hdmi_out/encode_b/enc12_2_s0/CLK       
  0.513   0.000   tHld        1        R12C32[0][B]   hdmi_out/encode_b/enc12_2_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path20						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : ctl3_0_s0
To                : ctl4_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C32[0][B]   hdmi_out/encode_b/ctl3_0_s0/CLK        
  0.846   0.333   tC2Q   RR   1        R11C32[0][B]   hdmi_out/encode_b/ctl3_0_s0/Q          
  1.083   0.236   tNET   RR   1        R11C32[1][A]   hdmi_out/encode_b/ctl4_0_s0/D          

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C32[1][A]   hdmi_out/encode_b/ctl4_0_s0/CLK        
  0.513   0.000   tHld        1        R11C32[1][A]   hdmi_out/encode_b/ctl4_0_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path21						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : den8_s0
To                : den9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C34[1][A]    hdmi_out/encode_r/den8_s0/CLK          
  0.846   0.333   tC2Q   RR   1        R6C34[1][A]    hdmi_out/encode_r/den8_s0/Q            
  1.083   0.236   tNET   RR   1        R6C34[0][B]    hdmi_out/encode_b/den9_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C34[0][B]    hdmi_out/encode_b/den9_s0/CLK          
  0.513   0.000   tHld        1        R6C34[0][B]    hdmi_out/encode_b/den9_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path22						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : par13_s0
To                : par14_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C31[1][A]    hdmi_out/encode_b/par13_s0/CLK         
  0.846   0.333   tC2Q   RR   1        R9C31[1][A]    hdmi_out/encode_b/par13_s0/Q           
  1.083   0.236   tNET   RR   1        R9C31[1][B]    hdmi_out/encode_b/par14_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C31[1][B]    hdmi_out/encode_b/par14_s0/CLK         
  0.513   0.000   tHld        1        R9C31[1][B]    hdmi_out/encode_b/par14_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path23						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : par12_s0
To                : par13_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C31[0][B]    hdmi_out/encode_b/par12_s0/CLK         
  0.846   0.333   tC2Q   RR   1        R9C31[0][B]    hdmi_out/encode_b/par12_s0/Q           
  1.083   0.236   tNET   RR   1        R9C31[1][A]    hdmi_out/encode_b/par13_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C31[1][A]    hdmi_out/encode_b/par13_s0/CLK         
  0.513   0.000   tHld        1        R9C31[1][A]    hdmi_out/encode_b/par13_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path24						
Path Summary:
Slack             : 0.570
Data Arrival Time : 1.083
Data Required Time: 0.513
From              : par9_s0
To                : par10_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C31[2][A]   hdmi_out/encode_b/par9_s0/CLK          
  0.846   0.333   tC2Q   RR   1        R11C31[2][A]   hdmi_out/encode_b/par9_s0/Q            
  1.083   0.236   tNET   RR   1        R11C31[2][B]   hdmi_out/encode_b/par10_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R11C31[2][B]   hdmi_out/encode_b/par10_s0/CLK         
  0.513   0.000   tHld        1        R11C31[2][B]   hdmi_out/encode_b/par10_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path25						
Path Summary:
Slack             : 0.571
Data Arrival Time : 1.084
Data Required Time: 0.513
From              : enc17_5_s0
To                : tmds_neg18_5_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C35[1][A]    hdmi_out/encode_r/enc17_5_s0/CLK       
  0.846   0.333   tC2Q   RR   3        R6C35[1][A]    hdmi_out/encode_r/enc17_5_s0/Q         
  1.084   0.238   tNET   RR   1        R6C35[1][B]    hdmi_out/encode_r/tmds_neg18_5_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   957      RIGHTSIDE[1]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C35[1][B]    hdmi_out/encode_r/tmds_neg18_5_s0/CLK  
  0.513   0.000   tHld        1        R6C35[1][B]    hdmi_out/encode_r/tmds_neg18_5_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
No recovery paths to report!
3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
No removal paths to report!
3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          1.430
Actual Width:   2.680
Required Width: 1.250
Type:           Low Pulse Width
Clock:          adder_pll/pll/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a0_3_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  2.758   0.000               active clock edge time                
  2.758   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  4.204   1.446   tCL    FF   adder_pll/pll/CLKOUT                  
  4.467   0.262   tNET   FF   flipflop_drainer/a0_3_s0/CLK          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  5.516   0.000               active clock edge time                
  5.516   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446   tCL    RR   adder_pll/pll/CLKOUT                  
  7.147   0.185   tNET   RR   flipflop_drainer/a0_3_s0/CLK          

								MPW2
MPW Summary:
Slack:          1.430
Actual Width:   2.680
Required Width: 1.250
Type:           Low Pulse Width
Clock:          adder_pll/pll/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a0_2_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  2.758   0.000               active clock edge time                
  2.758   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  4.204   1.446   tCL    FF   adder_pll/pll/CLKOUT                  
  4.467   0.262   tNET   FF   flipflop_drainer/a0_2_s0/CLK          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  5.516   0.000               active clock edge time                
  5.516   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446   tCL    RR   adder_pll/pll/CLKOUT                  
  7.147   0.185   tNET   RR   flipflop_drainer/a0_2_s0/CLK          

								MPW3
MPW Summary:
Slack:          1.430
Actual Width:   2.680
Required Width: 1.250
Type:           Low Pulse Width
Clock:          adder_pll/pll/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a0_1_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  2.758   0.000               active clock edge time                
  2.758   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  4.204   1.446   tCL    FF   adder_pll/pll/CLKOUT                  
  4.467   0.262   tNET   FF   flipflop_drainer/a0_1_s0/CLK          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  5.516   0.000               active clock edge time                
  5.516   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446   tCL    RR   adder_pll/pll/CLKOUT                  
  7.147   0.185   tNET   RR   flipflop_drainer/a0_1_s0/CLK          

								MPW4
MPW Summary:
Slack:          1.430
Actual Width:   2.680
Required Width: 1.250
Type:           Low Pulse Width
Clock:          adder_pll/pll/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a1_1_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  2.758   0.000               active clock edge time                
  2.758   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  4.204   1.446   tCL    FF   adder_pll/pll/CLKOUT                  
  4.467   0.262   tNET   FF   flipflop_drainer/a1_1_s0/CLK          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  5.516   0.000               active clock edge time                
  5.516   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446   tCL    RR   adder_pll/pll/CLKOUT                  
  7.147   0.185   tNET   RR   flipflop_drainer/a1_1_s0/CLK          

								MPW5
MPW Summary:
Slack:          1.430
Actual Width:   2.680
Required Width: 1.250
Type:           Low Pulse Width
Clock:          adder_pll/pll/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a9_1_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  2.758   0.000               active clock edge time                
  2.758   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  4.204   1.446   tCL    FF   adder_pll/pll/CLKOUT                  
  4.467   0.262   tNET   FF   flipflop_drainer/a9_1_s0/CLK          

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  5.516   0.000               active clock edge time                
  5.516   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446   tCL    RR   adder_pll/pll/CLKOUT                  
  7.147   0.185   tNET   RR   flipflop_drainer/a9_1_s0/CLK          

								MPW6
MPW Summary:
Slack:          1.430
Actual Width:   2.680
Required Width: 1.250
Type:           Low Pulse Width
Clock:          adder_pll/pll/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a13_1_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  2.758   0.000               active clock edge time                
  2.758   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  4.204   1.446   tCL    FF   adder_pll/pll/CLKOUT                  
  4.467   0.262   tNET   FF   flipflop_drainer/a13_1_s0/CLK         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  5.516   0.000               active clock edge time                
  5.516   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446   tCL    RR   adder_pll/pll/CLKOUT                  
  7.147   0.185   tNET   RR   flipflop_drainer/a13_1_s0/CLK         

								MPW7
MPW Summary:
Slack:          1.430
Actual Width:   2.680
Required Width: 1.250
Type:           Low Pulse Width
Clock:          adder_pll/pll/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a15_1_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  2.758   0.000               active clock edge time                
  2.758   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  4.204   1.446   tCL    FF   adder_pll/pll/CLKOUT                  
  4.467   0.262   tNET   FF   flipflop_drainer/a15_1_s0/CLK         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  5.516   0.000               active clock edge time                
  5.516   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446   tCL    RR   adder_pll/pll/CLKOUT                  
  7.147   0.185   tNET   RR   flipflop_drainer/a15_1_s0/CLK         

								MPW8
MPW Summary:
Slack:          1.430
Actual Width:   2.680
Required Width: 1.250
Type:           Low Pulse Width
Clock:          adder_pll/pll/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a16_1_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  2.758   0.000               active clock edge time                
  2.758   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  4.204   1.446   tCL    FF   adder_pll/pll/CLKOUT                  
  4.467   0.262   tNET   FF   flipflop_drainer/a16_1_s0/CLK         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  5.516   0.000               active clock edge time                
  5.516   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446   tCL    RR   adder_pll/pll/CLKOUT                  
  7.147   0.185   tNET   RR   flipflop_drainer/a16_1_s0/CLK         

								MPW9
MPW Summary:
Slack:          1.430
Actual Width:   2.680
Required Width: 1.250
Type:           Low Pulse Width
Clock:          adder_pll/pll/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a17_3_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  2.758   0.000               active clock edge time                
  2.758   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  4.204   1.446   tCL    FF   adder_pll/pll/CLKOUT                  
  4.467   0.262   tNET   FF   flipflop_drainer/a17_3_s0/CLK         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  5.516   0.000               active clock edge time                
  5.516   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446   tCL    RR   adder_pll/pll/CLKOUT                  
  7.147   0.185   tNET   RR   flipflop_drainer/a17_3_s0/CLK         

								MPW10
MPW Summary:
Slack:          1.430
Actual Width:   2.680
Required Width: 1.250
Type:           Low Pulse Width
Clock:          adder_pll/pll/CLKOUT.default_gen_clk
Objects:        flipflop_drainer/a17_2_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  2.758   0.000               active clock edge time                
  2.758   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  4.204   1.446   tCL    FF   adder_pll/pll/CLKOUT                  
  4.467   0.262   tNET   FF   flipflop_drainer/a17_2_s0/CLK         

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  5.516   0.000               active clock edge time                
  5.516   0.000               adder_pll/pll/CLKOUT.default_gen_clk  
  6.962   1.446   tCL    RR   adder_pll/pll/CLKOUT                  
  7.147   0.185   tNET   RR   flipflop_drainer/a17_2_s0/CLK         

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT   NET NAME    WORST SLACK   MAX DELAY  
 ======== =========== ============= =========== 
  1637     adder_clk   0.011         0.262      
  957      hdmi_clk    6.961         0.257      
  44       not_den18   9.091         2.803      
  27       n15_3       6.961         2.762      
  25       den1        12.025        2.296      
  21       par17       11.297        1.992      
  21       par17       11.627        2.009      
  21       par17       11.405        1.817      
  17       bias[3]     10.332        1.337      
  17       bias[3]     10.273        0.881      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R11C28     0.889              
  R16C34     0.861              
  R17C34     0.861              
  R17C35     0.861              
  R13C30     0.847              
  R9C31      0.847              
  R11C29     0.847              
  R11C33     0.847              
  R6C35      0.847              
  R12C32     0.833              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

