read -sv run_verilog_mid/adder_32b_10_71_1f81cb222e5499e6a8480cd86c83bbb2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_71_1f81cb222e5499e6a8480cd86c83bbb2_yosys.v
