//===- StageCostModels.cpp - Per-stage analytical models -----------------===//

#include "AscendModel/RouteModel/StageCostModels.h"

#include "AscendModel/CostModelTrace.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/ADT/StringSet.h"
#include "llvm/Support/ErrorHandling.h"

#include <algorithm>
#include <array>
#include <cmath>
#include <initializer_list>
#include <system_error>

using namespace mlir;
using namespace mlir::ascend;

namespace {

static double iterations(const LogicalStage &stage) {
  return static_cast<double>(std::max<int64_t>(1, stage.iterationCount));
}

static double controlBody(const StageResourceCycles &resources) {
  return resources.loopControl + resources.branchControl +
         resources.divergence + resources.synchronization;
}

static double serialBody(const StageResourceCycles &resources) {
  const double execution = resources.scalar + resources.load + resources.store +
                           resources.compute + resources.predicate +
                           resources.shuffle + resources.dot +
                           controlBody(resources) + resources.spill;
  // Issue is a shared front-end throughput bound, not an extra instruction
  // stream.  Adding it to execution double-counts every instruction.
  return std::max(execution, resources.issue);
}

static bool permitsSimdOverlap(const LogicalStage &stage) {
  return stage.scheduleKind == StageScheduleKind::IndependentPipelined &&
         stage.features.permitsSimdRoofline();
}

static StageResourceCycles
materializeControlFlow(const LogicalStage &stage, StageMode mode,
                       StageResourceCycles resources,
                       const StageControlFlowRates &rates) {
  resources.loopControl +=
      static_cast<double>(stage.features.loopBackedgeCount) *
      rates.loopBackedgeCycles;
  resources.branchControl +=
      static_cast<double>(stage.features.conditionalBranchCount) *
      rates.conditionalBranchCycles;
  resources.synchronization +=
      static_cast<double>(stage.features.synchronizationCount) *
      rates.synchronizationCycles;
  if (mode == StageMode::SIMT) {
    resources.divergence +=
        static_cast<double>(stage.features.divergentBranchCount) *
        (1.0 - stage.features.activeLaneRatio) *
        rates.divergentBranchPenaltyCycles;
  }
  return resources;
}

static StageResourceCycles mapWorkload(const LogicalStage &stage,
                                       const StageModeProfile &profile,
                                       StageMode mode) {
  COSTMODEL_TRACE_DEBUG("mapWorkload");
  costModelDebug() << "stage.id=\"" << stage.id << "\" mode="
                   << (mode == StageMode::SIMD ? "SIMD" : "SIMT") << "\n";
  StageResourceCycles resources;
  const StageWorkload &work = stage.workload;
  const bool simd = mode == StageMode::SIMD;
  resources.setup = work.paysKernelSetup ? profile.setupCycles : 0.0;
  for (const auto &[name, elements] : work.operationElements) {
    auto rate = profile.operationRates.find(name);
    if (rate == profile.operationRates.end() || rate->second.throughput <= 0.0)
      continue;
    const double instructions =
        simd ? std::ceil(elements / static_cast<double>(profile.vectorWidth))
             : elements;
    resources.compute +=
        instructions / rate->second.throughput * rate->second.factor;
  }
  resources.scalar = work.scalarOperations / profile.scalarOperationsPerCycle;
  if (stage.features.hasIndirectMemory) {
    const double loads =
        std::max(work.loadWarpInstructions, work.loadBytes > 0.0 ? 1.0 : 0.0);
    const double stores =
        std::max(work.storeWarpInstructions, work.storeBytes > 0.0 ? 1.0 : 0.0);
    resources.load = loads / profile.indirectLoadTransactionsPerCycle;
    resources.store = stores / profile.indirectStoreTransactionsPerCycle;
    if (loads + stores > 0.0)
      resources.load += profile.indirectDependencyLatencyCycles;
  } else if (simd) {
    resources.load = work.loadBytes / profile.loadBytesPerCycle;
    resources.store = work.storeBytes / profile.storeBytesPerCycle;
  } else {
    resources.load =
        work.loadWarpInstructions / profile.loadWarpInstructionsPerCycle;
    resources.store =
        work.storeWarpInstructions / profile.storeWarpInstructionsPerCycle;
  }
  resources.predicate =
      (simd ? std::ceil(work.predicateElements /
                        static_cast<double>(profile.vectorWidth))
            : work.predicateElements) /
      profile.predicateOperationsPerCycle;
  resources.shuffle = work.shuffleLaneSteps / profile.shuffleLanesPerCycle;
  if (work.dotFlops > 0.0) {
    resources.setup += profile.dotSetupCycles;
    resources.dot = work.dotFlops / profile.dotFlopsPerCycle;
  }
  resources.issue =
      std::ceil(work.issueElements / static_cast<double>(profile.issueWidth)) /
      profile.issueOperationsPerCycle;
  resources.spill =
      work.estimatedSpillTransactions / profile.spillTransactionsPerCycle;
  if (stage.features.hasLoopCarriedDataDependency)
    resources.criticalPath = resources.scalar + resources.compute +
                             resources.predicate + resources.shuffle +
                             resources.dot;
  else if (stage.features.hasReduction)
    resources.criticalPath =
        resources.compute + resources.predicate + resources.shuffle;
  costModelDebug() << "resources: setup=" << resources.setup
                   << " scalar=" << resources.scalar
                   << " load=" << resources.load
                   << " store=" << resources.store
                   << " compute=" << resources.compute
                   << " dot=" << resources.dot << " issue=" << resources.issue
                   << " spill=" << resources.spill
                   << " criticalPath=" << resources.criticalPath << "\n";
  return materializeControlFlow(stage, mode, resources, profile.controlFlow);
}

static double applySuperBlock(const LogicalStage &stage,
                              const StageResourceCycles &resources,
                              const StageImplementation &implementation,
                              const HardwareProfile &profile,
                              double stageCycles) {
  COSTMODEL_TRACE_DEBUG("applySuperBlock");
  costModelDebug() << "stage.id=\"" << stage.id << "\" mode="
                   << (implementation.mode == StageMode::SIMD ? "SIMD" : "SIMT")
                   << " superblockFactor=" << implementation.superblockFactor
                   << " inputStageCycles=" << stageCycles << "\n";
  if (implementation.mode != StageMode::SIMT ||
      implementation.superblockFactor == 1) {
    costModelLog() << "superblock: none (SIMD or F=1): totalCycles = "
                      "stageCycles = "
                   << stageCycles << "\n";
    return stageCycles;
  }

  const double factor = static_cast<double>(implementation.superblockFactor);
  const double effectiveFactor = std::min(
      factor, static_cast<double>(profile.superblockUsefulFactorLimit));
  const double latencySensitivePerIteration = resources.load + resources.store +
                                              resources.shuffle +
                                              resources.divergence;
  const double latencySensitive =
      iterations(stage) * latencySensitivePerIteration;
  // SuperBlock creates `factor` independent logical-program groups on one
  // physical core.  It can hide latency across those groups, but it cannot
  // divide dependent arithmetic, loop control, or synchronization.
  const double pressure =
      iterations(stage) * resources.spill * std::max(0.0, factor - 1.0);
  // Live-out bytes alone do not prove register pressure: they describe the
  // Stage ABI, not the allocator's simultaneously-live set.  Charge replicated
  // persistent state only when workload analysis has independently predicted
  // spill traffic.  This keeps the penalty evidence based and lets independent
  // recurrence groups use F4 when the generated SIMT VF has no STK/LDK.
  const double persistentStatePressure =
      stage.features.hasLoopCarriedDataDependency && resources.spill > 0.0
          ? std::max(
                0.0,
                factor -
                    static_cast<double>(
                        profile.superblockPersistentStatePressureFreeFactor)) *
                static_cast<double>(stage.liveOutBytes) /
                profile.superblockPersistentStateBytesPerCycle
          : 0.0;
  const double fixed = resources.setup;
  const double issueFloor =
      fixed + factor * iterations(stage) * resources.issue;
  // A recurrence is serial inside one logical program.  SuperBlock contributes
  // F independent logical programs to the same physical program, allowing the
  // scheduler to cover one program's dependency stalls with another program.
  // Normalize the critical-path portion per logical program, but retain the
  // aggregate issue floor: F2/F4 cannot create additional issue bandwidth.
  // This applies equally to whole-kernel and scope-local SuperBlock because
  // both materializers batch complete logical programs around the Stage.
  if (stage.costModelKind == StageCostModelKind::LoopCarriedRecurrence) {
    const double recurrenceBody = std::max(0.0, stageCycles - fixed);
    double result = std::max(issueFloor, fixed + recurrenceBody + pressure) +
           persistentStatePressure;
    costModelLog() << "superblock(F=" << factor
                   << ", recurrence): totalCycles=" << result
                   << " = max(issueFloor=" << issueFloor << ", setup("
                   << fixed << ") + recurrenceBody(" << recurrenceBody
                   << ") + pressure(" << pressure
                   << ")) + persistentStatePressure("
                   << persistentStatePressure << ")\n";
    costModelLog() << "  issueFloor = setup + F*iterations*issue = " << fixed
                   << " + " << factor << "*" << iterations(stage) << "*"
                   << resources.issue
                   << "; recurrenceBody = stageCycles - setup = " << stageCycles
                   << " - " << fixed << "\n";
    return result;
  }
  // Proven persistent-state pressure is additional register/stack work and
  // cannot disappear behind the ordinary issue floor.
  const double body = std::max(0.0, stageCycles - fixed);
  const double groupedBody = factor * std::max(0.0, body - latencySensitive) +
                             factor * latencySensitive / effectiveFactor;
  double result = std::max(issueFloor, fixed + groupedBody + pressure) +
         persistentStatePressure;
  costModelLog() << "superblock(F=" << factor << "): totalCycles=" << result
                 << " = max(issueFloor=" << issueFloor << ", setup(" << fixed
                 << ") + groupedBody(" << groupedBody << ") + pressure("
                 << pressure << ")) + persistentStatePressure("
                 << persistentStatePressure << ")\n";
  costModelLog() << "  issueFloor = setup + F*iterations*issue = " << fixed
                 << " + " << factor << "*" << iterations(stage) << "*"
                 << resources.issue
                 << "; body = stageCycles - setup = " << stageCycles << " - "
                 << fixed
                 << "; groupedBody = F*max(0, body - latencySensitive) + "
                    "F*latencySensitive/effectiveF = "
                 << factor << "*max(0, " << body << " - " << latencySensitive
                 << ") + " << factor << "*" << latencySensitive << "/"
                 << effectiveFactor << "\n";
  return result;
}

static double estimateStage(const LogicalStage &stage,
                            const HardwareProfile &profile, StageMode mode,
                            const StageResourceCycles &r) {
  COSTMODEL_TRACE_DEBUG("estimateStage");
  costModelDebug() << "stage.id=\"" << stage.id << "\" costModelKind="
                   << stringifyStageCostModel(stage.costModelKind)
                   << " mode=" << (mode == StageMode::SIMD ? "SIMD" : "SIMT")
                   << " iterationCount=" << stage.iterationCount << "\n";
  const double count = iterations(stage);
  const double serial = r.setup + count * serialBody(r);
  // execution = the full serial instruction stream; issue is a shared
  // front-end bound, so the serial body is max(execution, issue).
  const double execution = r.scalar + r.load + r.store + r.compute +
                            r.predicate + r.shuffle + r.dot +
                            controlBody(r) + r.spill;
  const double control = controlBody(r);
  // Every branch records the exact formula that composed `result`, logged at
  // the default level so stageCycles can be recomputed by hand.
  std::string formula;
  double result;
  switch (stage.costModelKind) {
  case StageCostModelKind::AutoBlockifyDispatch:
  case StageCostModelKind::AutoBlockifyLoop: {
    const double dispatchCount =
        stage.costModelKind == StageCostModelKind::AutoBlockifyLoop ? count
                                                                    : 1.0;
    result = r.setup + dispatchCount * std::max(r.scalar + control, r.issue);
    llvm::raw_string_ostream os(formula);
    os << "setup(" << r.setup << ") + dispatchCount(" << dispatchCount
       << ") * max(scalar(" << r.scalar << ") + control(" << control
       << "), issue(" << r.issue << "))";
    os.flush();
    break;
  }
  case StageCostModelKind::ContinuousTileMemory:
  case StageCostModelKind::ContinuousTileStore:
  case StageCostModelKind::ContinuousShortLoad:
  case StageCostModelKind::CachePolicyStore:
    if (mode == StageMode::SIMD && permitsSimdOverlap(stage)) {
      result = r.setup + count * (r.scalar + r.predicate + control + r.spill +
                                  std::max({r.load, r.store, r.issue}));
      llvm::raw_string_ostream os(formula);
      os << "setup(" << r.setup << ") + iterations(" << count
         << ") * (scalar(" << r.scalar << ") + predicate(" << r.predicate
         << ") + control(" << control << ") + spill(" << r.spill
         << ") + max(load(" << r.load << ", store(" << r.store
         << "), issue(" << r.issue << "))) [SIMD overlap]";
      os.flush();
    } else {
      result = serial;
      llvm::raw_string_ostream os(formula);
      os << "setup(" << r.setup << ") + iterations(" << count
         << ") * max(execution(" << execution << "), issue(" << r.issue
         << ")) [serial]";
      os.flush();
    }
    break;
  case StageCostModelKind::IndependentPipelinedLoop:
    if (mode == StageMode::SIMD && permitsSimdOverlap(stage)) {
      result = r.setup +
               count * (std::max({r.load, r.store,
                                  r.compute + r.dot + r.shuffle,
                                  r.scalar + r.predicate + control, r.issue}) +
                        r.spill);
      llvm::raw_string_ostream os(formula);
      os << "setup(" << r.setup << ") + iterations(" << count
         << ") * (max(load(" << r.load << ", store(" << r.store
         << "), compute+dot+shuffle(" << r.compute + r.dot + r.shuffle
         << "), scalar+predicate+control(" << r.scalar + r.predicate + control
         << "), issue(" << r.issue << ")) + spill(" << r.spill
         << ")) [SIMD overlap]";
      os.flush();
    } else {
      result = serial;
      llvm::raw_string_ostream os(formula);
      os << "setup(" << r.setup << ") + iterations(" << count
         << ") * max(execution(" << execution << "), issue(" << r.issue
         << ")) [serial]";
      os.flush();
    }
    break;
  case StageCostModelKind::LoopCarriedRecurrence: {
    const double critical = r.criticalPath > 0.0
                                ? std::max(r.criticalPath + r.load + r.store +
                                               controlBody(r) + r.spill,
                                           r.issue)
                                : serialBody(r);
    if (mode == StageMode::SIMD) {
      result = r.setup + count * critical;
      llvm::raw_string_ostream os(formula);
      os << "setup(" << r.setup << ") + iterations(" << count
         << ") * critical(" << critical << ")";
      if (r.criticalPath > 0.0)
        os << " = max(criticalPath(" << r.criticalPath << ") + load("
           << r.load << ") + store(" << r.store << ") + control(" << control
           << ") + spill(" << r.spill << "), issue(" << r.issue << "))";
      else
        os << " = max(execution(" << execution << "), issue(" << r.issue
           << "))";
      os.flush();
    } else {
      const int64_t groups = std::max<int64_t>(
          1, std::min(stage.features.parallelRecurrenceGroupCount,
                      profile.logicalWarpGroupCount));
      result = r.setup +
           std::max(std::ceil(count / static_cast<double>(groups)) * critical,
                    count * r.issue);
      llvm::raw_string_ostream os(formula);
      os << "setup(" << r.setup
         << ") + max(ceil(iterations(" << count << ")/groups(" << groups
         << ")) * critical(" << critical << "), iterations(" << count
         << ") * issue(" << r.issue << ")) [recurrence]";
      os.flush();
    }
    break;
  }
  case StageCostModelKind::RowwiseReduction:
    result = r.setup +
             count * std::max(r.scalar + r.load + r.store + r.criticalPath +
                                  controlBody(r) + r.spill,
                              r.issue);
    {
      llvm::raw_string_ostream os(formula);
      os << "setup(" << r.setup << ") + iterations(" << count
         << ") * max(scalar(" << r.scalar << ") + load(" << r.load
         << ") + store(" << r.store << ") + criticalPath(" << r.criticalPath
         << ") + control(" << control << ") + spill(" << r.spill
         << "), issue(" << r.issue << "))";
      os.flush();
    }
    break;
  case StageCostModelKind::CubeRoofline:
  case StageCostModelKind::TinyCubeRoofline:
    if (mode == StageMode::SIMD && permitsSimdOverlap(stage)) {
      result = r.setup +
               count * (r.scalar + r.predicate + control + r.shuffle + r.spill +
                        std::max({r.load, r.compute + r.dot, r.store,
                                  r.issue}));
      llvm::raw_string_ostream os(formula);
      os << "setup(" << r.setup << ") + iterations(" << count
         << ") * (scalar(" << r.scalar << ") + predicate(" << r.predicate
         << ") + control(" << control << ") + shuffle(" << r.shuffle
         << ") + spill(" << r.spill << ") + max(load(" << r.load
         << ", compute+dot(" << r.compute + r.dot << "), store(" << r.store
         << "), issue(" << r.issue << "))) [SIMD overlap]";
      os.flush();
    } else {
      result = serial;
      llvm::raw_string_ostream os(formula);
      os << "setup(" << r.setup << ") + iterations(" << count
         << ") * max(execution(" << execution << "), issue(" << r.issue
         << ")) [serial]";
      os.flush();
    }
    break;
  case StageCostModelKind::ConversionPack:
    if (mode == StageMode::SIMD && permitsSimdOverlap(stage)) {
      result = r.setup + count * (r.predicate + control + r.spill +
                                  std::max({r.scalar + r.compute, r.load,
                                            r.store, r.issue}));
      llvm::raw_string_ostream os(formula);
      os << "setup(" << r.setup << ") + iterations(" << count
         << ") * (predicate(" << r.predicate << ") + control(" << control
         << ") + spill(" << r.spill << ") + max(scalar+compute("
         << r.scalar + r.compute << "), load(" << r.load << "), store("
         << r.store << "), issue(" << r.issue << "))) [SIMD overlap]";
      os.flush();
    } else {
      result = serial;
      llvm::raw_string_ostream os(formula);
      os << "setup(" << r.setup << ") + iterations(" << count
         << ") * max(execution(" << execution << "), issue(" << r.issue
         << ")) [serial]";
      os.flush();
    }
    break;
  default:
    result = serial;
    {
      llvm::raw_string_ostream os(formula);
      os << "setup(" << r.setup << ") + iterations(" << count
         << ") * max(execution(" << execution << "), issue(" << r.issue
         << ")) [serial]";
      os.flush();
    }
    break;
  }
  costModelLog() << "estimateStage["
                 << stringifyStageCostModel(stage.costModelKind) << "] "
                 << (mode == StageMode::SIMD ? "SIMD" : "SIMT")
                 << ": stageCycles=" << result << " = " << formula << "\n";
  return result;
}
static bool isDeclaredLegal(const LogicalStage &stage,
                            const StageImplementation &implementation) {
  if (!implementation.isValid())
    return false;
  if (implementation.mode == StageMode::SIMD)
    return stage.simdLegal && implementation.superblockFactor == 1 &&
           !implementation.localScope;
  if (!stage.simtLegal)
    return false;
  if (implementation.localScope)
    return stage.localSimtMaterializable &&
           llvm::is_contained(stage.localSimtFactors,
                              implementation.superblockFactor);
  return llvm::is_contained(stage.legalSimtFactors,
                            implementation.superblockFactor);
}

} // namespace

llvm::StringRef mlir::ascend::stringifyStageCostModel(StageCostModelKind kind) {
  switch (kind) {
  case StageCostModelKind::AutoBlockifyDispatch:
    return "auto_blockify_dispatch";
  case StageCostModelKind::AutoBlockifyLoop:
    return "auto_blockify_loop";
  case StageCostModelKind::ScalarIssue:
    return "scalar_issue";
  case StageCostModelKind::ScalarControl:
    return "scalar_control";
  case StageCostModelKind::ScalarMath:
    return "scalar_math";
  case StageCostModelKind::IndexGeneration:
    return "index_generation";
  case StageCostModelKind::PredicateMask:
    return "predicate_mask";
  case StageCostModelKind::LoopPredicate:
    return "loop_predicate";
  case StageCostModelKind::ContinuousTileMemory:
    return "continuous_tile_memory";
  case StageCostModelKind::ContinuousTileStore:
    return "continuous_tile_store";
  case StageCostModelKind::ContinuousShortLoad:
    return "continuous_short_load";
  case StageCostModelKind::CachePolicyStore:
    return "cache_policy_store";
  case StageCostModelKind::IndirectScalarMemory:
    return "indirect_scalar_memory";
  case StageCostModelKind::IndirectGatherMemory:
    return "indirect_gather_memory";
  case StageCostModelKind::IndependentPipelinedLoop:
    return "independent_pipelined_loop";
  case StageCostModelKind::LoopCarriedRecurrence:
    return "loop_carried_recurrence";
  case StageCostModelKind::RowwiseReduction:
    return "rowwise_reduction";
  case StageCostModelKind::CubeRoofline:
    return "cube_roofline";
  case StageCostModelKind::TinyCubeRoofline:
    return "tiny_cube_roofline";
  case StageCostModelKind::ConversionPack:
    return "conversion_pack";
  }
  llvm_unreachable("unknown StageCostModelKind");
}

bool StageControlFlowRates::isFiniteAndNonNegative() const {
  const std::array<double, 4> values = {
      loopBackedgeCycles, conditionalBranchCycles, divergentBranchPenaltyCycles,
      synchronizationCycles};
  return std::all_of(values.begin(), values.end(), [](double value) {
    return std::isfinite(value) && value >= 0.0;
  });
}

bool StageModeProfile::isValid(StageMode mode) const {
  const std::array<double, 12> common = {setupCycles,
                                         predicateOperationsPerCycle,
                                         shuffleLanesPerCycle,
                                         dotSetupCycles,
                                         dotFlopsPerCycle,
                                         scalarOperationsPerCycle,
                                         issueOperationsPerCycle,
                                         spillTransactionsPerCycle,
                                         indirectLoadTransactionsPerCycle,
                                         indirectStoreTransactionsPerCycle,
                                         static_cast<double>(vectorWidth),
                                         static_cast<double>(issueWidth)};
  if (!std::all_of(
          common.begin(), common.end(),
          [](double value) { return std::isfinite(value) && value > 0.0; }) ||
      !std::isfinite(indirectDependencyLatencyCycles) ||
      indirectDependencyLatencyCycles < 0.0 ||
      !controlFlow.isFiniteAndNonNegative())
    return false;
  if (mode == StageMode::SIMD) {
    if (!(loadBytesPerCycle > 0.0 && storeBytesPerCycle > 0.0))
      return false;
  } else if (!(loadWarpInstructionsPerCycle > 0.0 &&
               storeWarpInstructionsPerCycle > 0.0)) {
    return false;
  }
  return llvm::all_of(operationRates, [](const auto &entry) {
    return std::isfinite(entry.second.throughput) &&
           entry.second.throughput > 0.0 &&
           std::isfinite(entry.second.factor) && entry.second.factor > 0.0;
  });
}

bool HardwareProfile::isValid() const {
  return !profileVersion.empty() && !target.empty() &&
         logicalWarpGroupCount > 0 && superblockUsefulFactorLimit > 0 &&
         superblockPersistentStatePressureFreeFactor > 0 &&
         superblockPersistentStatePressureFreeFactor <=
             superblockUsefulFactorLimit &&
         std::isfinite(superblockPersistentStateBytesPerCycle) &&
         superblockPersistentStateBytesPerCycle > 0.0 &&
         simd.isValid(StageMode::SIMD) && simt.isValid(StageMode::SIMT) &&
         transition.isValid();
}

llvm::Expected<StageCostTable>
StageCostEvaluator::evaluate(const StagePartition &partition,
                             const HardwareProfile &profile) const {
  COSTMODEL_TRACE("StageCostEvaluator::evaluate");
  size_t stageCount = 0;
  for (const LogicalPhase &phase : partition.phases)
    stageCount += phase.stages.size();
  costModelLog() << "input: domain=\"" << partition.domain << "\" stages="
                 << stageCount << " profileVersion=\"" << profile.profileVersion
                 << "\" target=\"" << profile.target << "\"\n";
  if (partition.domain.empty() || partition.phases.empty()) {
    costModelLog() << "ERROR: no domain or no Phase\n";
    return llvm::createStringError(
        std::errc::invalid_argument,
        "StagePartition requires a domain and at least one Phase");
  }
  if (!profile.isValid()) {
    costModelLog() << "ERROR: HardwareProfile is invalid\n";
    return llvm::createStringError(std::errc::invalid_argument,
                                   "HardwareProfile is invalid");
  }
  StageCostTable table;
  table.domain = partition.domain;
  table.operationOwnershipComplete = partition.operationOwnershipComplete;
  table.modeledOperationCount = partition.modeledOperationCount;
  table.profileVersion = profile.profileVersion;
  llvm::StringSet<> stageIds;

  for (const LogicalPhase &phase : partition.phases) {
    if (phase.id.empty() || phase.stages.empty()) {
      costModelLog() << "ERROR: Phase without id or Stage\n";
      return llvm::createStringError(std::errc::invalid_argument,
                                     "every Phase requires an id and Stage");
    }
    LogicalPhaseCost phaseCost;
    phaseCost.id = phase.id;

    for (const LogicalStage &stage : phase.stages) {
      if (stage.id.empty() || !stageIds.insert(stage.id).second) {
        costModelLog() << "ERROR: duplicate Stage id \"" << stage.id << "\"\n";
        return llvm::createStringError(
            std::errc::invalid_argument,
            "Stage ids must be non-empty and unique: '%s'", stage.id.c_str());
      }
      if (stage.iterationCount <= 0 || !stage.features.isValid() ||
          !stage.workload.isFiniteAndNonNegative()) {
        costModelLog() << "ERROR: invalid iteration/features for \""
                       << stage.id << "\"\n";
        return llvm::createStringError(
            std::errc::invalid_argument,
            "Stage '%s' has invalid iteration/features", stage.id.c_str());
      }
      if (!stage.simdLegal && !stage.simtLegal) {
        costModelLog() << "ERROR: Stage \"" << stage.id
                       << "\" has no legal StageMode\n";
        return llvm::createStringError(std::errc::invalid_argument,
                                       "Stage '%s' has no legal StageMode",
                                       stage.id.c_str());
      }
      if (stage.simtLegal && stage.legalSimtFactors.empty()) {
        costModelLog() << "ERROR: SIMT Stage \"" << stage.id
                       << "\" has no legal SuperBlock factor\n";
        return llvm::createStringError(
            std::errc::invalid_argument,
            "SIMT Stage '%s' has no legal SuperBlock factor", stage.id.c_str());
      }

      LogicalStageCost logicalCost;
      logicalCost.id = stage.id;
      logicalCost.model = stringifyStageCostModel(stage.costModelKind).str();
      logicalCost.schedule = stage.scheduleKind;
      logicalCost.iterationCount = stage.iterationCount;
      logicalCost.features = stage.features;
      logicalCost.workload = stage.workload;
      logicalCost.ownedOperationCount =
          static_cast<int64_t>(stage.operations.size());
      logicalCost.liveInCount = static_cast<int64_t>(stage.liveIns.size());
      logicalCost.liveOutCount = static_cast<int64_t>(stage.liveOuts.size());
      logicalCost.liveInBytes = stage.liveInBytes;
      logicalCost.liveOutBytes = stage.liveOutBytes;
      logicalCost.localSimtScopeCount = stage.localSimtScopeCount;
      logicalCost.scopeInputTensorBytes = stage.scopeInputTensorBytes;
      logicalCost.scopeOutputTensorBytes = stage.scopeOutputTensorBytes;
      logicalCost.simtAnchorIndices = stage.simtAnchorIndices;
      logicalCost.localSimtMaterializable = stage.localSimtMaterializable;
      logicalCost.legalSimtFactors = stage.legalSimtFactors;
      logicalCost.localSimtFactors = stage.localSimtFactors;

      llvm::SmallVector<StageImplementation> implementations;
      if (stage.simdLegal)
        implementations.push_back({StageMode::SIMD, 1, false});
      if (stage.simtLegal)
        for (int64_t factor : stage.legalSimtFactors)
          implementations.push_back({StageMode::SIMT, factor, false});
      if (stage.simtLegal && stage.localSimtMaterializable)
        for (int64_t factor : stage.localSimtFactors)
          implementations.push_back({StageMode::SIMT, factor, true});

      costModelLog() << "stage \"" << stage.id << "\" model="
                     << stringifyStageCostModel(stage.costModelKind)
                     << " workload(scalarOps="
                     << stage.workload.scalarOperations
                     << " loadBytes=" << stage.workload.loadBytes
                     << " storeBytes=" << stage.workload.storeBytes
                     << " issueElements=" << stage.workload.issueElements
                     << ") impls=" << implementations.size() << "\n";
      for (const StageImplementation &implementation : implementations) {
        if (!isDeclaredLegal(stage, implementation)) {
          costModelLog() << "ERROR: illegal candidate for \"" << stage.id
                         << "\"\n";
          return llvm::createStringError(std::errc::invalid_argument,
                                         "Stage '%s' has an illegal candidate",
                                         stage.id.c_str());
        }
        StageResourceCycles resources =
            mapWorkload(stage,
                        implementation.mode == StageMode::SIMD ? profile.simd
                                                               : profile.simt,
                        implementation.mode);
        costModelLog() << "impl "
                       << (implementation.mode == StageMode::SIMD ? "SIMD"
                                                                  : "SIMT")
                       << " factor=" << implementation.superblockFactor
                       << " scope="
                       << (implementation.localScope ? "local" : "global")
                       << ": resources setup=" << resources.setup
                       << " scalar=" << resources.scalar
                       << " compute=" << resources.compute
                       << " load=" << resources.load
                       << " store=" << resources.store
                       << " dot=" << resources.dot
                       << " issue=" << resources.issue << "\n";
        StageImplementationCost cost;
        cost.implementation = implementation;
        cost.resources = resources;
        cost.totalCycles = applySuperBlock(
            stage, resources, implementation, profile,
            estimateStage(stage, profile, implementation.mode, resources));
        if (!cost.isValid()) {
          costModelLog() << "ERROR: invalid cost for \"" << stage.id << "\"\n";
          return llvm::createStringError(std::errc::invalid_argument,
                                         "Stage '%s' produced an invalid cost",
                                         stage.id.c_str());
        }
        logicalCost.implementations.push_back(std::move(cost));
      }

      phaseCost.stages.push_back(logicalCost);
      table.stages.push_back(std::move(logicalCost));
    }
    table.phases.push_back(std::move(phaseCost));
  }
  return table;
}
