library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity muxEstado is
	port(	x, y, int: in std_logic;
			prueba : in std_logic_vector(1 downto 0);
			salida : out std_logic);
end muxEstado;