m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Modelsim
vadd_multiplier_generator
Z1 !s110 1743412220
!i10b 1
!s100 kbNNzCflhPE;[O?ao6[C<2
Ih7b7iBcmI;@_FHzJkD4[J2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1739899666
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/add_multiplier_generator.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/add_multiplier_generator.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1743412220.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/add_multiplier_generator.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/add_multiplier_generator.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vadder
R1
!i10b 1
!s100 4b5IBGc8nzY70K;TZmlj>3
I;O`<4V[WchZE^g_5SA0_H2
R2
R0
w1739256503
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/adder.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/adder.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/adder.v|
!i113 1
R5
R6
vaddres_1st_generator
R1
!i10b 1
!s100 7H:n:m<hPCBS3?2kRb_Id3
ITed@Yc0K1ck6zAZ_JZzOU1
R2
R0
w1741164242
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/addres_1st_generator.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/addres_1st_generator.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/addres_1st_generator.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/addres_1st_generator.v|
!i113 1
R5
R6
vaddres_generator
R1
!i10b 1
!s100 g]8bDYl6[nnhcMbbf7C1`3
IS?OKjQ^CL;BlI5daNmN012
R2
R0
w1741164299
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/addres_generator.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/addres_generator.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/addres_generator.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/addres_generator.v|
!i113 1
R5
R6
vCLASS_CONTROL
R1
!i10b 1
!s100 DI0jbCZf>o@EYGUXl<0zh0
IU9Q0lD9B1hOi9T7g@WOzo2
R2
R0
w1738873642
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CLASS_CONTROL.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CLASS_CONTROL.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CLASS_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CLASS_CONTROL.v|
!i113 1
R5
R6
n@c@l@a@s@s_@c@o@n@t@r@o@l
vCLASS_FFT
R1
!i10b 1
!s100 A2LNf8nFP^RjWH9P0D_9E0
I6z0<]@24^2P??=Ohk5_8T1
R2
R0
w1739435701
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CLASS_FFT.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CLASS_FFT.v
Z7 L0 11
R3
r1
!s85 0
31
R4
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CLASS_FFT.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CLASS_FFT.v|
!i113 1
R5
R6
n@c@l@a@s@s_@f@f@t
vclass_tw_factor_generator
R1
!i10b 1
!s100 ^TZH]Dmb5WU`88DIE0PoX2
INYXRciP6j5_;0XQnVR1<X3
R2
R0
w1738873309
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/class_tw_factor_generator.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/class_tw_factor_generator.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/class_tw_factor_generator.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/class_tw_factor_generator.v|
!i113 1
R5
R6
vCONTROL_norm
Z8 !s110 1743412221
!i10b 1
!s100 bZ:C5lMn_cnBbT@19i^PN2
I24^H6g7zbHSaEA3KcG`>G2
R2
R0
w1736886180
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL_norm.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL_norm.v
L0 1
R3
r1
!s85 0
31
Z9 !s108 1743412221.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL_norm.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL_norm.v|
!i113 1
R5
R6
n@c@o@n@t@r@o@l_norm
vd2p
Z10 !s110 1743412233
!i10b 1
!s100 6GE29j0@>[lM;T6ZTl5c23
I=H[S>z5_UclgQZS1GogaO1
R2
R0
Z11 w1733413911
Z12 8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/test_mult.v
Z13 FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/test_mult.v
L0 13
R3
r1
!s85 0
31
Z14 !s108 1743412232.000000
Z15 !s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/test_mult.v|
Z16 !s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/test_mult.v|
!i113 1
R5
R6
vdemultiplexor
Z17 !s110 1744296043
!i10b 1
!s100 2TJIQ4Z6_F>1QzMkJ0cQU0
I[:UmJ[g<YV77c<;<VCLdS0
R2
R0
w1743543390
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/demultiplexor.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/demultiplexor.v
L0 1
R3
r1
!s85 0
31
Z18 !s108 1744296043.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/demultiplexor.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/demultiplexor.v|
!i113 1
R5
R6
vfinal_addres_generator
R8
!i10b 1
!s100 3@?>1i>IjbMHf1[Oa6loB1
I3hdHGIZo>^e7TmkVFZhdn2
R2
R0
w1741164179
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/final_addres_generator.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/final_addres_generator.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/final_addres_generator.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/final_addres_generator.v|
!i113 1
R5
R6
vINVERT
!s110 1743424731
!i10b 1
!s100 RiRaa63DRZ^T:bz<LgTcJ0
I5h88cbX=dCaA]7I^QXTPP1
R2
R0
w1743424729
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/INVERT.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/INVERT.v
Z19 L0 16
R3
r1
!s85 0
31
!s108 1743424731.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/INVERT.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/INVERT.v|
!i113 1
R5
R6
n@i@n@v@e@r@t
vINVERT_ADDR
!s110 1743426214
!i10b 1
!s100 AW[8E9lBEVfM5Q66fJE[o3
I]IIMmaEQedlfAVE3ALRYQ3
R2
R0
w1743426208
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/INVERT_ADDR.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/INVERT_ADDR.v
R19
R3
r1
!s85 0
31
!s108 1743426214.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/INVERT_ADDR.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/INVERT_ADDR.v|
!i113 1
R5
R6
n@i@n@v@e@r@t_@a@d@d@r
vM_TWIDLE_10_B_0_10_v
Z20 !s110 1743412225
!i10b 1
!s100 ^`[H?>4=BEU:R>X8dzlog2
I82W5>0hF4FF9_khU79NI@2
R2
R0
Z21 w1739899957
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_10_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_10_v.v
L0 1
R3
r1
!s85 0
31
Z22 !s108 1743412225.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_10_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_10_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_10_@b_0_10_v
vM_TWIDLE_10_B_0_15_v
R20
!i10b 1
!s100 CCE9z;W8_Be`LYo6Sg7VZ0
I<A:LN87onQ2NPO?SVBOki2
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_15_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_15_v.v
L0 1
R3
r1
!s85 0
31
R22
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_15_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_15_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_10_@b_0_15_v
vM_TWIDLE_10_B_0_20_v
R20
!i10b 1
!s100 kglcHN?HG_AQ0DgoNWiML3
IHiXG9V2]2>;oC7>fT[ABQ1
R2
R0
w1739900488
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_20_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_20_v.v
L0 1
R3
r1
!s85 0
31
R22
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_20_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_20_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_10_@b_0_20_v
vM_TWIDLE_10_B_0_25_v
R20
!i10b 1
!s100 7gn7fL@<1[I2Y[c_8SInN3
I`ZZCK:mj0N2ci8bgbNfbk2
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_25_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_25_v.v
L0 1
R3
r1
!s85 0
31
R22
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_25_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_25_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_10_@b_0_25_v
vM_TWIDLE_10_B_0_5_v
R20
!i10b 1
!s100 Q`FRgOXf0oh?[LX^AjYO10
IJ>;BOIDZNn8k]eDV;HEda1
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_5_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_5_v.v
L0 1
R3
r1
!s85 0
31
R22
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_5_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_5_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_10_@b_0_5_v
vM_TWIDLE_11_B_0_10_v
Z23 !s110 1743412226
!i10b 1
!s100 :;Jm@eDKlMkoKV`I9U:TE0
IVh@YJoRZZV@=A@FkE5<Ja0
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_10_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_10_v.v
L0 1
R3
r1
!s85 0
31
Z24 !s108 1743412226.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_10_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_10_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_11_@b_0_10_v
vM_TWIDLE_11_B_0_15_v
R23
!i10b 1
!s100 QK3f_XGS_HYTE7[HH>:0B3
IoG1oaF^1T_]?_NX_O^3El0
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_15_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_15_v.v
L0 1
R3
r1
!s85 0
31
R24
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_15_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_15_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_11_@b_0_15_v
vM_TWIDLE_11_B_0_20_v
R23
!i10b 1
!s100 W6@Saf<SKjQLJ>l`kL7J13
IgXKBig7Ga5;k7U3U21^<J3
R2
R0
w1739900512
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_20_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_20_v.v
L0 1
R3
r1
!s85 0
31
R24
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_20_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_20_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_11_@b_0_20_v
vM_TWIDLE_11_B_0_25_v
R23
!i10b 1
!s100 ;f7m050g2mKKNOJf1JAP:3
IT@kJO]a6LUFz;8EPZKoe80
R2
R0
w1741100914
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_25_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_25_v.v
L0 1
R3
r1
!s85 0
31
R24
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_25_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_25_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_11_@b_0_25_v
vM_TWIDLE_11_B_0_5_v
R23
!i10b 1
!s100 NcL@=DXm<DHI[Kjzf3G4d2
I5`VHQnU`nScYh;1<1:<m81
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_5_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_5_v.v
L0 1
R3
r1
!s85 0
31
R22
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_5_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_5_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_11_@b_0_5_v
vM_TWIDLE_12_B_0_10_v
Z25 !s110 1743412227
!i10b 1
!s100 lnz3YYFjV[N2>Qaimh5`>3
IoR`Noac6>Ch^HoA8aoNkz0
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_10_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_10_v.v
L0 1
R3
r1
!s85 0
31
Z26 !s108 1743412227.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_10_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_10_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_12_@b_0_10_v
vM_TWIDLE_12_B_0_15_v
R25
!i10b 1
!s100 ^ZhBR?IPlaed__hK4OG1L3
II``MoN30QfDZkOl>E`0Io3
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_15_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_15_v.v
L0 1
R3
r1
!s85 0
31
R26
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_15_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_15_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_12_@b_0_15_v
vM_TWIDLE_12_B_0_25_v
R25
!i10b 1
!s100 LcRz`@^;CTh?m[F<QZ95B0
IW9U6eU>7LYWiT]52[jKMQ2
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_25_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_25_v.v
L0 1
R3
r1
!s85 0
31
R26
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_25_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_25_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_12_@b_0_25_v
vM_TWIDLE_12_B_0_5_v
R25
!i10b 1
!s100 lZ`ET:DoHMzDY2F`XH3[00
I<m_;eB`hlKFDnG@dEi6Ob1
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_5_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_5_v.v
L0 1
R3
r1
!s85 0
31
R24
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_5_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_5_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_12_@b_0_5_v
vM_TWIDLE_13_B_0_10_v
R25
!i10b 1
!s100 ]L3P;2dkVPM??=OnCXbV@2
I_hceG^EWKLLJOm?j8DlS?2
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_10_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_10_v.v
L0 1
R3
r1
!s85 0
31
R26
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_10_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_10_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_13_@b_0_10_v
vM_TWIDLE_13_B_0_15_v
Z27 !s110 1743412228
!i10b 1
!s100 V9RgzB]CEmb^nUNiARUch2
IWFZz8L]ISHgEeVWY<7_MX0
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_15_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_15_v.v
L0 1
R3
r1
!s85 0
31
R26
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_15_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_15_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_13_@b_0_15_v
vM_TWIDLE_13_B_0_20_v
R27
!i10b 1
!s100 [La5gOdoU@bUW3Z3nQgiI3
I3`L@B`Q<lmM9>i4ZAzHC@0
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_20_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_20_v.v
L0 1
R3
r1
!s85 0
31
Z28 !s108 1743412228.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_20_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_20_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_13_@b_0_20_v
vM_TWIDLE_13_B_0_25_v
R27
!i10b 1
!s100 XS__=A>5iUK:mXF_m^65T1
I7kfXzP6g3LVK;;XUF=lzZ3
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_25_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_25_v.v
L0 1
R3
r1
!s85 0
31
R28
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_25_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_25_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_13_@b_0_25_v
vM_TWIDLE_13_B_0_5_v
R25
!i10b 1
!s100 TG6z=];4HZKS?:m59g[F]3
IH]oEcUc>VPcWn?_DZ6HSf1
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_5_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_5_v.v
L0 1
R3
r1
!s85 0
31
R26
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_5_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_5_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_13_@b_0_5_v
vM_TWIDLE_14_B_0_10_v
R27
!i10b 1
!s100 Bb=@ZfjegWO6RI7WoAMb[0
IWnQH5`m_4SbdOiFck]i263
R2
R0
w1739886950
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_10_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_10_v.v
L0 1
R3
r1
!s85 0
31
R28
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_10_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_10_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_14_@b_0_10_v
vM_TWIDLE_14_B_0_15_v
R27
!i10b 1
!s100 @jAO7HM>i^3UUS5S`aZb10
INMV2WdST38JeENQ5^:;5K3
R2
R0
w1739886956
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_15_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_15_v.v
L0 1
R3
r1
!s85 0
31
R28
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_15_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_15_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_14_@b_0_15_v
vM_TWIDLE_14_B_0_20_v
R27
!i10b 1
!s100 [^B4lb1<^l6h4EY`U4[@61
IDJ[SBGKYP_U^D;MHb3]^?2
R2
R0
w1739886963
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v
L0 1
R3
r1
!s85 0
31
R28
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_14_@b_0_20_v
vM_TWIDLE_14_B_0_25_v
R17
!i10b 1
!s100 bOXk4H[I4?2MPU@W]GO0G2
I:Vk9@hMGfBb>LWf?P6i0Q0
R2
R0
w1743580812
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_25_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_25_v.v
L0 1
R3
r1
!s85 0
31
R18
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_25_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_25_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_14_@b_0_25_v
vM_TWIDLE_14_B_0_5_v
R27
!i10b 1
!s100 LlHCSSUAz1J4Bo^>Xl>M;3
IY0861KERNfBUWKSD[R;J_1
R2
R0
w1739886936
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_5_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_5_v.v
L0 1
R3
r1
!s85 0
31
R28
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_5_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_5_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_14_@b_0_5_v
vM_TWIDLE_15_B_0_10_v
Z29 !s110 1743412229
!i10b 1
!s100 UQHYNJhzHk[cXV[H7Yng:0
IX3giiD3k3G=8^D766Cz<23
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_10_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_10_v.v
L0 1
R3
r1
!s85 0
31
Z30 !s108 1743412229.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_10_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_10_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_15_@b_0_10_v
vM_TWIDLE_15_B_0_15_v
R29
!i10b 1
!s100 :1i[4f:PIbdNFY`GTR1^X1
I[G4Y=jhc[CGUzO:mg6QEO1
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_15_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_15_v.v
L0 1
R3
r1
!s85 0
31
R30
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_15_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_15_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_15_@b_0_15_v
vM_TWIDLE_15_B_0_20_v
R29
!i10b 1
!s100 gSB6Qbe;jbV:^Y=DQ_;@12
ID1fmab_PO`ZHDGS6^kf2F2
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_20_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_20_v.v
L0 1
R3
r1
!s85 0
31
R30
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_20_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_20_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_15_@b_0_20_v
vM_TWIDLE_15_B_0_25_v
R29
!i10b 1
!s100 kZ=EUegQfgoUUZCd`8GlD1
IMKKNKe<Lffod:Ej=485202
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_25_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_25_v.v
L0 1
R3
r1
!s85 0
31
R30
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_25_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_25_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_15_@b_0_25_v
vM_TWIDLE_15_B_0_5_v
R29
!i10b 1
!s100 D4=gNjHc5k2d7U=`1km580
Id^nHg2`dCJ5K0_:<MOYmo0
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_5_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_5_v.v
L0 1
R3
r1
!s85 0
31
R30
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_5_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_5_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_15_@b_0_5_v
vM_TWIDLE_16_B_0_10_v
Z31 !s110 1743412230
!i10b 1
!s100 b;UANkJ9LT7TR:KZ]`Gj52
ISdUF3^nW5bLTgZa>l50Am2
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_10_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_10_v.v
L0 1
R3
r1
!s85 0
31
Z32 !s108 1743412230.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_10_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_10_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_16_@b_0_10_v
vM_TWIDLE_16_B_0_15_v
R31
!i10b 1
!s100 ]n9[B5BiXf[BjjQHRkMoB2
IUM>4UKfCF[;SSeomE@_`63
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_15_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_15_v.v
L0 1
R3
r1
!s85 0
31
R32
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_15_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_15_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_16_@b_0_15_v
vM_TWIDLE_16_B_0_20_v
R31
!i10b 1
!s100 ^FhFfREX9Mo;L3SLjzi]i3
ICUmK@CMjgJn>Al8gYG:C03
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_20_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_20_v.v
L0 1
R3
r1
!s85 0
31
R32
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_20_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_20_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_16_@b_0_20_v
vM_TWIDLE_16_B_0_25_v
R31
!i10b 1
!s100 ?dFF>1DQ<]QL4:PoDV8bK2
I<9[?LL_CN383<S[3B08Y;1
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_25_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_25_v.v
L0 1
R3
r1
!s85 0
31
R32
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_25_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_25_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_16_@b_0_25_v
vM_TWIDLE_16_B_0_5_v
R31
!i10b 1
!s100 0Y;=WFk6eji8QhRk38gza3
IRK_`=0NPE0Lkle28TiQaD2
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_5_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_5_v.v
L0 1
R3
r1
!s85 0
31
R30
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_5_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_5_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_16_@b_0_5_v
vM_TWIDLE_6_B_0_10_v
Z33 !s110 1743412222
!i10b 1
!s100 kTni^E8J=C2jAU@AKHP6@0
IZc12PgABQ=^^Xb1;15;KW0
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_10_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_10_v.v
L0 1
R3
r1
!s85 0
31
Z34 !s108 1743412222.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_10_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_10_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_6_@b_0_10_v
vM_TWIDLE_6_B_0_15_v
R33
!i10b 1
!s100 Sajfoz0QChFQ5fKBTFl4n1
IA5?o^ko1=7ncZOFb[aUCW3
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_15_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_15_v.v
L0 1
R3
r1
!s85 0
31
R34
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_15_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_15_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_6_@b_0_15_v
vM_TWIDLE_6_B_0_20_v
R33
!i10b 1
!s100 jcO1h3NiD>V`:Zk0?bDXO2
IXh]KghCEVzjkC4h[:BPik0
R2
R0
w1739900540
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_20_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_20_v.v
L0 1
R3
r1
!s85 0
31
R34
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_20_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_20_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_6_@b_0_20_v
vM_TWIDLE_6_B_0_25_v
R33
!i10b 1
!s100 3;4mjZT<N;;1S[<K^gZS;1
I>MV7Tz3D7<c9G37WkcEHe2
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_25_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_25_v.v
L0 1
R3
r1
!s85 0
31
R34
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_25_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_25_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_6_@b_0_25_v
vM_TWIDLE_6_B_0_5_v
R33
!i10b 1
!s100 U8A:j569E0fSLPHXzWjVc1
I6J2RdYj18Q^aWYWEzjUnA0
R2
R0
w1739899698
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_5_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_5_v.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_5_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_5_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_6_@b_0_5_v
vM_TWIDLE_7_B_0_10_v
Z35 !s110 1743412223
!i10b 1
!s100 9MjK9m7ZHV]6VT`AoeX@g2
IPFzVZ?Jl_aL7iE1oOKfl71
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_10_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_10_v.v
L0 1
R3
r1
!s85 0
31
R34
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_10_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_10_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_7_@b_0_10_v
vM_TWIDLE_7_B_0_15_v
R35
!i10b 1
!s100 DCdRmi46gRckQSaHR?CUe2
IddE313eRjhQi?jR:TMB][0
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_15_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_15_v.v
L0 1
R3
r1
!s85 0
31
Z36 !s108 1743412223.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_15_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_15_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_7_@b_0_15_v
vM_TWIDLE_7_B_0_20_v
R35
!i10b 1
!s100 @MAI5l]JUd0leF^;@7XDQ0
I1;kng[;@@zjQ^;RSmZb_?2
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_20_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_20_v.v
L0 1
R3
r1
!s85 0
31
R36
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_20_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_20_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_7_@b_0_20_v
vM_TWIDLE_7_B_0_25_v
R35
!i10b 1
!s100 kG`mozO97]F=E]TM1VEa@1
Ia=im:W@1EA>722@RXg9^l0
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_25_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_25_v.v
L0 1
R3
r1
!s85 0
31
R36
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_25_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_25_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_7_@b_0_25_v
vM_TWIDLE_7_B_0_5_v
R33
!i10b 1
!s100 gga5n:HbjXV2RVnllCLUc1
INM]_Oz:NemJUkmJWlSc]h2
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_5_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_5_v.v
L0 1
R3
r1
!s85 0
31
R34
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_5_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_5_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_7_@b_0_5_v
vM_TWIDLE_8_B_0_10_v
R35
!i10b 1
!s100 >4kak:A4iKbbz;LC8;me20
IP0k@:3z4G3TzR;2f6eMhe2
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_10_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_10_v.v
L0 1
R3
r1
!s85 0
31
R36
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_10_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_10_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_8_@b_0_10_v
vM_TWIDLE_8_B_0_15_v
R35
!i10b 1
!s100 k7>CYCLmZG9m>5LVR8Jl10
I4=G@XG2JcNKX3WngYBH]P3
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_15_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_15_v.v
L0 1
R3
r1
!s85 0
31
R36
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_15_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_15_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_8_@b_0_15_v
vM_TWIDLE_8_B_0_20_v
Z37 !s110 1743412224
!i10b 1
!s100 Cc6OM1o]@^[^]W[YdkWn41
IWnRZOa^?FE5doNlj=E?cM3
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_20_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_20_v.v
L0 1
R3
r1
!s85 0
31
Z38 !s108 1743412224.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_20_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_20_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_8_@b_0_20_v
vM_TWIDLE_8_B_0_25_v
R37
!i10b 1
!s100 g_doUifQ@k:GL9W8YEYZB0
I<5Glozko4V=C=HTzPR=N03
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_25_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_25_v.v
L0 1
R3
r1
!s85 0
31
R38
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_25_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_25_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_8_@b_0_25_v
vM_TWIDLE_8_B_0_5_v
R35
!i10b 1
!s100 n@2>7f?ZMAZOnYCV:>5D51
I59l_D[`E9iT;=EFS`lX302
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_5_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_5_v.v
L0 1
R3
r1
!s85 0
31
R36
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_5_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_5_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_8_@b_0_5_v
vM_TWIDLE_9_B_0_10_v
R37
!i10b 1
!s100 :6G;jgIEiTUWZ3Vo;@L^b2
IigUl1TPONAmzV3d?LUI1k2
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_10_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_10_v.v
L0 1
R3
r1
!s85 0
31
R38
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_10_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_10_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_9_@b_0_10_v
vM_TWIDLE_9_B_0_15_v
R37
!i10b 1
!s100 RUhL9`<h1_8L[jCDFjz3D1
I0HmgUcT0j<hQf55[g6TE52
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_15_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_15_v.v
L0 1
R3
r1
!s85 0
31
R38
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_15_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_15_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_9_@b_0_15_v
vM_TWIDLE_9_B_0_20_v
R37
!i10b 1
!s100 ^fcO?MgBGOX[LI4DAoB6g3
IKIbzGP3DC]3VMXolkP:5Q2
R2
R0
w1739900523
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_20_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_20_v.v
L0 1
R3
r1
!s85 0
31
R38
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_20_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_20_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_9_@b_0_20_v
vM_TWIDLE_9_B_0_25_v
R20
!i10b 1
!s100 cfGh0RkSZgYECgCohDoHk2
IijLEA;f@dh4NVHic@@4HO0
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_25_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_25_v.v
L0 1
R3
r1
!s85 0
31
R38
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_25_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_25_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_9_@b_0_25_v
vM_TWIDLE_9_B_0_5_v
R37
!i10b 1
!s100 GzXKF[]>cagdd^HFjKCGX1
IM@IQjEdOQ:W;NEW@XG_@V3
R2
R0
R21
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_5_v.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_5_v.v
L0 1
R3
r1
!s85 0
31
R38
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_5_v.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_5_v.v|
!i113 1
R5
R6
n@m_@t@w@i@d@l@e_9_@b_0_5_v
vMODIFY_CONTROL
!s110 1743539404
!i10b 1
!s100 Ii;Q2n64DY1m;]9[V9K>S1
ImXbiAz>B3gff7f?D_oJa^1
R2
R0
w1743539401
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v
L0 1
R3
r1
!s85 0
31
!s108 1743539404.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v|
!i113 1
R5
R6
n@m@o@d@i@f@y_@c@o@n@t@r@o@l
vMODIFY_FFT
!s110 1743539247
!i10b 1
!s100 mblBOI5BD;1^2=Ld3:N4:1
IHag__@3HEzIG]:j3dbAim1
R2
R0
w1743539243
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v
L0 1
R3
r1
!s85 0
31
!s108 1743539247.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v|
!i113 1
R5
R6
n@m@o@d@i@f@y_@f@f@t
vMODIFY_RADIX2
Z39 !s110 1743534636
!i10b 1
!s100 `2[>zR:X6YjWOQYRQO?222
IGRVO6P`fzoRzk>E8gl9Im1
R2
R0
w1743534631
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_RADIX2.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_RADIX2.v
L0 2
R3
r1
!s85 0
31
Z40 !s108 1743534636.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_RADIX2.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_RADIX2.v|
!i113 1
R5
R6
n@m@o@d@i@f@y_@r@a@d@i@x2
vmodifying_adder
R39
!i10b 1
!s100 5h2QHfBToS:J;2W@Ob5FP0
I_9139GWZF4mMcecl4[VRo1
R2
R0
w1743534620
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v
L0 2
R3
r1
!s85 0
31
R40
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v|
!i113 1
R5
R6
vmult
R10
!i10b 1
!s100 HPVD]cAzjPfm_kW2HoXaH0
IgJ1z^Cb=7kgj4D8l0357c0
R2
R0
R11
R12
R13
L0 24
R3
r1
!s85 0
31
R14
R15
R16
!i113 1
R5
R6
vmult_tb
R10
!i10b 1
!s100 h4?YRn7Hg5dNG=0cQnfUS3
IkXZLQlQ`AGXmIG>PA6M4V3
R2
R0
R11
R12
R13
L0 50
R3
r1
!s85 0
31
R14
R15
R16
!i113 1
R5
R6
vmultiplexor
Z41 !s110 1744296044
!i10b 1
!s100 `j^5]9i3_z[1o2:eO_fa[0
IE@jEPH8`2Hn=FbYi_b73G3
R2
R0
w1743573549
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiplexor.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiplexor.v
L0 1
R3
r1
!s85 0
31
Z42 !s108 1744296044.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiplexor.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiplexor.v|
!i113 1
R5
R6
vmultiply
Z43 !s110 1743412231
!i10b 1
!s100 DRFY?>`kNU[Om4c_`jU`W1
I96czgn0>5X@];_mC]gzcQ2
R2
R0
w1738918303
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v
L0 1
R3
r1
!s85 0
31
Z44 !s108 1743412231.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v|
!i113 1
R5
R6
vnew_adress_genarator
!s110 1743510559
!i10b 1
!s100 [U4`VTFcZF4lRBB;8Bm5f1
IUjD?k`GYJO3n`8>3cK68f1
R2
R0
w1743510496
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/new_adress_genarator.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/new_adress_genarator.v
L0 1
R3
r1
!s85 0
31
!s108 1743510558.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/new_adress_genarator.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/new_adress_genarator.v|
!i113 1
R5
R6
vout_addres_generator
R43
!i10b 1
!s100 QlcJl_>CO6zFbMj;7E>1b2
I36_:3]KSZU0O[;0lYhViX3
R2
R0
w1737127434
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/out_addres_generator.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/out_addres_generator.v
L0 1
R3
r1
!s85 0
31
R44
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/out_addres_generator.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/out_addres_generator.v|
!i113 1
R5
R6
vp2d
R10
!i10b 1
!s100 ``OjOHlgA?hZ;VfU1[iXX0
I3SDXz15JSYQJDV0fh57a73
R2
R0
R11
R12
R13
L0 1
R3
r1
!s85 0
31
R14
R15
R16
!i113 1
R5
R6
vPROCESS_O_DATA
R43
!i10b 1
!s100 g[SKeW5^b:>bUIJh^ZKOl1
IeICV5?<Y0YM9h:SaINS=[2
R2
R0
w1737125326
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/PROCESS_O_DATA.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/PROCESS_O_DATA.v
L0 1
R3
r1
!s85 0
31
R44
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/PROCESS_O_DATA.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/PROCESS_O_DATA.v|
!i113 1
R5
R6
n@p@r@o@c@e@s@s_@o_@d@a@t@a
vRADIX
R43
!i10b 1
!s100 L^mZZ;dZK=K7K[YDmZG=c0
IH5bTc>eJPVSfnk=?kZPOT3
R2
R0
w1738920547
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RADIX.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RADIX.v
L0 3
R3
r1
!s85 0
31
R44
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RADIX.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RADIX.v|
!i113 1
R5
R6
n@r@a@d@i@x
vRADIX2
R43
!i10b 1
!s100 oQnPBY0?YGS>S6E@:bFF<3
I^Dm<CdI::i8W1^mL9kZD[1
R2
R0
w1733559951
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RADIX2.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RADIX2.v
L0 6
R3
r1
!s85 0
31
R44
!s107 D:\Digital chipset design\FFT_Sequence_lab_FOR_PATENT\config_FFT.svh|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RADIX2.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RADIX2.v|
!i113 1
R5
R6
n@r@a@d@i@x2
vRAM
!s110 1743510654
!i10b 1
!s100 _SJHfb:Q0b[Q:HD5FIPn22
IlRjmmZOm@^nSdCGEiV9B<2
R2
R0
w1743510645
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RAM.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RAM.v
L0 1
R3
r1
!s85 0
31
!s108 1743510653.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RAM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RAM.v|
!i113 1
R5
R6
n@r@a@m
vseg7_data
Z45 !s110 1743412232
!i10b 1
!s100 A[E9;jm@WMGR1G>RJeC?i0
Ik^D79=XIS1HRGfeTS@H<01
R2
R0
w1733131615
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data.v
Z46 L0 17
R3
r1
!s85 0
31
R14
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data.v|
!i113 1
R5
R6
vseg7_data2
R45
!i10b 1
!s100 ?I]iKTEh:6YU7:73?FcJ12
IRo2zBA]O_fkH@@JI6E15?0
R2
R0
w1739983984
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data2.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data2.v
R46
R3
r1
!s85 0
31
R14
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data2.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data2.v|
!i113 1
R5
R6
vshift_register
R45
!i10b 1
!s100 VAzG:O2b5c_d47VO6CLeK0
IAZIUmdOcM6NKfXhD<<?6E0
R2
R0
w1736845077
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/shift_register.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/shift_register.v
L0 1
R3
r1
!s85 0
31
R14
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/shift_register.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/shift_register.v|
!i113 1
R5
R6
vshift_register_with_valid
R45
!i10b 1
!s100 ;cdR>M_0>EbOO3G;H[KAd3
I>bY4koedZ=8N?mICB7nTR3
R2
R0
w1737142662
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/shift_register_with_valid.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/shift_register_with_valid.v
L0 3
R3
r1
!s85 0
31
R14
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/shift_register_with_valid.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/shift_register_with_valid.v|
!i113 1
R5
R6
vsigned_shift_register
R45
!i10b 1
!s100 ZkK_4GR3cCkIjfWClZW;93
IRoT<SK^kTan1bA^EI:7>o1
R2
R0
w1736845120
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/signed_shift_register.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/signed_shift_register.v
L0 1
R3
r1
!s85 0
31
R14
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/signed_shift_register.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/signed_shift_register.v|
!i113 1
R5
R6
vtest_real
R10
!i10b 1
!s100 F<YjNeRJe0diDGNJ[I<O;0
I79>i>OZFjQMDab97OP=;_1
R2
R0
w1738669071
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/test_real.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/test_real.v
L0 2
R3
r1
!s85 0
31
Z47 !s108 1743412233.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/test_real.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/test_real.v|
!i113 1
R5
R6
vtop_module
R41
!i10b 1
!s100 `9VVWD;hP>93S];:GF=7H3
IKA^I3E]6R58zOmZzJ3]ki1
R2
R0
w1744296037
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v
R7
R3
r1
!s85 0
31
R42
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v|
!i113 1
R5
R6
vtw_factor_generator
R10
!i10b 1
!s100 inizKE56k8NfBG2lNnO<93
IXClX;_QjYG;<E9@I1>cWd1
R2
R0
w1739899407
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/tw_factor_generator.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/tw_factor_generator.v
L0 1
R3
r1
!s85 0
31
R47
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/tw_factor_generator.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/tw_factor_generator.v|
!i113 1
R5
R6
vTWIDLE_10_bit
Z48 !s110 1743412234
!i10b 1
!s100 1_A:aQTSDYLY_DQ;Z`jac0
IG`jcW0BhDVZE1e4KK3KSR3
R2
R0
w1738832010
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_10_bit.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_10_bit.v
L0 1
R3
r1
!s85 0
31
Z49 !s108 1743412234.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_10_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_10_bit.v|
!i113 1
R5
R6
n@t@w@i@d@l@e_10_bit
vTWIDLE_11_bit
R48
!i10b 1
!s100 >jELMMYh<5`^NeAM65G@P0
IG4]211_=U6YX4:Mi6OLz32
R2
R0
w1738872966
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_11_bit.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_11_bit.v
L0 1
R3
r1
!s85 0
31
R49
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_11_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_11_bit.v|
!i113 1
R5
R6
n@t@w@i@d@l@e_11_bit
vTWIDLE_12_bit
R48
!i10b 1
!s100 zn^g<<IgWDFDl1ogl8CCz2
IofgeRCOJMC2ijTR;Ag99G3
R2
R0
w1738832006
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_12_bit.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_12_bit.v
L0 1
R3
r1
!s85 0
31
R49
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_12_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_12_bit.v|
!i113 1
R5
R6
n@t@w@i@d@l@e_12_bit
vTWIDLE_13_bit
R48
!i10b 1
!s100 PN59SFL^ie5_8A5OKE_9a0
IcmDSSJLb8f5k4c0;OPdcG0
R2
R0
w1738873279
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_13_bit.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_13_bit.v
L0 1
R3
r1
!s85 0
31
R49
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_13_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_13_bit.v|
!i113 1
R5
R6
n@t@w@i@d@l@e_13_bit
vTWIDLE_14_bit
R48
!i10b 1
!s100 PX<E_ldGG4TUJkkzLhUF@2
IKZ0WI2:[@@2?]fk:D>j7B2
R2
R0
w1738831996
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_14_bit.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_14_bit.v
L0 1
R3
r1
!s85 0
31
R49
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_14_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_14_bit.v|
!i113 1
R5
R6
n@t@w@i@d@l@e_14_bit
vTWIDLE_15_bit
R48
!i10b 1
!s100 dRmzMaQnNO]lhIGFY`OUm0
IJ_DRk3fjg:eU:KPJ<;9;X1
R2
R0
w1738873036
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_15_bit.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_15_bit.v
L0 1
R3
r1
!s85 0
31
R49
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_15_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_15_bit.v|
!i113 1
R5
R6
n@t@w@i@d@l@e_15_bit
vTWIDLE_16_bit
R48
!i10b 1
!s100 QY8L[]9^8WX`YEXJ04a8<3
IF^@3BaB3UU]>MDCo>JWRY2
R2
R0
w1738832002
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_16_bit.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_16_bit.v
L0 2
R3
r1
!s85 0
31
R49
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_16_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_16_bit.v|
!i113 1
R5
R6
n@t@w@i@d@l@e_16_bit
vTWIDLE_6_bit
R10
!i10b 1
!s100 :lPA5Fe23_`E6]>]a70<;3
In_5[E1gYcHknlhIzlGgWR0
R2
R0
w1738872771
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_6_bit.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_6_bit.v
L0 2
R3
r1
!s85 0
31
R47
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_6_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_6_bit.v|
!i113 1
R5
R6
n@t@w@i@d@l@e_6_bit
vTWIDLE_7_bit
R10
!i10b 1
!s100 bI`i>]V]XXcJ@0ChZZ]g=2
I1Vd^o2gBV>0cDm?d_JXI@1
R2
R0
w1738872833
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_7_bit.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_7_bit.v
L0 1
R3
r1
!s85 0
31
R47
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_7_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_7_bit.v|
!i113 1
R5
R6
n@t@w@i@d@l@e_7_bit
vTWIDLE_8_bit
R10
!i10b 1
!s100 39;d5TjzZbze:6dUeI?Om0
IY4>F5<T@SHgXUzT38ld]H1
R2
R0
w1738832015
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_8_bit.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_8_bit.v
L0 1
R3
r1
!s85 0
31
R47
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_8_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_8_bit.v|
!i113 1
R5
R6
n@t@w@i@d@l@e_8_bit
vTWIDLE_9_bit
R10
!i10b 1
!s100 GF]_Q`PJU=]@]7@Vb=9F:0
IEz4M=izmcji=c?Y9>_K7>0
R2
R0
w1738872880
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_9_bit.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_9_bit.v
L0 1
R3
r1
!s85 0
31
R47
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_9_bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_9_bit.v|
!i113 1
R5
R6
n@t@w@i@d@l@e_9_bit
vuart_rx
Z50 !s110 1743412235
!i10b 1
!s100 Gfk>=21f5SL>oWKE8R@;70
IYYWfHRQae?_gA]ngHhW402
R2
R0
w1737037188
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_rx.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_rx.v
L0 2
R3
r1
!s85 0
31
Z51 !s108 1743412235.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_rx.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_rx.v|
!i113 1
R5
R6
vuart_tx
R50
!i10b 1
!s100 oOZJWPON163B8?gcT]NTm2
I4EI<>QzhGoO9]L@?`L[L`0
R2
R0
w1737125613
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_tx.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_tx.v
L0 1
R3
r1
!s85 0
31
R51
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_tx.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_tx.v|
!i113 1
R5
R6
vuart_vd
R50
!i10b 1
!s100 X^]2H[8lYI:Z[nWBlz9Vj0
IDM3nGVb8el8S=3z[1cJGV1
R2
R0
w1739458708
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd.v
L0 4
R3
r1
!s85 0
31
R51
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd.v|
!i113 1
R5
R6
vuart_vd_tb
!s110 1744310862
!i10b 1
!s100 QZLA[A3C`jYmYQIJlgL_@2
Igi>^cGnnKDcz8af:DD<X33
R2
R0
w1744310860
8D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v
FD:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v
L0 4
R3
r1
!s85 0
31
!s108 1744310862.000000
!s107 D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v|
!i113 1
R5
R6
