// Seed: 3683679139
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_13;
  real id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  input wire id_32;
  output wire id_31;
  inout wire id_30;
  output wire id_29;
  input wire id_28;
  output wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_33;
  assign id_10 = 1;
  assign id_27 = 1;
  assign id_31 = 1;
  assign id_25 = id_32;
  assign id_25 = id_27++;
  wire id_34;
  assign id_22 = ~1;
  wire id_35;
  assign id_4 = id_14;
  supply1 id_36;
  assign id_5 = id_10;
  final disable id_37;
  assign id_36 = id_22 * 1 * id_32;
  wire id_38;
  wire id_39;
  assign #id_40 id_23[1] = id_24;
  module_0 modCall_1 (
      id_35,
      id_34,
      id_36,
      id_36,
      id_39,
      id_14,
      id_10,
      id_22,
      id_18,
      id_6,
      id_14,
      id_39
  );
endmodule
