#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 26 10:02:08 2021
# Process ID: 5488
# Current directory: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10764 C:\Users\EMILIO\Desktop\Nueva carpeta\riffa-master_6_v2\fpga\xilinx\zc706\ZC706_Gen2x4If128\prj\ZC706_Gen2x4If128.xpr
# Log file: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/vivado.log
# Journal file: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj'
INFO: [Project 1-313] Project file moved from 'C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/EMILIO/Desktop/HLS/FFT_Reorder/Array_p/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 788.613 ; gain = 179.848
update_compile_order -fileset sources_1
open_bd_design {C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/HLS_FFT.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - Real_0
Adding cell -- xilinx.com:hls:Reorder_fft:1.0 - Reorder_fft_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - Real_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - Real_2
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - Real_3
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - Imag_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - Imag_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - Imag_2
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - Imag_3
Successfully read diagram <HLS_FFT> from BD file <C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/HLS_FFT.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1529.020 ; gain = 0.000
create_bd_design "design_1"
Wrote  : <C:\Users\EMILIO\Desktop\Nueva carpeta\riffa-master_6_v2\fpga\xilinx\zc706\ZC706_Gen2x4If128\prj\ZC706_Gen2x4If128.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/design_1/design_1.bd}}
create_bd_design "FFT_Reorder_Arra_p"
Wrote  : <C:\Users\EMILIO\Desktop\Nueva carpeta\riffa-master_6_v2\fpga\xilinx\zc706\ZC706_Gen2x4If128\prj\ZC706_Gen2x4If128.srcs\sources_1\bd\FFT_Reorder_Arra_p\FFT_Reorder_Arra_p.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Reorder_fft:1.0 Reorder_fft_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Reorder_fft_0/ap_start] [get_bd_pins Reorder_fft_0/Imag_3_we0] [get_bd_pins Reorder_fft_0/Real_1_d0] [get_bd_pins Reorder_fft_0/Real_3_q0] [get_bd_pins Reorder_fft_0/ap_clk] [get_bd_pins Reorder_fft_0/Imag_0_address0] [get_bd_pins Reorder_fft_0/Imag_3_address0] [get_bd_pins Reorder_fft_0/Real_0_d0] [get_bd_pins Reorder_fft_0/Real_0_we0] [get_bd_pins Reorder_fft_0/Imag_3_d0] [get_bd_pins Reorder_fft_0/Real_0_q0] [get_bd_pins Reorder_fft_0/Real_1_ce0] [get_bd_pins Reorder_fft_0/Real_3_address0] [get_bd_pins Reorder_fft_0/Real_2_d0] [get_bd_pins Reorder_fft_0/Real_3_d0] [get_bd_pins Reorder_fft_0/Imag_1_address0] [get_bd_pins Reorder_fft_0/Real_0_ce0] [get_bd_pins Reorder_fft_0/Real_2_q0] [get_bd_pins Reorder_fft_0/Imag_1_d0] [get_bd_pins Reorder_fft_0/Real_1_q0] [get_bd_pins Reorder_fft_0/Real_2_we0] [get_bd_pins Reorder_fft_0/Imag_0_d0] [get_bd_pins Reorder_fft_0/Real_2_address0] [get_bd_pins Reorder_fft_0/Real_3_ce0] [get_bd_pins Reorder_fft_0/Imag_0_q0] [get_bd_pins Reorder_fft_0/Imag_2_we0] [get_bd_pins Reorder_fft_0/Real_1_we0] [get_bd_pins Reorder_fft_0/Imag_2_d0] [get_bd_pins Reorder_fft_0/Imag_3_ce0] [get_bd_pins Reorder_fft_0/Real_2_ce0] [get_bd_pins Reorder_fft_0/Imag_0_we0] [get_bd_pins Reorder_fft_0/Imag_1_we0] [get_bd_pins Reorder_fft_0/Imag_2_q0] [get_bd_pins Reorder_fft_0/Real_0_address0] [get_bd_pins Reorder_fft_0/Imag_1_ce0] [get_bd_pins Reorder_fft_0/Imag_1_q0] [get_bd_pins Reorder_fft_0/Imag_2_ce0] [get_bd_pins Reorder_fft_0/ap_done] [get_bd_pins Reorder_fft_0/ap_idle] [get_bd_pins Reorder_fft_0/ap_rst] [get_bd_pins Reorder_fft_0/Imag_2_address0] [get_bd_pins Reorder_fft_0/Real_3_we0] [get_bd_pins Reorder_fft_0/Imag_0_ce0] [get_bd_pins Reorder_fft_0/Imag_3_q0] [get_bd_pins Reorder_fft_0/Real_1_address0] [get_bd_pins Reorder_fft_0/ap_ready]
WARNING: [BD 41-1306] The connection to interface pin /Reorder_fft_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /Reorder_fft_0/ap_done is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /Reorder_fft_0/ap_idle is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1306] The connection to interface pin /Reorder_fft_0/ap_ready is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /Reorder_fft_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=FFT_Reorder_Arra_p_ap_clk_0 
make_wrapper -files [get_files {{C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/FFT_Reorder_Arra_p.bd}}] -top
INFO: [BD 41-1662] The design 'FFT_Reorder_Arra_p.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\EMILIO\Desktop\Nueva carpeta\riffa-master_6_v2\fpga\xilinx\zc706\ZC706_Gen2x4If128\prj\ZC706_Gen2x4If128.srcs\sources_1\bd\FFT_Reorder_Arra_p\FFT_Reorder_Arra_p.bd> 
Wrote  : <C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/ui/bd_945d67c0.ui> 
VHDL Output written to : C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/synth/FFT_Reorder_Arra_p.v
VHDL Output written to : C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/sim/FFT_Reorder_Arra_p.v
VHDL Output written to : C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/hdl/FFT_Reorder_Arra_p_wrapper.v
add_files -norecurse {{C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/hdl/FFT_Reorder_Arra_p_wrapper.v}}
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/EMILIO/Desktop/HLS/TEST_HLS/verilog_array_p_Dualport_RAM/project.srcs/sources_1/new/mem_dual_port.v C:/Users/EMILIO/Desktop/HLS/TEST_HLS/verilog_array_p_Dualport_RAM/project.srcs/sources_1/new/top_mem_DualPort_and_FFT.v}
update_compile_order -fileset sources_1
set_property top ZC706_Gen2x4If128 [current_fileset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 26 10:26:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/runme.log
[Fri Mar 26 10:26:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/impl_1/runme.log
update_compile_order -fileset sources_1
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'FFT_Reorder_Arra_p.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/synth/FFT_Reorder_Arra_p.v
VHDL Output written to : C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/sim/FFT_Reorder_Arra_p.v
VHDL Output written to : C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/hdl/FFT_Reorder_Arra_p_wrapper.v
WARNING: [IP_Flow 19-519] IP 'FFT_Reorder_Arra_p_Reorder_fft_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Reorder_fft_0 .
Exporting to file C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/hw_handoff/FFT_Reorder_Arra_p.hwh
Generated Block Design Tcl file C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/hw_handoff/FFT_Reorder_Arra_p_bd.tcl
Generated Hardware Definition File C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/synth/FFT_Reorder_Arra_p.hwdef
[Fri Mar 26 10:28:59 2021] Launched FFT_Reorder_Arra_p_Reorder_fft_0_0_synth_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/FFT_Reorder_Arra_p_Reorder_fft_0_0_synth_1/runme.log
[Fri Mar 26 10:29:00 2021] Launched synth_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.020 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 26 10:35:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/runme.log
[Fri Mar 26 10:35:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.020 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 13424 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2860.457 ; gain = 119.031
Restored from archive | CPU: 14.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2860.457 ; gain = 119.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2860.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

open_run: Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 3001.156 ; gain = 1472.137
open_report: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3302.531 ; gain = 204.273
reset_project
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'FFT_Reorder_Arra_p.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/synth/FFT_Reorder_Arra_p.v
VHDL Output written to : C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/sim/FFT_Reorder_Arra_p.v
VHDL Output written to : C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/hdl/FFT_Reorder_Arra_p_wrapper.v
WARNING: [IP_Flow 19-519] IP 'FFT_Reorder_Arra_p_Reorder_fft_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Reorder_fft_0 .
Exporting to file C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/hw_handoff/FFT_Reorder_Arra_p.hwh
Generated Block Design Tcl file C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/hw_handoff/FFT_Reorder_Arra_p_bd.tcl
Generated Hardware Definition File C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_Arra_p/synth/FFT_Reorder_Arra_p.hwdef
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PCIeGen2x4If128'...
[Fri Mar 26 11:35:18 2021] Launched PCIeGen2x4If128_synth_1, HLS_FFT_Real_0_1_synth_1, HLS_FFT_blk_mem_gen_0_0_synth_1, HLS_FFT_Real_0_2_synth_1, HLS_FFT_Real_0_0_synth_1, HLS_FFT_Imag_0_1_synth_1, HLS_FFT_Imag_0_0_synth_1, HLS_FFT_Imag_0_2_synth_1, HLS_FFT_Real_0_3_synth_1, FFT_Reorder_Arra_p_Reorder_fft_0_0_synth_1, synth_1...
Run output will be captured here:
PCIeGen2x4If128_synth_1: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/PCIeGen2x4If128_synth_1/runme.log
HLS_FFT_Real_0_1_synth_1: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/HLS_FFT_Real_0_1_synth_1/runme.log
HLS_FFT_blk_mem_gen_0_0_synth_1: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/HLS_FFT_blk_mem_gen_0_0_synth_1/runme.log
HLS_FFT_Real_0_2_synth_1: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/HLS_FFT_Real_0_2_synth_1/runme.log
HLS_FFT_Real_0_0_synth_1: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/HLS_FFT_Real_0_0_synth_1/runme.log
HLS_FFT_Imag_0_1_synth_1: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/HLS_FFT_Imag_0_1_synth_1/runme.log
HLS_FFT_Imag_0_0_synth_1: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/HLS_FFT_Imag_0_0_synth_1/runme.log
HLS_FFT_Imag_0_2_synth_1: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/HLS_FFT_Imag_0_2_synth_1/runme.log
HLS_FFT_Real_0_3_synth_1: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/HLS_FFT_Real_0_3_synth_1/runme.log
FFT_Reorder_Arra_p_Reorder_fft_0_0_synth_1: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/FFT_Reorder_Arra_p_Reorder_fft_0_0_synth_1/runme.log
synth_1: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/runme.log
[Fri Mar 26 11:35:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 3954.410 ; gain = 0.000
open_bd_design {C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/HLS_FFT.bd}
export_ip_user_files -of_objects  [get_files {{C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/new/test_HLS_fft.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/new/test_HLS_fft.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/hdl/HLS_FFT_wrapper.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/HLS_FFT.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/hdl/HLS_FFT_wrapper.v} {C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/HLS_FFT/HLS_FFT.bd}}
remove_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3954.410 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 26 11:48:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/runme.log
[Fri Mar 26 11:48:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/impl_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3954.410 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 13424 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3954.410 ; gain = 0.000
Restored from archive | CPU: 15.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3954.410 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3954.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 3954.410 ; gain = 0.000
open_report: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3954.410 ; gain = 0.000
startgroup 
set_property is_bel_fixed true [get_cells [list top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg]]
set_property is_loc_fixed true [get_cells [list top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg]]
endgroup
startgroup 
set_property is_bel_fixed false [get_cells [list top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg]]
set_property is_loc_fixed false [get_cells [list top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg]]
endgroup
startgroup 
set_property is_bel_fixed true [get_cells [list top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg]]
set_property is_loc_fixed true [get_cells [list top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg]]
endgroup
startgroup 
set_property is_bel_fixed false [get_cells [list top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg]]
set_property is_loc_fixed false [get_cells [list top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg]]
endgroup
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 26 12:30:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/runme.log
[Fri Mar 26 12:30:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/impl_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4398.480 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1270 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4398.480 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4398.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4398.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 4398.480 ; gain = 0.000
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4398.480 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 26 12:47:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/runme.log
[Fri Mar 26 12:47:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/impl_1/runme.log
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251840302
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4398.480 ; gain = 0.000
set_property PROGRAM.FILE {C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/impl_1/ZC706_Gen2x4If128.bit} [get_hw_devices xc7z045_1]
current_hw_device [get_hw_devices xc7z045_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-1435] Device xc7z045 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z045_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z045_1]
set_property PROGRAM.FILE {C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v2/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/impl_1/ZC706_Gen2x4If128.bit} [get_hw_devices xc7z045_1]
program_hw_devices [get_hw_devices xc7z045_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4398.480 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-1434] Device xc7z045 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251840302
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 26 13:17:30 2021...
