<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_MSC_CFG_VP_LSE_CFG_VP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_status_param" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_status_param" offset="0x0" width="32" description="The STATUS_PARAM register returns the LSE compile configuration parameters.">
		<bitfield id="BYPASS_CH" width="2" begin="31" end="30" resetval="0x1" description="Number of available input channel selection for loopback mode" range="31 - 30" rwaccess="R"/> 
		<bitfield id="OUT_SKIP_EN" width="1" begin="29" end="29" resetval="0x0" description="Output Auto-Skip Enable" range="29" rwaccess="R"/> 
		<bitfield id="CORE_OUT_2D" width="1" begin="28" end="28" resetval="0x0" description="1D or 2D output addressing mode(2D if 1)" range="28" rwaccess="R"/> 
		<bitfield id="CORE_OUT_DW" width="5" begin="27" end="23" resetval="0x12" description="Core Output Channel Data Width" range="27 - 23" rwaccess="R"/> 
		<bitfield id="LINE_SKIP_EN" width="1" begin="22" end="22" resetval="0x1" description="Source Line Inc by 2 Supported (if 1)" range="22" rwaccess="R"/> 
		<bitfield id="BIT_AOFFSET" width="1" begin="21" end="21" resetval="0x1" description="Source nibble offset address Supported (if 1)" range="21" rwaccess="R"/> 
		<bitfield id="HV_INSERT" width="1" begin="20" end="20" resetval="0x0" description="H/VBLANK Insertion Supported (if 1)" range="20" rwaccess="R"/> 
		<bitfield id="PIX_MX_HT" width="3" begin="19" end="17" resetval="0x5" description="Core_Input Pixel Matrix Height" range="19 - 17" rwaccess="R"/> 
		<bitfield id="CORE_DW" width="5" begin="16" end="12" resetval="0x12" description="Core Input Data Bus Width" range="16 - 12" rwaccess="R"/> 
		<bitfield id="SL2_OUT_H3A_CH" width="2" begin="11" end="10" resetval="0x0" description="Number of SL2 H3A Output Channels" range="11 - 10" rwaccess="R"/> 
		<bitfield id="SL2_OUT_CH" width="4" begin="9" end="6" resetval="0x10" description="Number of SL2 Output Channels" range="9 - 6" rwaccess="R"/> 
		<bitfield id="SL2_IN_CH_THR" width="3" begin="5" end="3" resetval="0x2" description="Number of Input Channels per thread" range="5 - 3" rwaccess="R"/> 
		<bitfield id="VPORT_THR" width="1" begin="2" end="2" resetval="0x0" description="Number of VPORT input enabled" range="2" rwaccess="R"/> 
		<bitfield id="NTHR" width="2" begin="1" end="0" resetval="0x2" description="Number of threads supported" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_status_error" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_status_error" offset="0x4" width="32" description="The STATUS_ERROR register returns the LSE error status.">
		<bitfield id="VM_WR_ERR" width="7" begin="14" end="8" resetval="0x0" description="VBUSM I/F Last Write Error Status  [14:11] Write Channel Number  [10:8] VBUSM write error status" range="14 - 8" rwaccess="R/W1TC"/> 
		<bitfield id="VM_RD_ERR" width="5" begin="4" end="0" resetval="0x0" description="VBUSM I/F Last Read Error Status  [4:3] Read Channel Number  [2:0] VBUSM read error status" range="4 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_status_idle_mode" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_status_idle_mode" offset="0x8" width="32" description="The STATUS_IDLE_MODE register returns IDLE status of LSE VBUSM port and in/output channels -  0: IDLE   1: ACTIVE ">
		<bitfield id="LSE_OUT_CHAN" width="10" begin="21" end="12" resetval="0x0" description="Output Channel[9:0] Status" range="21 - 12" rwaccess="R"/> 
		<bitfield id="LSE_IN_CHAN" width="4" begin="7" end="4" resetval="0x0" description="Input Channel[3:0] Status" range="7 - 4" rwaccess="R"/> 
		<bitfield id="VM_WR_PORT" width="1" begin="1" end="1" resetval="0x0" description="SL2 vbusm I/F Write Port Status" range="1" rwaccess="R"/> 
		<bitfield id="VM_RD_PORT" width="1" begin="0" end="0" resetval="0x0" description="SL2 vbusm I/F Read Port Status" range="0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_cfg_lse" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_cfg_lse" offset="0xC" width="32" description="The CFG_LSE register configures the LSE general hardware modes.">
		<bitfield id="PSA_EN" width="1" begin="8" end="8" resetval="0x0" description="Test mode Output Channel Signature Generation Enable   0:  Disable (default)  1:  Enable  When enabled, LSE generates a unique CRC signature for each output channel's frame data at frame completion." range="8" rwaccess="R/W"/> 
		<bitfield id="VM_ARB_FIXED_MODE" width="1" begin="4" end="4" resetval="0x0" description="VBUSM Arbitration Fixed Mode select  0:  Round-Robin Arbitration (default)  1:  Fixed-mode Arbitration" range="4" rwaccess="R/W"/> 
		<bitfield id="LOOPBACK_CORE_EN" width="1" begin="1" end="1" resetval="0x0" description="Functional path (data to HWA core) enable during loopback mode  0: Disable  1: Enable When enabled, the loopback-enabled input channel is used also for CORE data input. Otherwise, it is strictly used for the loopback path." range="1" rwaccess="R/W"/> 
		<bitfield id="LOOPBACK_EN" width="1" begin="0" end="0" resetval="0x0" description="LSE loopback mode enable  0: Disable  1: Enable When enabled, the second thread's input channel data (middle tap data) is looped back out to the last (#9) output channel." range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_dst_common_cfg" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_dst_common_cfg" offset="0x13C" width="32" description="The DST_COMMON_CFG register captures common configuration for the output channels">
		<bitfield id="ROUNDING_OFFSET" width="6" begin="5" end="0" resetval="0x8" description="output channel rounding offset value.  Default value to be considered 6'h08" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_psa_signature" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_psa_signature" offset="0x140" width="32" description="The PSA_SIGNATURE register returns the captured PSA signature value of the last frame data of output channel [a].">
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="32-bit CRC signature value " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_src0_cfg1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_src0_cfg1" offset="0x170" width="32" description="The src0_cfg1 register configures the input channels for the processing thread [a] ">
		<bitfield id="SKIP_SL2_READS" width="1" begin="6" end="6" resetval="0x0" description="When set, skips SL2 reads from the channel and channel0 read_data is redirected to the current channel" range="6" rwaccess="R/W"/> 
		<bitfield id="ENABLE_CHAN_SPECIFIC_PARAMS" width="1" begin="5" end="5" resetval="0x0" description="Enables channel specific SRC_CFG and FRAME_SIZE parameters.   0 : Current channel config parameters are derived from chan0 MMR's.   1 : Current channel config parameters are derived from channel specific MMR's" range="5" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_ALIGN" width="1" begin="4" end="4" resetval="0x0" description="Input Pixel Container Alignment   0: LSB-aligned   1: MSB-aligned" range="4" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_CNTRSZ" width="2" begin="3" end="2" resetval="0x0" description="Input Pixel Container Size Sel   0: 8-bit   1: 12-bit   2: 16-bit   3: reserved  Input pixel container size must be same or larger than input pixel width." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_PW" width="2" begin="1" end="0" resetval="0x0" description="Input Pixel Width Sel   0:  8-bit   1: 12-bit   2: 14-bit   3: 16-bit  The width defines the bit-depth of the pixel data to be extracted from the pixel container. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_src0_frame_size1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_src0_frame_size1" offset="0x174" width="32" description="The src0_frame_size1 register configures the frame size of all input buffers for the processing thread [a].">
		<bitfield id="WIDTH" width="13" begin="12" end="0" resetval="0x0" description="SL2 - Source Buffer Width (number of pixels)" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_src1_cfg1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_src1_cfg1" offset="0x190" width="32" description="The src1_cfg1 register configures the input channels for the processing thread [a] ">
		<bitfield id="SKIP_SL2_READS" width="1" begin="6" end="6" resetval="0x0" description="When set, skips SL2 reads from the channel and channel0 read_data is redirected to the current channel" range="6" rwaccess="R/W"/> 
		<bitfield id="ENABLE_CHAN_SPECIFIC_PARAMS" width="1" begin="5" end="5" resetval="0x0" description="Enables channel specific SRC_CFG and FRAME_SIZE parameters.   0 : Current channel config parameters are derived from chan0 MMR's.   1 : Current channel config parameters are derived from channel specific MMR's" range="5" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_ALIGN" width="1" begin="4" end="4" resetval="0x0" description="Input Pixel Container Alignment   0: LSB-aligned   1: MSB-aligned" range="4" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_CNTRSZ" width="2" begin="3" end="2" resetval="0x0" description="Input Pixel Container Size Sel   0: 8-bit   1: 12-bit   2: 16-bit   3: reserved  Input pixel container size must be same or larger than input pixel width." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_PW" width="2" begin="1" end="0" resetval="0x0" description="Input Pixel Width Sel   0:  8-bit   1: 12-bit   2: 14-bit   3: 16-bit  The width defines the bit-depth of the pixel data to be extracted from the pixel container. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_src1_frame_size1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_src1_frame_size1" offset="0x194" width="32" description="The src1_frame_size1 register configures the frame size of all input buffers for the processing thread [a].">
		<bitfield id="WIDTH" width="13" begin="12" end="0" resetval="0x0" description="SL2 - Source Buffer Width (number of pixels)" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_dbg" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_dbg" offset="0x1E0" width="32" description="The DBG register returns the current status of internal FSM - TI internal use only.">
		<bitfield id="STATUS" width="32" begin="31" end="0" resetval="0x0" description="Debug status" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_cfg" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_cfg" offset="0x10" width="32" description="The SRC[a]_CFG register configures the input channels for the processing thread [a] ">
		<bitfield id="KERN_TPAD_SZ" width="3" begin="21" end="19" resetval="0x0" description="Input kernel top padding lines  valid=0..2 for msc" range="21 - 19" rwaccess="R/W"/> 
		<bitfield id="KERN_BPAD_SZ" width="3" begin="18" end="16" resetval="0x0" description="Input kernel bottom padding lines  valid=0..2 for msc" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="KERN_LN_OFFSET" width="4" begin="15" end="12" resetval="0x0" description="Input kernel starting line position  valid=0..4 for msc" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="KERN_SZ_HEIGHT" width="4" begin="11" end="8" resetval="0x0" description="Actual number of input kernel lines (height)  valid=1..5 for msc" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="SRC_LN_INC_2" width="1" begin="7" end="7" resetval="0x0" description="Source Line address Increment by 2 enable  0: Disable  1: Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_ALIGN" width="1" begin="4" end="4" resetval="0x0" description="Input Pixel Container Alignment   0: LSB-aligned   1: MSB-aligned" range="4" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_CNTRSZ" width="2" begin="3" end="2" resetval="0x0" description="Input Pixel Container Size Sel   0: 8-bit   1: 12-bit   2: 16-bit   3: reserved  Input pixel container size must be same or larger than input pixel width." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_PW" width="2" begin="1" end="0" resetval="0x0" description="Input Pixel Width Sel   0:  8-bit   1: 12-bit   2: 14-bit   3: 16-bit  The width defines the bit-depth of the pixel data to be extracted from the pixel container. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_frame_size" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_frame_size" offset="0x18" width="32" description="The SRC[a]_FRAME_SIZE register configures the frame size of all input buffers for the processing thread [a].">
		<bitfield id="HEIGHT" width="13" begin="28" end="16" resetval="0x0" description="SL2 - Source Buffer Height (number of lines)" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WIDTH" width="13" begin="12" end="0" resetval="0x0" description="SL2 - Source Buffer Width (number of pixels)" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_buf_attr" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_buf_attr" offset="0x1C" width="32" description="The SRC[a]_BUF_ATTR  register configures the common attributes of all SL2 source buffers for the processing thread [a].">
		<bitfield id="START_NIB_OFFSET" width="7" begin="31" end="25" resetval="0x0" description="Buffer Line start offset within the first SL2 data word - in half-byte (nibble) resolution" range="31 - 25" rwaccess="R/W"/> 
		<bitfield id="CBUF_SIZE" width="9" begin="24" end="16" resetval="0x0" description="SL2 Circular Buffer Size (number of line buffers)" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="BUF_STRIDE" width="10" begin="15" end="6" resetval="0x0" description="Buffer Stride Size [15:6]  (64 byte multiple) stride size" range="15 - 6" rwaccess="R/W"/> 
		<bitfield id="BUF_STRIDE_6_LSB" width="6" begin="5" end="0" resetval="0x0" description="Buffer Stride Size [5:0]   - 6 LSB bits of buffer stride size should always be 0. Writes have no effect.  Always read as 0" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_buf_ba" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_buf_ba" offset="0x20" width="32" description="The SRC[a]_BUF_BA[b]  register configures the base address of the SL2 source buffer [b] for the processing thread [a].">
		<bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Input Buffer Enable   0: Disable  1: Enable When the processing thread is enabled, at least one of the input buffer must be enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="SKIP_ODD_LINE_PROC" width="1" begin="30" end="30" resetval="0x0" description="This bit when set, skips odd line processing" range="30" rwaccess="R/W"/> 
		<bitfield id="SKIP_ALTERNATE_LINE_PROC" width="1" begin="29" end="29" resetval="0x0" description="This bit when enabled skips processing of lines. This is used in YUV420 MSC scalar, processing Y and UV pixels on the single HTS thread" range="29" rwaccess="R/W"/> 
		<bitfield id="ENABLE_INTERLEAVED_PIXEL_EXTRACTION" width="1" begin="28" end="28" resetval="0x0" description="This bit when set, enable interleaved pixel extraction.  usecases : YUV422 scenarios" range="28" rwaccess="R/W"/> 
		<bitfield id="EXTRACT_INTERLEAVED_ODD_PIXELS" width="1" begin="27" end="27" resetval="0x0" description="This bit is valid when enable_interleaved_pixel_extraction is set.   1 : Odd pixels extracted   0 : Even pixels extracted" range="27" rwaccess="R/W"/> 
		<bitfield id="ADDR" width="18" begin="23" end="6" resetval="0x0" description="Base Address[23:6] - (64 Byte aligned) byte address " range="23 - 6" rwaccess="R/W"/> 
		<bitfield id="ADDR_6_LSB" width="6" begin="5" end="0" resetval="0x0" description="Base Address[5:0]  - 6 LSB bits of address should always be 0. Writes have no effect.  Always read as 0" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_buf_cfg" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_buf_cfg" offset="0x50" width="32" description="The DST[a]_BUF_CFG register configures the output buffer channel [a].">
		<bitfield id="CH_DISABLED" width="1" begin="31" end="31" resetval="0x0" description="Channel Disable Status (read-only)  0: (Default) Chanel is enabled for Y, UV or YUV422 data transfer to SL2 memory.  All configurations associated with this DST_BUF[a] are valid.  1:  Channel is disabled for SL2 data transfer (because the channel logic is used internally for YUV data interleaving).  All configuration associated with this DST_BUF[a] are ignored." range="31" rwaccess="R"/> 
		<bitfield id="YUV422_INTLV_ORDER" width="1" begin="29" end="29" resetval="0x0" description="YUV422 Interleaving Order Selection  0:  UYVY  1:  YUYV    Only Applicable if this output channel is YUV422 output capable LUMA channel. Otherwise, setting has no effect." range="29" rwaccess="R/W"/> 
		<bitfield id="YUV422_OUT_EN" width="1" begin="28" end="28" resetval="0x0" description="YUV422 Interleaved Output Merge Enable  0: Disable  1: Enable When enabled, this channel interleaves data from the associated chroma data output channel to output YUV422 interleaved data to the SL2 memory.    Only Applicable if this output channel is YUV422 output capable LUMA channel. Otherwise, setting has no effect." range="28" rwaccess="R/W"/> 
		<bitfield id="ENABLE_SIGNED_ACCLERATOR_DATA" width="1" begin="10" end="10" resetval="0x0" description="Specify the acclerator data to be signed or unsigned  0: Unsigned data (By default)   1:  Signed Data" range="10" rwaccess="R/W"/> 
		<bitfield id="ENABLE_OUTPUT_PIXEL_ROUNDING" width="1" begin="9" end="9" resetval="0x0" description="enable acclerator pixel output rounding  0: Disable rounding logic   1:  Enable rounding logic" range="9" rwaccess="R/W"/> 
		<bitfield id="CHAN_THREAD_MAP" width="1" begin="8" end="8" resetval="0x0" description="Output Channel - channel mapping per each thread  0: Mapped to channel-0  1:  Mapped to channel-1" range="8" rwaccess="R/W"/> 
		<bitfield id="THREAD_MAP" width="1" begin="7" end="7" resetval="0x0" description="Output Channel - thread mapping  0: Mapped to Thread-0  1:  Mapped to Thread-1" range="7" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_ALIGN" width="1" begin="4" end="4" resetval="0x0" description="Output Pixel Container Alignment   0: LSB-aligned   1: MSB-aligned" range="4" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_CNTRSZ" width="2" begin="3" end="2" resetval="0x0" description="Output Pixel Container Size Sel   0: 8-bit   1: 12-bit   2: 16-bit   3: reserved  Output pixel container size must be same or larger than output pixel width.   If yuv422_out_en is set, pix_fmt_cntrsz must be 0. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PIX_FMT_PW" width="2" begin="1" end="0" resetval="0x0" description="Output Pixel Width Sel   0:  8-bit   1: 12-bit   2: reserved   3: 16-bit  The width defines the bit-depth of the pixel data to be stored in the pixel container. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_buf_attr0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_buf_attr0" offset="0x54" width="32" description="The DST[a]_BUF_ATTR0 register configures the attributes of the output SL2 buffer [a].">
		<bitfield id="CBUF_SIZE" width="9" begin="24" end="16" resetval="0x0" description="SL2 Circular Buffer Size (number of line buffers)" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="BUF_STRIDE" width="10" begin="15" end="6" resetval="0x0" description="Buffer Stride Size [15:6]  (64 byte multiple) stride size" range="15 - 6" rwaccess="R/W"/> 
		<bitfield id="BUF_STRIDE_6_LSB" width="6" begin="5" end="0" resetval="0x0" description="Buffer Stride Size [5:0]   - 6 LSB bits of buffer stride size should always be 0. Writes have no effect.  Always read as 0" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_buf_ba" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_MSC__CFG_VP__LSE__CFG_VP__REGS_buf_ba" offset="0x5C" width="32" description="The DST[a]_BUF_BA register configures the base address of the output SL2 circular buffer [a].">
		<bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Output Channel Enable  0: Disable  1: Enable" range="31" rwaccess="R/W"/> 
		<bitfield id="SKIP_ODD_LINE_PROC" width="1" begin="30" end="30" resetval="0x0" description="This bit when set, skips odd line processing" range="30" rwaccess="R/W"/> 
		<bitfield id="SKIP_ALTERNATE_LINE_PROC" width="1" begin="29" end="29" resetval="0x0" description="This bit when enabled skips processing of lines. This is used in YUV420 MSC scalar, processing Y and UV pixels on the single HTS thread" range="29" rwaccess="R/W"/> 
		<bitfield id="ADDR" width="18" begin="23" end="6" resetval="0x0" description="Base Address[23:6] - (64 Byte aligned) byte address " range="23 - 6" rwaccess="R/W"/> 
		<bitfield id="ADDR_6_LSB" width="6" begin="5" end="0" resetval="0x0" description="Base Address[5:0]  - 6 LSB bits of address should always be 0. Writes have no effect.  Always read as 0" range="5 - 0" rwaccess="R"/>
	</register>
</module>