<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>EDPFR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">EDPFR, External Debug Processor Feature Register</h1><p>The EDPFR characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about implemented PE features.</p>
        
          <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the ARMv8 ARM, section D7.1.3</span>.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Off</th><th>DLK</th><th>Default</th></tr><tr><td>IMP DEF</td><td>IMP DEF</td><td>RO</td></tr></table><h2>Configuration</h2><p>
        It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether EDPFR is implemented in the Core power domain or in the Debug power domain.
      </p><h2>Attributes</h2>
          <p>EDPFR is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The EDPFR bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#SVE">SVE</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#UNK">UNK</a></td><td class="lr" colspan="4"><a href="#GIC">GIC</a></td><td class="lr" colspan="4"><a href="#AdvSIMD">AdvSIMD</a></td><td class="lr" colspan="4"><a href="#FP">FP</a></td><td class="lr" colspan="4"><a href="#EL3">EL3</a></td><td class="lr" colspan="4"><a href="#EL2">EL2</a></td><td class="lr" colspan="4"><a href="#EL1">EL1</a></td><td class="lr" colspan="4"><a href="#EL0">EL0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="0">
                Bits [63:36]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="SVE">SVE, bits [35:32]
                  <font style="font-size:smaller;"><br />
            In 
            ARMv8.2:</font></h4>
              <p>Scalable Vector Extension. Defined values are:</p>
            <table class="valuetable"><tr><th>SVE</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>SVE is not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>SVE is implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            <h4 id="0"><font style="font-size:smaller;"><br />
            In 
            ARMv8.1 and ARMv8.0:</font></h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="UNK">UNK, bits [31:28]
                  </h4>
              <p>When the RAS Extension is implemented, this field is <span class="arm-defined-word">UNKNOWN</span>. Otherwise, this field is <span class="arm-defined-word">RES0</span>.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>ARMv8.2 requires the implementation of the RAS Extension.</p>
              </div>
            <h4 id="GIC">GIC, bits [27:24]
                  </h4>
              <p>System register GIC interface support. Defined values are:</p>
            <table class="valuetable"><tr><th>GIC</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>No System register interface to the GIC is supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>System register interface to versions 3.0 and 4.0 of the GIC CPU interface is supported.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.GIC.</p>
            <h4 id="AdvSIMD">AdvSIMD, bits [23:20]
                  </h4>
              <p>Advanced SIMD. Defined values are:</p>
            <table class="valuetable"><tr><th>AdvSIMD</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Advanced SIMD is implemented, including support for the following SISD and SIMD operations:</p>
                
                  <ul>
                    <li>
                      Integer byte, halfword, word and doubleword element operations.
                    </li>
                    <li>
                      Single-precision and double-precision floating-point arithmetic.
                    </li>
                    <li>
                      Conversions between single-precision and half-precision data types, and double-precision and half-precision data types.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>As for <span class="binarynumber">0000</span>, and also includes support for half-precision floating-point arithmetic.</p>
                </td></tr><tr><td class="bitfield">1111</td><td>
                  <p>Advanced SIMD is not implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>This field must have the same value as the FP field.</p>
            
              <p>The permitted values are:</p>
            
              <ul>
                <li>
                  <span class="binarynumber">0000</span> in an implementation with Advanced SIMD support, that does not include the <span class="xref">ARMv8.2-FP16</span> extension.
                </li>
                <li>
                  <span class="binarynumber">0001</span> in an implementation with Advanced SIMD support, that includes the <span class="xref">ARMv8.2-FP16</span> extension.
                </li>
                <li>
                  <span class="binarynumber">1111</span> in an implementation without Advanced SIMD support.
                </li>
              </ul>
            
              <p>In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.AdvSIMD.</p>
            <h4 id="FP">FP, bits [19:16]
                  </h4>
              <p>Floating-point. Defined values are:</p>
            <table class="valuetable"><tr><th>FP</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Floating-point is implemented, and includes support for:</p>
                
                  <ul>
                    <li>
                      Single-precision and double-precision floating-point types.
                    </li>
                    <li>
                      Conversions between single-precision and half-precision data types, and double-precision and half-precision data types.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>As for <span class="binarynumber">0000</span>, and also includes support for half-precision floating-point arithmetic.</p>
                </td></tr><tr><td class="bitfield">1111</td><td>
                  <p>Floating-point is not implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>This field must have the same value as the AdvSIMD field.</p>
            
              <p>The permitted values are:</p>
            
              <ul>
                <li>
                  <span class="binarynumber">0000</span> in an implementation with floating-point support, that does not include the <span class="xref">ARMv8.2-FP16</span> extension.
                </li>
                <li>
                  <span class="binarynumber">0001</span> in an implementation with floating-point support, that includes the <span class="xref">ARMv8.2-FP16</span> extension.
                </li>
                <li>
                  <span class="binarynumber">1111</span> in an implementation without floating-point support.
                </li>
              </ul>
            
              <p>In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.FP.</p>
            <h4 id="EL3">EL3, bits [15:12]
                  </h4>
              <p>AArch64 EL3 Exception level handling. Defined values are:</p>
            <table class="valuetable"><tr><th>EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>EL3 is not implemented or cannot be executed in AArch64 state.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>EL3 can be executed in AArch64 state only.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>EL3 can be executed in either AArch64 or AArch32 state.</p>
                </td></tr></table>
              <p>When the value of EDAA32PFR.EL3 is non-zero, this field must be <span class="binarynumber">0000</span>.</p>
            
              <p>All other values are reserved.</p>
            
              <p>In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.EL3.</p>
            <h4 id="EL2">EL2, bits [11:8]
                  </h4>
              <p>AArch64 EL2 Exception level handling. Defined values are:</p>
            <table class="valuetable"><tr><th>EL2</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>EL2 is not implemented or cannot be executed in AArch64 state.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>EL2 can be executed in AArch64 state only.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>EL2 can be executed in either AArch64 or AArch32 state.</p>
                </td></tr></table>
              <p>When the value of EDAA32PFR.EL2 is non-zero, this field must be <span class="binarynumber">0000</span>.</p>
            
              <p>All other values are reserved.</p>
            
              <p>In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.EL2.</p>
            <h4 id="EL1">EL1, bits [7:4]
                  </h4>
              <p>AArch64 EL1 Exception level handling. Defined values are:</p>
            <table class="valuetable"><tr><th>EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>EL1 can be executed in AArch32 state only.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>EL1 can be executed in AArch64 state only.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>EL1 can be executed in either AArch64 or AArch32 state.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.EL1.</p>
            <h4 id="EL0">EL0, bits [3:0]
                  </h4>
              <p>AArch64 EL0 Exception level handling. Defined values are:</p>
            <table class="valuetable"><tr><th>EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>EL0 can be executed in AArch32 state only.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>EL0 can be executed in AArch64 state only.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>EL0 can be executed in either AArch64 or AArch32 state.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In an ARMv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>.EL0.</p>
            <h2>Accessing the EDPFR</h2><p>EDPFR[31:0]
       can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>Debug</td><td>
          <span class="hexnumber">0xD20</span>
        </td></tr></table><p>EDPFR[63:32]
       can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>Debug</td><td>
          <span class="hexnumber">0xD24</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">04/08/2017 23:19</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. </p></body>
</html>
