#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct 24 21:34:01 2022
# Process ID: 11364
# Current directory: /home/zacharymontoya/Desktop/Labs/Lab6/lab6/lab6.runs/design_1_Top_0_0_synth_1
# Command line: vivado -log design_1_Top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Top_0_0.tcl
# Log file: /home/zacharymontoya/Desktop/Labs/Lab6/lab6/lab6.runs/design_1_Top_0_0_synth_1/design_1_Top_0_0.vds
# Journal file: /home/zacharymontoya/Desktop/Labs/Lab6/lab6/lab6.runs/design_1_Top_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_Top_0_0.tcl -notrace
Command: synth_design -top design_1_Top_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_Top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11397
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2323.426 ; gain = 0.000 ; free physical = 1049 ; free virtual = 6358
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Top_0_0' [/home/zacharymontoya/Desktop/Labs/Lab6/lab6/lab6.gen/sources_1/bd/design_1/ip/design_1_Top_0_0/synth/design_1_Top_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'Top' [/home/zacharymontoya/Desktop/Labs/Lab6/VHDL/Top.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'eight_bit_mult' [/home/zacharymontoya/Desktop/Labs/Lab6/VHDL/multiplier.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'eight_bit_mult' (1#1) [/home/zacharymontoya/Desktop/Labs/Lab6/VHDL/multiplier.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'Top' (2#1) [/home/zacharymontoya/Desktop/Labs/Lab6/VHDL/Top.vhdl:18]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Top_0_0' (3#1) [/home/zacharymontoya/Desktop/Labs/Lab6/lab6/lab6.gen/sources_1/bd/design_1/ip/design_1_Top_0_0/synth/design_1_Top_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2323.426 ; gain = 0.000 ; free physical = 844 ; free virtual = 6153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2323.426 ; gain = 0.000 ; free physical = 842 ; free virtual = 6151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2323.426 ; gain = 0.000 ; free physical = 842 ; free virtual = 6151
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.426 ; gain = 0.000 ; free physical = 837 ; free virtual = 6146
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.391 ; gain = 0.000 ; free physical = 1508 ; free virtual = 6817
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2355.391 ; gain = 0.000 ; free physical = 1508 ; free virtual = 6817
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1564 ; free virtual = 6874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1564 ; free virtual = 6874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1564 ; free virtual = 6874
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'eight_bit_mult'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                     ab0 |                               01 |                               01
                    load |                               10 |                               10
                      op |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'eight_bit_mult'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1559 ; free virtual = 6870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1541 ; free virtual = 6854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1422 ; free virtual = 6735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1422 ; free virtual = 6735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1414 ; free virtual = 6728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1415 ; free virtual = 6728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1415 ; free virtual = 6728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1415 ; free virtual = 6728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1415 ; free virtual = 6728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1415 ; free virtual = 6728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1415 ; free virtual = 6728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT2   |    13|
|3     |LUT3   |    17|
|4     |LUT4   |     4|
|5     |LUT5   |     6|
|6     |LUT6   |     8|
|7     |FDCE   |    34|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.391 ; gain = 31.965 ; free physical = 1415 ; free virtual = 6728
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2355.391 ; gain = 0.000 ; free physical = 1473 ; free virtual = 6786
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.398 ; gain = 31.965 ; free physical = 1473 ; free virtual = 6786
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.398 ; gain = 0.000 ; free physical = 1546 ; free virtual = 6859
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.398 ; gain = 0.000 ; free physical = 1494 ; free virtual = 6808
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2355.398 ; gain = 32.023 ; free physical = 1636 ; free virtual = 6949
INFO: [Common 17-1381] The checkpoint '/home/zacharymontoya/Desktop/Labs/Lab6/lab6/lab6.runs/design_1_Top_0_0_synth_1/design_1_Top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/zacharymontoya/Desktop/Labs/Lab6/lab6/lab6.runs/design_1_Top_0_0_synth_1/design_1_Top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Top_0_0_utilization_synth.rpt -pb design_1_Top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 24 21:34:36 2022...
