INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Half_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_tb
