Fitter report for cmos_fpga_vga
Fri Dec 25 09:02:04 2015
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Output Pin Default Load For Reported TCO
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Interconnect Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Fri Dec 25 09:02:04 2015          ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                      ; cmos_fpga_vga                                  ;
; Top-level Entity Name              ; cmos_fpga_vga                                  ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE10F17C8                                   ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 1,134 / 10,320 ( 11 % )                        ;
;     Total combinational functions  ; 1,027 / 10,320 ( 10 % )                        ;
;     Dedicated logic registers      ; 515 / 10,320 ( 5 % )                           ;
; Total registers                    ; 515                                            ;
; Total pins                         ; 113 / 180 ( 63 % )                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 32,768 / 423,936 ( 8 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                 ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                 ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                                    ; On                                    ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  10.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_udqm     ; Missing drive strength and slew rate ;
; sdram_ldqm     ; Missing drive strength and slew rate ;
; sdram_ba[0]    ; Missing drive strength and slew rate ;
; sdram_ba[1]    ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; lcd_dclk       ; Missing drive strength and slew rate ;
; lcd_hs         ; Missing drive strength and slew rate ;
; lcd_vs         ; Missing drive strength and slew rate ;
; lcd_sync       ; Missing drive strength and slew rate ;
; lcd_blank      ; Missing drive strength and slew rate ;
; lcd_red[0]     ; Missing drive strength and slew rate ;
; lcd_red[1]     ; Missing drive strength and slew rate ;
; lcd_red[2]     ; Missing drive strength and slew rate ;
; lcd_red[3]     ; Missing drive strength and slew rate ;
; lcd_red[4]     ; Missing drive strength and slew rate ;
; lcd_red[5]     ; Missing drive strength and slew rate ;
; lcd_red[6]     ; Missing drive strength and slew rate ;
; lcd_red[7]     ; Missing drive strength and slew rate ;
; lcd_red[8]     ; Missing drive strength and slew rate ;
; lcd_red[9]     ; Missing drive strength and slew rate ;
; lcd_green[0]   ; Missing drive strength and slew rate ;
; lcd_green[1]   ; Missing drive strength and slew rate ;
; lcd_green[2]   ; Missing drive strength and slew rate ;
; lcd_green[3]   ; Missing drive strength and slew rate ;
; lcd_green[4]   ; Missing drive strength and slew rate ;
; lcd_green[5]   ; Missing drive strength and slew rate ;
; lcd_green[6]   ; Missing drive strength and slew rate ;
; lcd_green[7]   ; Missing drive strength and slew rate ;
; lcd_green[8]   ; Missing drive strength and slew rate ;
; lcd_green[9]   ; Missing drive strength and slew rate ;
; lcd_blue[0]    ; Missing drive strength and slew rate ;
; lcd_blue[1]    ; Missing drive strength and slew rate ;
; lcd_blue[2]    ; Missing drive strength and slew rate ;
; lcd_blue[3]    ; Missing drive strength and slew rate ;
; lcd_blue[4]    ; Missing drive strength and slew rate ;
; lcd_blue[5]    ; Missing drive strength and slew rate ;
; lcd_blue[6]    ; Missing drive strength and slew rate ;
; lcd_blue[7]    ; Missing drive strength and slew rate ;
; lcd_blue[8]    ; Missing drive strength and slew rate ;
; lcd_blue[9]    ; Missing drive strength and slew rate ;
; i2c_sclk       ; Missing drive strength and slew rate ;
; cmos_xclk      ; Missing drive strength and slew rate ;
; cmos_rst_n     ; Missing drive strength and slew rate ;
; cmos_pwdn      ; Missing drive strength and slew rate ;
; led_data[0]    ; Missing drive strength and slew rate ;
; led_data[1]    ; Missing drive strength and slew rate ;
; led_data[2]    ; Missing drive strength and slew rate ;
; led_data[3]    ; Missing drive strength and slew rate ;
; led_data[4]    ; Missing drive strength and slew rate ;
; led_data[5]    ; Missing drive strength and slew rate ;
; led_data[6]    ; Missing drive strength and slew rate ;
; led_data[7]    ; Missing drive strength and slew rate ;
; tx_data[0]     ; Missing drive strength and slew rate ;
; tx_data[1]     ; Missing drive strength and slew rate ;
; tx_data[2]     ; Missing drive strength and slew rate ;
; tx_data[3]     ; Missing drive strength and slew rate ;
; tx_en          ; Missing drive strength and slew rate ;
; phy_rst_n      ; Missing drive strength and slew rate ;
; sdram_data[0]  ; Missing drive strength and slew rate ;
; sdram_data[1]  ; Missing drive strength and slew rate ;
; sdram_data[2]  ; Missing drive strength and slew rate ;
; sdram_data[3]  ; Missing drive strength and slew rate ;
; sdram_data[4]  ; Missing drive strength and slew rate ;
; sdram_data[5]  ; Missing drive strength and slew rate ;
; sdram_data[6]  ; Missing drive strength and slew rate ;
; sdram_data[7]  ; Missing drive strength and slew rate ;
; sdram_data[8]  ; Missing drive strength and slew rate ;
; sdram_data[9]  ; Missing drive strength and slew rate ;
; sdram_data[10] ; Missing drive strength and slew rate ;
; sdram_data[11] ; Missing drive strength and slew rate ;
; sdram_data[12] ; Missing drive strength and slew rate ;
; sdram_data[13] ; Missing drive strength and slew rate ;
; sdram_data[14] ; Missing drive strength and slew rate ;
; sdram_data[15] ; Missing drive strength and slew rate ;
; i2c_sdat       ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+----------+----------------+--------------+----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To     ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+----------------+---------------+----------------+
; Location ;                ;              ; beep           ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; ds1302_ce      ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; ds1302_sclk    ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; ds1302_sda     ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; rx             ; PIN_G5        ; QSF Assignment ;
; Location ;                ;              ; sdram_addr[12] ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; tx             ; PIN_C3        ; QSF Assignment ;
+----------+----------------+--------------+----------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1829 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1829 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1817    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 12      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in J:/cmos_fpga_vga_bak/dev/cmos_fpga_vga.pin.


+--------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                              ;
+---------------------------------------------+----------------------------------------------+
; Resource                                    ; Usage                                        ;
+---------------------------------------------+----------------------------------------------+
; Total logic elements                        ; 1,134 / 10,320 ( 11 % )                      ;
;     -- Combinational with no register       ; 619                                          ;
;     -- Register only                        ; 107                                          ;
;     -- Combinational with a register        ; 408                                          ;
;                                             ;                                              ;
; Logic element usage by number of LUT inputs ;                                              ;
;     -- 4 input functions                    ; 610                                          ;
;     -- 3 input functions                    ; 163                                          ;
;     -- <=2 input functions                  ; 254                                          ;
;     -- Register only                        ; 107                                          ;
;                                             ;                                              ;
; Logic elements by mode                      ;                                              ;
;     -- normal mode                          ; 857                                          ;
;     -- arithmetic mode                      ; 170                                          ;
;                                             ;                                              ;
; Total registers*                            ; 515 / 11,172 ( 5 % )                         ;
;     -- Dedicated logic registers            ; 515 / 10,320 ( 5 % )                         ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )                              ;
;                                             ;                                              ;
; Total LABs:  partially or completely used   ; 86 / 645 ( 13 % )                            ;
; User inserted logic elements                ; 0                                            ;
; Virtual pins                                ; 0                                            ;
; I/O pins                                    ; 113 / 180 ( 63 % )                           ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )                               ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                                ;
; Global signals                              ; 5                                            ;
; M9Ks                                        ; 4 / 46 ( 9 % )                               ;
; Total block memory bits                     ; 32,768 / 423,936 ( 8 % )                     ;
; Total block memory implementation bits      ; 36,864 / 423,936 ( 9 % )                     ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )                               ;
; PLLs                                        ; 1 / 2 ( 50 % )                               ;
; Global clocks                               ; 5 / 10 ( 50 % )                              ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 3%                                 ;
; Peak interconnect usage (total/H/V)         ; 4% / 5% / 4%                                 ;
; Maximum fan-out node                        ; system_ctrl:u_system_ctrl|sysrst_nr2~clkctrl ;
; Maximum fan-out                             ; 327                                          ;
; Highest non-global fan-out signal           ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]   ;
; Highest non-global fan-out                  ; 124                                          ;
; Total fan-out                               ; 5729                                         ;
; Average fan-out                             ; 3.04                                         ;
+---------------------------------------------+----------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1134 / 10320 ( 10 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 619                   ; 0                              ;
;     -- Register only                        ; 107                   ; 0                              ;
;     -- Combinational with a register        ; 408                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 610                   ; 0                              ;
;     -- 3 input functions                    ; 163                   ; 0                              ;
;     -- <=2 input functions                  ; 254                   ; 0                              ;
;     -- Register only                        ; 107                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 857                   ; 0                              ;
;     -- arithmetic mode                      ; 170                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 515                   ; 0                              ;
;     -- Dedicated logic registers            ; 515 / 10320 ( 4 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 86 / 645 ( 13 % )     ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 113                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 32768                 ; 0                              ;
; Total RAM block bits                        ; 36864                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 4 / 46 ( 8 % )        ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )       ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 463                   ; 2                              ;
;     -- Registered Input Connections         ; 442                   ; 0                              ;
;     -- Output Connections                   ; 19                    ; 446                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 5729                  ; 456                            ;
;     -- Registered Connections               ; 3037                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 34                    ; 448                            ;
;     -- hard_block:auto_generated_inst       ; 448                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 21                    ; 2                              ;
;     -- Output Ports                         ; 75                    ; 4                              ;
;     -- Bidir Ports                          ; 17                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk_50       ; E1    ; 1        ; 0            ; 11           ; 7            ; 26                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[0] ; N2    ; 2        ; 0            ; 7            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[1] ; N1    ; 2        ; 0            ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[2] ; K1    ; 2        ; 0            ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[3] ; J2    ; 2        ; 0            ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[4] ; L6    ; 2        ; 0            ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[5] ; K2    ; 2        ; 0            ; 8            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[6] ; N3    ; 3        ; 1            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[7] ; M6    ; 3        ; 7            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_href    ; N6    ; 3        ; 7            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_pclk    ; P3    ; 3        ; 1            ; 0            ; 14           ; 56                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_vsync   ; L7    ; 3        ; 11           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key1         ; B1    ; 1        ; 0            ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; phy_clk_rx   ; T15   ; 4        ; 30           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; phy_clk_tx   ; T7    ; 3        ; 13           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n        ; B3    ; 8        ; 3            ; 24           ; 21           ; 2                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rx_data[0]   ; T13   ; 4        ; 28           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rx_data[1]   ; R13   ; 4        ; 28           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rx_data[2]   ; T14   ; 4        ; 30           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rx_data[3]   ; R14   ; 4        ; 30           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rx_dv        ; R12   ; 4        ; 23           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; cmos_pwdn      ; L2    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; cmos_rst_n     ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; cmos_xclk      ; N5    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; i2c_sclk       ; P6    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_blank      ; L14   ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_blue[0]    ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_blue[1]    ; N8    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_blue[2]    ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_blue[3]    ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_blue[4]    ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_blue[5]    ; K12   ; 5        ; 34           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_blue[6]    ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_blue[7]    ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_blue[8]    ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_blue[9]    ; M12   ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_dclk       ; N14   ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_green[0]   ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_green[1]   ; T9    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_green[2]   ; L11   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_green[3]   ; D6    ; 8        ; 3            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_green[4]   ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_green[5]   ; J11   ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_green[6]   ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_green[7]   ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_green[8]   ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_green[9]   ; L13   ; 5        ; 34           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_hs         ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_red[0]     ; C3    ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_red[1]     ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_red[2]     ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_red[3]     ; M9    ; 4        ; 21           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_red[4]     ; R6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_red[5]     ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_red[6]     ; P14   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_red[7]     ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_red[8]     ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_red[9]     ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; lcd_sync       ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; lcd_vs         ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; led_data[0]    ; G1    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; led_data[1]    ; G2    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; led_data[2]    ; F1    ; 1        ; 0            ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; led_data[3]    ; F2    ; 1        ; 0            ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; led_data[4]    ; D1    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; led_data[5]    ; C2    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; led_data[6]    ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; led_data[7]    ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; phy_rst_n      ; R10   ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_addr[0]  ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_addr[10] ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_addr[11] ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_addr[1]  ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_addr[2]  ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_addr[3]  ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_addr[4]  ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_addr[5]  ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_addr[6]  ; L16   ; 5        ; 34           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_addr[7]  ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_addr[8]  ; K16   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_addr[9]  ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_ba[0]    ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_ba[1]    ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_cas_n    ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_cke      ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_clk      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_cs_n     ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_ldqm     ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_ras_n    ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_udqm     ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; sdram_we_n     ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; tx_data[0]     ; T6    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; tx_data[1]     ; R7    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; tx_data[2]     ; R8    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; tx_data[3]     ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; tx_en          ; T10   ; 4        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                 ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------+---------------------+
; i2c_sdat       ; M7    ; 3        ; 9            ; 0            ; 21           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SDO~3 (inverted)                                     ; -                   ;
; sdram_data[0]  ; A7    ; 8        ; 11           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[10] ; B6    ; 8        ; 9            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[11] ; A5    ; 8        ; 7            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[12] ; B5    ; 8        ; 5            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[13] ; A4    ; 8        ; 5            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[14] ; B4    ; 8        ; 5            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[15] ; A3    ; 8        ; 3            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[1]  ; B10   ; 7        ; 21           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[2]  ; A10   ; 7        ; 21           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[3]  ; B11   ; 7        ; 25           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[4]  ; A11   ; 7        ; 25           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[5]  ; B12   ; 7        ; 25           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[6]  ; A12   ; 7        ; 25           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[7]  ; B13   ; 7        ; 30           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[8]  ; B7    ; 8        ; 11           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; sdram_data[9]  ; A6    ; 8        ; 9            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; sdram_addr[11]          ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; sdram_addr[9]           ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; sdram_udqm              ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; sdram_addr[3]           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; sdram_addr[2]           ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; lcd_red[2]              ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; sdram_data[8]           ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; sdram_data[11]          ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 12 / 17 ( 71 % ) ; 2.5V          ; --           ;
; 2        ; 10 / 19 ( 53 % ) ; 2.5V          ; --           ;
; 3        ; 16 / 26 ( 62 % ) ; 2.5V          ; --           ;
; 4        ; 19 / 27 ( 70 % ) ; 2.5V          ; --           ;
; 5        ; 22 / 25 ( 88 % ) ; 2.5V          ; --           ;
; 6        ; 8 / 14 ( 57 % )  ; 2.5V          ; --           ;
; 7        ; 15 / 26 ( 58 % ) ; 2.5V          ; --           ;
; 8        ; 15 / 26 ( 58 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; sdram_data[15]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; sdram_data[13]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; sdram_data[11]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; sdram_data[9]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; sdram_data[0]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; lcd_blue[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 168        ; 7        ; sdram_data[2]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; sdram_data[4]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; sdram_data[6]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; sdram_ldqm                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; key1                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; sdram_data[14]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; sdram_data[12]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; sdram_data[10]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; sdram_data[8]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; sdram_data[1]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; sdram_data[3]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; sdram_data[5]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; sdram_data[7]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; sdram_ba[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; led_data[5]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; lcd_red[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; sdram_ba[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; led_data[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; lcd_green[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; lcd_blue[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 173        ; 7        ; lcd_sync                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; lcd_blue[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; clk_50                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; led_data[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; led_data[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; lcd_blue[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 182        ; 8        ; lcd_red[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F15      ; 140        ; 6        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; led_data[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; led_data[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; sdram_udqm                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; led_data[7]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; cmos_data[3]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; lcd_green[5]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; lcd_green[6]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; lcd_green[7]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; lcd_green[8]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; cmos_data[2]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 32         ; 2        ; cmos_data[5]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; lcd_green[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; lcd_blue[8]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; lcd_blue[5]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; cmos_rst_n                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; cmos_pwdn                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; led_data[6]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; cmos_data[4]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; cmos_vsync                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; tx_data[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; lcd_green[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; lcd_green[9]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; lcd_blank                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; cmos_data[7]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 59         ; 3        ; i2c_sdat                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; lcd_red[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; lcd_red[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; lcd_blue[9]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; cmos_data[1]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; cmos_data[0]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; cmos_data[6]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; cmos_xclk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; cmos_href                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; lcd_blue[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; lcd_hs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; lcd_red[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; lcd_red[8]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; lcd_dclk                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; cmos_pclk                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; i2c_sclk                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; lcd_green[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; lcd_vs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; lcd_red[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; lcd_blue[7]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; lcd_blue[6]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; lcd_red[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 66         ; 3        ; tx_data[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; tx_data[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; phy_rst_n                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; rx_dv                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; rx_data[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; rx_data[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; lcd_red[7]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; lcd_red[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; tx_data[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; phy_clk_tx                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; lcd_green[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 81         ; 4        ; tx_en                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; rx_data[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; rx_data[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; phy_clk_rx                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------+
; Name                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|pll ;
+-------------------------------+-----------------------------------------------------------------------------+
; SDC pin name                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll                              ;
; PLL mode                      ; Normal                                                                      ;
; Compensate clock              ; clock0                                                                      ;
; Compensated input/output pins ; --                                                                          ;
; Switchover type               ; --                                                                          ;
; Input frequency 0             ; 50.0 MHz                                                                    ;
; Input frequency 1             ; --                                                                          ;
; Nominal PFD frequency         ; 50.0 MHz                                                                    ;
; Nominal VCO frequency         ; 500.0 MHz                                                                   ;
; VCO post scale                ; 2                                                                           ;
; VCO frequency control         ; Auto                                                                        ;
; VCO phase shift step          ; 250 ps                                                                      ;
; VCO multiply                  ; --                                                                          ;
; VCO divide                    ; --                                                                          ;
; Freq min lock                 ; 30.0 MHz                                                                    ;
; Freq max lock                 ; 65.02 MHz                                                                   ;
; M VCO Tap                     ; 4                                                                           ;
; M Initial                     ; 2                                                                           ;
; M value                       ; 10                                                                          ;
; N value                       ; 1                                                                           ;
; Charge pump current           ; setting 1                                                                   ;
; Loop filter resistance        ; setting 27                                                                  ;
; Loop filter capacitance       ; setting 0                                                                   ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                        ;
; Bandwidth type                ; Medium                                                                      ;
; Real time reconfigurable      ; Off                                                                         ;
; Scan chain MIF file           ; --                                                                          ;
; Preserve PLL counter order    ; Off                                                                         ;
; PLL location                  ; PLL_1                                                                       ;
; Inclk0 signal                 ; clk_50                                                                      ;
; Inclk1 signal                 ; --                                                                          ;
; Inclk0 signal type            ; Dedicated Pin                                                               ;
; Inclk1 signal type            ; --                                                                          ;
+-------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)        ; 2.25 (250 ps)    ; 50/50      ; C2      ; 20            ; 10/10 Even ; --            ; 2       ; 4       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; clock1       ; 5    ; 2   ; 125.0 MHz        ; 0 (0 ps)        ; 11.25 (250 ps)   ; 50/50      ; C1      ; 4             ; 2/2 Even   ; --            ; 2       ; 4       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk2 ; clock2       ; 5    ; 2   ; 125.0 MHz        ; -135 (-3000 ps) ; 11.25 (250 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                            ; Library Name ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cmos_fpga_vga                                      ; 1134 (1)    ; 515 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 113  ; 0            ; 619 (1)      ; 107 (0)           ; 408 (0)          ; |cmos_fpga_vga                                                                                                                                                                                 ;              ;
;    |CMOS_Capture:u_CMOS_Capture|                    ; 66 (66)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 32 (32)           ; 25 (25)          ; |cmos_fpga_vga|CMOS_Capture:u_CMOS_Capture                                                                                                                                                     ;              ;
;    |I2C_AV_Config:u_I2C_AV_Config|                  ; 410 (42)    ; 48 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 362 (9)      ; 0 (0)             ; 48 (33)          ; |cmos_fpga_vga|I2C_AV_Config:u_I2C_AV_Config                                                                                                                                                   ;              ;
;       |I2C_Controller:u0|                           ; 127 (127)   ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (112)    ; 0 (0)             ; 15 (15)          ; |cmos_fpga_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0                                                                                                                                 ;              ;
;       |I2C_OV7670_Config:u_I2C_OV7670_Config|       ; 241 (241)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 241 (241)    ; 0 (0)             ; 0 (0)            ; |cmos_fpga_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config                                                                                                             ;              ;
;    |lcd_top:u_lcd_top|                              ; 77 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 24 (0)           ; |cmos_fpga_vga|lcd_top:u_lcd_top                                                                                                                                                               ;              ;
;       |lcd_driver:u_lcd_driver|                     ; 77 (77)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 0 (0)             ; 24 (24)          ; |cmos_fpga_vga|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                       ;              ;
;    |sdbank_switch:u_sdbank_switch|                  ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 11 (11)          ; |cmos_fpga_vga|sdbank_switch:u_sdbank_switch                                                                                                                                                   ;              ;
;    |sdram_2fifo_top:u_sdram_2fifo_top|              ; 527 (0)     ; 346 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 180 (0)      ; 71 (0)            ; 276 (0)          ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                               ;              ;
;       |dcfifo_ctrl:u_dcfifo_ctrl|                   ; 314 (56)    ; 237 (45)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (10)      ; 39 (2)            ; 199 (44)         ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                     ;              ;
;          |rdfifo:u_rdfifo|                          ; 128 (0)     ; 96 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 19 (0)            ; 77 (0)           ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                     ;              ;
;             |dcfifo:dcfifo_component|               ; 128 (0)     ; 96 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 19 (0)            ; 77 (0)           ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                |dcfifo_min1:auto_generated|         ; 128 (49)    ; 96 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (11)      ; 19 (6)            ; 77 (4)           ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated                                                  ;              ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ;              ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ;              ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ;              ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p                      ;              ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 0 (0)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                       ;              ;
;                      |dffpipe_re9:dffpipe4|         ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4  ;              ;
;                   |altsyncram_6i51:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram                         ;              ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ;              ;
;                   |dffpipe_pe9:ws_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_brp                               ;              ;
;                   |dffpipe_pe9:ws_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 7 (7)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|dffpipe_pe9:ws_bwp                               ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;          |wrfifo:u_wrfifo|                          ; 130 (0)     ; 96 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 18 (0)            ; 78 (0)           ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                     ;              ;
;             |dcfifo:dcfifo_component|               ; 130 (0)     ; 96 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 18 (0)            ; 78 (0)           ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                |dcfifo_3in1:auto_generated|         ; 130 (49)    ; 96 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (12)      ; 18 (7)            ; 78 (3)           ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated                                                  ;              ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ;              ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ;              ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 15 (15)          ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ;              ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p                      ;              ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 0 (0)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                       ;              ;
;                      |dffpipe_qe9:dffpipe11|        ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ;              ;
;                   |altsyncram_6i51:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram                         ;              ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ;              ;
;                   |dffpipe_pe9:rs_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_brp                               ;              ;
;                   |dffpipe_pe9:rs_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|dffpipe_pe9:rs_bwp                               ;              ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;       |sdram_top:u_sdramtop|                        ; 215 (0)     ; 109 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (0)      ; 32 (0)            ; 79 (0)           ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                          ;              ;
;          |sdram_cmd:module_002|                     ; 65 (65)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 0 (0)             ; 18 (18)          ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                     ;              ;
;          |sdram_ctrl:module_001|                    ; 114 (114)   ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 60 (60)          ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                    ;              ;
;          |sdram_wr_data:module_003|                 ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 32 (32)           ; 1 (1)            ; |cmos_fpga_vga|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                 ;              ;
;    |system_ctrl:u_system_ctrl|                      ; 41 (6)      ; 27 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (2)       ; 1 (0)             ; 26 (4)           ; |cmos_fpga_vga|system_ctrl:u_system_ctrl                                                                                                                                                       ;              ;
;       |sdram_pll:u_sdram_pll|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cmos_fpga_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                 ;              ;
;          |altpll:altpll_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cmos_fpga_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                         ;              ;
;       |system_delay:u_system_delay|                 ; 35 (35)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 1 (1)             ; 22 (22)          ; |cmos_fpga_vga|system_ctrl:u_system_ctrl|system_delay:u_system_delay                                                                                                                           ;              ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_udqm     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ldqm     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_dclk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_sync       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blank      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_red[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_green[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blue[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2c_sclk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_xclk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_rst_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_pwdn      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rx_dv          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; phy_clk_rx     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; phy_clk_tx     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; key1           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; rx_data[0]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; rx_data[1]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; rx_data[2]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; rx_data[3]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; tx_data[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx_data[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx_data[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx_data[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx_en          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; phy_rst_n      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; i2c_sdat       ; Bidir    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; clk_50         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_pclk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_data[0]   ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; cmos_vsync     ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; cmos_href      ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; cmos_data[1]   ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; cmos_data[2]   ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[3]   ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; cmos_data[4]   ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[5]   ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; cmos_data[6]   ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[7]   ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                           ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+
; rx_dv                                                                                                      ;                   ;         ;
; phy_clk_rx                                                                                                 ;                   ;         ;
; phy_clk_tx                                                                                                 ;                   ;         ;
; key1                                                                                                       ;                   ;         ;
; rx_data[0]                                                                                                 ;                   ;         ;
; rx_data[1]                                                                                                 ;                   ;         ;
; rx_data[2]                                                                                                 ;                   ;         ;
; rx_data[3]                                                                                                 ;                   ;         ;
; sdram_data[0]                                                                                              ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]         ; 0                 ; 6       ;
; sdram_data[1]                                                                                              ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]~feeder  ; 0                 ; 6       ;
; sdram_data[2]                                                                                              ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]~feeder  ; 0                 ; 6       ;
; sdram_data[3]                                                                                              ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]         ; 0                 ; 6       ;
; sdram_data[4]                                                                                              ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]         ; 0                 ; 6       ;
; sdram_data[5]                                                                                              ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]~feeder  ; 0                 ; 6       ;
; sdram_data[6]                                                                                              ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]         ; 0                 ; 6       ;
; sdram_data[7]                                                                                              ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]~feeder  ; 0                 ; 6       ;
; sdram_data[8]                                                                                              ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]         ; 0                 ; 6       ;
; sdram_data[9]                                                                                              ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]         ; 0                 ; 6       ;
; sdram_data[10]                                                                                             ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]~feeder ; 0                 ; 6       ;
; sdram_data[11]                                                                                             ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]        ; 0                 ; 6       ;
; sdram_data[12]                                                                                             ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]        ; 0                 ; 6       ;
; sdram_data[13]                                                                                             ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]        ; 0                 ; 6       ;
; sdram_data[14]                                                                                             ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]~feeder ; 0                 ; 6       ;
; sdram_data[15]                                                                                             ;                   ;         ;
;      - sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]~feeder ; 0                 ; 6       ;
; i2c_sdat                                                                                                   ;                   ;         ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1~0                                             ; 1                 ; 6       ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2~0                                             ; 1                 ; 6       ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3~0                                             ; 1                 ; 6       ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1~0                                             ; 1                 ; 6       ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2~0                                             ; 1                 ; 6       ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3~0                                             ; 1                 ; 6       ;
; clk_50                                                                                                     ;                   ;         ;
; rst_n                                                                                                      ;                   ;         ;
; cmos_pclk                                                                                                  ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                               ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|data_valid                                                              ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|X_Cont[0]                                                               ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|X_Cont[1]                                                               ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|X_Cont[2]                                                               ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|X_Cont[3]                                                               ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|X_Cont[4]                                                               ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|X_Cont[5]                                                               ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|X_Cont[6]                                                               ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|X_Cont[7]                                                               ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|X_Cont[8]                                                               ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|X_Cont[9]                                                               ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|X_Cont[10]                                                              ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|X_Cont[11]                                                              ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                             ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_HREF                                                              ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|data_change_state                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                       ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                              ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|byte_cnt                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                           ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC                                                          ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                           ; 0                 ; 0       ;
; cmos_data[0]                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]~feeder                                                   ; 0                 ; 6       ;
; cmos_vsync                                                                                                 ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Equal0~0                                                                ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC~0                                                           ; 0                 ; 6       ;
; cmos_href                                                                                                  ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_HREF                                                              ; 1                 ; 6       ;
; cmos_data[1]                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]                                                          ; 1                 ; 6       ;
; cmos_data[2]                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]~feeder                                                   ; 0                 ; 6       ;
; cmos_data[3]                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]                                                          ; 1                 ; 6       ;
; cmos_data[4]                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]~feeder                                                   ; 0                 ; 6       ;
; cmos_data[5]                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]                                                          ; 1                 ; 6       ;
; cmos_data[6]                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]                                                          ; 0                 ; 6       ;
; cmos_data[7]                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]                                                          ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                         ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]~0                                                                                                  ; LCCOMB_X8_Y10_N20  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]~1                                                                                              ; LCCOMB_X8_Y10_N28  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u_CMOS_Capture|always3~0                                                                                                        ; LCCOMB_X11_Y10_N4  ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SDO~3                                                                                        ; LCCOMB_X17_Y9_N2   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]~13                                                                                                ; LCCOMB_X18_Y11_N30 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|LessThan0~4                                                                                                    ; LCCOMB_X17_Y11_N30 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|i2c_negclk                                                                                                     ; LCCOMB_X18_Y11_N8  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO~0                                                                                                      ; LCCOMB_X18_Y11_N16 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk_50                                                                                                                                       ; PIN_E1             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk_50                                                                                                                                       ; PIN_E1             ; 25      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; cmos_pclk                                                                                                                                    ; PIN_P3             ; 56      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                       ; LCCOMB_X19_Y14_N30 ; 48      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~3                                                                                           ; LCCOMB_X24_Y6_N4   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan0~0                                                                                        ; LCCOMB_X24_Y6_N30  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan2~2                                                                                        ; LCCOMB_X26_Y6_N0   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                        ; PIN_B3             ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0                                                                           ; LCCOMB_X8_Y10_N0   ; 98      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done~0                                                                ; LCCOMB_X19_Y12_N12 ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done~1                                                                ; LCCOMB_X19_Y12_N24 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|valid_rdreq~0 ; LCCOMB_X25_Y8_N14  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|valid_wrreq~0 ; LCCOMB_X26_Y9_N24  ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]~20                                                              ; LCCOMB_X21_Y15_N22 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_flag                                                                     ; LCCOMB_X21_Y15_N18 ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|valid_rdreq~1 ; LCCOMB_X22_Y13_N18 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|valid_wrreq~0 ; LCCOMB_X17_Y14_N20 ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]~15                                              ; LCCOMB_X23_Y14_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]~9                                                ; LCCOMB_X23_Y14_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                     ; LCCOMB_X25_Y15_N6  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan1~1                                                     ; LCCOMB_X23_Y16_N0  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~9                                                    ; LCCOMB_X24_Y13_N4  ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~1                                                     ; LCCOMB_X21_Y13_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|always0~0                                                    ; LCCOMB_X21_Y13_N22 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                    ; FF_X21_Y13_N23     ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|pll_rst                                                                                                            ; LCCOMB_X7_Y11_N0   ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|rst_nr2                                                                                                            ; FF_X7_Y11_N1       ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0                                                                ; PLL_1              ; 159     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1                                                                ; PLL_1              ; 285     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr0                                                                                                         ; LCCOMB_X8_Y10_N16  ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                         ; FF_X8_Y10_N1       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                         ; FF_X8_Y10_N1       ; 327     ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~2                                                                            ; LCCOMB_X8_Y10_N6   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                          ; Location     ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_50                                                                        ; PIN_E1       ; 25      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; rst_n                                                                         ; PIN_B3       ; 2       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; PLL_1        ; 159     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; PLL_1        ; 285     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                          ; FF_X8_Y10_N1 ; 327     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                  ; 124     ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                  ; 118     ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                  ; 115     ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                  ; 109     ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0                                                                                                                          ; 98      ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                  ; 98      ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                  ; 88      ;
; cmos_pclk~input                                                                                                                                                                             ; 56      ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                  ; 56      ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                               ; 55      ;
; comb~0                                                                                                                                                                                      ; 48      ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                  ; 33      ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                               ; 32      ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                               ; 30      ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                       ; 28      ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                               ; 27      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|valid_rdreq~1                                                ; 26      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|valid_wrreq~0                                                ; 26      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|valid_rdreq~0                                                ; 26      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|valid_wrreq~0                                                ; 26      ;
; system_ctrl:u_system_ctrl|rst_nr2                                                                                                                                                           ; 25      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                   ; 24      ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~2                                                                                                                           ; 23      ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                               ; 23      ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                               ; 23      ;
; I2C_AV_Config:u_I2C_AV_Config|i2c_negclk                                                                                                                                                    ; 22      ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                          ; 21      ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                          ; 20      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done~0                                                                                                               ; 18      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|always0~0                                                                                                   ; 17      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]~20                                                                                                             ; 17      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_flag                                                                                                                    ; 17      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done~1                                                                                                               ; 17      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                       ; 17      ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_request~1                                                                                                                                     ; 17      ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]~0                                                                                                                                                 ; 16      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                   ; 16      ;
; I2C_AV_Config:u_I2C_AV_Config|LessThan0~4                                                                                                                                                   ; 16      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~1                                                                                                    ; 16      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                                                                    ; 15      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr15~0                                                                                                     ; 14      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr16~0                                                                                                     ; 14      ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                        ; 14      ;
; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                   ; 13      ;
; CMOS_Capture:u_CMOS_Capture|always3~0                                                                                                                                                       ; 12      ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~3                                                                                                                                          ; 12      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17                                                                                                       ; 12      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr18                                                                                                       ; 12      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr7                                                                                                        ; 12      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                   ; 12      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan1~1                                                                                                    ; 11      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~1                                                                                                       ; 11      ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan2~2                                                                                                                                       ; 11      ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan0~0                                                                                                                                       ; 11      ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                       ; 11      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; 10      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; 10      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; 10      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; 10      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; 10      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                              ; 10      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state[3]                                                                                                  ; 10      ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                              ; 10      ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; 9       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; 9       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; 9       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~9                                                                                                   ; 9       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; 9       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; 9       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                   ; 9       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                   ; 9       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]~1                                                                                                                                             ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; 8       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT                                                                                                                                     ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; 8       ;
; I2C_AV_Config:u_I2C_AV_Config|LessThan1~0                                                                                                                                                   ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; 8       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SCLK                                                                                                                                        ; 8       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Decoder0~0                                                                                                                                  ; 8       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                   ; 8       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                     ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; 7       ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]~13                                                                                                                                               ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal8~0                                                                                                       ; 7       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO~0                                                                                                                                                     ; 7       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END                                                                                                                                         ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[6]                                                   ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[3]                                                   ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                              ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr6~0                                                                                                      ; 7       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr5~0                                                                                                      ; 7       ;
; i2c_sdat~input                                                                                                                                                                              ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal2~3                                                                                                       ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                              ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[3]                                                   ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[6]                                                   ; 6       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Decoder0~2                                                                                                                                  ; 6       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Decoder0~1                                                                                                                                  ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[8]                                                   ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[5]                                                   ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[2]                                                   ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0                                                                                                       ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]~15                                                                                             ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]~14                                                                                             ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                              ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                              ; 6       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                              ; 6       ;
; CMOS_Capture:u_CMOS_Capture|pos_CMOS_VSYNC                                                                                                                                                  ; 5       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF                                                                                                                                                      ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[2]                                                   ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[5]                                                   ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[8]                                                   ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[9]                                                   ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[10]                                                  ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                  ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[9]                                                   ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[10]                                                  ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[7]                                                   ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[4]                                                   ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[1]                                                   ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]                                                   ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Selector9~1                                                                                                     ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]~9                                                                                               ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]~5                                                                                               ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]~2                                                                                                ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]~0                                                                                                ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                              ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                              ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                              ; 5       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                              ; 5       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                           ; 5       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; 4       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                   ; 4       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                              ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                              ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; 4       ;
; sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                 ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[8]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[7]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[6]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[5]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[4]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[3]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[2]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[1]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[0]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[0]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[1]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                         ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[4]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                         ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                         ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                         ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                         ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                         ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                         ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                         ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                              ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                              ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|_~4                              ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|_~2                              ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[7]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[9]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[6]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[10]                                                  ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[8]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[0]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[1]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[3]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[2]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[5]                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[4]                                                   ; 4       ;
; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                  ; 4       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~0                                                                                                               ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r~2                                                                                                  ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~3                                                                                                        ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                              ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17~0                                                                                                     ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                              ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                              ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                              ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                              ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                              ; 4       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Equal0~0                                                                                                                                    ; 4       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_framesync                                                                                                                                     ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                   ; 4       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                   ; 4       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                           ; 4       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                           ; 4       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                           ; 4       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                           ; 4       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                           ; 4       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                           ; 4       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                           ; 4       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                           ; 4       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                           ; 4       ;
; CMOS_Capture:u_CMOS_Capture|data_valid~0                                                                                                                                                    ; 3       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                   ; 3       ;
; CMOS_Capture:u_CMOS_Capture|data_change_state                                                                                                                                               ; 3       ;
; CMOS_Capture:u_CMOS_Capture|data_valid                                                                                                                                                      ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                 ; 3       ;
; sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                                 ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[0]                                           ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[1]                                           ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[2]                                           ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[3]                                           ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[4]                                           ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[5]                                           ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[6]                                           ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[7]                                           ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[8]                                           ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[9]                                           ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|delayed_wrptr_g[10]                                          ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[9]                                                   ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[10]                                                  ; 3       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                       ; 3       ;
; sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                               ; 3       ;
; sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                               ; 3       ;
; sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                                ; 3       ;
; sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[7]                                                   ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW2                                                                                                                                       ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR1                                                                                                                                       ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END~4                                                                                                                                       ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                  ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                      ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal8~1                                                                                                       ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                    ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                   ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END~0                                                                                                                                       ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                     ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                  ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                    ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r~3                                                                                                  ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]~1                                                                                              ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~0                                                                                                        ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~0                                                                                                    ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                              ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                              ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                              ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr7~0                                                                                                      ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                                                                                                                ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~4                                                                                                                                      ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|comb~0                                                                                                                                      ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                 ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                                 ; 3       ;
; CMOS_Capture:u_CMOS_Capture|X_Cont[9]                                                                                                                                                       ; 3       ;
; CMOS_Capture:u_CMOS_Capture|X_Cont[8]                                                                                                                                                       ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                   ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                    ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                    ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                    ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                    ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                  ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                   ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                  ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                  ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                  ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                  ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                   ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                   ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                   ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                   ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                              ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                 ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                 ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                                ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                 ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                 ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                   ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                   ; 3       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                   ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                                                                                                               ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                                                                                                               ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                                                                                                                ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                                                                                                                ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                                                                                                               ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                                                                                                               ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                                                                                                               ; 3       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                           ; 3       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                           ; 3       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                           ; 3       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                           ; 3       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                           ; 3       ;
; cmos_vsync~input                                                                                                                                                                            ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0~_wirecell             ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0~_wirecell             ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                              ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~3                              ; 2       ;
; CMOS_Capture:u_CMOS_Capture|byte_cnt                                                                                                                                                        ; 2       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[7]                                                                                                                                                  ; 2       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[6]                                                                                                                                                  ; 2       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[5]                                                                                                                                                  ; 2       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]                                                                                                                                                  ; 2       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[3]                                                                                                                                                  ; 2       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[2]                                                                                                                                                  ; 2       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[1]                                                                                                                                                  ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|_~6                              ; 2       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]                                                                                                                                                  ; 2       ;
; sdbank_switch:u_sdbank_switch|Selector2~0                                                                                                                                                   ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                              ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|ram_address_a[9]                                             ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; 2       ;
; sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                               ; 2       ;
; sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                                ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor1                         ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor1                         ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor1                         ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor1                         ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~8                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~7                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~10                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~11                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~10                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~17                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr8~6                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr8~5                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~4                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~1                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~0                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~8                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~0                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~18                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~17                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~12                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~11                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~1                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~0                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Selector8~0                                                                                                                                 ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Selector9~1                                                                                                                                 ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                              ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal1~0                                                                                                    ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_wr_ack~1                                                                                                 ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal4~0                                                                                                       ; 2       ;
; sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                       ; 2       ;
; sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                       ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal1~0                                                                                                       ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACK~2                                                                                                                                       ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW3                                                                                                                                       ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKW1                                                                                                                                       ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR3                                                                                                                                       ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|ACKR2                                                                                                                                       ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|END~2                                                                                                                                       ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|_~6                              ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[7]                                           ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[6]                                           ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[9]                                           ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[8]                                           ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[10]                                          ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[0]                                           ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[1]                                           ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[2]                                           ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[3]                                           ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[4]                                           ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|delayed_wrptr_g[5]                                           ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                  ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                      ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|LessThan0~4                                                                                                                     ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                  ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                      ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|LessThan1~4                                                                                                                     ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal7~0                                                                                                       ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal9~0                                                                                                       ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector12~3                                                                                                   ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                    ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal0~4                                                                                                       ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~2                                                                                                   ; 2       ;
; system_ctrl:u_system_ctrl|sysrst_nr0                                                                                                                                                        ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Selector9~0                                                                                                                                 ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Equal3~2                                                                                                                                    ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~0                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~0                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Selector6~0                                                                                                                                 ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                     ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|LessThan0~3                                                                                                                                                   ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|LessThan0~2                                                                                                                                                   ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                              ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|ram_address_a[9]~0                                           ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_rd_ack~1                                                                                                 ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~2                                                                                                                                          ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~1                                                                                                                                          ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~0                                                                                                                                          ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]~8                                                                                              ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]~7                                                                                               ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                              ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Selector1~0                                                                                                     ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Mux0~1                                                                                                          ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~2                                                                                                        ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~1                                                                                                        ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r~0                                                                                                  ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|Equal0~7                                                                                                                              ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|Equal0~5                                                                                                                              ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|Equal0~4                                                                                                                              ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|Equal0~2                                                                                                                              ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|Equal0~1                                                                                                                              ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|Equal0~0                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Equal3~1                                                                                                                                    ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Equal0~1                                                                                                                                    ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan7~0                                                                                                                                       ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan6~1                                                                                                                                       ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan6~0                                                                                                                                       ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan8~2                                                                                                                                       ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan8~1                                                                                                                                       ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan8~0                                                                                                                                       ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_hs                                                                                                                                            ; 2       ;
; CMOS_Capture:u_CMOS_Capture|X_Cont[11]                                                                                                                                                      ; 2       ;
; CMOS_Capture:u_CMOS_Capture|X_Cont[3]                                                                                                                                                       ; 2       ;
; CMOS_Capture:u_CMOS_Capture|X_Cont[6]                                                                                                                                                       ; 2       ;
; CMOS_Capture:u_CMOS_Capture|X_Cont[5]                                                                                                                                                       ; 2       ;
; CMOS_Capture:u_CMOS_Capture|X_Cont[4]                                                                                                                                                       ; 2       ;
; CMOS_Capture:u_CMOS_Capture|X_Cont[2]                                                                                                                                                       ; 2       ;
; CMOS_Capture:u_CMOS_Capture|X_Cont[1]                                                                                                                                                       ; 2       ;
; CMOS_Capture:u_CMOS_Capture|X_Cont[0]                                                                                                                                                       ; 2       ;
; CMOS_Capture:u_CMOS_Capture|X_Cont[7]                                                                                                                                                       ; 2       ;
; CMOS_Capture:u_CMOS_Capture|X_Cont[10]                                                                                                                                                      ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                    ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                    ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                    ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                    ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                    ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                    ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|op_1~16                                                      ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[22]                                                                                                                ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                                ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[23]                                                                                                                ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[22]                                                                                                                ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                                ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[23]                                                                                                                ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                   ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                   ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                   ; 2       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                   ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                               ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                               ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                           ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                                                                                                                ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                                                                                                                ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                                                                                                                ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                                                                                                                ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                                                                                                                ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                                                                                                                ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                                                                                                                ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                                                                                                               ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                                                                                                               ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                                                                                                               ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                                                                                                               ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                                                                                                               ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                                                                                                               ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                                                                                                               ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                                                                                                               ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                           ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                           ; 2       ;
; lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                           ; 2       ;
; system_ctrl:u_system_ctrl|sysrst_nr1~feeder                                                                                                                                                 ; 1       ;
; system_ctrl:u_system_ctrl|rst_nr1~feeder                                                                                                                                                    ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]~feeder                                                                                           ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]~feeder                                                                                           ; 1       ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk2~clkctrl_e_sdram_clk                                                                                           ; 1       ;
; cmos_data[7]~input                                                                                                                                                                          ; 1       ;
; cmos_data[6]~input                                                                                                                                                                          ; 1       ;
; cmos_data[5]~input                                                                                                                                                                          ; 1       ;
; cmos_data[4]~input                                                                                                                                                                          ; 1       ;
; cmos_data[3]~input                                                                                                                                                                          ; 1       ;
; cmos_data[2]~input                                                                                                                                                                          ; 1       ;
; cmos_data[1]~input                                                                                                                                                                          ; 1       ;
; cmos_href~input                                                                                                                                                                             ; 1       ;
; cmos_data[0]~input                                                                                                                                                                          ; 1       ;
; clk_50~input                                                                                                                                                                                ; 1       ;
; sdram_data[15]~input                                                                                                                                                                        ; 1       ;
; sdram_data[14]~input                                                                                                                                                                        ; 1       ;
; sdram_data[13]~input                                                                                                                                                                        ; 1       ;
; sdram_data[12]~input                                                                                                                                                                        ; 1       ;
; sdram_data[11]~input                                                                                                                                                                        ; 1       ;
; sdram_data[10]~input                                                                                                                                                                        ; 1       ;
; sdram_data[9]~input                                                                                                                                                                         ; 1       ;
; sdram_data[8]~input                                                                                                                                                                         ; 1       ;
; sdram_data[7]~input                                                                                                                                                                         ; 1       ;
; sdram_data[6]~input                                                                                                                                                                         ; 1       ;
; sdram_data[5]~input                                                                                                                                                                         ; 1       ;
; sdram_data[4]~input                                                                                                                                                                         ; 1       ;
; sdram_data[3]~input                                                                                                                                                                         ; 1       ;
; sdram_data[2]~input                                                                                                                                                                         ; 1       ;
; sdram_data[1]~input                                                                                                                                                                         ; 1       ;
; sdram_data[0]~input                                                                                                                                                                         ; 1       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC~0                                                                                                                                                   ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; sdbank_switch:u_sdbank_switch|state_write.001~0                                                                                                                                             ; 1       ;
; sdbank_switch:u_sdbank_switch|state_read.001~0                                                                                                                                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~49                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~48                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~47                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~46                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~20                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~19                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~14                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~13                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~14                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~13                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~22                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~4                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~3                                                                                                              ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]~10                                                                                                                                                ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]~9                                                                                                                                                 ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~45                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~44                                                                                                                                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~10                                                                                                  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector5~6                                                                                                    ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Selector6~2                                                                                                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~9                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~8                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~7                              ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]~8                                                                                                                                                 ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|_~10                             ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|_~9                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|_~8                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Equal0~0                                                                                                                                                        ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]~7                                                                                                                                                 ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]~6                                                                                                                                                 ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]~5                                                                                                                                                 ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]~4                                                                                                                                                 ; 1       ;
; CMOS_Capture:u_CMOS_Capture|byte_cnt~0                                                                                                                                                      ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_VALID~0                                                                                                                                                    ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|_~7                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]~0                                                                                                                                             ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10~0                    ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8~2                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8~1                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~2                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2~1                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5~1                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                              ; 1       ;
; CMOS_Capture:u_CMOS_Capture|data_valid~1                                                                                                                                                    ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done~0                                                                                                              ; 1       ;
; sdbank_switch:u_sdbank_switch|state_write~9                                                                                                                                                 ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done~2                                                                                                               ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                      ; 1       ;
; sdbank_switch:u_sdbank_switch|state_read~9                                                                                                                                                  ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                               ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                               ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                               ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                               ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                               ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                               ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                               ; 1       ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10~0                    ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8~1                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|_~4                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|_~2                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1~0                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_graycounter_677:rdptr_g1p|_~1                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~6               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~5               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~4               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~3               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~2               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~1               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux|result_node[0]~0               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~8               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~7               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~6               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~5               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~4               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~3               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~2               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~1               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux|result_node[0]~0               ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~6              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~5              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~4              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~3              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~2              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~1              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux|result_node[0]~0              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~7              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~6              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~5              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~4              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~3              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~2              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~1              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb|data_wire[0]~0                   ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux|result_node[0]~0              ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK~4                                                                                                                                                     ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK~3                                                                                                                                                     ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK~2                                                                                                                                                     ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK~1                                                                                                                                                     ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK~0                                                                                                                                                     ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~9                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~8                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~7                              ; 1       ;
; sdbank_switch:u_sdbank_switch|Selector1~0                                                                                                                                                   ; 1       ;
; sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                               ; 1       ;
; sdbank_switch:u_sdbank_switch|Selector2~1                                                                                                                                                   ; 1       ;
; sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                               ; 1       ;
; sdbank_switch:u_sdbank_switch|Selector4~0                                                                                                                                                   ; 1       ;
; sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                                ; 1       ;
; sdbank_switch:u_sdbank_switch|Selector5~0                                                                                                                                                   ; 1       ;
; sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                                ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                  ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                  ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                  ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                  ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                  ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                  ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                   ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                   ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                   ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                   ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                   ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                   ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                   ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                   ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                   ; 1       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                   ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|valid_rdreq~0                                                ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|_~10                             ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|_~9                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|_~8                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                              ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; 1       ;
; sdbank_switch:u_sdbank_switch|Selector0~0                                                                                                                                                   ; 1       ;
; sdbank_switch:u_sdbank_switch|Selector3~0                                                                                                                                                   ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan1~0                                                                                                    ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor0                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor0                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[1]  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor2                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor2                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor3                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor3                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[4]  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor5                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor5                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor6                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor6                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor8~0                       ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor8~0                       ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor0                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor0                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]    ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor2                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor2                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor3                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor3                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor5                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor5                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor6                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor6                         ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]    ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor8~0                       ; 1       ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor8                         ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|I2C_BIT~0                                                                                                                                   ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~43                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~42                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~41                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~21                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~20                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~19                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~18                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~17                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~16                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~15                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~14                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~13                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~12                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~11                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~10                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr13~9                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~40                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~12                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~11                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~9                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~8                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~7                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~6                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~5                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~4                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~3                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~2                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~1                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr10~0                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~12                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~9                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~8                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~7                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~6                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~5                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~4                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~3                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~2                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~1                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr11~0                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~18                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~16                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~15                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~14                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~13                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~12                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~11                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~10                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~9                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~8                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~7                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~6                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~5                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr12~4                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~39                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~38                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~37                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~36                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr8~9                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr8~8                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr8~7                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr8~4                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr8~3                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr8~2                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr8~1                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr8~0                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~35                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~12                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~11                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~10                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~9                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~8                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~7                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~6                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~5                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~4                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~3                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~2                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~1                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~34                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~33                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr9~0                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~32                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~31                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~30                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~29                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~28                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~27                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~26                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~17                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~16                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~15                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~14                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~13                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~12                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~11                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~10                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~9                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~8                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~7                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~6                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~5                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~3                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~2                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~1                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr4~0                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~25                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~14                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~13                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~12                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~11                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~10                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~9                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~8                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~7                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~6                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~5                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~4                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~3                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~2                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr1~1                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~17                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~16                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~15                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~14                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~13                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~12                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~11                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~10                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~9                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~8                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~7                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~6                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~5                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~4                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~3                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~2                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~1                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~16                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~15                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~14                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~13                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~12                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~11                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~10                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~9                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~8                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~7                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~6                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~5                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~4                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~3                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~2                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr3~1                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr2~0                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~24                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~23                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~15                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~14                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~13                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~12                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~22                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~21                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~11                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~20                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~19                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~11                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~10                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~9                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~8                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~7                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~6                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~5                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~4                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~3                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~2                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr7~1                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~18                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~10                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~9                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~8                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~7                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~6                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~5                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~4                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~3                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr5~2                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~17                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr6~11                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr6~10                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr6~9                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr6~8                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr6~7                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr6~6                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr6~5                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr6~4                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr6~3                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr6~2                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr6~1                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr6~0                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~16                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~15                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~14                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~13                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~12                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~11                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~10                                                                                                              ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~9                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~7                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~6                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~5                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~4                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~3                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~2                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr0~1                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~14                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~13                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~12                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|Mux1~11                                                                                                                                     ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~29                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~28                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~27                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~26                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~25                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~24                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~23                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~22                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config|WideOr14~21                                                                                                             ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+
; Name                                                                                                                                                               ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X27_Y9_N0, M9K_X27_Y10_N0  ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_3in1:auto_generated|altsyncram_6i51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X15_Y14_N0, M9K_X15_Y13_N0 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,389 / 32,401 ( 4 % ) ;
; C16 interconnects          ; 37 / 1,326 ( 3 % )     ;
; C4 interconnects           ; 627 / 21,816 ( 3 % )   ;
; Direct links               ; 318 / 32,401 ( < 1 % ) ;
; Global clocks              ; 5 / 10 ( 50 % )        ;
; Local interconnects        ; 717 / 10,320 ( 7 % )   ;
; R24 interconnects          ; 34 / 1,289 ( 3 % )     ;
; R4 interconnects           ; 780 / 28,186 ( 3 % )   ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.19) ; Number of LABs  (Total = 86) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 6                            ;
; 2                                           ; 2                            ;
; 3                                           ; 2                            ;
; 4                                           ; 1                            ;
; 5                                           ; 1                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 4                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 2                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 1                            ;
; 15                                          ; 1                            ;
; 16                                          ; 62                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.79) ; Number of LABs  (Total = 86) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 61                           ;
; 1 Clock                            ; 52                           ;
; 1 Clock enable                     ; 22                           ;
; 1 Sync. clear                      ; 7                            ;
; 2 Clock enables                    ; 3                            ;
; 2 Clocks                           ; 9                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.69) ; Number of LABs  (Total = 86) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 5                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 2                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 2                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 2                            ;
; 16                                           ; 20                           ;
; 17                                           ; 1                            ;
; 18                                           ; 3                            ;
; 19                                           ; 1                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 5                            ;
; 23                                           ; 4                            ;
; 24                                           ; 0                            ;
; 25                                           ; 3                            ;
; 26                                           ; 3                            ;
; 27                                           ; 4                            ;
; 28                                           ; 5                            ;
; 29                                           ; 1                            ;
; 30                                           ; 5                            ;
; 31                                           ; 3                            ;
; 32                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.06) ; Number of LABs  (Total = 86) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 7                            ;
; 2                                               ; 4                            ;
; 3                                               ; 10                           ;
; 4                                               ; 6                            ;
; 5                                               ; 8                            ;
; 6                                               ; 4                            ;
; 7                                               ; 4                            ;
; 8                                               ; 3                            ;
; 9                                               ; 7                            ;
; 10                                              ; 3                            ;
; 11                                              ; 6                            ;
; 12                                              ; 4                            ;
; 13                                              ; 4                            ;
; 14                                              ; 5                            ;
; 15                                              ; 2                            ;
; 16                                              ; 6                            ;
; 17                                              ; 2                            ;
; 18                                              ; 0                            ;
; 19                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 13.22) ; Number of LABs  (Total = 86) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 4                            ;
; 3                                            ; 4                            ;
; 4                                            ; 4                            ;
; 5                                            ; 5                            ;
; 6                                            ; 2                            ;
; 7                                            ; 12                           ;
; 8                                            ; 7                            ;
; 9                                            ; 3                            ;
; 10                                           ; 4                            ;
; 11                                           ; 2                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 4                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 5                            ;
; 19                                           ; 5                            ;
; 20                                           ; 1                            ;
; 21                                           ; 6                            ;
; 22                                           ; 2                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 2                            ;
; 28                                           ; 1                            ;
; 29                                           ; 3                            ;
; 30                                           ; 1                            ;
; 31                                           ; 1                            ;
; 32                                           ; 0                            ;
; 33                                           ; 0                            ;
; 34                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 98           ; 0            ; 98           ; 0            ; 0            ; 113       ; 98           ; 0            ; 113       ; 113       ; 0            ; 92           ; 0            ; 0            ; 38           ; 0            ; 92           ; 38           ; 0            ; 0            ; 0            ; 92           ; 0            ; 0            ; 0            ; 0            ; 0            ; 113       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 15           ; 113          ; 15           ; 113          ; 113          ; 0         ; 15           ; 113          ; 0         ; 0         ; 113          ; 21           ; 113          ; 113          ; 75           ; 113          ; 21           ; 75           ; 113          ; 113          ; 113          ; 21           ; 113          ; 113          ; 113          ; 113          ; 113          ; 0         ; 113          ; 113          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sdram_clk          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_udqm         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ldqm         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_dclk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_sync           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blank          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_red[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_green[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blue[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2c_sclk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_xclk          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_rst_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pwdn          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_dv              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_clk_rx         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_clk_tx         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_en              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_rst_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2c_sdat           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_50             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pclk          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_vsync         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_href          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                    ;
+-------------------------------------------------------+----------------------+-------------------+
; Source Clock(s)                                       ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------------------------------------+----------------------+-------------------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; cmos_pclk            ; 9.1               ;
+-------------------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                       ; Destination Register                                                                                                                                                                     ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|data_valid                                                                                                                                                   ; 1.821             ;
; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                ; 1.821             ;
; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                ; 1.811             ;
; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                ; 1.811             ;
; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                ; 1.802             ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                            ; 1.436             ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                            ; 0.919             ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                            ; 0.919             ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                            ; 0.919             ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                            ; 0.919             ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                            ; 0.919             ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                            ; 0.919             ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                            ; 0.919             ;
; cmos_pclk                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[4]                                                                                                                                               ; 0.902             ;
; cmos_pclk                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|mCMOS_iDATA[0]                                                                                                                                               ; 0.573             ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                               ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                            ; 0.517             ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                            ; 0.517             ;
; CMOS_Capture:u_CMOS_Capture|data_change_state                                                                                                                         ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                            ; 0.517             ;
; cmos_pclk                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|mCMOS_HREF                                                                                                                                                   ; 0.303             ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a15~portb_address_reg0 ; 0.131             ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a15~portb_address_reg0 ; 0.131             ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a15~portb_address_reg0 ; 0.131             ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a15~portb_address_reg0 ; 0.131             ;
; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2 ; sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_min1:auto_generated|altsyncram_6i51:fifo_ram|ram_block9a15~portb_address_reg0 ; 0.131             ;
; cmos_pclk                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                               ; 0.089             ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                         ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                               ; 0.020             ;
; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                         ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                               ; 0.020             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Dec 25 09:01:56 2015
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cmos_fpga_vga -c cmos_fpga_vga
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP4CE10F17C8 for design "cmos_fpga_vga"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|pll" as Cyclone IV E PLL type
    Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 port
    Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 port
    Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of -135 degrees (-3000 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk2 port
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP4CE6F17C8 is compatible
    Info: Device EP4CE15F17C8 is compatible
    Info: Device EP4CE22F17C8 is compatible
Info: Fitter converted 4 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info: Pin ~ALTERA_DCLK~ is reserved at location H1
    Info: Pin ~ALTERA_DATA0~ is reserved at location H2
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 15 pins of 113 total pins
    Info: Pin lcd_sync not assigned to an exact location on the device
    Info: Pin lcd_red[0] not assigned to an exact location on the device
    Info: Pin lcd_red[1] not assigned to an exact location on the device
    Info: Pin lcd_red[2] not assigned to an exact location on the device
    Info: Pin lcd_red[3] not assigned to an exact location on the device
    Info: Pin lcd_red[4] not assigned to an exact location on the device
    Info: Pin lcd_green[0] not assigned to an exact location on the device
    Info: Pin lcd_green[1] not assigned to an exact location on the device
    Info: Pin lcd_green[2] not assigned to an exact location on the device
    Info: Pin lcd_green[3] not assigned to an exact location on the device
    Info: Pin lcd_blue[0] not assigned to an exact location on the device
    Info: Pin lcd_blue[1] not assigned to an exact location on the device
    Info: Pin lcd_blue[2] not assigned to an exact location on the device
    Info: Pin lcd_blue[3] not assigned to an exact location on the device
    Info: Pin lcd_blue[4] not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_3in1
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
    Info: Entity dcfifo_min1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
Critical Warning: Synopsys Design Constraints File file not found: 'cmos_fpga_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design
Info: No user constrained base clocks found in the design
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -rise_to [get_clocks {cmos_pclk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -fall_to [get_clocks {cmos_pclk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -rise_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {cmos_pclk}] -fall_to [get_clocks {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}] -hold 0.030
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info: Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 (placed in counter C2 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info: Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 (placed in counter C1 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk2 (placed in counter C0 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info: Automatically promoted node rst_n~input (placed in PIN B3 (DIFFIO_T2p, DQS1T/CQ1T#,DPCLK7))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node system_ctrl:u_system_ctrl|sysrst_nr2 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0
        Info: Destination node comb~0
        Info: Destination node sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1
        Info: Destination node sdbank_switch:u_sdbank_switch|state_read.001
        Info: Destination node sdbank_switch:u_sdbank_switch|state_read.100
        Info: Destination node sdbank_switch:u_sdbank_switch|state_read.011
        Info: Destination node sdbank_switch:u_sdbank_switch|state_write.001
        Info: Destination node sdbank_switch:u_sdbank_switch|state_write.100
        Info: Destination node sdbank_switch:u_sdbank_switch|state_write.011
        Info: Destination node sdbank_switch:u_sdbank_switch|state_read.000
        Info: Non-global destination nodes limited to 10 nodes
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 0 input, 15 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  5 pins available
        Info: I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  9 pins available
        Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  13 pins available
        Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  12 pins available
        Info: I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  3 pins available
        Info: I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  6 pins available
        Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  14 pins available
        Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  16 pins available
Warning: PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|pll" output port clk[0] feeds output pin "lcd_dclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning: PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|pll" output port clk[0] feeds output pin "cmos_xclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "beep" is assigned to location or region, but does not exist in design
    Warning: Node "ds1302_ce" is assigned to location or region, but does not exist in design
    Warning: Node "ds1302_sclk" is assigned to location or region, but does not exist in design
    Warning: Node "ds1302_sda" is assigned to location or region, but does not exist in design
    Warning: Node "rx" is assigned to location or region, but does not exist in design
    Warning: Node "sdram_addr[12]" is assigned to location or region, but does not exist in design
    Warning: Node "tx" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 2% of the available device resources
    Info: Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Generated suppressed messages file J:/cmos_fpga_vga_bak/dev/cmos_fpga_vga.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 361 megabytes
    Info: Processing ended: Fri Dec 25 09:02:05 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in J:/cmos_fpga_vga_bak/dev/cmos_fpga_vga.fit.smsg.


