# Verilog Learning Journey 
#### Contents 
- [Introduction](#introduction)
- [Goal](#goal)
- [Repository Contents](#repocontents)
- [A Note to Recruiters](#notetorecruiters)
- [Usage Instructions](#instructions)
- [Future Plans](#futureplans)


====================================
<a name="introduction"></a>
## Introduction
Welcome to my Verilog repository! This is where I store the Verilog programs I've written during my journey to learn and practice as I work towards becoming an **engineer** in the **semiconductor industry**.
I hold a degree in *Mechatronics Engineering** and am currently building a strong foundation in **RTL Design** and **Design Verification**. Although I am at the beginning of my journey, I am putting in consistent effort to achieve my goal of becoming a professional **Chip design engineer**. This repository is a testament to my commitment and self-learning capability. 

<a name="goal"></a>
## Goal
1. **Short-term**: Gain proficiency in Verilog programming and develop a solid understanding of the RTL Design process. And also knowledge of the Semiconductor industry.
2. **Long-term**: Become an expert in chip design and verification, contributing to the growth of the semiconductor industry in Vietnam and globally.

<a name="repocontents"></a>
## Repository Contents 
- [Combinational Circuits](https://github.com/taytruong13/verilog/tree/main/Practice-Combinational-Circuit)
    - [Full Adder](https://github.com/taytruong13/verilog/tree/main/Practice-Combinational-Circuit/ALU)
    - [Half Adder](https://github.com/taytruong13/verilog/tree/main/Practice-Combinational-Circuit/HalfAdder)
    - [Ripple Cary Adder](https://github.com/taytruong13/verilog/tree/main/Practice-Combinational-Circuit/RippleCarryAdder)
    - [ALU](https://github.com/taytruong13/verilog/tree/main/Practice-Combinational-Circuit/ALU)
    - [Binary to Gray code conversion](https://github.com/taytruong13/verilog/tree/main/Practice-Combinational-Circuit/BinaryGrayCodeConversion)
    - [Gray code to Binary Conversion](https://github.com/taytruong13/verilog/tree/main/Practice-Combinational-Circuit/GrayCodeBinaryConversion)
    - [Booth Multiplier](https://github.com/taytruong13/verilog/tree/main/Practice-Combinational-Circuit/Booth_Multiplier)
    - [Comparator](https://github.com/taytruong13/verilog/tree/main/Practice-Combinational-Circuit/Comparator)
    - [Decoder](https://github.com/taytruong13/verilog/tree/main/Practice-Combinational-Circuit/Decoder)
    - [Encoder](https://github.com/taytruong13/verilog/tree/main/Practice-Combinational-Circuit/Encoders)
    - [Demultiplexer](https://github.com/taytruong13/verilog/tree/main/Practice-Combinational-Circuit/Demultiplexer)
- [Sequential Circuits](https://github.com/taytruong13/verilog/tree/main/Practice-Sequential-Circuit)
    - [Counters](https://github.com/taytruong13/verilog/tree/main/Practice-Sequential-Circuit/Counter)
    - [SR and D Latchs](https://github.com/taytruong13/verilog/tree/main/Practice-Sequential-Circuit/SR-D_Latch)
    - [Flip-flops](https://github.com/taytruong13/verilog/tree/main/Practice-Sequential-Circuit/Flip-flops)
    - [Shift Registers](https://github.com/taytruong13/verilog/tree/main/Practice-Sequential-Circuit/Shift_Registers)
    - [PWM generator](https://github.com/taytruong13/verilog/tree/main/Practice-Sequential-Circuit/PWM)
- [Finite State Machines (FSM)](https://github.com/taytruong13/verilog/tree/main/Practice-FSM)
    - [Sequence detector 1101 - Moore FSM](https://github.com/taytruong13/verilog/tree/main/Practice-FSM/FSM_Moore_detector_1101)
    - [Sequence detector 1010 - Mealy FSM](https://github.com/taytruong13/verilog/tree/main/Practice-FSM/FSM_Mealy_detector_1010)
    - [Elevator control](https://github.com/taytruong13/verilog/tree/main/Practice-FSM/Elevator)
- [Memories](https://github.com/taytruong13/verilog/tree/main/Practice-Memories)
    - [RAM](https://github.com/taytruong13/verilog/tree/main/Practice-Memories/RAM)
    - [ROM](https://github.com/taytruong13/verilog/tree/main/Practice-Memories/ROM)
- [Clock Domain Crossing - CDC](https://github.com/taytruong13/verilog/tree/main/Practice-Clock-Domain-Crossing-CDC)
	- [FIFO CDC transfer Data](https://github.com/taytruong13/verilog/tree/main/Practice-Clock-Domain-Crossing-CDC/fifo-cdc-transfer-data)
	- [Single bit synchronizer](https://github.com/taytruong13/verilog/tree/main/Practice-Clock-Domain-Crossing-CDC/single_bit_synchronizer)
- [Power Reduction Techniques at RTL Level](https://github.com/taytruong13/verilog/tree/main/Power-Reduction-Techniques)
	- [Clock Gating Register](https://github.com/taytruong13/verilog/tree/main/Power-Reduction-Techniques/Clock_Gating_register)
 	- [Operand Isolation Adder](https://github.com/taytruong13/verilog/tree/main/Power-Reduction-Techniques/Operand_isolation_adder)
	- [Low Power for FSM](https://github.com/taytruong13/verilog/tree/main/Power-Reduction-Techniques/Low_Power_FSM)
 	- [Multi Voltage System](https://github.com/taytruong13/verilog/tree/main/Power-Reduction-Techniques/Multi_voltage_system)


<a name="notetorecruiters"></a>
## A Note to Recruiters
I believe my dedication and self-learning ability will serve as a solid foundation for my growth in the semiconductor field.
This repository is the clearest demonstration of my commitment, learning process, and determination to achieve my career goals.
I am eager to apply what I have learned and further develop my skills in a professional working environment.

If you are interested in learning more about me or discussing potential career opportunities, please don‚Äôt hesitate to reach out:

üìß Email: [taytruong13@gmail.com](taytruong13@gmail.com)

üåê LinkedIn: [linkedin.com/in/taytruong13](linkedin.com/in/taytruong13)

<a name="instructions"></a>
## Usage Instructions
1. Clone the repository:
```
git clone http://github.com/taytruong13/verilog.git
```
2. Browse through the directories to find the program you want to run. 
3. Simulate the design using EDA tool (e.g., ModelSim, Vivado, etc.).

<a name="futureplans"></a>
## Future Plans
1. Complete advanced RTL Design projects (e.g., Mini SoC).
2. Begin exploring Physical Design and FPGA development. 





****** AFTER ALL!, THANKS FOR READING! ******
