<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2447" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2447{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_2447{left:827px;bottom:68px;letter-spacing:0.12px;}
#t3_2447{left:610px;bottom:1141px;letter-spacing:-0.14px;}
#t4_2447{left:70px;bottom:674px;letter-spacing:0.16px;}
#t5_2447{left:151px;bottom:674px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t6_2447{left:70px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_2447{left:70px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t8_2447{left:70px;bottom:593px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t9_2447{left:76px;bottom:1039px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ta_2447{left:90px;bottom:1014px;letter-spacing:-0.13px;}
#tb_2447{left:454px;bottom:1014px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tc_2447{left:454px;bottom:998px;letter-spacing:-0.14px;}
#td_2447{left:90px;bottom:973px;letter-spacing:-0.13px;}
#te_2447{left:454px;bottom:973px;letter-spacing:-0.13px;word-spacing:-0.2px;}
#tf_2447{left:454px;bottom:956px;letter-spacing:-0.14px;}
#tg_2447{left:76px;bottom:932px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#th_2447{left:87px;bottom:907px;letter-spacing:-0.13px;}
#ti_2447{left:454px;bottom:907px;letter-spacing:-0.14px;}
#tj_2447{left:454px;bottom:891px;letter-spacing:-0.14px;}
#tk_2447{left:90px;bottom:866px;letter-spacing:-0.13px;}
#tl_2447{left:454px;bottom:866px;letter-spacing:-0.13px;word-spacing:-0.2px;}
#tm_2447{left:454px;bottom:849px;letter-spacing:-0.14px;}
#tn_2447{left:76px;bottom:825px;letter-spacing:-0.13px;word-spacing:0.03px;}
#to_2447{left:90px;bottom:800px;letter-spacing:-0.13px;}
#tp_2447{left:454px;bottom:800px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tq_2447{left:454px;bottom:784px;letter-spacing:-0.14px;}
#tr_2447{left:90px;bottom:759px;letter-spacing:-0.13px;}
#ts_2447{left:454px;bottom:759px;letter-spacing:-0.13px;word-spacing:-0.2px;}
#tt_2447{left:454px;bottom:742px;letter-spacing:-0.14px;}
#tu_2447{left:305px;bottom:551px;letter-spacing:0.11px;word-spacing:0.03px;}
#tv_2447{left:391px;bottom:551px;letter-spacing:0.12px;word-spacing:0.03px;}
#tw_2447{left:76px;bottom:529px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tx_2447{left:452px;bottom:529px;letter-spacing:-0.14px;}
#ty_2447{left:76px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#tz_2447{left:83px;bottom:480px;letter-spacing:-0.12px;}
#t10_2447{left:452px;bottom:480px;letter-spacing:-0.13px;}
#t11_2447{left:83px;bottom:455px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t12_2447{left:452px;bottom:455px;letter-spacing:-0.13px;}
#t13_2447{left:83px;bottom:431px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t14_2447{left:452px;bottom:431px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t15_2447{left:452px;bottom:414px;letter-spacing:-0.12px;}
#t16_2447{left:83px;bottom:389px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t17_2447{left:452px;bottom:389px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t18_2447{left:452px;bottom:373px;letter-spacing:-0.12px;}
#t19_2447{left:83px;bottom:348px;letter-spacing:-0.13px;}
#t1a_2447{left:452px;bottom:348px;letter-spacing:-0.13px;}
#t1b_2447{left:452px;bottom:331px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1c_2447{left:83px;bottom:307px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1d_2447{left:452px;bottom:307px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_2447{left:452px;bottom:290px;letter-spacing:-0.13px;}
#t1f_2447{left:76px;bottom:266px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_2447{left:83px;bottom:241px;letter-spacing:-0.13px;}
#t1h_2447{left:452px;bottom:241px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1i_2447{left:452px;bottom:224px;letter-spacing:-0.14px;}
#t1j_2447{left:83px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1k_2447{left:452px;bottom:200px;letter-spacing:-0.14px;}
#t1l_2447{left:76px;bottom:176px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1m_2447{left:83px;bottom:151px;letter-spacing:-0.13px;}
#t1n_2447{left:452px;bottom:151px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1o_2447{left:452px;bottom:134px;letter-spacing:-0.14px;}
#t1p_2447{left:305px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1q_2447{left:391px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1r_2447{left:76px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1s_2447{left:454px;bottom:1063px;letter-spacing:-0.14px;}

.s1_2447{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2447{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2447{font-size:21px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2447{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_2447{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s6_2447{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_2447{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2447" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2447Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2447" style="-webkit-user-select: none;"><object width="935" height="1210" data="2447/2447.svg" type="image/svg+xml" id="pdf2447" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2447" class="t s1_2447">Vol. 2D </span><span id="t2_2447" class="t s1_2447">B-69 </span>
<span id="t3_2447" class="t s2_2447">INSTRUCTION FORMATS AND ENCODINGS </span>
<span id="t4_2447" class="t s3_2447">B.15 </span><span id="t5_2447" class="t s3_2447">SSE4.2 FORMATS AND ENCODING TABLE </span>
<span id="t6_2447" class="t s4_2447">The tables in this section provide SSE4.2 formats and encodings. Some SSE4.2 instructions require a mandatory </span>
<span id="t7_2447" class="t s4_2447">prefix (66H, F2H, F3H) as part of the three-byte opcode. These prefixes are included in the tables. In 64-bit mode, </span>
<span id="t8_2447" class="t s4_2447">some instructions requires REX.W, the byte sequence of REX.W prefix in the opcode sequence is shown. </span>
<span id="t9_2447" class="t s5_2447">ROUNDPS — Round Packed Single Precision Values </span>
<span id="ta_2447" class="t s6_2447">xmmreg2 to xmmreg1, imm8 </span><span id="tb_2447" class="t s6_2447">0110 0110:0000 1111:0011 1010: 0000 1000:11 xmmreg1 </span>
<span id="tc_2447" class="t s6_2447">xmmreg2: imm8 </span>
<span id="td_2447" class="t s6_2447">mem to xmmreg, imm8 </span><span id="te_2447" class="t s6_2447">0110 0110:0000 1111:0011 1010: 0000 1000: mod xmmreg r/m: </span>
<span id="tf_2447" class="t s6_2447">imm8 </span>
<span id="tg_2447" class="t s5_2447">ROUNDSD — Round Scalar Double Precision Value </span>
<span id="th_2447" class="t s6_2447">xmmreg2 to xmmreg1, imm8 </span><span id="ti_2447" class="t s6_2447">0110 0110:0000 1111:0011 1010: 0000 1011:11 xmmreg1 </span>
<span id="tj_2447" class="t s6_2447">xmmreg2: imm8 </span>
<span id="tk_2447" class="t s6_2447">mem to xmmreg, imm8 </span><span id="tl_2447" class="t s6_2447">0110 0110:0000 1111:0011 1010: 0000 1011: mod xmmreg r/m: </span>
<span id="tm_2447" class="t s6_2447">imm8 </span>
<span id="tn_2447" class="t s5_2447">ROUNDSS — Round Scalar Single Precision Value </span>
<span id="to_2447" class="t s6_2447">xmmreg2 to xmmreg1, imm8 </span><span id="tp_2447" class="t s6_2447">0110 0110:0000 1111:0011 1010: 0000 1010:11 xmmreg1 </span>
<span id="tq_2447" class="t s6_2447">xmmreg2: imm8 </span>
<span id="tr_2447" class="t s6_2447">mem to xmmreg, imm8 </span><span id="ts_2447" class="t s6_2447">0110 0110:0000 1111:0011 1010: 0000 1010: mod xmmreg r/m: </span>
<span id="tt_2447" class="t s6_2447">imm8 </span>
<span id="tu_2447" class="t s7_2447">Table B-36. </span><span id="tv_2447" class="t s7_2447">Encodings of SSE4.2 instructions </span>
<span id="tw_2447" class="t s5_2447">Instruction and Format </span><span id="tx_2447" class="t s5_2447">Encoding </span>
<span id="ty_2447" class="t s5_2447">CRC32 — Accumulate CRC32 </span>
<span id="tz_2447" class="t s6_2447">reg2 to reg1 </span><span id="t10_2447" class="t s6_2447">1111 0010:0000 1111:0011 1000: 1111 000w :11 reg1 reg2 </span>
<span id="t11_2447" class="t s6_2447">mem to reg </span><span id="t12_2447" class="t s6_2447">1111 0010:0000 1111:0011 1000: 1111 000w : mod reg r/m </span>
<span id="t13_2447" class="t s6_2447">bytereg2 to reg1 </span><span id="t14_2447" class="t s6_2447">1111 0010:0100 WR0B:0000 1111:0011 1000: 1111 0000 :11 </span>
<span id="t15_2447" class="t s6_2447">reg1 bytereg2 </span>
<span id="t16_2447" class="t s6_2447">m8 to reg </span><span id="t17_2447" class="t s6_2447">1111 0010:0100 WR0B:0000 1111:0011 1000: 1111 0000 : mod </span>
<span id="t18_2447" class="t s6_2447">reg r/m </span>
<span id="t19_2447" class="t s6_2447">qwreg2 to qwreg1 </span><span id="t1a_2447" class="t s6_2447">1111 0010:0100 1R0B:0000 1111:0011 1000: 1111 0001 :11 </span>
<span id="t1b_2447" class="t s6_2447">qwreg1 qwreg2 </span>
<span id="t1c_2447" class="t s6_2447">mem64 to qwreg </span><span id="t1d_2447" class="t s6_2447">1111 0010:0100 1R0B:0000 1111:0011 1000: 1111 0001 : mod </span>
<span id="t1e_2447" class="t s6_2447">qwreg r/m </span>
<span id="t1f_2447" class="t s5_2447">PCMPESTRI— Packed Compare Explicit-Length Strings To Index </span>
<span id="t1g_2447" class="t s6_2447">xmmreg2 to xmmreg1, imm8 </span><span id="t1h_2447" class="t s6_2447">0110 0110:0000 1111:0011 1010: 0110 0001:11 xmmreg1 </span>
<span id="t1i_2447" class="t s6_2447">xmmreg2: imm8 </span>
<span id="t1j_2447" class="t s6_2447">mem to xmmreg </span><span id="t1k_2447" class="t s6_2447">0110 0110:0000 1111:0011 1010: 0110 0001: mod xmmreg r/m </span>
<span id="t1l_2447" class="t s5_2447">PCMPESTRM— Packed Compare Explicit-Length Strings To Mask </span>
<span id="t1m_2447" class="t s6_2447">xmmreg2 to xmmreg1, imm8 </span><span id="t1n_2447" class="t s6_2447">0110 0110:0000 1111:0011 1010: 0110 0000:11 xmmreg1 </span>
<span id="t1o_2447" class="t s6_2447">xmmreg2: imm8 </span>
<span id="t1p_2447" class="t s7_2447">Table B-35. </span><span id="t1q_2447" class="t s7_2447">Encodings of SSE4.1 instructions </span>
<span id="t1r_2447" class="t s5_2447">Instruction and Format </span><span id="t1s_2447" class="t s5_2447">Encoding </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
