\hypertarget{stm32f7xx__hal__pwr_8c_source}{}\doxysection{stm32f7xx\+\_\+hal\+\_\+pwr.\+c}
\label{stm32f7xx__hal__pwr_8c_source}\index{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Src/stm32f7xx\_hal\_pwr.c@{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Src/stm32f7xx\_hal\_pwr.c}}
\mbox{\hyperlink{stm32f7xx__hal__pwr_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00024}00024 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00025}00025 \textcolor{preprocessor}{\#include "{}../../../Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00026}00026 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00036}00036 \textcolor{preprocessor}{\#ifdef HAL\_PWR\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00037}00037 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00038}00038 \textcolor{comment}{/* Private typedef -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00039}00039 \textcolor{comment}{/* Private define -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00047}00047 \textcolor{preprocessor}{\#define PVD\_MODE\_IT               ((uint32\_t)0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00048}00048 \textcolor{preprocessor}{\#define PVD\_MODE\_EVT              ((uint32\_t)0x00020000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00049}00049 \textcolor{preprocessor}{\#define PVD\_RISING\_EDGE           ((uint32\_t)0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00050}00050 \textcolor{preprocessor}{\#define PVD\_FALLING\_EDGE          ((uint32\_t)0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00058}00058 \textcolor{preprocessor}{\#define  PWR\_EWUP\_MASK                          ((uint32\_t)0x00003F00)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00066}00066 \textcolor{comment}{/* Private macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00067}00067 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00068}00068 \textcolor{comment}{/* Private function prototypes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00069}00069 \textcolor{comment}{/* Private functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00070}00070 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00099}00099 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga7edb99b94a46448c34f0301b0a077ff5}{HAL\_PWR\_DeInit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00100}00100 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00101}00101   \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0}{\_\_HAL\_RCC\_PWR\_FORCE\_RESET}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00102}00102   \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32}{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00103}00103 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00104}00104 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00112}00112 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga3d07cef39bf294db4aed7e06e5dbf9af}{HAL\_PWR\_EnableBkUpAccess}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00113}00113 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00114}00114   \textcolor{comment}{/* Enable access to RTC and backup registers */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00115}00115   \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00116}00116 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00117}00117 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00125}00125 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga1513de5f2e4b72e094fb04bab786fec8}{HAL\_PWR\_DisableBkUpAccess}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00126}00126 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00127}00127   \textcolor{comment}{/* Disable access to RTC and backup registers */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00128}00128     \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00129}00129 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00130}00130 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00259}00259 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga87e59191de350b0942847624ddbe6d9d}{HAL\_PWR\_ConfigPVD}}(\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\_PVDTypeDef}} *sConfigPVD)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00260}00260 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00261}00261   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00262}00262   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_gabac4485a57abc97aad91eaa0b65ae927}{IS\_PWR\_PVD\_LEVEL}}(sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31}{PVDLevel}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00263}00263   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga8edfbbba20e58a9281408c23dc6ff7ef}{IS\_PWR\_PVD\_MODE}}(sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00264}00264   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00265}00265   \textcolor{comment}{/* Set PLS[7:5] bits according to PVDLevel value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00266}00266   \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8de82702acc1034f6061ed9d70ec67f}{PWR\_CR1\_PLS}}, sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31}{PVDLevel}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00267}00267   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00268}00268   \textcolor{comment}{/* Clear any previous config. Keep it clear if no event or IT mode is selected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00269}00269   \mbox{\hyperlink{group___p_w_r___exported___macro_ga8bd379e960497722450c7cea474a7e7a}{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_EVENT}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00270}00270   \mbox{\hyperlink{group___p_w_r___exported___macro_gad240d7bf8f15191b068497b9aead1f1f}{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00271}00271   \mbox{\hyperlink{group___p_w_r___exported___macro_ga1ca8fd7f3286a176f6be540c75a004c6}{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00272}00272   \mbox{\hyperlink{group___p_w_r___exported___macro_ga1ca57168205f8cd8d1014e6eb9465f2d}{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE}}(); }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00273}00273 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00274}00274   \textcolor{comment}{/* Configure interrupt mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00275}00275   \textcolor{keywordflow}{if}((sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} \& PVD\_MODE\_IT) == PVD\_MODE\_IT)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00276}00276   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00277}00277     \mbox{\hyperlink{group___p_w_r___exported___macro_ga3180f039cf14ef78a64089f387f8f9c2}{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00278}00278   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00279}00279   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00280}00280   \textcolor{comment}{/* Configure event mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00281}00281   \textcolor{keywordflow}{if}((sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} \& PVD\_MODE\_EVT) == PVD\_MODE\_EVT)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00282}00282   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00283}00283     \mbox{\hyperlink{group___p_w_r___exported___macro_gae5ba5672fe8cb7c1686c7f2cc211b128}{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_EVENT}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00284}00284   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00285}00285   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00286}00286   \textcolor{comment}{/* Configure the edge */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00287}00287   \textcolor{keywordflow}{if}((sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} \& PVD\_RISING\_EDGE) == PVD\_RISING\_EDGE)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00288}00288   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00289}00289     \mbox{\hyperlink{group___p_w_r___exported___macro_ga7bef3f30c9fe267c99d5240fbf3f878c}{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00290}00290   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00291}00291   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00292}00292   \textcolor{keywordflow}{if}((sConfigPVD-\/>\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} \& PVD\_FALLING\_EDGE) == PVD\_FALLING\_EDGE)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00293}00293   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00294}00294     \mbox{\hyperlink{group___p_w_r___exported___macro_ga5b971478563a00e1ee1a9d8ca8054e08}{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00295}00295   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00296}00296 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00297}00297 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00302}00302 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga729c254eac1847073d8a55621384107d}{HAL\_PWR\_EnablePVD}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00303}00303 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00304}00304   \textcolor{comment}{/* Enable the power voltage detector */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00305}00305     \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1941f1f21a820b12a72299a33d60328d}{PWR\_CR1\_PVDE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00306}00306 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00307}00307 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00312}00312 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga3a843cc2fd1a1bb02c7f2dfa355bf9ec}{HAL\_PWR\_DisablePVD}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00313}00313 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00314}00314   \textcolor{comment}{/* Disable the power voltage detector */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00315}00315     \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1941f1f21a820b12a72299a33d60328d}{PWR\_CR1\_PVDE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00316}00316 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00317}00317 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00335}00335 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gab821ac9058a5feb78491bff15d9ae591}{HAL\_PWR\_EnableWakeUpPin}}(uint32\_t WakeUpPinPolarity)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00336}00336 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00337}00337   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gaeaf76825d2cd2408f3eee718c1275a6d}{IS\_PWR\_WAKEUP\_PIN}}(WakeUpPinPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00338}00338   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00339}00339   \textcolor{comment}{/* Enable wake-\/up pin */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00340}00340   \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CSR2, (PWR\_EWUP\_MASK \& WakeUpPinPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00341}00341     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00342}00342   \textcolor{comment}{/* Specifies the Wake-\/Up pin polarity for the event detection}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00343}00343 \textcolor{comment}{    (rising or falling edge) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00344}00344   \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR2, (PWR\_EWUP\_MASK \& WakeUpPinPolarity), (WakeUpPinPolarity >> 0x06));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00345}00345 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00346}00346 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00359}00359 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gab12ca816929e23e36f5ed8f4ccdb1472}{HAL\_PWR\_DisableWakeUpPin}}(uint32\_t WakeUpPinx)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00360}00360 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00361}00361   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gaeaf76825d2cd2408f3eee718c1275a6d}{IS\_PWR\_WAKEUP\_PIN}}(WakeUpPinx));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00362}00362 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00363}00363   \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CSR2, WakeUpPinx);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00364}00364 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00365}00365   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00386}00386 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga5c84f4e046525c22d233c8a3443fab5f}{HAL\_PWR\_EnterSLEEPMode}}(uint32\_t Regulator, uint8\_t SLEEPEntry)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00387}00387 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00388}00388   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00389}00389   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga03c105070272141c0bab5f2b74469072}{IS\_PWR\_REGULATOR}}(Regulator));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00390}00390   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga9b36a9c213a77d36340788b2e7e277ff}{IS\_PWR\_SLEEP\_ENTRY}}(SLEEPEntry));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00391}00391 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00392}00392   \textcolor{comment}{/* Clear SLEEPDEEP bit of Cortex System Control Register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00393}00393   \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR, ((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00394}00394 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00395}00395   \textcolor{comment}{/* Ensure that all instructions done before entering SLEEP mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00396}00396   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00397}00397   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00398}00398 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00399}00399   \textcolor{comment}{/* Select SLEEP mode entry -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00400}00400   \textcolor{keywordflow}{if}(SLEEPEntry == \mbox{\hyperlink{group___p_w_r___s_l_e_e_p__mode__entry_ga4f0f99a3526c57efb3501b016639fa45}{PWR\_SLEEPENTRY\_WFI}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00401}00401   \{   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00402}00402     \textcolor{comment}{/* Request Wait For Interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00403}00403     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00404}00404   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00405}00405   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00406}00406   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00407}00407     \textcolor{comment}{/* Request Wait For Event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00408}00408     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaab4f296d0022b4b10dc0976eb22052f9}{\_\_SEV}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00409}00409     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00410}00410     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00411}00411   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00412}00412 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00413}00413 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00433}00433 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gacfca5f1062274423e08317c0a5a225fa}{HAL\_PWR\_EnterSTOPMode}}(uint32\_t Regulator, uint8\_t STOPEntry)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00434}00434 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00435}00435   uint32\_t tmpreg = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00436}00436 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00437}00437   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00438}00438   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga03c105070272141c0bab5f2b74469072}{IS\_PWR\_REGULATOR}}(Regulator));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00439}00439   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga4a94eb1f400dec6e486fbc229cbea8a0}{IS\_PWR\_STOP\_ENTRY}}(STOPEntry));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00440}00440 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00441}00441   \textcolor{comment}{/* Select the regulator state in Stop mode -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00442}00442   tmpreg = \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00443}00443   \textcolor{comment}{/* Clear PDDS and LPDS bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00444}00444   tmpreg \&= (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bf6fefe34d7c942240a31e404dd764}{PWR\_CR1\_PDDS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc60f674740c4000a25b0e3e50ede47d}{PWR\_CR1\_LPDS}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00445}00445 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00446}00446   \textcolor{comment}{/* Set LPDS, MRLVDS and LPLVDS bits according to Regulator value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00447}00447   tmpreg |= Regulator;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00448}00448 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00449}00449   \textcolor{comment}{/* Store the new value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00450}00450   \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1 = tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00451}00451 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00452}00452   \textcolor{comment}{/* Set SLEEPDEEP bit of Cortex System Control Register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00453}00453   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR |= \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00454}00454 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00455}00455   \textcolor{comment}{/* Ensure that all instructions done before entering STOP mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00456}00456   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00457}00457   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00458}00458 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00459}00459   \textcolor{comment}{/* Select Stop mode entry -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00460}00460   \textcolor{keywordflow}{if}(STOPEntry == \mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga3bdb1a9c9b421b73ab148d45eb90fa9b}{PWR\_STOPENTRY\_WFI}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00461}00461   \{   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00462}00462     \textcolor{comment}{/* Request Wait For Interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00463}00463     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00464}00464   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00465}00465   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00466}00466   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00467}00467     \textcolor{comment}{/* Request Wait For Event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00468}00468     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaab4f296d0022b4b10dc0976eb22052f9}{\_\_SEV}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00469}00469     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00470}00470     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00471}00471   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00472}00472   \textcolor{comment}{/* Reset SLEEPDEEP bit of Cortex System Control Register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00473}00473   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR \&= (uint32\_t)\string~((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00474}00474 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00475}00475 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00486}00486 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga40736f74c169077fcd08f34470559aa2}{HAL\_PWR\_EnterSTANDBYMode}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00487}00487 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00488}00488   \textcolor{comment}{/* Select Standby mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00489}00489   \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1 |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bf6fefe34d7c942240a31e404dd764}{PWR\_CR1\_PDDS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00490}00490   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00491}00491   \textcolor{comment}{/* Set SLEEPDEEP bit of Cortex System Control Register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00492}00492   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR |= \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00493}00493   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00494}00494   \textcolor{comment}{/* This option is used to ensure that store operations are completed */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00495}00495 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00496}00496   \_\_force\_stores();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00497}00497 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00498}00498   \textcolor{comment}{/* Request Wait For Interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00499}00499   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00500}00500 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00501}00501 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00507}00507 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gae3403237bde597d72b32f0434932a047}{HAL\_PWR\_PVD\_IRQHandler}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00508}00508 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00509}00509   \textcolor{comment}{/* Check PWR Exti flag */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00510}00510   \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___p_w_r___exported___macro_ga5e66fa75359b51066e0731ac1e5ae438}{\_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG}}() != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00511}00511   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00512}00512     \textcolor{comment}{/* PWR PVD interrupt user callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00513}00513     \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa4843b3eb7989f5b95e1218af4086940}{HAL\_PWR\_PVDCallback}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00514}00514     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00515}00515     \textcolor{comment}{/* Clear PWR Exti pending bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00516}00516     \mbox{\hyperlink{group___p_w_r___exported___macro_gac0fb2218bc050f5d8fdb1a3f28590352}{\_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00517}00517   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00518}00518 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00519}00519 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00524}00524 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa4843b3eb7989f5b95e1218af4086940}{HAL\_PWR\_PVDCallback}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00525}00525 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00526}00526   \textcolor{comment}{/* NOTE : This function Should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00527}00527 \textcolor{comment}{            the HAL\_PWR\_PVDCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00528}00528 \textcolor{comment}{   */} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00529}00529 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00530}00530 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00539}00539 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga85d0154c96068b286072a64fca4c7e6a}{HAL\_PWR\_EnableSleepOnExit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00540}00540 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00541}00541   \textcolor{comment}{/* Set SLEEPONEXIT bit of Cortex System Control Register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00542}00542   \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR, ((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{SCB\_SCR\_SLEEPONEXIT\_Msk}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00543}00543 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00544}00544 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00551}00551 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga1da299e8186a3e08a694865bd41c3bb0}{HAL\_PWR\_DisableSleepOnExit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00552}00552 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00553}00553   \textcolor{comment}{/* Clear SLEEPONEXIT bit of Cortex System Control Register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00554}00554   \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR, ((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{SCB\_SCR\_SLEEPONEXIT\_Msk}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00555}00555 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00556}00556 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00563}00563 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga6f33b1c8c8cc85129c68ac302a281033}{HAL\_PWR\_EnableSEVOnPend}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00564}00564 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00565}00565   \textcolor{comment}{/* Set SEVONPEND bit of Cortex System Control Register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00566}00566   \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR, ((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{SCB\_SCR\_SEVONPEND\_Msk}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00567}00567 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00568}00568 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00575}00575 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga7811014def9b864dd490a63ada4bab68}{HAL\_PWR\_DisableSEVOnPend}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00576}00576 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00577}00577   \textcolor{comment}{/* Clear SEVONPEND bit of Cortex System Control Register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00578}00578   \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR, ((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{SCB\_SCR\_SEVONPEND\_Msk}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00579}00579 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00580}00580 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__pwr_8c_source_l00589}00589 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HAL\_PWR\_MODULE\_ENABLED */}\textcolor{preprocessor}{}}

\end{DoxyCode}
