
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2022.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2024 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xv_tpg.h"

/*
* The configuration table for devices
*/

XV_tpg_Config XV_tpg_ConfigTable[XPAR_XV_TPG_NUM_INSTANCES] =
{
	{
		XPAR_V_TPG_SS_0_V_TPG_DEVICE_ID,
		XPAR_V_TPG_SS_0_V_TPG_S_AXI_CTRL_BASEADDR,
		XPAR_V_TPG_SS_0_V_TPG_HAS_AXI4S_SLAVE,
		XPAR_V_TPG_SS_0_V_TPG_SAMPLES_PER_CLOCK,
		XPAR_V_TPG_SS_0_V_TPG_NUM_VIDEO_COMPONENTS,
		XPAR_V_TPG_SS_0_V_TPG_MAX_COLS,
		XPAR_V_TPG_SS_0_V_TPG_MAX_ROWS,
		XPAR_V_TPG_SS_0_V_TPG_MAX_DATA_WIDTH,
		XPAR_V_TPG_SS_0_V_TPG_SOLID_COLOR,
		XPAR_V_TPG_SS_0_V_TPG_RAMP,
		XPAR_V_TPG_SS_0_V_TPG_COLOR_BAR,
		XPAR_V_TPG_SS_0_V_TPG_DISPLAY_PORT,
		XPAR_V_TPG_SS_0_V_TPG_COLOR_SWEEP,
		XPAR_V_TPG_SS_0_V_TPG_ZONE_PLATE,
		XPAR_V_TPG_SS_0_V_TPG_FOREGROUND
	}
};


