<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Assaf Afriat - RTL Design Engineer</title>
    <style>
        * { margin: 0; padding: 0; box-sizing: border-box; }
        @page { size: letter; margin: 0; }

        body {
            font-family: 'Segoe UI', Tahoma, sans-serif;
            font-size: 11.5pt;
            line-height: 1.45;
            color: #2c3e50;
            background: #fff;
            width: 8.5in;
            min-height: 11in;
            margin: 0 auto;
            padding: 0.6in 0.65in;
        }

        .header { text-align: center; border-bottom: 2px solid #2c3e50; padding-bottom: 8px; margin-bottom: 10px; }
        .name { font-size: 20pt; font-weight: 700; color: #1a252f; letter-spacing: 1px; }
        .title { font-size: 10pt; color: #e67e22; font-weight: 500; margin: 2px 0 4px 0; }
        .contact { font-size: 9pt; color: #555; }
        .contact a { color: #e67e22; text-decoration: none; }
        .contact span { margin: 0 6px; color: #bbb; }

        .section { margin-bottom: 8px; }
        .section-title {
            font-size: 9pt; font-weight: 700; color: #1a252f; text-transform: uppercase;
            letter-spacing: 1px; border-bottom: 1px solid #e67e22; padding-bottom: 2px; margin-bottom: 6px;
        }

        .summary { font-size: 9pt; color: #444; text-align: justify; }

        .skills-grid { display: grid; grid-template-columns: 110px 1fr; gap: 3px 10px; font-size: 9pt; }
        .skill-category { font-weight: 600; color: #2c3e50; }
        .skill-items { color: #444; }

        .two-col { display: grid; grid-template-columns: 1fr 1fr; gap: 0 20px; }

        .edu-item { margin-bottom: 6px; }
        .edu-header { display: flex; justify-content: space-between; }
        .edu-title { font-weight: 700; color: #2c3e50; font-size: 9pt; }
        .edu-date { font-size: 8pt; color: #666; }
        .edu-school { font-style: italic; color: #555; font-size: 8pt; }

        .project { margin-bottom: 8px; }
        .project-header { display: flex; justify-content: space-between; }
        .project-title { font-weight: 700; color: #2c3e50; font-size: 9pt; }
        .project-date { font-size: 8pt; color: #666; }
        .project ul { margin-left: 14px; font-size: 8.5pt; }
        .project li { margin-bottom: 1px; color: #444; }
        .tech-tag { font-size: 8pt; color: #e67e22; margin-top: 2px; }
        .metrics { font-size: 8pt; color: #555; background: #fef6e8; padding: 3px 8px; margin-top: 3px; border-left: 2px solid #e67e22; }

        .exp-item { margin-bottom: 6px; }
        .exp-header { display: flex; justify-content: space-between; }
        .exp-title { font-weight: 700; color: #2c3e50; font-size: 9pt; }
        .exp-date { font-size: 8pt; color: #666; }
        .exp-company { font-style: italic; color: #555; font-size: 8pt; }
        .exp-item ul { margin-left: 14px; margin-top: 2px; font-size: 8.5pt; }
        .exp-item li { margin-bottom: 1px; color: #444; }

        .footer { display: flex; justify-content: space-between; font-size: 8pt; color: #555; padding-top: 6px; border-top: 1px solid #ddd; }

        @media print {
            body { padding: 0.35in 0.45in; }
        }
    </style>
</head>
<body>

<div class="header">
    <div class="name">ASSAF AFRIAT</div>
    <div class="title">RTL Design Engineer | ASIC / FPGA | SystemVerilog</div>
    <div class="contact">
    <a href="https://linkedin.com/in/assaf-afriat" target="_blank">LinkedIn</a>
    <span>|</span>
    <a href="https://github.com/Assaf-Afriat" target="_blank">GitHub</a>
    <span>|</span>
    050-7682344
    <span>|</span>
    <a href="mailto:afriat.dev@gmail.com">afriat.dev@gmail.com</a>
</div>

</div>

<div class="section">
    <div class="section-title">Summary</div>
    <div class="summary">
        RTL Design Engineer specializing in SystemVerilog-based digital design,
        multi-clock domain architectures, and FPGA/ASIC-ready RTL.
        Hands-on experience designing communication pipelines, DMA engines,
        FIFOs, and control-oriented state machines with strong emphasis on
        timing behavior, determinism, and CDC correctness.
        Proven ability to take designs from architectural definition through
        implementation, debug, and system-level integration.
    </div>
</div>

<div class="section">
    <div class="section-title">Technical Skills</div>
    <div class="skills-grid">
        <div class="skill-category">RTL Design</div>
        <div class="skill-items">
            SystemVerilog RTL, Verilog, FSM Design, Pipelining,
            Parameterized Modules, Reset Strategy,
            Timing-Aware & Synthesis-Friendly Coding
        </div>

        <div class="skill-category">Clock Domains</div>
        <div class="skill-items">
            2-FF / 3-FF Synchronizers, Async FIFOs,
            Gray-Code Pointers, Pulse Stretching,
            Glitch Mitigation, Multi-Clock Architectures
        </div>

        <div class="skill-category">Interfaces</div>
        <div class="skill-items">
            UART, DMA Engines, SRAM Interfaces,
            Register Files, Handshake Flow Control
        </div>

        <div class="skill-category">Tools</div>
        <div class="skill-items">
            Xilinx Vivado (Synthesis, P&R, BRAM),
            QuestaSim, Python, Git
        </div>
    </div>
</div>

<div class="section">
    <div class="section-title">Education</div>
    <div class="two-col">
        <div class="edu-item">
            <div class="edu-header">
                <div class="edu-title">Chip Design & Verification Certificate</div>
                <div class="edu-date">2026</div>
            </div>
            <div class="edu-school">Google & Reichman Tech School</div>
        </div>
        <div class="edu-item">
            <div class="edu-header">
                <div class="edu-title">B.Sc. Electrical & Computer Engineering</div>
                <div class="edu-date">2016 – 2021</div>
            </div>
            <div class="edu-school">Ben-Gurion University | VLSI Specialization</div>
        </div>
    </div>
</div>

<div class="section">
    <div class="section-title">RTL Design Projects</div>

    <div class="project">
        <div class="project-header">
            <div class="project-title">UART Image Processing SoC</div>
            <div class="project-date">2026</div>
        </div>
        <ul>
            <li>Architected and implemented a complete UART-based image processing SoC,
                including PHY, MAC, DMA engine, and SRAM-backed frame buffer</li>
            <li>Designed multi-clock domain architecture between 176 MHz UART domain
                and 100 MHz system domain using synchronizers and async FIFOs</li>
            <li>Implemented burst-based DMA sequencers enabling sustained high-throughput
                data movement across clock domains</li>
            <li>Resolved timing and CDC hazards including pulse-width issues,
                combinational glitch propagation, and pipeline latency alignment</li>
        </ul>
        <div class="metrics">
            <strong>Results:</strong>
            5.5 Mbaud | 527 KB/s sustained throughput |
            Pixel-perfect 256×256 image round-trip |
            15+ RTL modules
        </div>
        <div class="tech-tag">
            Technologies: SystemVerilog, Xilinx Vivado, Async FIFO, CDC, SRAM, Python
        </div>
    </div>

    <div class="project">
        <div class="project-header">
            <div class="project-title">CPM Packet Modifier IP – Microarchitecture Analysis</div>
            <div class="project-date">2026</div>
        </div>
        <ul>
            <li>Analyzed RTL microarchitecture including pipeline staging,
                control flow, and latency behavior across multiple operational modes</li>
            <li>Identified architectural corner cases related to backpressure,
                configuration sequencing, and output stability</li>
        </ul>
        <div class="tech-tag">
            Technologies: SystemVerilog, RTL Analysis, SVA
        </div>
    </div>
</div>

<div class="section">
    <div class="section-title">Experience</div>
    <div class="exp-item">
        <div class="exp-header">
            <div class="exp-title">Control Engineer / Project Manager</div>
            <div class="exp-date">2022 – Present</div>
        </div>
        <div class="exp-company">Contel</div>
        <ul>
            <li>Designed deterministic state-machine-based control logic
                for real-time industrial systems with strict timing requirements</li>
            <li>Led end-to-end delivery of complex systems, emphasizing reliability,
                failure-mode analysis, and structured debugging</li>
        </ul>
    </div>
</div>

<div class="footer">
    <div><strong>Military:</strong> Engineer Corps, IDF (2009–2012)</div>
    <div><strong>Languages:</strong> Hebrew (Native) | English (Native)</div>
</div>

</body>
</html>
