Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/dylanggf/Documents/Arqui2/Proy2Final/sdram.qsys --block-symbol-file --output-directory=/home/dylanggf/Documents/Arqui2/Proy2Final/sdram --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Proy2Final/sdram.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sdram.sys_sdram_pll_0: Refclk Freq: 50.0
Warning: sdram.: You have exported the interface new_sdram_controller_0.s1 but not its associated clock interface.  Export the driver of new_sdram_controller_0.clk
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dylanggf/Documents/Arqui2/Proy2Final/sdram.qsys --synthesis=VERILOG --output-directory=/home/dylanggf/Documents/Arqui2/Proy2Final/sdram/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Proy2Final/sdram.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sdram.sys_sdram_pll_0: Refclk Freq: 50.0
Warning: sdram.: You have exported the interface new_sdram_controller_0.s1 but not its associated clock interface.  Export the driver of new_sdram_controller_0.clk
Info: sdram: Generating sdram "sdram" for QUARTUS_SYNTH
Info: new_sdram_controller_0: Starting RTL generation for module 'sdram_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec /home/dylanggf/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/dylanggf/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/dylanggf/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/dylanggf/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dylanggf/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/dylanggf/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dylanggf/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/dylanggf/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_new_sdram_controller_0 --dir=/tmp/alt0254_572983345885740493.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=/home/dylanggf/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0254_572983345885740493.dir/0002_new_sdram_controller_0_gen//sdram_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'sdram_new_sdram_controller_0'
Info: new_sdram_controller_0: "sdram" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: sys_sdram_pll_0: "sdram" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: rst_controller: "sdram" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: sdram: Done "sdram" with 6 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
