// Seed: 1255237894
module module_0 (
    output logic id_0,
    input  tri   id_1
);
  assign id_0 = ~id_1 + id_1;
  always id_0 = id_1;
  wire id_3;
  assign id_0 = id_1;
  always #id_4;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wire id_2,
    output logic id_3,
    output tri id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri0 id_13
);
  module_0 modCall_1 (
      id_3,
      id_12
  );
  assign modCall_1.id_4 = 0;
  always_ff id_3 = 1'b0;
  integer id_15 = id_9;
endmodule
