<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_dbgu.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__dbgu_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g636129fb1fe88fa7626fa5e839a4cd96">DBGU_CR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU control register address.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#g636129fb1fe88fa7626fa5e839a4cd96"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g03e3ab059098a2b5966552be3dbc90a9">DBGU_MR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU mode register address.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#g03e3ab059098a2b5966552be3dbc90a9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g4db133002486d95fe3dc4bc9fe329b00">DBGU_IER</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#g4db133002486d95fe3dc4bc9fe329b00"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g09c8287d3dca32acd1de9c0b879f63a1">DBGU_IDR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#g09c8287d3dca32acd1de9c0b879f63a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#gfae739a91976e5440524cf8cb8b8ff38">DBGU_IMR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#gfae739a91976e5440524cf8cb8b8ff38"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g8d2f2a800800ff99a395f6851d555465">DBGU_SR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_CSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU status register address.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#g8d2f2a800800ff99a395f6851d555465"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g5108aba8763474241e398c6f3a18e18d">DBGU_RHR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_RHR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU receiver holding register address.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#g5108aba8763474241e398c6f3a18e18d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g9697ac8a6a2782ed74d793df6049914f">DBGU_THR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_THR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU transmitter holding register address.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#g9697ac8a6a2782ed74d793df6049914f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g7294d16f4b419badc0e85065cbb35aee">DBGU_BRGR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_BRGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU baud rate register address.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#g7294d16f4b419badc0e85065cbb35aee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g19ce03cb64ee3a301d8788128b8699e8">DBGU_CIDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU chip ID register offset.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#g19ce03cb64ee3a301d8788128b8699e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#ge1d9efb61981ad7f9bee13447f5ea9ed">DBGU_CIDR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + DBGU_CIDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU chip ID register.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#ge1d9efb61981ad7f9bee13447f5ea9ed"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g366bf882c40bb757496a837a117f24ad">DBGU_EXID_OFF</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU chip ID extension register offset.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#g366bf882c40bb757496a837a117f24ad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g2889903f8c0a8dd143f3044d80c5a6a2">DBGU_EXID</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + DBGU_EXID_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU chip ID extension register.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#g2889903f8c0a8dd143f3044d80c5a6a2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g9a79026750260ac5929c768bb6000ee2">DBGU_FNR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU force NTRST register offset.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#g9a79026750260ac5929c768bb6000ee2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#gede868af89ee753cf23b92da01a00079">DBGU_FNR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + DBGU_FNR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU force NTRST register.  <a href="group__xg_nut_arch_arm_at91_dbgu.html#gede868af89ee753cf23b92da01a00079"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.2  2006/08/05 11:54:45  haraldkipp
 * PDC registers added.
 *
 * Revision 1.1  2006/07/05 07:45:25  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
