INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_half_subtractor/project_half_subtractor.srcs/sources_1/new/half_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_half_subtractor/project_half_subtractor.srcs/sim_1/new/half subtractor testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_subtractor_testbench
