static void F_1 ( void )\r\n{\r\nint V_1 ;\r\nfor ( V_1 = 0 ; V_1 < 64 ; V_1 ++ )\r\nif ( V_2 [ V_1 ] . V_3 & V_4 )\r\nV_2 [ V_1 ] . V_5 = V_2 [ V_1 ] . V_6 ;\r\n}\r\nstatic void F_2 ( struct V_7 * V_8 )\r\n{\r\nint V_1 ;\r\nfor ( V_1 = 0 ; V_1 < 64 ; V_1 ++ )\r\nif ( ( V_2 [ V_1 ] . V_3 & V_4 ) &&\r\n( V_2 [ V_1 ] . V_5 != V_2 [ V_1 ] . V_6 ) ) {\r\nF_3 ( V_9 , L_1\r\nL_2\r\nL_3 ,\r\nV_1 , V_2 [ V_1 ] . V_5 ,\r\nV_2 [ V_1 ] . V_5 , V_2 [ V_1 ] . V_6 ,\r\nV_2 [ V_1 ] . V_6 ) ;\r\nF_4 ( V_8 , V_1 * 2 , V_2 [ V_1 ] . V_5 ) ;\r\nV_2 [ V_1 ] . V_3 |= V_10 ;\r\n}\r\n}\r\nstatic T_1\r\nF_5 ( struct V_11 * V_12 ,\r\nstruct V_13 * V_14 )\r\n{\r\nstruct V_15 * V_16 ;\r\nint V_17 = 0 ;\r\nT_2 V_18 = 0 ;\r\nV_16 = F_6 ( V_12 ) ;\r\nF_7 ( & V_16 -> V_19 ) ;\r\nwhile ( ( V_18 = ( F_8 ( F_9 ( V_16 , V_20 ) ) &\r\nV_21 ) ) != V_21 ) {\r\nF_10 ( F_9 ( V_16 , V_22 ) , 0 ) ;\r\nV_17 ++ ;\r\n}\r\nV_14 -> V_23 = 0 ;\r\nF_11 ( & V_16 -> V_19 ) ;\r\nreturn ( T_1 ) ( V_17 * 2 ) ;\r\n}\r\nstatic T_1\r\nF_12 ( struct V_11 * V_12 ,\r\nstruct V_13 * V_14 ,\r\nT_1 V_24 )\r\n{\r\nstruct V_15 * V_16 ;\r\nT_3 * V_25 ;\r\nint V_17 = 0 ;\r\nT_2 V_18 = 0 ;\r\nV_16 = F_6 ( V_12 ) ;\r\nV_25 = ( T_3 * ) ( V_12 -> V_26 -> V_27 + V_14 -> V_28 ) ;\r\nF_7 ( & V_16 -> V_19 ) ;\r\nwhile ( ( ( V_18 = ( F_8 ( F_9 ( V_16 , V_20 ) ) &\r\nV_21 ) ) != V_21 ) && ( V_24 > 1 ) ) {\r\nF_10 ( F_9 ( V_16 , V_22 ) ,\r\nF_13 ( V_25 [ V_17 ] ) ) ;\r\nV_17 ++ ;\r\nV_24 = V_24 - 2 ;\r\n}\r\nif ( V_18 != V_21 )\r\nV_14 -> V_23 = 1 ;\r\nelse\r\nV_14 -> V_23 = 0 ;\r\nF_11 ( & V_16 -> V_19 ) ;\r\nreturn ( T_1 ) ( V_17 * 2 ) ;\r\n}\r\nstatic T_1\r\nF_14 ( struct V_11 * V_12 ,\r\nstruct V_13 * V_14 )\r\n{\r\nstruct V_15 * V_16 ;\r\nint V_17 = 0 ;\r\nT_2 V_29 = 0 ;\r\nV_16 = F_6 ( V_12 ) ;\r\nF_7 ( & V_16 -> V_19 ) ;\r\nwhile ( ( V_29 = ( F_8 ( F_9 ( V_16 , V_20 ) ) &\r\nV_30 ) ) != V_30 ) {\r\nvolatile T_2 V_31 ;\r\nV_31 = F_15 ( F_8 ( F_9 ( V_16 , V_32 ) ) ) ;\r\nV_31 ++ ;\r\nV_17 ++ ;\r\n}\r\nV_14 -> V_23 = 0 ;\r\nF_11 ( & V_16 -> V_19 ) ;\r\nreturn ( T_1 ) ( V_17 * 2 ) ;\r\n}\r\nstatic T_1\r\nF_16 ( struct V_11 * V_12 ,\r\nstruct V_13 * V_14 , T_1 V_24 )\r\n{\r\nstruct V_15 * V_16 ;\r\nT_3 * V_33 ;\r\nint V_17 = 0 ;\r\nT_2 V_29 = 0 ;\r\nV_16 = F_6 ( V_12 ) ;\r\nV_33 = ( T_3 * ) ( V_12 -> V_26 -> V_27 + V_14 -> V_28 ) ;\r\nF_7 ( & V_16 -> V_19 ) ;\r\nwhile ( ( ( V_29 = ( F_8 ( F_9 ( V_16 , V_20 ) ) &\r\nV_30 ) ) != V_30 ) && ( V_24 > 1 ) ) {\r\nV_33 [ V_17 ] = F_15 ( F_8 ( F_9 ( V_16 ,\r\nV_32 ) ) ) ;\r\nV_17 ++ ;\r\nV_24 = V_24 - 2 ;\r\n}\r\nif ( V_29 != V_30 )\r\nV_14 -> V_23 = 1 ;\r\nelse\r\nV_14 -> V_23 = 0 ;\r\nF_11 ( & V_16 -> V_19 ) ;\r\nreturn ( T_1 ) ( V_17 * 2 ) ;\r\n}\r\nstatic T_4\r\nF_17 ( struct V_11 * V_12 )\r\n{\r\nstruct V_15 * V_16 ;\r\nstruct V_13 * V_34 = NULL ;\r\nV_16 = F_6 ( V_12 ) ;\r\nif ( V_12 == V_16 -> V_35 )\r\nV_34 = & V_16 -> V_36 ;\r\nif ( V_12 == V_16 -> V_37 )\r\nV_34 = & V_16 -> V_38 ;\r\nif ( V_34 != NULL )\r\nreturn F_18 ( V_12 , V_34 ) ;\r\nreturn ( T_4 ) 0 ;\r\n}\r\nstatic int\r\nF_19 ( struct V_11 * V_12 ,\r\nint V_39 )\r\n{\r\nstruct V_15 * V_16 ;\r\nint V_40 = 0 ;\r\nV_16 = F_6 ( V_12 ) ;\r\nswitch ( V_39 ) {\r\ncase V_41 :\r\nF_3 ( V_42 , L_4 ) ;\r\nV_16 -> V_36 . V_23 = 1 ;\r\nF_10 ( F_9 ( V_16 , V_43 ) , V_44 ) ;\r\nV_16 -> V_45 = 1 ;\r\nV_45 ( V_16 -> V_46 ) ;\r\nbreak;\r\ncase V_47 :\r\nF_3 ( V_42 , L_5 ) ;\r\nV_16 -> V_36 . V_23 = 0 ;\r\n#ifdef F_20\r\nF_21 ( V_12 , & V_16 -> V_36 ) ;\r\n#endif\r\nF_22 ( V_16 -> V_46 ) ;\r\nV_16 -> V_45 = 0 ;\r\nbreak;\r\ndefault:\r\nV_40 = - V_48 ;\r\nbreak;\r\n}\r\nF_3 ( V_42 , L_6 ) ;\r\nreturn V_40 ;\r\n}\r\nstatic int\r\nF_23 ( struct V_11 * V_12 ,\r\nint V_39 )\r\n{\r\nstruct V_15 * V_16 ;\r\nint V_40 = 0 ;\r\nV_16 = F_6 ( V_12 ) ;\r\nswitch ( V_39 ) {\r\ncase V_41 :\r\nF_3 ( V_42 , L_7 ) ;\r\nV_16 -> V_38 . V_23 = 0 ;\r\nF_10 ( F_9 ( V_16 , V_43 ) , V_49 ) ;\r\nV_16 -> V_50 = 1 ;\r\nV_45 ( V_16 -> V_51 ) ;\r\nbreak;\r\ncase V_47 :\r\nF_3 ( V_42 , L_8 ) ;\r\nV_16 -> V_38 . V_23 = 0 ;\r\n#ifdef F_20\r\nF_21 ( V_12 ,\r\n& V_16 -> V_38 ) ;\r\n#endif\r\nF_22 ( V_16 -> V_51 ) ;\r\nV_16 -> V_50 = 0 ;\r\nbreak;\r\ndefault:\r\nV_40 = - V_48 ;\r\nbreak;\r\n}\r\nF_3 ( V_42 , L_9 ) ;\r\nreturn V_40 ;\r\n}\r\nstatic int\r\nF_24 ( struct V_11 * V_12 )\r\n{\r\nstruct V_15 * V_16 ;\r\nstruct V_52 * V_26 ;\r\nV_16 = F_6 ( V_12 ) ;\r\nV_26 = V_12 -> V_26 ;\r\nF_3 ( V_42 ,\r\nL_10 ,\r\nF_25 ( V_12 ) , V_53 / 2 ) ;\r\nF_26 ( V_16 -> V_8 , V_54 ,\r\nV_26 -> V_55 ) ;\r\nF_3 ( V_42 , L_11 , V_26 -> V_55 ) ;\r\nmemset ( & V_16 -> V_36 , 0 ,\r\nsizeof( struct V_13 ) ) ;\r\nV_16 -> V_36 . V_56 = V_53 ;\r\nV_16 -> V_36 . V_57 =\r\nF_27 ( V_12 ) ;\r\nV_16 -> V_36 . V_58 = - 1 ;\r\nV_16 -> V_36 . V_59 =\r\nF_25 ( V_12 ) / ( V_53 / 2 ) ;\r\nF_3 ( V_42 , L_12\r\nL_13 ,\r\nV_53 , V_16 -> V_36 . V_57 ,\r\nV_16 -> V_36 . V_59 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_28 ( struct V_11 * V_12 )\r\n{\r\nstruct V_15 * V_16 ;\r\nstruct V_52 * V_26 ;\r\nV_16 = F_6 ( V_12 ) ;\r\nV_26 = V_12 -> V_26 ;\r\nF_3 ( V_42 ,\r\nL_14 ,\r\nF_25 ( V_12 ) , V_53 / 2 ) ;\r\nF_26 ( V_16 -> V_8 , V_60 ,\r\nV_26 -> V_55 ) ;\r\nF_3 ( V_42 , L_15 , V_26 -> V_55 ) ;\r\nmemset ( & V_16 -> V_38 , 0 ,\r\nsizeof( struct V_13 ) ) ;\r\nV_16 -> V_38 . V_56 = V_53 ;\r\nV_16 -> V_38 . V_57 =\r\nF_27 ( V_12 ) ;\r\nV_16 -> V_38 . V_59 =\r\nF_25 ( V_12 ) / ( V_53 / 2 ) ;\r\nF_3 ( V_42 , L_16\r\nL_13 , V_53 ,\r\nV_16 -> V_38 . V_57 ,\r\nV_16 -> V_38 . V_59 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_29 ( struct V_11 * V_12 )\r\n{\r\nF_3 ( V_42 , L_17 ) ;\r\nreturn F_30 ( V_12 ) ;\r\n}\r\nstatic int\r\nF_31 ( struct V_11 * V_12 ,\r\nstruct V_61 * V_62 )\r\n{\r\nF_3 ( V_42 , L_18\r\nL_19 ,\r\nF_32 ( V_62 ) , F_33 ( V_62 ) ) ;\r\nreturn F_34 ( V_12 ,\r\nF_32 ( V_62 ) ) ;\r\n}\r\nstatic int F_35 ( struct V_11 * V_12 )\r\n{\r\nstruct V_15 * V_16 ;\r\nstruct V_52 * V_26 ;\r\nV_16 = F_6 ( V_12 ) ;\r\nV_26 = V_12 -> V_26 ;\r\nF_3 ( V_42 , L_20 ) ;\r\nV_16 -> V_35 = V_12 ;\r\nV_26 -> V_63 = V_64 ;\r\nF_36 ( V_26 , 0 ,\r\nV_65 ,\r\nV_53 / 2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_37 ( struct V_11 * V_12 )\r\n{\r\nstruct V_15 * V_16 ;\r\nstruct V_52 * V_26 ;\r\nV_16 = F_6 ( V_12 ) ;\r\nV_26 = V_12 -> V_26 ;\r\nF_3 ( V_42 , L_21 ) ;\r\nV_16 -> V_37 = V_12 ;\r\nV_26 -> V_63 = V_66 ;\r\nF_36 ( V_26 , 0 ,\r\nV_65 ,\r\nV_53 / 2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_38 ( struct V_11 * V_12 )\r\n{\r\nstruct V_15 * V_16 ;\r\nV_16 = F_6 ( V_12 ) ;\r\nF_3 ( V_42 , L_22 ) ;\r\nV_16 -> V_35 = NULL ;\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( struct V_11 * V_12 )\r\n{\r\nstruct V_15 * V_16 ;\r\nV_16 = F_6 ( V_12 ) ;\r\nF_3 ( V_42 , L_23 ) ;\r\nV_16 -> V_37 = NULL ;\r\nreturn 0 ;\r\n}\r\nstatic T_5 F_40 ( int V_46 , void * V_67 )\r\n{\r\nstruct V_15 * V_16 ;\r\nstruct V_68 * V_69 ;\r\nint V_70 ;\r\nV_16 = (struct V_15 * ) V_67 ;\r\nif ( V_16 == NULL )\r\nreturn V_71 ;\r\nV_69 = V_16 -> V_69 ;\r\nV_70 = F_41 ( V_69 , 0 ) ;\r\nif ( V_46 == V_70 ) {\r\nif ( V_16 -> V_45 )\r\nF_42 (\r\nV_16 -> V_35 ,\r\n& V_16 -> V_36 ,\r\nF_12 ,\r\nF_5 ) ;\r\nelse\r\ngoto V_72;\r\n} else {\r\nV_70 = F_41 ( V_69 , 1 ) ;\r\nif ( V_46 == V_70 ) {\r\nif ( V_16 -> V_50 )\r\nF_43 (\r\nV_16 -> V_37 ,\r\n& V_16 -> V_38 ,\r\nF_16 ,\r\nF_14 ) ;\r\nelse\r\ngoto V_72;\r\n} else\r\nreturn V_71 ;\r\n}\r\nreturn V_73 ;\r\nV_72:\r\nF_3 ( V_74 , L_24\r\nL_25 , V_46 ) ;\r\nF_22 ( V_46 ) ;\r\nreturn V_73 ;\r\n}\r\nstatic unsigned short\r\nF_44 ( struct V_7 * V_8 , unsigned short V_75 )\r\n{\r\nstruct V_15 * V_16 = V_8 -> V_76 ;\r\n#ifdef F_45\r\nT_2 V_77 ;\r\nT_2 V_78 = 0 ;\r\n#endif\r\nunsigned long V_79 ;\r\nT_3 V_5 = 0 ;\r\nif ( ! F_46 ( V_75 ) ) {\r\nF_47 (KERN_WARNING SND_ML403_AC97CR_DRIVER L_26\r\nL_27\r\nL_28 , reg) ;\r\nreturn 0 ;\r\n}\r\nif ( ( V_2 [ V_75 / 2 ] . V_3 &\r\n( V_10 | V_80 ) ) &&\r\n! ( V_2 [ V_75 / 2 ] . V_3 & V_81 ) ) {\r\nif ( V_2 [ V_75 / 2 ] . V_3 & V_82 ) {\r\nF_3 ( V_9 , L_29\r\nL_30 ,\r\nV_75 , V_2 [ V_75 / 2 ] . V_6 ,\r\nV_2 [ V_75 / 2 ] . V_6 ) ;\r\nreturn V_2 [ V_75 / 2 ] . V_6 ;\r\n} else if ( ( V_2 [ V_75 / 2 ] . V_3 &\r\nV_4 ) &&\r\nV_16 -> V_83 ) {\r\nF_3 ( V_9 , L_29\r\nL_31 ,\r\nV_75 , V_2 [ V_75 / 2 ] . V_5 ,\r\nV_2 [ V_75 / 2 ] . V_5 ) ;\r\nreturn V_2 [ V_75 / 2 ] . V_5 ;\r\n} else {\r\n#ifdef F_45\r\nF_3 ( V_9 , L_32\r\nL_33\r\nL_34 ,\r\nV_75 , V_2 [ V_75 / 2 ] . V_5 ,\r\nV_2 [ V_75 / 2 ] . V_5 ,\r\nV_16 -> V_84 ,\r\nV_16 -> V_85 ) ;\r\n#else\r\nF_3 ( V_9 , L_32\r\nL_33\r\nL_35 ,\r\nV_75 , V_2 [ V_75 / 2 ] . V_5 ,\r\nV_2 [ V_75 / 2 ] . V_5 ) ;\r\n#endif\r\nreturn V_2 [ V_75 / 2 ] . V_5 ;\r\n}\r\n}\r\nif ( F_48 ( & V_16 -> V_86 ) != 0 )\r\nreturn 0 ;\r\n#ifdef F_45\r\nV_16 -> V_85 ++ ;\r\n#endif\r\nF_7 ( & V_16 -> V_19 ) ;\r\nF_10 ( F_9 ( V_16 , V_87 ) ,\r\nF_49 ( V_75 ) | V_88 ) ;\r\nF_11 ( & V_16 -> V_19 ) ;\r\nV_79 = V_89 + ( V_90 / V_91 ) ;\r\ndo {\r\nF_7 ( & V_16 -> V_19 ) ;\r\n#ifdef F_45\r\nV_78 ++ ;\r\nV_77 = F_8 ( F_9 ( V_16 , V_20 ) ) ;\r\nif ( ( V_77 & V_92 ) == V_92 ) {\r\nV_5 = F_50 (\r\nF_8 ( F_9 ( V_16 , V_93 ) ) ) ;\r\nF_3 ( V_94 , L_36\r\nL_37 ,\r\nV_75 , V_5 , V_5 , V_77 ) ;\r\n#else\r\nif ( ( F_8 ( F_9 ( V_16 , V_20 ) ) &\r\nV_92 ) == V_92 ) {\r\nV_5 = F_50 (\r\nF_8 ( F_9 ( V_16 , V_93 ) ) ) ;\r\nF_3 ( V_94 , L_38\r\nL_39 ,\r\nV_75 , V_5 , V_5 ) ;\r\n#endif\r\nV_2 [ V_75 / 2 ] . V_5 = V_5 ;\r\nV_2 [ V_75 / 2 ] . V_3 |= V_10 ;\r\nF_11 ( & V_16 -> V_19 ) ;\r\nF_51 ( & V_16 -> V_86 ) ;\r\nreturn V_5 ;\r\n}\r\nF_11 ( & V_16 -> V_19 ) ;\r\nF_52 ( 1 ) ;\r\n} while ( F_53 ( V_79 , V_89 ) ) ;\r\nF_7 ( & V_16 -> V_19 ) ;\r\nV_5 =\r\nF_50 ( F_8 ( F_9 ( V_16 , V_93 ) ) ) ;\r\nF_11 ( & V_16 -> V_19 ) ;\r\n#ifdef F_45\r\nF_47 (KERN_WARNING SND_ML403_AC97CR_DRIVER L_26\r\nL_40\r\nL_41\r\nL_42 ,\r\nreg, stat, value, value, rafaccess,\r\nml403_ac97cr->ac97_write, ml403_ac97cr->ac97_read) ;\r\n#else\r\nF_47 (KERN_WARNING SND_ML403_AC97CR_DRIVER L_26\r\nL_40\r\nL_43 ,\r\nreg, value, value) ;\r\n#endif\r\nV_2 [ V_75 / 2 ] . V_5 = V_5 ;\r\nV_2 [ V_75 / 2 ] . V_3 |= V_10 ;\r\nF_51 ( & V_16 -> V_86 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic void\r\nsnd_ml403_ac97cr_codec_write(struct snd_ac97 *ac97, unsigned short reg,\r\nunsigned short val)\r\n{\r\nstruct V_15 * V_16 = V_8 -> V_76 ;\r\n#ifdef F_45\r\nT_2 V_77 ;\r\nT_2 V_78 = 0 ;\r\n#endif\r\n#ifdef F_54\r\nunsigned long V_79 ;\r\n#endif\r\nif ( ! F_46 ( V_75 ) ) {\r\nF_47 (KERN_WARNING SND_ML403_AC97CR_DRIVER L_26\r\nL_27\r\nL_28 , reg) ;\r\nreturn;\r\n}\r\nif ( V_2 [ V_75 / 2 ] . V_3 & V_95 ) {\r\nF_47 (KERN_WARNING SND_ML403_AC97CR_DRIVER L_26\r\nL_44\r\nL_28 , reg) ;\r\nreturn;\r\n}\r\nif ( ( V_96 & V_2 [ V_75 / 2 ] . V_97 ) != V_96 ) {\r\nF_47 (KERN_WARNING SND_ML403_AC97CR_DRIVER L_26\r\nL_45\r\nL_46 ,\r\nreg, val, val) ;\r\nV_96 = V_96 & V_2 [ V_75 / 2 ] . V_97 ;\r\n}\r\nif ( ( ( V_2 [ V_75 / 2 ] . V_3 & V_4 ) &&\r\nV_16 -> V_83 ) &&\r\n! ( V_2 [ V_75 / 2 ] . V_3 & V_81 ) ) {\r\nF_3 ( V_9 , L_47\r\nL_48 , V_75 , V_96 , V_96 ) ;\r\nV_2 [ V_75 / 2 ] . V_5 = ( V_96 &\r\nV_2 [ V_75 / 2 ] . V_97 ) ;\r\nreturn;\r\n}\r\nif ( F_48 ( & V_16 -> V_86 ) != 0 )\r\nreturn;\r\n#ifdef F_45\r\nV_16 -> V_84 ++ ;\r\n#endif\r\nF_7 ( & V_16 -> V_19 ) ;\r\nF_10 ( F_9 ( V_16 , V_98 ) ,\r\nF_55 ( V_96 ) ) ;\r\nF_10 ( F_9 ( V_16 , V_87 ) ,\r\nF_49 ( V_75 ) | V_99 ) ;\r\nF_11 ( & V_16 -> V_19 ) ;\r\n#ifdef F_54\r\nV_79 = V_89 + V_90 / V_100 ;\r\ndo {\r\nF_7 ( & V_16 -> V_19 ) ;\r\n#ifdef F_45\r\nV_78 ++ ;\r\nV_77 = F_8 (CR_REG(ml403_ac97cr, STATUS))\r\nif ( ( V_77 & V_92 ) == V_92 ) {\r\n#else\r\nif ( ( F_8 ( F_9 ( V_16 , V_20 ) ) &\r\nV_92 ) == V_92 ) {\r\n#endif\r\nF_3 ( V_94 , L_49\r\nL_50 ,\r\nV_75 , V_96 , V_96 ) ;\r\nif ( ! ( V_2 [ V_75 / 2 ] . V_3 &\r\nV_81 ) &&\r\n! ( V_2 [ V_75 / 2 ] . V_3 &\r\nV_101 ) )\r\nV_2 [ V_75 / 2 ] . V_5 = V_96 ;\r\nV_2 [ V_75 / 2 ] . V_3 |= V_10 ;\r\nF_11 ( & V_16 -> V_19 ) ;\r\nF_51 ( & V_16 -> V_86 ) ;\r\nreturn;\r\n}\r\nF_11 ( & V_16 -> V_19 ) ;\r\nF_52 ( 1 ) ;\r\n} while ( F_53 ( V_79 , V_89 ) ) ;\r\n#ifdef F_45\r\nF_47 (KERN_WARNING SND_ML403_AC97CR_DRIVER L_26\r\nL_51\r\nL_52\r\nL_42 ,\r\nreg, val, val, stat, rafaccess, ml403_ac97cr->ac97_write,\r\nml403_ac97cr->ac97_read) ;\r\n#else\r\nF_47 (KERN_WARNING SND_ML403_AC97CR_DRIVER L_26\r\nL_53 ,\r\nreg, val, val) ;\r\n#endif\r\n#else\r\n#if V_102 > 0\r\nF_52 ( V_90 / V_102 ) ;\r\n#endif\r\nF_3 ( V_94 , L_49\r\nL_54 ,\r\nV_75 , V_96 , V_96 ) ;\r\n#endif\r\nF_51 ( & V_16 -> V_86 ) ;\r\nreturn;\r\n}\r\nstatic int __devinit\r\nsnd_ml403_ac97cr_chip_init(struct snd_ml403_ac97cr *ml403_ac97cr)\r\n{\r\nunsigned long V_79 ;\r\nF_3 ( V_74 , L_55 ) ;\r\nV_79 = V_89 + V_90 / V_103 ;\r\ndo {\r\nif ( F_8 ( F_9 ( V_16 , V_20 ) ) & V_104 ) {\r\nF_10 ( F_9 ( V_16 , V_43 ) ,\r\nV_49 | V_44 ) ;\r\nF_3 ( V_74 , L_56 ) ;\r\nreturn 0 ;\r\n}\r\nF_52 ( 1 ) ;\r\n} while ( F_53 ( V_79 , V_89 ) );\r\nF_47 (KERN_ERR SND_ML403_AC97CR_DRIVER L_26\r\nL_57\r\nL_58 ) ;\r\nreturn - V_105 ;\r\n}\r\nstatic int snd_ml403_ac97cr_free(struct snd_ml403_ac97cr *ml403_ac97cr\r\nstatic int F_56 ( struct V_106 * V_107 )\r\n{\r\nstruct V_15 * V_16 = V_107 -> V_108 ;\r\nF_3 ( V_74 , L_59 ) ;\r\nreturn F_57 ( V_16 ) ;\r\n}\r\nstatic int T_6\r\nF_58 ( struct V_109 * V_110 , struct V_68 * V_69 ,\r\nstruct V_15 * * V_111 )\r\n{\r\nstruct V_15 * V_16 ;\r\nint V_40 ;\r\nstatic struct V_112 V_113 = {\r\n. V_114 = F_56 ,\r\n} ;\r\nstruct V_115 * V_115 ;\r\nint V_46 ;\r\n* V_111 = NULL ;\r\nV_16 = F_59 ( sizeof( * V_16 ) , V_116 ) ;\r\nif ( V_16 == NULL )\r\nreturn - V_117 ;\r\nF_60 ( & V_16 -> V_19 ) ;\r\nF_61 ( & V_16 -> V_86 ) ;\r\nV_16 -> V_110 = V_110 ;\r\nV_16 -> V_69 = V_69 ;\r\nV_16 -> V_46 = - 1 ;\r\nV_16 -> V_45 = 0 ;\r\nV_16 -> V_51 = - 1 ;\r\nV_16 -> V_50 = 0 ;\r\nV_16 -> V_118 = NULL ;\r\nV_16 -> V_119 = NULL ;\r\nF_3 ( V_74 , L_60 ) ;\r\nV_115 = F_62 ( V_69 , V_120 , 0 ) ;\r\nV_16 -> V_118 = F_63 ( V_115 -> V_121 ,\r\n( V_115 -> V_122 ) -\r\n( V_115 -> V_121 ) + 1 ) ;\r\nif ( V_16 -> V_118 == NULL ) {\r\nF_47 (KERN_ERR SND_ML403_AC97CR_DRIVER L_26\r\nL_61 ,\r\nresource) ;\r\nF_57 ( V_16 ) ;\r\nreturn - V_105 ;\r\n}\r\nF_47 (KERN_INFO SND_ML403_AC97CR_DRIVER L_26\r\nL_62\r\nL_63 , (unsigned int)ml403_ac97cr->port) ;\r\nV_46 = F_41 ( V_69 , 0 ) ;\r\nif ( F_64 ( V_46 , F_40 , 0 ,\r\nF_65 ( & V_69 -> V_123 ) , ( void * ) V_16 ) ) {\r\nF_47 (KERN_ERR SND_ML403_AC97CR_DRIVER L_26\r\nL_64 ,\r\nirq) ;\r\nF_57 ( V_16 ) ;\r\nreturn - V_105 ;\r\n}\r\nV_16 -> V_46 = V_46 ;\r\nF_47 (KERN_INFO SND_ML403_AC97CR_DRIVER L_26\r\nL_65 ,\r\nml403_ac97cr->irq) ;\r\nV_46 = F_41 ( V_69 , 1 ) ;\r\nif ( F_64 ( V_46 , F_40 , 0 ,\r\nF_65 ( & V_69 -> V_123 ) , ( void * ) V_16 ) ) {\r\nF_47 (KERN_ERR SND_ML403_AC97CR_DRIVER L_26\r\nL_64 ,\r\nirq) ;\r\nF_57 ( V_16 ) ;\r\nreturn - V_105 ;\r\n}\r\nV_16 -> V_51 = V_46 ;\r\nF_47 (KERN_INFO SND_ML403_AC97CR_DRIVER L_26\r\nL_66 ,\r\nml403_ac97cr->capture_irq) ;\r\nV_40 = F_66 ( V_16 ) ;\r\nif ( V_40 < 0 ) {\r\nF_57 ( V_16 ) ;\r\nreturn V_40 ;\r\n}\r\nV_40 = F_67 ( V_110 , V_124 , V_16 , & V_113 ) ;\r\nif ( V_40 < 0 ) {\r\nF_3 ( V_125 , L_67 ) ;\r\nF_57 ( V_16 ) ;\r\nreturn V_40 ;\r\n}\r\n* V_111 = V_16 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_68 ( struct V_7 * V_8 )\r\n{\r\nstruct V_15 * V_16 = V_8 -> V_76 ;\r\nF_3 ( V_74 , L_68 ) ;\r\nV_16 -> V_8 = NULL ;\r\nF_3 ( V_74 , L_69 ) ;\r\n}\r\nstatic int T_6\r\nF_69 ( struct V_15 * V_16 )\r\n{\r\nstruct V_126 * V_127 ;\r\nstruct V_128 V_8 ;\r\nint V_40 ;\r\nstatic struct V_129 V_113 = {\r\n. V_130 = V_131 ,\r\n. V_132 = F_44 ,\r\n} ;\r\nF_3 ( V_74 , L_70 ) ;\r\nV_40 = V_126 ( V_16 -> V_110 , 0 , & V_113 , NULL , & V_127 ) ;\r\nif ( V_40 < 0 )\r\nreturn V_40 ;\r\nmemset ( & V_8 , 0 , sizeof( V_8 ) ) ;\r\nV_16 -> V_83 = 1 ;\r\nF_1 () ;\r\n#ifdef F_45\r\nV_16 -> V_85 = 0 ;\r\nV_16 -> V_84 = 0 ;\r\n#endif\r\nV_8 . V_76 = V_16 ;\r\nV_8 . V_133 = F_68 ;\r\nV_8 . V_134 = V_135 | V_136 |\r\nV_137 ;\r\nV_40 = F_70 ( V_127 , & V_8 , & V_16 -> V_8 ) ;\r\nV_16 -> V_83 = 0 ;\r\nF_2 ( V_16 -> V_8 ) ;\r\nF_3 ( V_74 , L_71 , V_40 ) ;\r\nreturn V_40 ;\r\n}\r\nstatic int T_6\r\nF_71 ( struct V_15 * V_16 , int V_138 ,\r\nstruct V_139 * * V_140 )\r\n{\r\nstruct V_139 * V_141 ;\r\nint V_40 ;\r\nif ( V_140 )\r\n* V_140 = NULL ;\r\nV_40 = F_72 ( V_16 -> V_110 , L_72 , V_138 , 1 , 1 ,\r\n& V_141 ) ;\r\nif ( V_40 < 0 )\r\nreturn V_40 ;\r\nF_73 ( V_141 , V_142 ,\r\n& V_143 ) ;\r\nF_73 ( V_141 , V_144 ,\r\n& V_145 ) ;\r\nV_141 -> V_76 = V_16 ;\r\nV_141 -> V_146 = 0 ;\r\nstrcpy ( V_141 -> V_147 , L_73 ) ;\r\nV_16 -> V_141 = V_141 ;\r\nF_74 ( V_141 , V_148 ,\r\nF_75 ( V_116 ) ,\r\n64 * 1024 ,\r\n128 * 1024 ) ;\r\nif ( V_140 )\r\n* V_140 = V_141 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_6 F_76 ( struct V_68 * V_69 )\r\n{\r\nstruct V_109 * V_110 ;\r\nstruct V_15 * V_16 = NULL ;\r\nint V_40 ;\r\nint V_123 = V_69 -> V_149 ;\r\nif ( V_123 >= V_150 )\r\nreturn - V_151 ;\r\nif ( ! V_152 [ V_123 ] )\r\nreturn - V_153 ;\r\nV_40 = F_77 ( V_154 [ V_123 ] , V_149 [ V_123 ] , V_155 , 0 , & V_110 ) ;\r\nif ( V_40 < 0 )\r\nreturn V_40 ;\r\nV_40 = F_58 ( V_110 , V_69 , & V_16 ) ;\r\nif ( V_40 < 0 ) {\r\nF_3 ( V_125 , L_74 ) ;\r\nF_78 ( V_110 ) ;\r\nreturn V_40 ;\r\n}\r\nF_3 ( V_74 , L_75 ) ;\r\nV_110 -> V_76 = V_16 ;\r\nV_40 = F_69 ( V_16 ) ;\r\nif ( V_40 < 0 ) {\r\nF_78 ( V_110 ) ;\r\nreturn V_40 ;\r\n}\r\nF_3 ( V_74 , L_76 ) ;\r\nV_40 = F_71 ( V_16 , 0 , NULL ) ;\r\nif ( V_40 < 0 ) {\r\nF_78 ( V_110 ) ;\r\nreturn V_40 ;\r\n}\r\nF_3 ( V_74 , L_77 ) ;\r\nstrcpy ( V_110 -> V_156 , V_157 ) ;\r\nstrcpy ( V_110 -> V_158 , L_78 ) ;\r\nsprintf ( V_110 -> V_159 , L_79 ,\r\nV_110 -> V_158 , V_110 -> V_156 ,\r\n( unsigned long ) V_16 -> V_118 , V_16 -> V_46 ,\r\nV_16 -> V_51 , V_123 + 1 ) ;\r\nF_79 ( V_110 , & V_69 -> V_123 ) ;\r\nV_40 = F_80 ( V_110 ) ;\r\nif ( V_40 < 0 ) {\r\nF_78 ( V_110 ) ;\r\nreturn V_40 ;\r\n}\r\nF_81 ( V_69 , V_110 ) ;\r\nF_3 ( V_74 , L_80 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_82 ( struct V_68 * V_69 )\r\n{\r\nF_78 ( F_83 ( V_69 ) ) ;\r\nF_81 ( V_69 , NULL ) ;\r\nreturn 0 ;\r\n}
