
ubuntu-preinstalled/sg_write_verify:     file format elf32-littlearm


Disassembly of section .init:

000009f4 <.init>:
 9f4:	push	{r3, lr}
 9f8:	bl	15fc <set_scsi_pt_cdb@plt+0xa2c>
 9fc:	pop	{r3, pc}

Disassembly of section .plt:

00000a00 <raise@plt-0x14>:
 a00:	push	{lr}		; (str lr, [sp, #-4]!)
 a04:	ldr	lr, [pc, #4]	; a10 <raise@plt-0x4>
 a08:	add	lr, pc, lr
 a0c:	ldr	pc, [lr, #8]!
 a10:	andeq	r2, r1, r4, lsr #10

00000a14 <raise@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #73728	; 0x12000
 a1c:	ldr	pc, [ip, #1316]!	; 0x524

00000a20 <get_scsi_pt_os_err@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #73728	; 0x12000
 a28:	ldr	pc, [ip, #1308]!	; 0x51c

00000a2c <sg_set_binary_mode@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #73728	; 0x12000
 a34:	ldr	pc, [ip, #1300]!	; 0x514

00000a38 <__cxa_finalize@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #73728	; 0x12000
 a40:	ldr	pc, [ip, #1292]!	; 0x50c

00000a44 <set_scsi_pt_data_out@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #73728	; 0x12000
 a4c:	ldr	pc, [ip, #1284]!	; 0x504

00000a50 <read@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #73728	; 0x12000
 a58:	ldr	pc, [ip, #1276]!	; 0x4fc

00000a5c <free@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #73728	; 0x12000
 a64:	ldr	pc, [ip, #1268]!	; 0x4f4

00000a68 <construct_scsi_pt_obj@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #73728	; 0x12000
 a70:	ldr	pc, [ip, #1260]!	; 0x4ec

00000a74 <sg_cmds_close_device@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #73728	; 0x12000
 a7c:	ldr	pc, [ip, #1252]!	; 0x4e4

00000a80 <__stack_chk_fail@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #73728	; 0x12000
 a88:	ldr	pc, [ip, #1244]!	; 0x4dc

00000a8c <pr2serr@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #73728	; 0x12000
 a94:	ldr	pc, [ip, #1236]!	; 0x4d4

00000a98 <perror@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #73728	; 0x12000
 aa0:	ldr	pc, [ip, #1228]!	; 0x4cc

00000aa4 <__fxstat64@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #73728	; 0x12000
 aac:	ldr	pc, [ip, #1220]!	; 0x4c4

00000ab0 <open64@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #73728	; 0x12000
 ab8:	ldr	pc, [ip, #1212]!	; 0x4bc

00000abc <__libc_start_main@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #73728	; 0x12000
 ac4:	ldr	pc, [ip, #1204]!	; 0x4b4

00000ac8 <__gmon_start__@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #73728	; 0x12000
 ad0:	ldr	pc, [ip, #1196]!	; 0x4ac

00000ad4 <getopt_long@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #73728	; 0x12000
 adc:	ldr	pc, [ip, #1188]!	; 0x4a4

00000ae0 <strlen@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #73728	; 0x12000
 ae8:	ldr	pc, [ip, #1180]!	; 0x49c

00000aec <sg_if_can2stderr@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #73728	; 0x12000
 af4:	ldr	pc, [ip, #1172]!	; 0x494

00000af8 <do_scsi_pt@plt>:
 af8:	add	ip, pc, #0, 12
 afc:	add	ip, ip, #73728	; 0x12000
 b00:	ldr	pc, [ip, #1164]!	; 0x48c

00000b04 <__errno_location@plt>:
 b04:	add	ip, pc, #0, 12
 b08:	add	ip, ip, #73728	; 0x12000
 b0c:	ldr	pc, [ip, #1156]!	; 0x484

00000b10 <destruct_scsi_pt_obj@plt>:
 b10:	add	ip, pc, #0, 12
 b14:	add	ip, ip, #73728	; 0x12000
 b18:	ldr	pc, [ip, #1148]!	; 0x47c

00000b1c <memset@plt>:
 b1c:	add	ip, pc, #0, 12
 b20:	add	ip, ip, #73728	; 0x12000
 b24:	ldr	pc, [ip, #1140]!	; 0x474

00000b28 <sg_get_llnum@plt>:
 b28:	add	ip, pc, #0, 12
 b2c:	add	ip, ip, #73728	; 0x12000
 b30:	ldr	pc, [ip, #1132]!	; 0x46c

00000b34 <sg_convert_errno@plt>:
 b34:	add	ip, pc, #0, 12
 b38:	add	ip, ip, #73728	; 0x12000
 b3c:	ldr	pc, [ip, #1124]!	; 0x464

00000b40 <set_scsi_pt_sense@plt>:
 b40:	add	ip, pc, #0, 12
 b44:	add	ip, ip, #73728	; 0x12000
 b48:	ldr	pc, [ip, #1116]!	; 0x45c

00000b4c <safe_strerror@plt>:
 b4c:	add	ip, pc, #0, 12
 b50:	add	ip, ip, #73728	; 0x12000
 b54:	ldr	pc, [ip, #1108]!	; 0x454

00000b58 <get_scsi_pt_sense_len@plt>:
 b58:	add	ip, pc, #0, 12
 b5c:	add	ip, ip, #73728	; 0x12000
 b60:	ldr	pc, [ip, #1100]!	; 0x44c

00000b64 <sg_cmds_process_resp@plt>:
 b64:	add	ip, pc, #0, 12
 b68:	add	ip, ip, #73728	; 0x12000
 b6c:	ldr	pc, [ip, #1092]!	; 0x444

00000b70 <sg_get_num@plt>:
 b70:	add	ip, pc, #0, 12
 b74:	add	ip, ip, #73728	; 0x12000
 b78:	ldr	pc, [ip, #1084]!	; 0x43c

00000b7c <hex2stderr@plt>:
 b7c:	add	ip, pc, #0, 12
 b80:	add	ip, ip, #73728	; 0x12000
 b84:	ldr	pc, [ip, #1076]!	; 0x434

00000b88 <sg_cmds_open_device@plt>:
 b88:	add	ip, pc, #0, 12
 b8c:	add	ip, ip, #73728	; 0x12000
 b90:	ldr	pc, [ip, #1068]!	; 0x42c

00000b94 <sg_memalign@plt>:
 b94:	add	ip, pc, #0, 12
 b98:	add	ip, ip, #73728	; 0x12000
 b9c:	ldr	pc, [ip, #1060]!	; 0x424

00000ba0 <abort@plt>:
 ba0:	add	ip, pc, #0, 12
 ba4:	add	ip, ip, #73728	; 0x12000
 ba8:	ldr	pc, [ip, #1052]!	; 0x41c

00000bac <close@plt>:
 bac:	add	ip, pc, #0, 12
 bb0:	add	ip, ip, #73728	; 0x12000
 bb4:	ldr	pc, [ip, #1044]!	; 0x414

00000bb8 <__snprintf_chk@plt>:
 bb8:	add	ip, pc, #0, 12
 bbc:	add	ip, ip, #73728	; 0x12000
 bc0:	ldr	pc, [ip, #1036]!	; 0x40c

00000bc4 <sg_get_sense_info_fld@plt>:
 bc4:	add	ip, pc, #0, 12
 bc8:	add	ip, ip, #73728	; 0x12000
 bcc:	ldr	pc, [ip, #1028]!	; 0x404

00000bd0 <set_scsi_pt_cdb@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #73728	; 0x12000
 bd8:	ldr	pc, [ip, #1020]!	; 0x3fc

Disassembly of section .text:

00000be0 <.text>:
     be0:	svcmi	0x00f0e92d
     be4:	sfm	f2, 4, [sp, #-0]
     be8:	strcs	r8, [r0], #-2818	; 0xfffff4fe
     bec:	stmiacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     bf0:			; <UNDEFINED> instruction: 0xf8df4625
     bf4:	strmi	r9, [r6], -r4, asr #17
     bf8:			; <UNDEFINED> instruction: 0xf8df447b
     bfc:	sbclt	sl, r7, r0, asr #17
     c00:	ldmlt	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     c04:	ldrbtmi	r4, [sl], #1273	; 0x4f9
     c08:	movwcs	r9, #789	; 0x315
     c0c:	movwcs	lr, #51661	; 0xc9cd
     c10:			; <UNDEFINED> instruction: 0xf8dfab1e
     c14:			; <UNDEFINED> instruction: 0x460f28b0
     c18:	movwcs	r9, #4873	; 0x1309
     c1c:	teqcs	ip, #1006632960	; 0x3c000000
     c20:			; <UNDEFINED> instruction: 0xf04f9314
     c24:	movwls	r3, #58367	; 0xe3ff
     c28:			; <UNDEFINED> instruction: 0xf8df447a
     c2c:	ssatmi	r3, #1, ip, lsl #17
     c30:	ldrbtmi	r9, [fp], #1035	; 0x40b
     c34:	ldrls	r9, [r1], #-1043	; 0xfffffbed
     c38:	ldrmi	lr, [r7], #-2509	; 0xfffff633
     c3c:	ldrls	r9, [r6], #-1040	; 0xfffffbf0
     c40:	strls	r9, [sl], #-1042	; 0xfffffbee
     c44:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
     c48:			; <UNDEFINED> instruction: 0xf04f9345
     c4c:	ldrls	r0, [sp], #-768	; 0xfffffd00
     c50:	ldrbmi	r9, [r2], -r9, lsl #22
     c54:			; <UNDEFINED> instruction: 0x46304639
     c58:	ldrls	r2, [lr], #-1024	; 0xfffffc00
     c5c:	strbmi	r9, [fp], -r0, lsl #6
     c60:	svc	0x0038f7ff
     c64:			; <UNDEFINED> instruction: 0xf0001c42
     c68:			; <UNDEFINED> instruction: 0xf1a080df
     c6c:	ldmdbcs	r8!, {r0, r1, r2, r3, r4, r5, r8}
     c70:	sbchi	pc, sl, r0, lsl #4
     c74:			; <UNDEFINED> instruction: 0xf001e8df
     c78:	stmiagt	r8, {r0, r4, r5, r7, fp, lr, pc}^
     c7c:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
     c80:	ldmgt	lr, {r3, r6, r7, fp, lr, pc}
     c84:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
     c88:	sbccs	ip, r8, r8, asr #17
     c8c:	blls	ff232d08 <set_scsi_pt_cdb@plt+0xff232138>
     c90:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
     c94:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
     c98:	stmibhi	r8, {r3, r6, r7, fp, lr, pc}^
     c9c:	stmiagt	r8, {r3, r6, r7, r8, sl, ip, lr, pc}^
     ca0:	stmdagt	lr!, {r0, r1, r2, r4, r5, r6, r8, ip, sp, pc}^
     ca4:	vstrmi.16	s11, [r8, #400]	; 0x190	; <UNPREDICTABLE>
     ca8:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
     cac:	strbcc	r3, [r8], r8, asr #25
     cb0:	movwcs	r0, #4131	; 0x1023
     cb4:	strb	r9, [fp, sl, lsl #6]
     cb8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     cbc:			; <UNDEFINED> instruction: 0xf8dfe7c8
     cc0:			; <UNDEFINED> instruction: 0xf85b380c
     cc4:	ldmdavs	r8, {r0, r1, ip, sp}
     cc8:	svc	0x0052f7ff
     ccc:	strmi	r2, [r5], -r7, lsl #16
     cd0:			; <UNDEFINED> instruction: 0x4601d9be
     cd4:	ubfxeq	pc, pc, #17, #25
     cd8:	strcs	r2, [r1, #-519]	; 0xfffffdf9
     cdc:			; <UNDEFINED> instruction: 0xf7ff4478
     ce0:	ldrd	lr, [r0], r6
     ce4:	movwcc	r9, #6923	; 0x1b0b
     ce8:	movwcs	r9, #4875	; 0x130b
     cec:			; <UNDEFINED> instruction: 0xe7af9318
     cf0:			; <UNDEFINED> instruction: 0x37d8f8df
     cf4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     cf8:			; <UNDEFINED> instruction: 0xf7ff6818
     cfc:	mcrne	15, 0, lr, cr3, cr10, {1}
     d00:	stcle	3, cr9, [r5], #80	; 0x50
     d04:			; <UNDEFINED> instruction: 0x07ccf8df
     d08:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     d0c:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
     d10:			; <UNDEFINED> instruction: 0xf8dfe069
     d14:			; <UNDEFINED> instruction: 0xf85b37b8
     d18:	ldmdavs	r8, {r0, r1, ip, sp}
     d1c:	svc	0x0028f7ff
     d20:			; <UNDEFINED> instruction: 0xf0001c43
     d24:	andls	r8, pc, r9, lsl r3	; <UNPREDICTABLE>
     d28:	blls	43ab78 <set_scsi_pt_cdb@plt+0x439fa8>
     d2c:			; <UNDEFINED> instruction: 0xf0402b00
     d30:			; <UNDEFINED> instruction: 0xf8df8323
     d34:			; <UNDEFINED> instruction: 0xf85b3798
     d38:	ldmdavs	r8, {r0, r1, ip, sp}
     d3c:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
     d40:			; <UNDEFINED> instruction: 0xf1712800
     d44:	vsubw.s8	q8, q0, d0
     d48:	movwcs	r8, #4893	; 0x131d
     d4c:	smlabteq	ip, sp, r9, lr
     d50:			; <UNDEFINED> instruction: 0xe77d9310
     d54:			; <UNDEFINED> instruction: 0x3774f8df
     d58:	andsls	r2, r6, #268435456	; 0x10000000
     d5c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     d60:	tstls	r5, #1769472	; 0x1b0000
     d64:			; <UNDEFINED> instruction: 0xf8dfe774
     d68:			; <UNDEFINED> instruction: 0xf85b3764
     d6c:	ldmdavs	r8, {r0, r1, ip, sp}
     d70:	mrc	7, 7, APSR_nzcv, cr14, cr15, {7}
     d74:	andsls	r2, r3, pc, lsr r8
     d78:	svcge	0x006af67f
     d7c:	smmlseq	r8, pc, r8, pc	; <UNPREDICTABLE>
     d80:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     d84:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     d88:			; <UNDEFINED> instruction: 0xf8dfe02d
     d8c:			; <UNDEFINED> instruction: 0xf85b3740
     d90:	ldmdavs	r8, {r0, r1, ip, sp}
     d94:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     d98:	andsls	r2, r1, r3, lsl #16
     d9c:	svcge	0x0058f67f
     da0:			; <UNDEFINED> instruction: 0x0738f8df
     da4:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     da8:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
     dac:	movwcs	lr, #4123	; 0x101b
     db0:	smlald	r9, sp, r7, r3
     db4:			; <UNDEFINED> instruction: 0x3714f8df
     db8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     dbc:			; <UNDEFINED> instruction: 0xf7ff6818
     dc0:			; <UNDEFINED> instruction: 0x4603eed8
     dc4:	andls	r3, lr, r1, lsl #6
     dc8:	svcge	0x0042f47f
     dcc:			; <UNDEFINED> instruction: 0x0710f8df
     dd0:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     dd4:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
     dd8:			; <UNDEFINED> instruction: 0xf8dfe005
     ddc:	strcs	r0, [r0, #-1800]	; 0xfffff8f8
     de0:			; <UNDEFINED> instruction: 0xf7ff4478
     de4:			; <UNDEFINED> instruction: 0xf8dfee54
     de8:			; <UNDEFINED> instruction: 0xf8df2700
     dec:	ldrbtmi	r3, [sl], #-1756	; 0xfffff924
     df0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     df4:	subsmi	r9, sl, r5, asr #22
     df8:	movthi	pc, #32832	; 0x8040	; <UNPREDICTABLE>
     dfc:	sublt	r4, r7, r8, lsr #12
     e00:	blhi	bc0fc <set_scsi_pt_cdb@plt+0xbb52c>
     e04:	svchi	0x00f0e8bd
     e08:			; <UNDEFINED> instruction: 0xf8df4601
     e0c:	strcs	r0, [r1, #-1760]	; 0xfffff920
     e10:			; <UNDEFINED> instruction: 0xf7ff4478
     e14:			; <UNDEFINED> instruction: 0xf8dfee3c
     e18:	ldrbtmi	r0, [r8], #-1752	; 0xfffff928
     e1c:	mrc	7, 1, APSR_nzcv, cr6, cr15, {7}
     e20:	movwcs	lr, #6113	; 0x17e1
     e24:			; <UNDEFINED> instruction: 0xe7139312
     e28:			; <UNDEFINED> instruction: 0x36c8f8df
     e2c:			; <UNDEFINED> instruction: 0xf85b9019
     e30:			; <UNDEFINED> instruction: 0xf8daa003
     e34:	adcsmi	r2, r2, #0
     e38:	smlalbthi	pc, r9, r0, r2	; <UNPREDICTABLE>
     e3c:	bleq	3cf80 <set_scsi_pt_cdb@plt+0x3c3b0>
     e40:	blcs	27aa8 <set_scsi_pt_cdb@plt+0x26ed8>
     e44:	mvnhi	pc, r0
     e48:	blcs	27aac <set_scsi_pt_cdb@plt+0x26edc>
     e4c:	msrhi	SPSR_s, r0, asr #32
     e50:	svceq	0x0000f1bb
     e54:	addhi	pc, r6, #0
     e58:	blcs	27aa0 <set_scsi_pt_cdb@plt+0x26ed0>
     e5c:	subhi	pc, fp, #0
     e60:	svceq	0x0000f1b8
     e64:	msrhi	SPSR_fsc, r0
     e68:	blcs	27ac8 <set_scsi_pt_cdb@plt+0x26ef8>
     e6c:	adcshi	pc, sp, #0
     e70:	blcs	27ab0 <set_scsi_pt_cdb@plt+0x26ee0>
     e74:	sbchi	pc, lr, #64, 6
     e78:	ldrdeq	lr, [lr, -sp]
     e7c:	stc2	0, cr15, [r0, #-0]
     e80:	mcr	8, 0, r2, cr8, cr15, {1}
     e84:	vpmin.s8	d16, d0, d0
     e88:	bls	2e190c <set_scsi_pt_cdb@plt+0x2e0d3c>
     e8c:	ldrbmi	r2, [r8], -r0, lsl #2
     e90:	mrc	7, 3, APSR_nzcv, cr10, cr15, {7}
     e94:	beq	3d55c <set_scsi_pt_cdb@plt+0x3c98c>
     e98:	addhi	pc, r4, #192, 4
     e9c:	andne	lr, ip, #3620864	; 0x374000
     ea0:	bcs	67ad0 <set_scsi_pt_cdb@plt+0x66f00>
     ea4:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
     ea8:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
     eac:	bicshi	pc, ip, r0, asr #1
     eb0:			; <UNDEFINED> instruction: 0xf0002b00
     eb4:	stmdbls	fp, {r0, r3, r4, r6, r7, r8, pc}
     eb8:			; <UNDEFINED> instruction: 0xf8dfae3d
     ebc:			; <UNDEFINED> instruction: 0x461c263c
     ec0:	stmdbcs	r0, {r5, r8, r9, sp}
     ec4:	strcs	fp, [r0], #-3848	; 0xfffff0f8
     ec8:			; <UNDEFINED> instruction: 0x4630447a
     ecc:	ldrmi	r9, [r9], -r0, lsl #4
     ed0:	andls	r2, r1, #16, 4
     ed4:	strls	r2, [sl], #-513	; 0xfffffdff
     ed8:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     edc:			; <UNDEFINED> instruction: 0xf0402c00
     ee0:	blls	2e18e0 <set_scsi_pt_cdb@plt+0x2e0d10>
     ee4:			; <UNDEFINED> instruction: 0xf0402b00
     ee8:	blls	421a74 <set_scsi_pt_cdb@plt+0x420ea4>
     eec:	blls	465b1c <set_scsi_pt_cdb@plt+0x464f4c>
     ef0:	strcs	r0, [r0], -sp, ror #2
     ef4:			; <UNDEFINED> instruction: 0x0604f8df
     ef8:	blx	fe17f87e <set_scsi_pt_cdb@plt+0xfe17ecae>
     efc:	subseq	r2, fp, r1, lsl #14
     f00:			; <UNDEFINED> instruction: 0x463d4478
     f04:	tstls	sl, #-1342177275	; 0xb0000005
     f08:	tsteq	r0, #75	; 0x4b	; <UNPREDICTABLE>
     f0c:	tstvs	r7, #3358720	; 0x334000
     f10:	b	13e7b54 <set_scsi_pt_cdb@plt+0x13e6f84>
     f14:			; <UNDEFINED> instruction: 0xf8df2943
     f18:	ldrbtmi	r3, [fp], #-1512	; 0xfffffa18
     f1c:			; <UNDEFINED> instruction: 0xf8df931b
     f20:	ldrbtmi	r3, [fp], #-1508	; 0xfffffa1c
     f24:	bcc	fe43c74c <set_scsi_pt_cdb@plt+0xfe43bb7c>
     f28:	blcs	27b70 <set_scsi_pt_cdb@plt+0x26fa0>
     f2c:	addhi	pc, r7, r0
     f30:	blcs	27b90 <set_scsi_pt_cdb@plt+0x26fc0>
     f34:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
     f38:			; <UNDEFINED> instruction: 0x46209c15
     f3c:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
     f40:			; <UNDEFINED> instruction: 0xd10342b8
     f44:	blcs	b5efd8 <set_scsi_pt_cdb@plt+0xb5e408>
     f48:	bichi	pc, ip, r0
     f4c:	tstcs	r0, r5, lsl r8
     f50:	stc	7, cr15, [lr, #1020]!	; 0x3fc
     f54:	tstls	r9, #3, 28	; 0x30
     f58:	mvnhi	pc, r0, asr #5
     f5c:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
     f60:	vmlal.s8	q9, d0, d0
     f64:	blls	3a19d8 <set_scsi_pt_cdb@plt+0x3a0e08>
     f68:	vqrdmulh.s<illegal width 8>	d18, d0, d0
     f6c:	blls	2e14f0 <set_scsi_pt_cdb@plt+0x2e0920>
     f70:	stmdals	lr, {r0, r2, r3, r4, r9, fp, sp, pc}
     f74:	blcs	c937c <set_scsi_pt_cdb@plt+0xc87ac>
     f78:	movwcs	fp, #4052	; 0xfd4
     f7c:			; <UNDEFINED> instruction: 0xf7ff2301
     f80:	strmi	lr, [r6], -sl, lsl #28
     f84:			; <UNDEFINED> instruction: 0xf0002800
     f88:	strmi	r8, [r1], -sp, ror #4
     f8c:	ldmdals	r9, {r1, r2, r3, r9, fp, ip, pc}
     f90:	ldcl	7, cr15, [lr, #-1020]	; 0xfffffc04
     f94:	vmull.p8	<illegal reg q8.5>, d0, d1
     f98:	blls	3a191c <set_scsi_pt_cdb@plt+0x3a0d4c>
     f9c:	vhsub.u8	d4, d16, d11
     fa0:	svcls	0x000f8243
     fa4:	blcs	27bd8 <set_scsi_pt_cdb@plt+0x27008>
     fa8:	svclt	0x00d49b0a
     fac:	strcs	r2, [r1, #-1280]	; 0xfffffb00
     fb0:			; <UNDEFINED> instruction: 0xf0002b00
     fb4:	movwcs	r8, #219	; 0xdb
     fb8:			; <UNDEFINED> instruction: 0xf88d9a12
     fbc:	orrcs	r3, lr, #243	; 0xf3
     fc0:	rsccc	pc, r4, sp, lsl #17
     fc4:	bcs	27c2c <set_scsi_pt_cdb@plt+0x2705c>
     fc8:	ldrbmi	fp, [fp], -r8, lsl #30
     fcc:	rsccc	pc, r5, sp, lsl #17
     fd0:			; <UNDEFINED> instruction: 0xb12b9b11
     fd4:	smlalcc	pc, r5, sp, r8	; <UNPREDICTABLE>
     fd8:	tstmi	r3, #106496	; 0x1a000
     fdc:	rsccc	pc, r5, sp, lsl #17
     fe0:			; <UNDEFINED> instruction: 0x9c0b9b0c
     fe4:	blt	667810 <set_scsi_pt_cdb@plt+0x666c40>
     fe8:	blt	6e7c24 <set_scsi_pt_cdb@plt+0x6e7054>
     fec:	tstcc	lr, sp, asr #19
     ff0:	ldrtmi	ip, [r3], -r3, lsl #20
     ff4:	strpl	lr, [r2], #-2509	; 0xfffff633
     ff8:	lfmls	f2, 4, [r4], {16}
     ffc:			; <UNDEFINED> instruction: 0xf8cdba3d
    1000:	ldrbmi	r0, [r0], -r6, ror #1
    1004:	rscne	pc, sl, sp, asr #17
    1008:	strls	sl, [r1], #-2361	; 0xfffff6c7
    100c:			; <UNDEFINED> instruction: 0xf8cd9c0e
    1010:	strls	r5, [r0], #-238	; 0xffffff12
    1014:			; <UNDEFINED> instruction: 0xf0049c13
    1018:			; <UNDEFINED> instruction: 0xf88d051f
    101c:			; <UNDEFINED> instruction: 0xf00050f2
    1020:			; <UNDEFINED> instruction: 0x4605fb51
    1024:			; <UNDEFINED> instruction: 0xf1b8bb85
    1028:			; <UNDEFINED> instruction: 0xf0000f00
    102c:	blls	5e13d0 <set_scsi_pt_cdb@plt+0x5e0800>
    1030:	tstls	r7, #989855744	; 0x3b000000
    1034:	adcsmi	r9, fp, #15360	; 0x3c00
    1038:	msrhi	SPSR_sxc, r0, asr #32
    103c:	ldmib	sp, {r8, sl, sp}^
    1040:	ldrtmi	r3, [r1], -ip, lsl #8
    1044:	ldmibne	fp, {r1, r2, r3, r9, fp, ip, pc}^
    1048:			; <UNDEFINED> instruction: 0xf1449819
    104c:	stmib	sp, {sl}^
    1050:			; <UNDEFINED> instruction: 0xf7ff340c
    1054:			; <UNDEFINED> instruction: 0xf1b0ecfe
    1058:	vqdmlal.s<illegal width 8>	q8, d0, d0
    105c:	blls	2e17b8 <set_scsi_pt_cdb@plt+0x2e0be8>
    1060:	mrrcle	11, 0, r2, r2, cr1	; <UNPREDICTABLE>
    1064:	svceq	0x0000f1b9
    1068:	blls	3b50a8 <set_scsi_pt_cdb@plt+0x3b44d8>
    106c:	cfldr32le	mvfx4, [r9, #300]	; 0x12c
    1070:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx8
    1074:			; <UNDEFINED> instruction: 0xf0001a10
    1078:	strmi	pc, [r1], r9, lsl #29
    107c:	stmdbcs	r0, {r0, r1, r2, r9, sl, lr}
    1080:			; <UNDEFINED> instruction: 0xf1b9d156
    1084:	orrle	r0, sp, r0, lsl #30
    1088:	svceq	0x0000f1b8
    108c:	teqhi	lr, r0, asr #32	; <UNPREDICTABLE>
    1090:	tstlt	r8, sp, lsl r8
    1094:	stcl	7, cr15, [r2], #1020	; 0x3fc
    1098:	blcs	27d04 <set_scsi_pt_cdb@plt+0x27134>
    109c:	ldrmi	sp, [r8], -r2, lsl #26
    10a0:	stc	7, cr15, [r4, #1020]	; 0x3fc
    10a4:			; <UNDEFINED> instruction: 0xf7ff4650
    10a8:	stmdacs	r0, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
    10ac:	cmplt	r5, lr, asr #22
    10b0:	stmdblt	r3, {r0, r1, r3, r8, r9, fp, ip, pc}^
    10b4:	ldrbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    10b8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    10bc:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    10c0:			; <UNDEFINED> instruction: 0xf0002800
    10c4:	stfcsd	f0, [r0, #-624]	; 0xfffffd90
    10c8:	strbcs	fp, [r3, #-4024]!	; 0xfffff048
    10cc:	mrrcne	6, 8, lr, r3, cr11
    10d0:	eorlt	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    10d4:			; <UNDEFINED> instruction: 0xf8ca42b3
    10d8:			; <UNDEFINED> instruction: 0xf6bf3000
    10dc:			; <UNDEFINED> instruction: 0xf8dfaeb1
    10e0:	ldrbtmi	r4, [ip], #-1068	; 0xfffffbd4
    10e4:	eorne	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    10e8:			; <UNDEFINED> instruction: 0xf7ff4620
    10ec:			; <UNDEFINED> instruction: 0xf8daecd0
    10f0:	movwcc	r3, #4096	; 0x1000
    10f4:	andcc	pc, r0, sl, asr #17
    10f8:	blle	ffcd1bcc <set_scsi_pt_cdb@plt+0xffcd0ffc>
    10fc:	ldreq	pc, [r0], #-2271	; 0xfffff721
    1100:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    1104:	stcl	7, cr15, [r2], {255}	; 0xff
    1108:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx13
    110c:			; <UNDEFINED> instruction: 0x464a0a90
    1110:			; <UNDEFINED> instruction: 0xf7ff9915
    1114:			; <UNDEFINED> instruction: 0xe7a5ecbc
    1118:	ldrbtmi	r4, [r8], #-2302	; 0xfffff702
    111c:	ldc	7, cr15, [r6], #1020	; 0x3fc
    1120:	strcs	r4, [r0, #-2557]	; 0xfffff603
    1124:	ldrbtmi	r4, [r9], #-2301	; 0xfffff703
    1128:			; <UNDEFINED> instruction: 0xf7ff4478
    112c:			; <UNDEFINED> instruction: 0xe65aecb0
    1130:	ldmdals	fp, {r0, r2, r4, r9, fp, ip, pc}
    1134:	stc	7, cr15, [sl], #1020	; 0x3fc
    1138:	svceq	0x0000f1b9
    113c:	svcge	0x0032f47f
    1140:	vst1.32	{d30}, [pc :128], r2
    1144:	cdp	3, 0, cr7, cr8, cr0, {0}
    1148:			; <UNDEFINED> instruction: 0xe69e3a10
    114c:	strtmi	r4, [r0], -r4, asr #4
    1150:	ldcl	7, cr15, [ip], #1020	; 0x3fc
    1154:	ldmmi	r2!, {r0, r9, sl, lr}^
    1158:			; <UNDEFINED> instruction: 0xf7ff4478
    115c:	stccs	12, cr14, [r0, #-608]	; 0xfffffda0
    1160:	strtmi	sp, [r0], -r6, lsr #3
    1164:	stcl	7, cr15, [r6], #1020	; 0x3fc
    1168:	str	r4, [r0, r5, lsl #12]!
    116c:	bls	4a7d9c <set_scsi_pt_cdb@plt+0x4a71cc>
    1170:	ldrsbtgt	pc, [r0], -sp	; <UNPREDICTABLE>
    1174:	rsccc	pc, sp, sp, lsl #17
    1178:			; <UNDEFINED> instruction: 0xf88d232e
    117c:	blls	60d514 <set_scsi_pt_cdb@plt+0x60c944>
    1180:	svclt	0x00082a00
    1184:			; <UNDEFINED> instruction: 0xf88d465b
    1188:	blls	44d524 <set_scsi_pt_cdb@plt+0x44c954>
    118c:			; <UNDEFINED> instruction: 0xf89db12b
    1190:	bls	68d52c <set_scsi_pt_cdb@plt+0x68c95c>
    1194:			; <UNDEFINED> instruction: 0xf88d4313
    1198:	blls	2cd534 <set_scsi_pt_cdb@plt+0x2cc964>
    119c:	ldmdbls	r4, {r1, r3, r9, sp}
    11a0:	ldcls	8, cr9, [r3], {14}
    11a4:	ldrtmi	r9, [r3], -r3, lsl #6
    11a8:	blx	fe7265b8 <set_scsi_pt_cdb@plt+0xfe7259e8>
    11ac:	smlabbls	r1, ip, r5, pc	; <UNPREDICTABLE>
    11b0:	andls	sl, r0, r9, lsr r9
    11b4:			; <UNDEFINED> instruction: 0xf8cd4650
    11b8:			; <UNDEFINED> instruction: 0xf00450e6
    11bc:			; <UNDEFINED> instruction: 0xf88d051f
    11c0:	blt	1f55570 <set_scsi_pt_cdb@plt+0x1f549a0>
    11c4:	rscpl	pc, fp, sp, lsr #17
    11c8:	blx	1f3d1d0 <set_scsi_pt_cdb@plt+0x1f3c600>
    11cc:	str	r4, [r9, -r5, lsl #12]!
    11d0:	blcs	27e10 <set_scsi_pt_cdb@plt+0x27240>
    11d4:	blls	2f866c <set_scsi_pt_cdb@plt+0x2f7a9c>
    11d8:	stmdals	lr, {r0, r2, r3, r4, r9, fp, sp, pc}
    11dc:	blcs	c95e4 <set_scsi_pt_cdb@plt+0xc8a14>
    11e0:	movwcs	fp, #4052	; 0xfd4
    11e4:			; <UNDEFINED> instruction: 0xf7ff2301
    11e8:			; <UNDEFINED> instruction: 0x4606ecd6
    11ec:			; <UNDEFINED> instruction: 0xf0002800
    11f0:	bls	3a16a0 <set_scsi_pt_cdb@plt+0x3a0ad0>
    11f4:			; <UNDEFINED> instruction: 0xf7ff21ff
    11f8:			; <UNDEFINED> instruction: 0xe6d2ec92
    11fc:			; <UNDEFINED> instruction: 0xf47f2d00
    1200:	blls	3ecf14 <set_scsi_pt_cdb@plt+0x3ec344>
    1204:			; <UNDEFINED> instruction: 0xf47f42bb
    1208:			; <UNDEFINED> instruction: 0xf1b8af3f
    120c:			; <UNDEFINED> instruction: 0xf47f0f00
    1210:			; <UNDEFINED> instruction: 0x4645af15
    1214:	blls	5faf0c <set_scsi_pt_cdb@plt+0x5fa33c>
    1218:			; <UNDEFINED> instruction: 0xf43f2b00
    121c:			; <UNDEFINED> instruction: 0xe77fae19
    1220:	blcs	27e54 <set_scsi_pt_cdb@plt+0x27284>
    1224:			; <UNDEFINED> instruction: 0xf8cdd179
    1228:			; <UNDEFINED> instruction: 0xe7d49038
    122c:	andcs	r9, r3, r9, lsl #20
    1230:			; <UNDEFINED> instruction: 0xf7ff9919
    1234:	stmdacs	r0, {r3, r4, r5, sl, fp, sp, lr, pc}
    1238:	smlawthi	r2, r0, r2, pc	; <UNPREDICTABLE>
    123c:			; <UNDEFINED> instruction: 0xf4039b22
    1240:			; <UNDEFINED> instruction: 0xf5b34370
    1244:			; <UNDEFINED> instruction: 0xf0404f00
    1248:	blls	aa16a8 <set_scsi_pt_cdb@plt+0xaa0ad8>
    124c:	movwls	r2, #60160	; 0xeb00
    1250:	tsthi	lr, r0, asr #6	; <UNPREDICTABLE>
    1254:	blcs	27e88 <set_scsi_pt_cdb@plt+0x272b8>
    1258:	mcrge	4, 4, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    125c:	stmdbls	lr, {r0, r4, r5, r7, fp, lr}
    1260:			; <UNDEFINED> instruction: 0xf7ff4478
    1264:	pkhbt	lr, r2, r4, lsl #24
    1268:	stmdbls	pc, {r1, r3, r9, fp, ip, pc}	; <UNPREDICTABLE>
    126c:	svccc	0x0080f5b1
    1270:			; <UNDEFINED> instruction: 0xf042bf28
    1274:	andls	r0, sl, #268435456	; 0x10000000
    1278:			; <UNDEFINED> instruction: 0xf47f2a00
    127c:	bmi	feaacaf4 <set_scsi_pt_cdb@plt+0xfeaabf24>
    1280:			; <UNDEFINED> instruction: 0x2320ae3d
    1284:	ldrbtmi	r2, [sl], #-266	; 0xfffffef6
    1288:	stmib	sp, {r4, r5, r9, sl, lr}^
    128c:	ldrmi	r2, [r9], -r0, lsl #2
    1290:			; <UNDEFINED> instruction: 0xf7ff2201
    1294:	blls	2fc4e4 <set_scsi_pt_cdb@plt+0x2fb914>
    1298:			; <UNDEFINED> instruction: 0xf43f2b00
    129c:	stcls	14, cr10, [lr], {40}	; 0x28
    12a0:	stmiami	r2!, {r1, r3, r4, r6, r9, sl, lr}
    12a4:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    12a8:			; <UNDEFINED> instruction: 0xf7ff4623
    12ac:			; <UNDEFINED> instruction: 0x2c00ebf0
    12b0:	ldmmi	pc, {r2, r8, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
    12b4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    12b8:	bl	ffa3f2bc <set_scsi_pt_cdb@plt+0xffa3e6ec>
    12bc:	ldmib	sp, {r0, r1, r4, r8, fp, ip, pc}^
    12c0:	ldmmi	ip, {r2, r3, r8, r9, sl, sp, lr}
    12c4:	ldmdbls	r1, {r0, r2, r8, ip, pc}
    12c8:			; <UNDEFINED> instruction: 0x463b4632
    12cc:	andshi	pc, r8, sp, asr #17
    12d0:	strvs	lr, [r0, -sp, asr #19]
    12d4:	tstls	r4, r8, ror r4
    12d8:	stmib	sp, {r1, r4, r8, fp, ip, pc}^
    12dc:			; <UNDEFINED> instruction: 0xf7ff5102
    12e0:			; <UNDEFINED> instruction: 0xe604ebd6
    12e4:	adcsmi	r9, fp, #11264	; 0x2c00
    12e8:	blmi	fe4f8438 <set_scsi_pt_cdb@plt+0xfe4f7868>
    12ec:	tstls	r5, #2063597568	; 0x7b000000
    12f0:	tstls	r9, #23552	; 0x5c00
    12f4:	ldmmi	r1, {r0, r1, r2, r4, r5, r9, sl, sp, lr, pc}
    12f8:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    12fc:	bl	ff1bf300 <set_scsi_pt_cdb@plt+0xff1be730>
    1300:	ldrbtmi	r4, [r8], #-2191	; 0xfffff771
    1304:	bl	ff0bf308 <set_scsi_pt_cdb@plt+0xff0be738>
    1308:	strcs	lr, [r0, #-1389]	; 0xfffffa93
    130c:	stmmi	sp, {r0, r1, r2, r4, r9, fp, ip, pc}
    1310:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    1314:	bl	feebf318 <set_scsi_pt_cdb@plt+0xfeebe748>
    1318:	stmdbls	pc, {r1, r3, r4, r5, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    131c:	vst1.16	{d20-d22}, [pc], fp
    1320:			; <UNDEFINED> instruction: 0xf7ff7200
    1324:			; <UNDEFINED> instruction: 0xe77eebb4
    1328:	bl	ffb3f32c <set_scsi_pt_cdb@plt+0xffb3e75c>
    132c:	strtmi	r6, [r0], -r4, lsl #16
    1330:	stc	7, cr15, [ip], {255}	; 0xff
    1334:			; <UNDEFINED> instruction: 0x46029915
    1338:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
    133c:	bl	fe9bf340 <set_scsi_pt_cdb@plt+0xfe9be770>
    1340:			; <UNDEFINED> instruction: 0xf7ff4620
    1344:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1348:	movweq	pc, #448	; 0x1c0	; <UNPREDICTABLE>
    134c:			; <UNDEFINED> instruction: 0xf77f9319
    1350:	blls	66cb80 <set_scsi_pt_cdb@plt+0x66bfb0>
    1354:			; <UNDEFINED> instruction: 0xe697425d
    1358:	strcs	r4, [r1, #-2172]	; 0xfffff784
    135c:			; <UNDEFINED> instruction: 0xf7ff4478
    1360:	strb	lr, [r0, #-2966]	; 0xfffff46a
    1364:	strcs	r4, [r1, #-2170]	; 0xfffff786
    1368:			; <UNDEFINED> instruction: 0xf7ff4478
    136c:	ldmdami	r9!, {r4, r7, r8, r9, fp, sp, lr, pc}^
    1370:			; <UNDEFINED> instruction: 0xf7ff4478
    1374:	ldr	lr, [r6, #-2956]!	; 0xfffff474
    1378:	strcs	r4, [r1, #-2167]	; 0xfffff789
    137c:			; <UNDEFINED> instruction: 0xf7ff4478
    1380:	ldr	lr, [r0, #-2950]!	; 0xfffff47a
    1384:	strcs	r4, [r1, #-2165]	; 0xfffff78b
    1388:			; <UNDEFINED> instruction: 0xf7ff4478
    138c:	str	lr, [sl, #-2944]!	; 0xfffff480
    1390:	ldmdami	r3!, {r0, r1, r2, r4, r8, r9, fp, ip, pc}^
    1394:	tstls	r9, #120, 8	; 0x78000000
    1398:	bl	1e3f39c <set_scsi_pt_cdb@plt+0x1e3e7cc>
    139c:	ldrbtmi	r4, [fp], #-2929	; 0xfffff48f
    13a0:	strb	r9, [r0, #789]!	; 0x315
    13a4:	streq	pc, [r0], -sl, asr #3
    13a8:	tstls	r7, #0, 6
    13ac:			; <UNDEFINED> instruction: 0xf7ff4630
    13b0:	strmi	lr, [r5], -r2, asr #23
    13b4:			; <UNDEFINED> instruction: 0xf7ff4630
    13b8:	ldrbmi	lr, [r9], -sl, asr #23
    13bc:	stmdami	sl!, {r1, r9, sl, lr}^
    13c0:			; <UNDEFINED> instruction: 0xf7ff4478
    13c4:	ldrb	lr, [pc], -r4, ror #22
    13c8:	stmdami	r8!, {r0, r9, sl, lr}^
    13cc:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    13d0:	bl	173f3d4 <set_scsi_pt_cdb@plt+0x173e804>
    13d4:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
    13d8:	bl	163f3dc <set_scsi_pt_cdb@plt+0x163e80c>
    13dc:	stmdami	r5!, {r0, r1, r8, sl, sp, lr, pc}^
    13e0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    13e4:	bl	14bf3e8 <set_scsi_pt_cdb@plt+0x14be818>
    13e8:	stmdami	r3!, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    13ec:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    13f0:	bl	133f3f4 <set_scsi_pt_cdb@plt+0x133e824>
    13f4:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
    13f8:	bl	123f3fc <set_scsi_pt_cdb@plt+0x123e82c>
    13fc:	stmdami	r0!, {r0, r1, r4, r5, r6, r7, sl, sp, lr, pc}^
    1400:			; <UNDEFINED> instruction: 0xf7ff4478
    1404:	ldrb	lr, [lr], -r4, asr #22
    1408:	ldmdbls	r5, {r1, r2, r3, r4, r6, fp, lr}
    140c:			; <UNDEFINED> instruction: 0xf7ff4478
    1410:			; <UNDEFINED> instruction: 0xe639eb3e
    1414:	ldrcs	r4, [pc, #-2140]	; bc0 <__snprintf_chk@plt+0x8>
    1418:			; <UNDEFINED> instruction: 0xf7ff4478
    141c:	ldmdami	fp, {r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    1420:			; <UNDEFINED> instruction: 0xf7ff4478
    1424:	ldrb	lr, [lr], #2868	; 0xb34
    1428:	blls	553594 <set_scsi_pt_cdb@plt+0x5529c4>
    142c:	ldrbtmi	r9, [r8], #-2574	; 0xfffff5f2
    1430:	bl	b3f434 <set_scsi_pt_cdb@plt+0xb3e864>
    1434:	svceq	0x0000f1b8
    1438:	mcrge	4, 1, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    143c:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    1440:	bl	93f444 <set_scsi_pt_cdb@plt+0x93e874>
    1444:	ldmdami	r4, {r5, r9, sl, sp, lr, pc}^
    1448:			; <UNDEFINED> instruction: 0xf7ff4478
    144c:	andcs	lr, ip, r0, lsr #22
    1450:	bl	1c3f454 <set_scsi_pt_cdb@plt+0x1c3e884>
    1454:	ldr	r4, [r7], -r5, lsl #12
    1458:	ldmdbls	r5, {r4, r6, fp, lr}
    145c:			; <UNDEFINED> instruction: 0xf7ff4478
    1460:			; <UNDEFINED> instruction: 0xe611eb16
    1464:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    1468:	bl	43f46c <set_scsi_pt_cdb@plt+0x43e89c>
    146c:			; <UNDEFINED> instruction: 0xf7ff200c
    1470:	strmi	lr, [r5], -r2, ror #22
    1474:	stmdami	fp, {r3, r9, sl, sp, lr, pc}^
    1478:			; <UNDEFINED> instruction: 0xf7ff4478
    147c:	str	lr, [r3], -r8, lsl #22
    1480:	ldmdbls	r5, {r0, r3, r6, fp, lr}
    1484:			; <UNDEFINED> instruction: 0xf7ff4478
    1488:	ldrb	lr, [sp, #2818]!	; 0xb02
    148c:	b	ffe3f490 <set_scsi_pt_cdb@plt+0xffe3e8c0>
    1490:	ldmdbls	r5, {r1, r2, r6, fp, lr}
    1494:			; <UNDEFINED> instruction: 0xf7ff4478
    1498:	ldrb	lr, [r5, #2810]!	; 0xafa
    149c:			; <UNDEFINED> instruction: 0xf06f4844
    14a0:	tstls	r9, #939524096	; 0x38000000
    14a4:			; <UNDEFINED> instruction: 0xf7ff4478
    14a8:	smmlsr	r2, r8, sl, lr
    14ac:	movwls	r9, #43792	; 0xab10
    14b0:	svclt	0x0000e6f5
    14b4:	muleq	r0, r0, ip
    14b8:	andeq	r2, r1, r0, lsl #8
    14bc:	andeq	r1, r0, r2, lsr #5
    14c0:	strdeq	r2, [r1], -lr
    14c4:	andeq	r2, r1, r8, lsl #6
    14c8:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    14cc:	andeq	r0, r0, r8, asr #1
    14d0:	ldrdeq	r1, [r0], -r8
    14d4:	andeq	r1, r0, sl, lsl #17
    14d8:	andeq	r1, r0, lr, ror #2
    14dc:	andeq	r1, r0, sl, lsl r1
    14e0:	andeq	r1, r0, sl, asr #14
    14e4:	andeq	r1, r0, r0, asr #2
    14e8:	andeq	r2, r1, r2, asr #2
    14ec:	andeq	r1, r0, ip, asr #15
    14f0:	andeq	r1, r0, r6, lsl #2
    14f4:	strheq	r0, [r0], -r4
    14f8:	andeq	r0, r0, r8, lsr pc
    14fc:	andeq	r1, r0, ip, ror #20
    1500:	andeq	r1, r0, r2, lsr #21
    1504:	andeq	r1, r0, r2, ror sl
    1508:	andeq	r1, r0, lr, ror #18
    150c:	andeq	r1, r0, lr, lsl r5
    1510:	andeq	r0, r0, lr, lsl lr
    1514:	andeq	r1, r0, r6, lsl #10
    1518:	andeq	r1, r0, lr, lsr #10
    151c:	andeq	r1, r0, ip, lsr r5
    1520:			; <UNDEFINED> instruction: 0x000018bc
    1524:	andeq	r1, r0, r4, asr #12
    1528:	andeq	r0, r0, sl, ror fp
    152c:	strdeq	r1, [r0], -r2
    1530:	andeq	r1, r0, r2, lsl #10
    1534:	andeq	r1, r0, ip, ror #9
    1538:			; <UNDEFINED> instruction: 0x00000bb4
    153c:	andeq	r1, r0, r2, lsr #7
    1540:	andeq	r0, r0, lr, lsl ip
    1544:	ldrdeq	r1, [r0], -r6
    1548:	andeq	r1, r0, r6, lsl #8
    154c:	andeq	r1, r0, ip, lsl r2
    1550:	andeq	r1, r0, ip, lsl r3
    1554:			; <UNDEFINED> instruction: 0x00000bb0
    1558:			; <UNDEFINED> instruction: 0x000011bc
    155c:	ldrdeq	r1, [r0], -r4
    1560:	andeq	r1, r0, r8, ror r4
    1564:	andeq	r0, r0, r2, lsl #22
    1568:	andeq	r1, r0, r0, lsl #7
    156c:	andeq	r1, r0, lr, lsr r3
    1570:	andeq	r0, r0, sl, asr #22
    1574:	andeq	r1, r0, r6, lsl #7
    1578:	andeq	r1, r0, sl, asr #5
    157c:	andeq	r0, r0, sl, lsr #22
    1580:	andeq	r1, r0, r4, asr #12
    1584:	ldrdeq	r1, [r0], -r8
    1588:	andeq	r1, r0, r8, asr #5
    158c:	andeq	r0, r0, r0, lsl #22
    1590:	andeq	r1, r0, lr, asr #9
    1594:	andeq	r1, r0, sl, ror #9
    1598:	andeq	r1, r0, ip, ror r4
    159c:	andeq	r1, r0, r8, lsl #9
    15a0:	andeq	r1, r0, lr, asr r4
    15a4:	andeq	r1, r0, r0, ror #7
    15a8:			; <UNDEFINED> instruction: 0x000013bc
    15ac:	strdeq	r1, [r0], -r8
    15b0:	andeq	r1, r0, r8, lsl #7
    15b4:	bleq	3d6f8 <set_scsi_pt_cdb@plt+0x3cb28>
    15b8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    15bc:	strbtmi	fp, [sl], -r2, lsl #24
    15c0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    15c4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    15c8:	ldrmi	sl, [sl], #776	; 0x308
    15cc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    15d0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    15d4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    15d8:			; <UNDEFINED> instruction: 0xf85a4b06
    15dc:	stmdami	r6, {r0, r1, ip, sp}
    15e0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    15e4:	b	1abf5e8 <set_scsi_pt_cdb@plt+0x1abea18>
    15e8:	b	ff6bf5ec <set_scsi_pt_cdb@plt+0xff6bea1c>
    15ec:	andeq	r1, r1, r8, asr #18
    15f0:	andeq	r0, r0, r4, lsr #1
    15f4:	strheq	r0, [r0], -ip
    15f8:	andeq	r0, r0, r0, asr #1
    15fc:	ldr	r3, [pc, #20]	; 1618 <set_scsi_pt_cdb@plt+0xa48>
    1600:	ldr	r2, [pc, #20]	; 161c <set_scsi_pt_cdb@plt+0xa4c>
    1604:	add	r3, pc, r3
    1608:	ldr	r2, [r3, r2]
    160c:	cmp	r2, #0
    1610:	bxeq	lr
    1614:	b	ac8 <__gmon_start__@plt>
    1618:	andeq	r1, r1, r8, lsr #18
    161c:	strheq	r0, [r0], -r8
    1620:	blmi	1d3640 <set_scsi_pt_cdb@plt+0x1d2a70>
    1624:	bmi	1d280c <set_scsi_pt_cdb@plt+0x1d1c3c>
    1628:	addmi	r4, r3, #2063597568	; 0x7b000000
    162c:	andle	r4, r3, sl, ror r4
    1630:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1634:	ldrmi	fp, [r8, -r3, lsl #2]
    1638:	svclt	0x00004770
    163c:	ldrdeq	r1, [r1], -r0
    1640:	andeq	r1, r1, ip, asr #21
    1644:	andeq	r1, r1, r4, lsl #18
    1648:	andeq	r0, r0, ip, lsr #1
    164c:	stmdbmi	r9, {r3, fp, lr}
    1650:	bmi	252838 <set_scsi_pt_cdb@plt+0x251c68>
    1654:	bne	252840 <set_scsi_pt_cdb@plt+0x251c70>
    1658:	svceq	0x00cb447a
    165c:			; <UNDEFINED> instruction: 0x01a1eb03
    1660:	andle	r1, r3, r9, asr #32
    1664:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1668:	ldrmi	fp, [r8, -r3, lsl #2]
    166c:	svclt	0x00004770
    1670:	andeq	r1, r1, r4, lsr #21
    1674:	andeq	r1, r1, r0, lsr #21
    1678:	ldrdeq	r1, [r1], -r8
    167c:	andeq	r0, r0, r4, asr #1
    1680:	blmi	2aeaa8 <set_scsi_pt_cdb@plt+0x2aded8>
    1684:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1688:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    168c:	blmi	26fc40 <set_scsi_pt_cdb@plt+0x26f070>
    1690:	ldrdlt	r5, [r3, -r3]!
    1694:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1698:			; <UNDEFINED> instruction: 0xf7ff6818
    169c:			; <UNDEFINED> instruction: 0xf7ffe9ce
    16a0:	blmi	1c15a4 <set_scsi_pt_cdb@plt+0x1c09d4>
    16a4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    16a8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    16ac:	andeq	r1, r1, lr, ror #20
    16b0:	andeq	r1, r1, r8, lsr #17
    16b4:	andeq	r0, r0, r8, lsr #1
    16b8:	andeq	r1, r1, sl, ror #18
    16bc:	andeq	r1, r1, lr, asr #20
    16c0:	svclt	0x0000e7c4
    16c4:	svcmi	0x00f0e92d
    16c8:	stclmi	0, cr11, [r2], #-660	; 0xfffffd6c
    16cc:	beq	b3db08 <set_scsi_pt_cdb@plt+0xb3cf38>
    16d0:	ldrdgt	pc, [r4, pc]
    16d4:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    16d8:	cfstrdmi	mvd9, [r0], #-0
    16dc:	andls	r4, r1, #252, 8	; 0xfc000000
    16e0:	ldrmi	r2, [r5], -r0, lsr #6
    16e4:			; <UNDEFINED> instruction: 0xf85c4681
    16e8:	strmi	r4, [pc], -r4
    16ec:			; <UNDEFINED> instruction: 0x46194650
    16f0:	strtls	r6, [r3], #-2084	; 0xfffff7dc
    16f4:	streq	pc, [r0], #-79	; 0xffffffb1
    16f8:	smullmi	pc, r0, sp, r8	; <UNPREDICTABLE>
    16fc:	strls	r2, [r5], #-513	; 0xfffffdff
    1700:	b	16bf704 <set_scsi_pt_cdb@plt+0x16beb34>
    1704:	blcs	283d0 <set_scsi_pt_cdb@plt+0x27800>
    1708:			; <UNDEFINED> instruction: 0xf7ffd13e
    170c:	strmi	lr, [r4], -lr, lsr #19
    1710:			; <UNDEFINED> instruction: 0xf0002800
    1714:			; <UNDEFINED> instruction: 0xf10d8095
    1718:	strtmi	r0, [sl], -ip, asr #22
    171c:			; <UNDEFINED> instruction: 0xf7ff4639
    1720:			; <UNDEFINED> instruction: 0x4659ea58
    1724:	strtmi	r2, [r0], -r0, asr #4
    1728:	b	2bf72c <set_scsi_pt_cdb@plt+0x2beb5c>
    172c:	ldrtmi	r9, [r1], -lr, lsr #20
    1730:			; <UNDEFINED> instruction: 0xf7ff4620
    1734:	blls	c7bd5c <set_scsi_pt_cdb@plt+0xc7b18c>
    1738:	strbmi	r9, [r9], -pc, lsr #20
    173c:			; <UNDEFINED> instruction: 0xf7ff4620
    1740:	blls	c7beb8 <set_scsi_pt_cdb@plt+0xc7b2e8>
    1744:			; <UNDEFINED> instruction: 0xf8cd4651
    1748:	movwls	fp, #8192	; 0x2000
    174c:	movwls	r9, #6917	; 0x1b05
    1750:	strmi	r2, [r2], -r0, lsl #6
    1754:	andls	sl, r3, r7, lsl #16
    1758:			; <UNDEFINED> instruction: 0xf7ff4620
    175c:	mcrrne	10, 0, lr, r3, cr4
    1760:	andcc	sp, r2, sp, asr #32
    1764:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    1768:	strtmi	sp, [r0], -r0, asr #32
    176c:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1770:	blmi	e94064 <set_scsi_pt_cdb@plt+0xe93494>
    1774:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1778:	blls	8db7e8 <set_scsi_pt_cdb@plt+0x8dac18>
    177c:	qdsuble	r4, sl, r7
    1780:	eorlt	r4, r5, r8, lsr #12
    1784:	svchi	0x00f0e8bd
    1788:			; <UNDEFINED> instruction: 0x46514836
    178c:	ldrsblt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    1790:	ldmcc	pc!, {r0, r1, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1794:	bl	21297c <set_scsi_pt_cdb@plt+0x211dac>
    1798:			; <UNDEFINED> instruction: 0xf7ff0405
    179c:	ldrbtmi	lr, [fp], #2424	; 0x978
    17a0:	svcne	0x0001f818
    17a4:			; <UNDEFINED> instruction: 0xf7ff4658
    17a8:	strmi	lr, [r0, #2418]!	; 0x972
    17ac:	stmdami	pc!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    17b0:			; <UNDEFINED> instruction: 0xf7ff4478
    17b4:	blls	bbbd6c <set_scsi_pt_cdb@plt+0xbbb19c>
    17b8:	blcc	28084 <set_scsi_pt_cdb@plt+0x274b4>
    17bc:	movwcs	fp, #7960	; 0x1f18
    17c0:	svclt	0x00082e00
    17c4:	bcs	8a3cc <set_scsi_pt_cdb@plt+0x897fc>
    17c8:	movwcs	fp, #4052	; 0xfd4
    17cc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    17d0:	addsle	r2, sl, r0, lsl #22
    17d4:	stmdbls	lr!, {r1, r2, r5, fp, lr}
    17d8:			; <UNDEFINED> instruction: 0xf7ff4478
    17dc:	stmdbls	lr!, {r3, r4, r6, r8, fp, sp, lr, pc}
    17e0:	rscscc	pc, pc, #79	; 0x4f
    17e4:			; <UNDEFINED> instruction: 0xf7ff4630
    17e8:	str	lr, [lr, sl, asr #19]
    17ec:	stccs	13, cr9, [r3, #-28]	; 0xffffffe4
    17f0:			; <UNDEFINED> instruction: 0xf1a5d00c
    17f4:	blcs	4244c <set_scsi_pt_cdb@plt+0x4187c>
    17f8:	strcs	fp, [r0, #-3992]	; 0xfffff068
    17fc:			; <UNDEFINED> instruction: 0x4620e7b5
    1800:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1804:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1808:	str	r4, [lr, r5, lsl #12]!
    180c:	andcs	r4, r0, #32, 12	; 0x2000000
    1810:	stmib	sp, {r8, r9, sp}^
    1814:			; <UNDEFINED> instruction: 0xf7ff2308
    1818:	bge	23bea0 <set_scsi_pt_cdb@plt+0x23b2d0>
    181c:	ldrbmi	r4, [r8], -r1, lsl #12
    1820:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1824:	vstrls.16	s22, [r7, #-16]	; <UNPREDICTABLE>
    1828:	ldmib	sp, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    182c:	ldmdami	r1, {r3, r8, r9, sl, sp, lr}
    1830:			; <UNDEFINED> instruction: 0x463b4632
    1834:	strvs	lr, [r0, -sp, asr #19]
    1838:			; <UNDEFINED> instruction: 0xf7ff4478
    183c:	ldrb	lr, [r2, r8, lsr #18]!
    1840:	ldrbmi	r4, [r1], -sp, lsl #16
    1844:	ldrbcc	pc, [pc, #79]!	; 189b <set_scsi_pt_cdb@plt+0xccb>	; <UNPREDICTABLE>
    1848:			; <UNDEFINED> instruction: 0xf7ff4478
    184c:	str	lr, [pc, r0, lsr #18]
    1850:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1854:	andeq	r0, r0, sl, lsr #14
    1858:	andeq	r1, r1, r4, asr r8
    185c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1860:			; <UNDEFINED> instruction: 0x000117bc
    1864:	andeq	r0, r0, r4, lsl #13
    1868:	andeq	r0, r0, sl, lsl #13
    186c:	andeq	r0, r0, r4, lsl #27
    1870:	andeq	r0, r0, r8, asr r6
    1874:	andeq	r0, r0, r0, lsr r6
    1878:	andeq	r0, r0, ip, lsl #12
    187c:	andeq	r0, r0, r0
    1880:	svclt	0x00081e4a
    1884:			; <UNDEFINED> instruction: 0xf0c04770
    1888:	addmi	r8, r8, #36, 2
    188c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    1890:			; <UNDEFINED> instruction: 0xf0004211
    1894:	blx	fec21cf8 <set_scsi_pt_cdb@plt+0xfec21128>
    1898:	blx	fec7e6a0 <set_scsi_pt_cdb@plt+0xfec7dad0>
    189c:	bl	fe8be2a8 <set_scsi_pt_cdb@plt+0xfe8bd6d8>
    18a0:			; <UNDEFINED> instruction: 0xf1c30303
    18a4:	andge	r0, r4, #2080374784	; 0x7c000000
    18a8:	movwne	lr, #15106	; 0x3b02
    18ac:	andeq	pc, r0, #79	; 0x4f
    18b0:	svclt	0x0000469f
    18b4:	andhi	pc, r0, pc, lsr #7
    18b8:	svcvc	0x00c1ebb0
    18bc:	bl	10b14c4 <set_scsi_pt_cdb@plt+0x10b08f4>
    18c0:	svclt	0x00280202
    18c4:	sbcvc	lr, r1, r0, lsr #23
    18c8:	svcvc	0x0081ebb0
    18cc:	bl	10b14d4 <set_scsi_pt_cdb@plt+0x10b0904>
    18d0:	svclt	0x00280202
    18d4:	addvc	lr, r1, r0, lsr #23
    18d8:	svcvc	0x0041ebb0
    18dc:	bl	10b14e4 <set_scsi_pt_cdb@plt+0x10b0914>
    18e0:	svclt	0x00280202
    18e4:	subvc	lr, r1, r0, lsr #23
    18e8:	svcvc	0x0001ebb0
    18ec:	bl	10b14f4 <set_scsi_pt_cdb@plt+0x10b0924>
    18f0:	svclt	0x00280202
    18f4:	andvc	lr, r1, r0, lsr #23
    18f8:	svcvs	0x00c1ebb0
    18fc:	bl	10b1504 <set_scsi_pt_cdb@plt+0x10b0934>
    1900:	svclt	0x00280202
    1904:	sbcvs	lr, r1, r0, lsr #23
    1908:	svcvs	0x0081ebb0
    190c:	bl	10b1514 <set_scsi_pt_cdb@plt+0x10b0944>
    1910:	svclt	0x00280202
    1914:	addvs	lr, r1, r0, lsr #23
    1918:	svcvs	0x0041ebb0
    191c:	bl	10b1524 <set_scsi_pt_cdb@plt+0x10b0954>
    1920:	svclt	0x00280202
    1924:	subvs	lr, r1, r0, lsr #23
    1928:	svcvs	0x0001ebb0
    192c:	bl	10b1534 <set_scsi_pt_cdb@plt+0x10b0964>
    1930:	svclt	0x00280202
    1934:	andvs	lr, r1, r0, lsr #23
    1938:	svcpl	0x00c1ebb0
    193c:	bl	10b1544 <set_scsi_pt_cdb@plt+0x10b0974>
    1940:	svclt	0x00280202
    1944:	sbcpl	lr, r1, r0, lsr #23
    1948:	svcpl	0x0081ebb0
    194c:	bl	10b1554 <set_scsi_pt_cdb@plt+0x10b0984>
    1950:	svclt	0x00280202
    1954:	addpl	lr, r1, r0, lsr #23
    1958:	svcpl	0x0041ebb0
    195c:	bl	10b1564 <set_scsi_pt_cdb@plt+0x10b0994>
    1960:	svclt	0x00280202
    1964:	subpl	lr, r1, r0, lsr #23
    1968:	svcpl	0x0001ebb0
    196c:	bl	10b1574 <set_scsi_pt_cdb@plt+0x10b09a4>
    1970:	svclt	0x00280202
    1974:	andpl	lr, r1, r0, lsr #23
    1978:	svcmi	0x00c1ebb0
    197c:	bl	10b1584 <set_scsi_pt_cdb@plt+0x10b09b4>
    1980:	svclt	0x00280202
    1984:	sbcmi	lr, r1, r0, lsr #23
    1988:	svcmi	0x0081ebb0
    198c:	bl	10b1594 <set_scsi_pt_cdb@plt+0x10b09c4>
    1990:	svclt	0x00280202
    1994:	addmi	lr, r1, r0, lsr #23
    1998:	svcmi	0x0041ebb0
    199c:	bl	10b15a4 <set_scsi_pt_cdb@plt+0x10b09d4>
    19a0:	svclt	0x00280202
    19a4:	submi	lr, r1, r0, lsr #23
    19a8:	svcmi	0x0001ebb0
    19ac:	bl	10b15b4 <set_scsi_pt_cdb@plt+0x10b09e4>
    19b0:	svclt	0x00280202
    19b4:	andmi	lr, r1, r0, lsr #23
    19b8:	svccc	0x00c1ebb0
    19bc:	bl	10b15c4 <set_scsi_pt_cdb@plt+0x10b09f4>
    19c0:	svclt	0x00280202
    19c4:	sbccc	lr, r1, r0, lsr #23
    19c8:	svccc	0x0081ebb0
    19cc:	bl	10b15d4 <set_scsi_pt_cdb@plt+0x10b0a04>
    19d0:	svclt	0x00280202
    19d4:	addcc	lr, r1, r0, lsr #23
    19d8:	svccc	0x0041ebb0
    19dc:	bl	10b15e4 <set_scsi_pt_cdb@plt+0x10b0a14>
    19e0:	svclt	0x00280202
    19e4:	subcc	lr, r1, r0, lsr #23
    19e8:	svccc	0x0001ebb0
    19ec:	bl	10b15f4 <set_scsi_pt_cdb@plt+0x10b0a24>
    19f0:	svclt	0x00280202
    19f4:	andcc	lr, r1, r0, lsr #23
    19f8:	svccs	0x00c1ebb0
    19fc:	bl	10b1604 <set_scsi_pt_cdb@plt+0x10b0a34>
    1a00:	svclt	0x00280202
    1a04:	sbccs	lr, r1, r0, lsr #23
    1a08:	svccs	0x0081ebb0
    1a0c:	bl	10b1614 <set_scsi_pt_cdb@plt+0x10b0a44>
    1a10:	svclt	0x00280202
    1a14:	addcs	lr, r1, r0, lsr #23
    1a18:	svccs	0x0041ebb0
    1a1c:	bl	10b1624 <set_scsi_pt_cdb@plt+0x10b0a54>
    1a20:	svclt	0x00280202
    1a24:	subcs	lr, r1, r0, lsr #23
    1a28:	svccs	0x0001ebb0
    1a2c:	bl	10b1634 <set_scsi_pt_cdb@plt+0x10b0a64>
    1a30:	svclt	0x00280202
    1a34:	andcs	lr, r1, r0, lsr #23
    1a38:	svcne	0x00c1ebb0
    1a3c:	bl	10b1644 <set_scsi_pt_cdb@plt+0x10b0a74>
    1a40:	svclt	0x00280202
    1a44:	sbcne	lr, r1, r0, lsr #23
    1a48:	svcne	0x0081ebb0
    1a4c:	bl	10b1654 <set_scsi_pt_cdb@plt+0x10b0a84>
    1a50:	svclt	0x00280202
    1a54:	addne	lr, r1, r0, lsr #23
    1a58:	svcne	0x0041ebb0
    1a5c:	bl	10b1664 <set_scsi_pt_cdb@plt+0x10b0a94>
    1a60:	svclt	0x00280202
    1a64:	subne	lr, r1, r0, lsr #23
    1a68:	svcne	0x0001ebb0
    1a6c:	bl	10b1674 <set_scsi_pt_cdb@plt+0x10b0aa4>
    1a70:	svclt	0x00280202
    1a74:	andne	lr, r1, r0, lsr #23
    1a78:	svceq	0x00c1ebb0
    1a7c:	bl	10b1684 <set_scsi_pt_cdb@plt+0x10b0ab4>
    1a80:	svclt	0x00280202
    1a84:	sbceq	lr, r1, r0, lsr #23
    1a88:	svceq	0x0081ebb0
    1a8c:	bl	10b1694 <set_scsi_pt_cdb@plt+0x10b0ac4>
    1a90:	svclt	0x00280202
    1a94:	addeq	lr, r1, r0, lsr #23
    1a98:	svceq	0x0041ebb0
    1a9c:	bl	10b16a4 <set_scsi_pt_cdb@plt+0x10b0ad4>
    1aa0:	svclt	0x00280202
    1aa4:	subeq	lr, r1, r0, lsr #23
    1aa8:	svceq	0x0001ebb0
    1aac:	bl	10b16b4 <set_scsi_pt_cdb@plt+0x10b0ae4>
    1ab0:	svclt	0x00280202
    1ab4:	andeq	lr, r1, r0, lsr #23
    1ab8:			; <UNDEFINED> instruction: 0x47704610
    1abc:	andcs	fp, r1, ip, lsl #30
    1ac0:	ldrbmi	r2, [r0, -r0]!
    1ac4:			; <UNDEFINED> instruction: 0xf281fab1
    1ac8:	andseq	pc, pc, #-2147483600	; 0x80000030
    1acc:			; <UNDEFINED> instruction: 0xf002fa20
    1ad0:	tstlt	r8, r0, ror r7
    1ad4:	rscscc	pc, pc, pc, asr #32
    1ad8:	stmdblt	r6!, {ip, sp, lr, pc}^
    1adc:	rscsle	r2, r8, r0, lsl #18
    1ae0:	andmi	lr, r3, sp, lsr #18
    1ae4:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1ae8:			; <UNDEFINED> instruction: 0x4006e8bd
    1aec:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    1af0:	smlatbeq	r3, r1, fp, lr
    1af4:	svclt	0x00004770
    1af8:			; <UNDEFINED> instruction: 0xf0002900
    1afc:	b	fe021ffc <set_scsi_pt_cdb@plt+0xfe02142c>
    1b00:	svclt	0x00480c01
    1b04:	cdpne	2, 4, cr4, cr10, cr9, {2}
    1b08:	tsthi	pc, r0	; <UNPREDICTABLE>
    1b0c:	svclt	0x00480003
    1b10:	addmi	r4, fp, #805306372	; 0x30000004
    1b14:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    1b18:			; <UNDEFINED> instruction: 0xf0004211
    1b1c:	blx	fece1fb0 <set_scsi_pt_cdb@plt+0xfece13e0>
    1b20:	blx	fec7e534 <set_scsi_pt_cdb@plt+0xfec7d964>
    1b24:	bl	fe83dd30 <set_scsi_pt_cdb@plt+0xfe83d160>
    1b28:			; <UNDEFINED> instruction: 0xf1c20202
    1b2c:	andge	r0, r4, pc, lsl r2
    1b30:	andne	lr, r2, #0, 22
    1b34:	andeq	pc, r0, pc, asr #32
    1b38:	svclt	0x00004697
    1b3c:	andhi	pc, r0, pc, lsr #7
    1b40:	svcvc	0x00c1ebb3
    1b44:	bl	103174c <set_scsi_pt_cdb@plt+0x1030b7c>
    1b48:	svclt	0x00280000
    1b4c:	bicvc	lr, r1, #166912	; 0x28c00
    1b50:	svcvc	0x0081ebb3
    1b54:	bl	103175c <set_scsi_pt_cdb@plt+0x1030b8c>
    1b58:	svclt	0x00280000
    1b5c:	orrvc	lr, r1, #166912	; 0x28c00
    1b60:	svcvc	0x0041ebb3
    1b64:	bl	103176c <set_scsi_pt_cdb@plt+0x1030b9c>
    1b68:	svclt	0x00280000
    1b6c:	movtvc	lr, #7075	; 0x1ba3
    1b70:	svcvc	0x0001ebb3
    1b74:	bl	103177c <set_scsi_pt_cdb@plt+0x1030bac>
    1b78:	svclt	0x00280000
    1b7c:	movwvc	lr, #7075	; 0x1ba3
    1b80:	svcvs	0x00c1ebb3
    1b84:	bl	103178c <set_scsi_pt_cdb@plt+0x1030bbc>
    1b88:	svclt	0x00280000
    1b8c:	bicvs	lr, r1, #166912	; 0x28c00
    1b90:	svcvs	0x0081ebb3
    1b94:	bl	103179c <set_scsi_pt_cdb@plt+0x1030bcc>
    1b98:	svclt	0x00280000
    1b9c:	orrvs	lr, r1, #166912	; 0x28c00
    1ba0:	svcvs	0x0041ebb3
    1ba4:	bl	10317ac <set_scsi_pt_cdb@plt+0x1030bdc>
    1ba8:	svclt	0x00280000
    1bac:	movtvs	lr, #7075	; 0x1ba3
    1bb0:	svcvs	0x0001ebb3
    1bb4:	bl	10317bc <set_scsi_pt_cdb@plt+0x1030bec>
    1bb8:	svclt	0x00280000
    1bbc:	movwvs	lr, #7075	; 0x1ba3
    1bc0:	svcpl	0x00c1ebb3
    1bc4:	bl	10317cc <set_scsi_pt_cdb@plt+0x1030bfc>
    1bc8:	svclt	0x00280000
    1bcc:	bicpl	lr, r1, #166912	; 0x28c00
    1bd0:	svcpl	0x0081ebb3
    1bd4:	bl	10317dc <set_scsi_pt_cdb@plt+0x1030c0c>
    1bd8:	svclt	0x00280000
    1bdc:	orrpl	lr, r1, #166912	; 0x28c00
    1be0:	svcpl	0x0041ebb3
    1be4:	bl	10317ec <set_scsi_pt_cdb@plt+0x1030c1c>
    1be8:	svclt	0x00280000
    1bec:	movtpl	lr, #7075	; 0x1ba3
    1bf0:	svcpl	0x0001ebb3
    1bf4:	bl	10317fc <set_scsi_pt_cdb@plt+0x1030c2c>
    1bf8:	svclt	0x00280000
    1bfc:	movwpl	lr, #7075	; 0x1ba3
    1c00:	svcmi	0x00c1ebb3
    1c04:	bl	103180c <set_scsi_pt_cdb@plt+0x1030c3c>
    1c08:	svclt	0x00280000
    1c0c:	bicmi	lr, r1, #166912	; 0x28c00
    1c10:	svcmi	0x0081ebb3
    1c14:	bl	103181c <set_scsi_pt_cdb@plt+0x1030c4c>
    1c18:	svclt	0x00280000
    1c1c:	orrmi	lr, r1, #166912	; 0x28c00
    1c20:	svcmi	0x0041ebb3
    1c24:	bl	103182c <set_scsi_pt_cdb@plt+0x1030c5c>
    1c28:	svclt	0x00280000
    1c2c:	movtmi	lr, #7075	; 0x1ba3
    1c30:	svcmi	0x0001ebb3
    1c34:	bl	103183c <set_scsi_pt_cdb@plt+0x1030c6c>
    1c38:	svclt	0x00280000
    1c3c:	movwmi	lr, #7075	; 0x1ba3
    1c40:	svccc	0x00c1ebb3
    1c44:	bl	103184c <set_scsi_pt_cdb@plt+0x1030c7c>
    1c48:	svclt	0x00280000
    1c4c:	biccc	lr, r1, #166912	; 0x28c00
    1c50:	svccc	0x0081ebb3
    1c54:	bl	103185c <set_scsi_pt_cdb@plt+0x1030c8c>
    1c58:	svclt	0x00280000
    1c5c:	orrcc	lr, r1, #166912	; 0x28c00
    1c60:	svccc	0x0041ebb3
    1c64:	bl	103186c <set_scsi_pt_cdb@plt+0x1030c9c>
    1c68:	svclt	0x00280000
    1c6c:	movtcc	lr, #7075	; 0x1ba3
    1c70:	svccc	0x0001ebb3
    1c74:	bl	103187c <set_scsi_pt_cdb@plt+0x1030cac>
    1c78:	svclt	0x00280000
    1c7c:	movwcc	lr, #7075	; 0x1ba3
    1c80:	svccs	0x00c1ebb3
    1c84:	bl	103188c <set_scsi_pt_cdb@plt+0x1030cbc>
    1c88:	svclt	0x00280000
    1c8c:	biccs	lr, r1, #166912	; 0x28c00
    1c90:	svccs	0x0081ebb3
    1c94:	bl	103189c <set_scsi_pt_cdb@plt+0x1030ccc>
    1c98:	svclt	0x00280000
    1c9c:	orrcs	lr, r1, #166912	; 0x28c00
    1ca0:	svccs	0x0041ebb3
    1ca4:	bl	10318ac <set_scsi_pt_cdb@plt+0x1030cdc>
    1ca8:	svclt	0x00280000
    1cac:	movtcs	lr, #7075	; 0x1ba3
    1cb0:	svccs	0x0001ebb3
    1cb4:	bl	10318bc <set_scsi_pt_cdb@plt+0x1030cec>
    1cb8:	svclt	0x00280000
    1cbc:	movwcs	lr, #7075	; 0x1ba3
    1cc0:	svcne	0x00c1ebb3
    1cc4:	bl	10318cc <set_scsi_pt_cdb@plt+0x1030cfc>
    1cc8:	svclt	0x00280000
    1ccc:	bicne	lr, r1, #166912	; 0x28c00
    1cd0:	svcne	0x0081ebb3
    1cd4:	bl	10318dc <set_scsi_pt_cdb@plt+0x1030d0c>
    1cd8:	svclt	0x00280000
    1cdc:	orrne	lr, r1, #166912	; 0x28c00
    1ce0:	svcne	0x0041ebb3
    1ce4:	bl	10318ec <set_scsi_pt_cdb@plt+0x1030d1c>
    1ce8:	svclt	0x00280000
    1cec:	movtne	lr, #7075	; 0x1ba3
    1cf0:	svcne	0x0001ebb3
    1cf4:	bl	10318fc <set_scsi_pt_cdb@plt+0x1030d2c>
    1cf8:	svclt	0x00280000
    1cfc:	movwne	lr, #7075	; 0x1ba3
    1d00:	svceq	0x00c1ebb3
    1d04:	bl	103190c <set_scsi_pt_cdb@plt+0x1030d3c>
    1d08:	svclt	0x00280000
    1d0c:	biceq	lr, r1, #166912	; 0x28c00
    1d10:	svceq	0x0081ebb3
    1d14:	bl	103191c <set_scsi_pt_cdb@plt+0x1030d4c>
    1d18:	svclt	0x00280000
    1d1c:	orreq	lr, r1, #166912	; 0x28c00
    1d20:	svceq	0x0041ebb3
    1d24:	bl	103192c <set_scsi_pt_cdb@plt+0x1030d5c>
    1d28:	svclt	0x00280000
    1d2c:	movteq	lr, #7075	; 0x1ba3
    1d30:	svceq	0x0001ebb3
    1d34:	bl	103193c <set_scsi_pt_cdb@plt+0x1030d6c>
    1d38:	svclt	0x00280000
    1d3c:	movweq	lr, #7075	; 0x1ba3
    1d40:	svceq	0x0000f1bc
    1d44:	submi	fp, r0, #72, 30	; 0x120
    1d48:	b	fe713b10 <set_scsi_pt_cdb@plt+0xfe712f40>
    1d4c:	svclt	0x00480f00
    1d50:	ldrbmi	r4, [r0, -r0, asr #4]!
    1d54:	andcs	fp, r0, r8, lsr pc
    1d58:	b	13f1970 <set_scsi_pt_cdb@plt+0x13f0da0>
    1d5c:			; <UNDEFINED> instruction: 0xf04070ec
    1d60:	ldrbmi	r0, [r0, -r1]!
    1d64:			; <UNDEFINED> instruction: 0xf281fab1
    1d68:	andseq	pc, pc, #-2147483600	; 0x80000030
    1d6c:	svceq	0x0000f1bc
    1d70:			; <UNDEFINED> instruction: 0xf002fa23
    1d74:	submi	fp, r0, #72, 30	; 0x120
    1d78:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    1d7c:			; <UNDEFINED> instruction: 0xf06fbfc8
    1d80:	svclt	0x00b84000
    1d84:	andmi	pc, r0, pc, asr #32
    1d88:	stmdalt	lr, {ip, sp, lr, pc}
    1d8c:	rscsle	r2, r4, r0, lsl #18
    1d90:	andmi	lr, r3, sp, lsr #18
    1d94:	mrc2	7, 5, pc, cr3, cr15, {7}
    1d98:			; <UNDEFINED> instruction: 0x4006e8bd
    1d9c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    1da0:	smlatbeq	r3, r1, fp, lr
    1da4:	svclt	0x00004770
    1da8:			; <UNDEFINED> instruction: 0xf04fb502
    1dac:			; <UNDEFINED> instruction: 0xf7fe0008
    1db0:	stclt	14, cr14, [r2, #-200]	; 0xffffff38
    1db4:	mvnsmi	lr, #737280	; 0xb4000
    1db8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1dbc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1dc0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1dc4:	mrc	7, 0, APSR_nzcv, cr6, cr14, {7}
    1dc8:	blne	1d92fc4 <set_scsi_pt_cdb@plt+0x1d923f4>
    1dcc:	strhle	r1, [sl], -r6
    1dd0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1dd4:	svccc	0x0004f855
    1dd8:	strbmi	r3, [sl], -r1, lsl #8
    1ddc:	ldrtmi	r4, [r8], -r1, asr #12
    1de0:	adcmi	r4, r6, #152, 14	; 0x2600000
    1de4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1de8:	svclt	0x000083f8
    1dec:	andeq	r1, r1, r2, rrx
    1df0:	andeq	r1, r1, r8, asr r0
    1df4:	svclt	0x00004770

Disassembly of section .fini:

00001df8 <.fini>:
    1df8:	push	{r3, lr}
    1dfc:	pop	{r3, pc}
