

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Mon Apr  1 16:30:49 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
        +--------------------------------------+---------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |grp_guitar_effects_Pipeline_2_fu_371  |guitar_effects_Pipeline_2  |    44102|    44102|   0.441 ms|  0.441 ms|  44102|  44102|       no|
        |grp_compression_fu_376                |compression                |        1|       48|  10.000 ns|  0.480 us|      1|     48|       no|
        +--------------------------------------+---------------------------+---------+---------+-----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_2  |        ?|        ?|    5 ~ 73|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1115|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|    2352|   3936|    -|
|Memory           |      129|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    533|    -|
|Register         |        -|    -|     870|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      129|    5|    3222|   5584|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       46|    2|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+------+------+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_compression_fu_376                |compression                     |        0|   0|  1275|  2418|    0|
    |control_r_s_axi_U                     |control_r_s_axi                 |        0|   0|   317|   506|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U15    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16     |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   321|    0|
    |grp_guitar_effects_Pipeline_2_fu_371  |guitar_effects_Pipeline_2       |        0|   0|    18|    63|    0|
    |sitofp_32ns_32_6_no_dsp_1_U17         |sitofp_32ns_32_6_no_dsp_1       |        0|   0|     0|     0|    0|
    |srem_32ns_17ns_16_36_seq_1_U18        |srem_32ns_17ns_16_36_seq_1      |        0|   0|   394|   238|    0|
    +--------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                 |                                |        0|   5|  2352|  3936|    0|
    +--------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory        |              Module              | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |compression_buffer_U  |compression_buffer_RAM_AUTO_0R0W  |        1|  0|   0|    0|    441|   32|     1|        14112|
    |delay_buffer_U        |delay_buffer_RAM_AUTO_1R1W        |      128|  0|   0|    0|  44100|   32|     1|      1411200|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                 |                                  |      129|  0|   0|    0|  44541|   64|     2|      1425312|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+-----+------------+------------+
    |add_ln346_fu_632_p2           |         +|   0|  0|   14|           9|           8|
    |r_V_fu_524_p2                 |         +|   0|  0|   25|          25|          25|
    |ret_V_fu_575_p2               |         +|   0|  0|   39|          32|          32|
    |grp_fu_453_p0                 |         -|   0|  0|   39|           1|          32|
    |negative_threshold_fu_459_p2  |         -|   0|  0|   39|           1|          32|
    |result_V_2_fu_732_p2          |         -|   0|  0|   39|           1|          32|
    |ret_V_1_fu_550_p2             |         -|   0|  0|   39|          32|          32|
    |sub_ln1319_1_fu_529_p2        |         -|   0|  0|   25|           1|          25|
    |sub_ln1319_fu_555_p2          |         -|   0|  0|   32|          25|          25|
    |sub_ln1512_fu_646_p2          |         -|   0|  0|   15|           7|           8|
    |ap_condition_1238             |       and|   0|  0|    2|           1|           1|
    |icmp_ln117_fu_514_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln119_fu_519_p2          |      icmp|   0|  0|   18|          32|          32|
    |r_V_1_fu_684_p2               |      lshr|   0|  0|  242|          79|          79|
    |ap_block_state61              |        or|   0|  0|    2|           1|           1|
    |ap_block_state63              |        or|   0|  0|    2|           1|           1|
    |or_ln74_fu_508_p2             |        or|   0|  0|   32|          32|           4|
    |or_ln79_fu_584_p2             |        or|   0|  0|   32|          32|           3|
    |or_ln84_fu_725_p2             |        or|   0|  0|   32|          32|           2|
    |or_ln89_fu_745_p2             |        or|   0|  0|   32|          32|           1|
    |axilite_out                   |    select|   0|  0|   32|           1|          32|
    |result_V_fu_737_p3            |    select|   0|  0|   32|           1|          32|
    |select_ln1319_1_fu_535_p3     |    select|   0|  0|   25|           1|          25|
    |select_ln1319_fu_560_p3       |    select|   0|  0|   25|           1|          25|
    |ush_fu_656_p3                 |    select|   0|  0|    9|           1|           9|
    |val_fu_718_p3                 |    select|   0|  0|   32|           1|          32|
    |r_V_2_fu_690_p2               |       shl|   0|  0|  242|          79|          79|
    +------------------------------+----------+----+---+-----+------------+------------+
    |Total                         |          |   0|  0| 1115|         493|         641|
    +------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |INPUT_r_TDATA_blk_n                 |    9|          2|    1|          2|
    |OUTPUT_r_TDATA_blk_n                |    9|          2|    1|          2|
    |OUTPUT_r_TLAST_int_regslice         |   14|          3|    1|          3|
    |ap_NS_fsm                           |  273|         64|    1|         64|
    |ap_phi_mux_empty_32_phi_fu_351_p4   |    9|          2|   32|         64|
    |ap_phi_mux_tmp_int_6_phi_fu_362_p4  |    9|          2|   32|         64|
    |current_level_1_fu_172              |    9|          2|   32|         64|
    |delay_buffer_address0               |   20|          4|   16|         64|
    |delay_buffer_ce0                    |   14|          3|    1|          3|
    |delay_buffer_d0                     |   14|          3|   32|         96|
    |delay_buffer_we0                    |   14|          3|    1|          3|
    |empty_30_reg_298                    |   14|          3|   32|         96|
    |empty_31_reg_326                    |    9|          2|   32|         64|
    |empty_32_reg_348                    |    9|          2|   32|         64|
    |empty_fu_168                        |    9|          2|   32|         64|
    |grp_fu_392_ce                       |    9|          2|    1|          2|
    |grp_fu_392_p0                       |   14|          3|   32|         96|
    |grp_fu_392_p1                       |   14|          3|   32|         96|
    |grp_fu_396_ce                       |    9|          2|    1|          2|
    |grp_fu_396_p0                       |   20|          4|   32|        128|
    |tmp_int_3_reg_337                   |    9|          2|   32|         64|
    |tmp_int_6_reg_358                   |    9|          2|   32|         64|
    |tmp_int_reg_312                     |   14|          3|   32|         96|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  533|        120|  472|       1265|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |  63|   0|   63|          0|
    |compression_max_threshold_read_reg_793             |  32|   0|   32|          0|
    |compression_min_threshold_read_reg_798             |  32|   0|   32|          0|
    |compression_zero_threshold_read_reg_788            |  32|   0|   32|          0|
    |current_level_1_fu_172                             |  32|   0|   32|          0|
    |dc_reg_944                                         |  32|   0|   32|          0|
    |delay_buffer_addr_1_reg_855                        |  16|   0|   16|          0|
    |delay_buffer_load_reg_934                          |  32|   0|   32|          0|
    |delay_mult_read_reg_783                            |  32|   0|   32|          0|
    |delay_samples_read_reg_778                         |  32|   0|   32|          0|
    |distortion_clip_factor_read_reg_803                |   1|   0|    1|          0|
    |distortion_threshold_read_reg_809                  |  32|   0|   32|          0|
    |empty_30_reg_298                                   |  32|   0|   32|          0|
    |empty_31_reg_326                                   |  32|   0|   32|          0|
    |empty_32_reg_348                                   |  32|   0|   32|          0|
    |empty_fu_168                                       |  32|   0|   32|          0|
    |grp_compression_fu_376_ap_start_reg                |   1|   0|    1|          0|
    |grp_guitar_effects_Pipeline_2_fu_371_ap_start_reg  |   1|   0|    1|          0|
    |isNeg_reg_959                                      |   1|   0|    1|          0|
    |mul_i_reg_939                                      |  32|   0|   32|          0|
    |negative_threshold_reg_850                         |  32|   0|   32|          0|
    |or_ln74_reg_898                                    |  31|   0|   32|          1|
    |p_Result_1_reg_954                                 |  23|   0|   23|          0|
    |p_Result_s_reg_949                                 |   1|   0|    1|          0|
    |reg_400                                            |  32|   0|   32|          0|
    |ret_V_1_reg_911                                    |  32|   0|   32|          0|
    |tmp_2_reg_832                                      |   1|   0|    1|          0|
    |tmp_3_reg_836                                      |   1|   0|    1|          0|
    |tmp_dest_V_reg_893                                 |   6|   0|    6|          0|
    |tmp_id_V_reg_888                                   |   5|   0|    5|          0|
    |tmp_int_3_reg_337                                  |  32|   0|   32|          0|
    |tmp_int_6_reg_358                                  |  32|   0|   32|          0|
    |tmp_int_reg_312                                    |  32|   0|   32|          0|
    |tmp_keep_V_reg_869                                 |   4|   0|    4|          0|
    |tmp_last_V_reg_884                                 |   1|   0|    1|          0|
    |tmp_reg_828                                        |   1|   0|    1|          0|
    |tmp_strb_V_reg_874                                 |   4|   0|    4|          0|
    |tmp_user_V_reg_879                                 |   2|   0|    2|          0|
    |trunc_ln18_1_reg_823                               |   1|   0|    1|          0|
    |trunc_ln18_reg_817                                 |  25|   0|   25|          0|
    |ush_reg_964                                        |   9|   0|    9|          0|
    |val_reg_969                                        |  32|   0|   32|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 870|   0|  871|          1|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+--------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-------------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_r_AWVALID  |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    7|         s_axi|          control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|         s_axi|          control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    7|         s_axi|          control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|         s_axi|          control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|         s_axi|          control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|         s_axi|          control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|INPUT_r_TDATA            |   in|   32|          axis|   INPUT_r_V_data_V|       pointer|
|INPUT_r_TVALID           |   in|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TREADY           |  out|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TDEST            |   in|    6|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TKEEP            |   in|    4|          axis|   INPUT_r_V_keep_V|       pointer|
|INPUT_r_TSTRB            |   in|    4|          axis|   INPUT_r_V_strb_V|       pointer|
|INPUT_r_TUSER            |   in|    2|          axis|   INPUT_r_V_user_V|       pointer|
|INPUT_r_TLAST            |   in|    1|          axis|   INPUT_r_V_last_V|       pointer|
|INPUT_r_TID              |   in|    5|          axis|     INPUT_r_V_id_V|       pointer|
|OUTPUT_r_TDATA           |  out|   32|          axis|  OUTPUT_r_V_data_V|       pointer|
|OUTPUT_r_TVALID          |  out|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TREADY          |   in|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TDEST           |  out|    6|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TKEEP           |  out|    4|          axis|  OUTPUT_r_V_keep_V|       pointer|
|OUTPUT_r_TSTRB           |  out|    4|          axis|  OUTPUT_r_V_strb_V|       pointer|
|OUTPUT_r_TUSER           |  out|    2|          axis|  OUTPUT_r_V_user_V|       pointer|
|OUTPUT_r_TLAST           |  out|    1|          axis|  OUTPUT_r_V_last_V|       pointer|
|OUTPUT_r_TID             |  out|    5|          axis|    OUTPUT_r_V_id_V|       pointer|
+-------------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 40 39 
39 --> 40 
40 --> 41 42 
41 --> 42 
42 --> 43 61 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 63 
62 --> 38 
63 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 64 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%current_level_1 = alloca i32 1"   --->   Operation 65 'alloca' 'current_level_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%delay_samples_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %delay_samples" [guitar_effects.cpp:18]   --->   Operation 66 'read' 'delay_samples_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%delay_mult_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %delay_mult" [guitar_effects.cpp:18]   --->   Operation 67 'read' 'delay_mult_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%compression_zero_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_zero_threshold" [guitar_effects.cpp:18]   --->   Operation 68 'read' 'compression_zero_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%compression_max_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_max_threshold" [guitar_effects.cpp:18]   --->   Operation 69 'read' 'compression_max_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%compression_min_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_min_threshold" [guitar_effects.cpp:18]   --->   Operation 70 'read' 'compression_min_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%distortion_clip_factor_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %distortion_clip_factor" [guitar_effects.cpp:18]   --->   Operation 71 'read' 'distortion_clip_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%distortion_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %distortion_threshold" [guitar_effects.cpp:18]   --->   Operation 72 'read' 'distortion_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%control_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %control" [guitar_effects.cpp:18]   --->   Operation 73 'read' 'control_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %distortion_threshold_read" [guitar_effects.cpp:18]   --->   Operation 74 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i8 %control_read" [guitar_effects.cpp:18]   --->   Operation 75 'trunc' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (3.25ns)   --->   "%delay_buffer = alloca i64 1" [guitar_effects.cpp:59]   --->   Operation 76 'alloca' 'delay_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44100> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 3" [guitar_effects.cpp:18]   --->   Operation 77 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 2" [guitar_effects.cpp:18]   --->   Operation 78 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 1" [guitar_effects.cpp:18]   --->   Operation 79 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln67 = store i32 0, i32 %current_level_1" [guitar_effects.cpp:67]   --->   Operation 80 'store' 'store_ln67' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln67 = store i32 0, i32 %empty" [guitar_effects.cpp:67]   --->   Operation 81 'store' 'store_ln67' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.68>
ST_2 : Operation 82 [1/1] (2.55ns)   --->   "%sub_i286 = sub i32 0, i32 %delay_samples_read" [guitar_effects.cpp:18]   --->   Operation 82 'sub' 'sub_i286' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [36/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 83 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 84 [35/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 84 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 85 [34/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 85 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 86 [33/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 86 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 87 [32/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 87 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 88 [31/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 88 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 89 [30/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 89 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 90 [29/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 90 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 91 [28/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 91 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 92 [27/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 92 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 93 [26/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 93 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 94 [25/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 94 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 95 [24/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 95 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 96 [23/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 96 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 97 [22/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 97 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 98 [21/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 98 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 99 [20/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 99 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 100 [19/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 100 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 101 [18/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 101 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 102 [17/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 102 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 103 [16/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 103 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 104 [15/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 104 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 105 [14/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 105 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 106 [13/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 106 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 107 [12/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 107 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 108 [11/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 108 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 109 [10/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 109 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 110 [9/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 110 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 111 [8/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 111 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 112 [7/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 112 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 113 [6/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 113 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 114 [5/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 114 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 115 [4/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 115 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 116 [3/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 116 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_2, i32 %delay_buffer"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 118 [2/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 118 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 119 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [guitar_effects.cpp:18]   --->   Operation 119 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln18 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [guitar_effects.cpp:18]   --->   Operation 120 'specinterface' 'specinterface_ln18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r_V_data_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_keep_V"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_strb_V"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_user_V"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_r_V_last_V"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_r_V_id_V"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %INPUT_r_V_dest_V"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r_V_data_V"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_keep_V"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_strb_V"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_user_V"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_r_V_id_V"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %OUTPUT_r_V_dest_V"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axilite_out"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %control"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_threshold"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %distortion_clip_factor"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %distortion_clip_factor, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %distortion_clip_factor, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_min_threshold"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_max_threshold"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_zero_threshold"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_mult"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_samples"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_2, i32 %delay_buffer"   --->   Operation 164 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 165 [1/1] (0.00ns)   --->   "%delay_buffer_addr = getelementptr i32 %delay_buffer, i64 0, i64 0"   --->   Operation 165 'getelementptr' 'delay_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 166 [1/1] (2.55ns)   --->   "%negative_threshold = sub i32 0, i32 %distortion_threshold_read" [guitar_effects.cpp:18]   --->   Operation 166 'sub' 'negative_threshold' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 167 [1/36] (4.13ns)   --->   "%rem_i = srem i32 %sub_i286, i32 44100" [guitar_effects.cpp:18]   --->   Operation 167 'srem' 'rem_i' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 168 [1/1] (0.00ns)   --->   "%empty_28 = trunc i16 %rem_i" [guitar_effects.cpp:18]   --->   Operation 168 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 169 [1/1] (0.00ns)   --->   "%idxprom_i_cast = zext i16 %empty_28" [guitar_effects.cpp:18]   --->   Operation 169 'zext' 'idxprom_i_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 170 [1/1] (0.00ns)   --->   "%delay_buffer_addr_1 = getelementptr i32 %delay_buffer, i64 0, i64 %idxprom_i_cast" [guitar_effects.cpp:18]   --->   Operation 170 'getelementptr' 'delay_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln67 = br void %while.body" [guitar_effects.cpp:67]   --->   Operation 171 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.71>
ST_38 : Operation 172 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty"   --->   Operation 172 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16"   --->   Operation 173 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 174 [1/1] (0.00ns)   --->   "%empty_29 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V"   --->   Operation 174 'read' 'empty_29' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_38 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i54 %empty_29"   --->   Operation 175 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty_29"   --->   Operation 176 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty_29"   --->   Operation 177 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty_29"   --->   Operation 178 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty_29"   --->   Operation 179 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty_29"   --->   Operation 180 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty_29"   --->   Operation 181 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln283 = trunc i32 %tmp_data_V_1"   --->   Operation 182 'trunc' 'trunc_ln283' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 183 [1/1] (1.70ns)   --->   "%br_ln73 = br i1 %tmp, void %if.end, void %if.then" [guitar_effects.cpp:73]   --->   Operation 183 'br' 'br_ln73' <Predicate = true> <Delay = 1.70>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln74 = or i32 %p_load, i32 8" [guitar_effects.cpp:74]   --->   Operation 184 'or' 'or_ln74' <Predicate = (tmp)> <Delay = 0.00>
ST_38 : Operation 185 [1/1] (2.47ns)   --->   "%icmp_ln117 = icmp_sgt  i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:117]   --->   Operation 185 'icmp' 'icmp_ln117' <Predicate = (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %if.else.i, void %if.then.i" [guitar_effects.cpp:117]   --->   Operation 186 'br' 'br_ln117' <Predicate = (tmp)> <Delay = 0.00>
ST_38 : Operation 187 [1/1] (2.47ns)   --->   "%icmp_ln119 = icmp_slt  i32 %tmp_data_V_1, i32 %negative_threshold" [guitar_effects.cpp:119]   --->   Operation 187 'icmp' 'icmp_ln119' <Predicate = (tmp & !icmp_ln117)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 188 [1/1] (1.70ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %if.end, void %if.then4.i" [guitar_effects.cpp:119]   --->   Operation 188 'br' 'br_ln119' <Predicate = (tmp & !icmp_ln117)> <Delay = 1.70>
ST_38 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V = add i25 %trunc_ln283, i25 %trunc_ln18" [guitar_effects.cpp:120]   --->   Operation 189 'add' 'r_V' <Predicate = (tmp & !icmp_ln117 & icmp_ln119 & distortion_clip_factor_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 190 [1/1] (4.16ns) (root node of TernaryAdder)   --->   "%sub_ln1319_1 = sub i25 0, i25 %r_V"   --->   Operation 190 'sub' 'sub_ln1319_1' <Predicate = (tmp & !icmp_ln117 & icmp_ln119 & distortion_clip_factor_read)> <Delay = 4.16> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%select_ln1319_1 = select i1 %distortion_clip_factor_read, i25 %sub_ln1319_1, i25 0"   --->   Operation 191 'select' 'select_ln1319_1' <Predicate = (tmp & !icmp_ln117 & icmp_ln119)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%lhs_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %select_ln1319_1, i7 0"   --->   Operation 192 'bitconcatenate' 'lhs_1' <Predicate = (tmp & !icmp_ln117 & icmp_ln119)> <Delay = 0.00>
ST_38 : Operation 193 [1/1] (2.55ns) (out node of the LUT)   --->   "%ret_V_1 = sub i32 %lhs_1, i32 %distortion_threshold_read"   --->   Operation 193 'sub' 'ret_V_1' <Predicate = (tmp & !icmp_ln117 & icmp_ln119)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 194 [1/1] (2.34ns)   --->   "%sub_ln1319 = sub i25 %trunc_ln18, i25 %trunc_ln283"   --->   Operation 194 'sub' 'sub_ln1319' <Predicate = (tmp & icmp_ln117 & distortion_clip_factor_read)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln1319 = select i1 %distortion_clip_factor_read, i25 %sub_ln1319, i25 0"   --->   Operation 195 'select' 'select_ln1319' <Predicate = (tmp & icmp_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %select_ln1319, i7 0"   --->   Operation 196 'bitconcatenate' 'lhs' <Predicate = (tmp & icmp_ln117)> <Delay = 0.00>
ST_38 : Operation 197 [1/1] (2.55ns) (out node of the LUT)   --->   "%ret_V = add i32 %lhs, i32 %distortion_threshold_read"   --->   Operation 197 'add' 'ret_V' <Predicate = (tmp & icmp_ln117)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 198 [1/1] (1.70ns)   --->   "%br_ln119 = br void %if.end" [guitar_effects.cpp:119]   --->   Operation 198 'br' 'br_ln119' <Predicate = (tmp & icmp_ln117)> <Delay = 1.70>

State 39 <SV = 38> <Delay = 1.70>
ST_39 : Operation 199 [1/1] (1.70ns)   --->   "%br_ln121 = br void %if.end" [guitar_effects.cpp:121]   --->   Operation 199 'br' 'br_ln121' <Predicate = true> <Delay = 1.70>

State 40 <SV = 39> <Delay = 6.50>
ST_40 : Operation 200 [1/1] (0.00ns)   --->   "%empty_30 = phi i32 %or_ln74, void %if.then.i, i32 %or_ln74, void %if.then4.i, i32 %p_load, void %while.body, i32 %or_ln74, void %if.else.i" [guitar_effects.cpp:74]   --->   Operation 200 'phi' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_int = phi i32 %ret_V, void %if.then.i, i32 %ret_V_1, void %if.then4.i, i32 %tmp_data_V_1, void %while.body, i32 %tmp_data_V_1, void %if.else.i"   --->   Operation 201 'phi' 'tmp_int' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln77 = br i1 %tmp_2, void %if.end11, void %if.then7" [guitar_effects.cpp:77]   --->   Operation 202 'br' 'br_ln77' <Predicate = true> <Delay = 1.58>
ST_40 : Operation 203 [1/1] (0.00ns)   --->   "%current_level_1_load = load i32 %current_level_1" [guitar_effects.cpp:80]   --->   Operation 203 'load' 'current_level_1_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_40 : Operation 204 [2/2] (6.50ns)   --->   "%call_ret = call i64 @compression, i32 %tmp_int, i32 %compression_min_threshold_read, i32 %compression_max_threshold_read, i32 %compression_zero_threshold_read, i32 %current_level_1_load, i32 %compression_buffer" [guitar_effects.cpp:80]   --->   Operation 204 'call' 'call_ret' <Predicate = (tmp_2)> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 6.54>
ST_41 : Operation 205 [1/1] (0.00ns)   --->   "%or_ln79 = or i32 %empty_30, i32 4" [guitar_effects.cpp:79]   --->   Operation 205 'or' 'or_ln79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 206 [1/2] (4.95ns)   --->   "%call_ret = call i64 @compression, i32 %tmp_int, i32 %compression_min_threshold_read, i32 %compression_max_threshold_read, i32 %compression_zero_threshold_read, i32 %current_level_1_load, i32 %compression_buffer" [guitar_effects.cpp:80]   --->   Operation 206 'call' 'call_ret' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_int_2 = extractvalue i64 %call_ret" [guitar_effects.cpp:80]   --->   Operation 207 'extractvalue' 'tmp_int_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 208 [1/1] (0.00ns)   --->   "%current_level = extractvalue i64 %call_ret" [guitar_effects.cpp:80]   --->   Operation 208 'extractvalue' 'current_level' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln81 = store i32 %current_level, i32 %current_level_1" [guitar_effects.cpp:81]   --->   Operation 209 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_41 : Operation 210 [1/1] (1.58ns)   --->   "%br_ln81 = br void %if.end11" [guitar_effects.cpp:81]   --->   Operation 210 'br' 'br_ln81' <Predicate = true> <Delay = 1.58>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%empty_31 = phi i32 %or_ln79, void %if.then7, i32 %empty_30, void %if.end" [guitar_effects.cpp:79]   --->   Operation 211 'phi' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_int_3 = phi i32 %tmp_int_2, void %if.then7, i32 %tmp_int, void %if.end"   --->   Operation 212 'phi' 'tmp_int_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 213 [1/1] (1.58ns)   --->   "%br_ln82 = br i1 %tmp_3, void %if.end19, void %if.then15" [guitar_effects.cpp:82]   --->   Operation 213 'br' 'br_ln82' <Predicate = true> <Delay = 1.58>
ST_42 : Operation 214 [2/2] (3.25ns)   --->   "%delay_buffer_load = load i16 %delay_buffer_addr_1" [guitar_effects.cpp:180]   --->   Operation 214 'load' 'delay_buffer_load' <Predicate = (tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44100> <RAM>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 215 [1/2] (3.25ns)   --->   "%delay_buffer_load = load i16 %delay_buffer_addr_1" [guitar_effects.cpp:180]   --->   Operation 215 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44100> <RAM>

State 44 <SV = 43> <Delay = 6.41>
ST_44 : Operation 216 [6/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:180]   --->   Operation 216 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.41>
ST_45 : Operation 217 [5/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:180]   --->   Operation 217 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.41>
ST_46 : Operation 218 [4/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:180]   --->   Operation 218 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.41>
ST_47 : Operation 219 [3/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:180]   --->   Operation 219 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.41>
ST_48 : Operation 220 [6/6] (6.41ns)   --->   "%conv_i = sitofp i32 %tmp_int_3" [guitar_effects.cpp:180]   --->   Operation 220 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 221 [2/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:180]   --->   Operation 221 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.41>
ST_49 : Operation 222 [5/6] (6.41ns)   --->   "%conv_i = sitofp i32 %tmp_int_3" [guitar_effects.cpp:180]   --->   Operation 222 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 223 [1/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:180]   --->   Operation 223 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.41>
ST_50 : Operation 224 [4/6] (6.41ns)   --->   "%conv_i = sitofp i32 %tmp_int_3" [guitar_effects.cpp:180]   --->   Operation 224 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 225 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv1_i, i32 %delay_mult_read" [guitar_effects.cpp:180]   --->   Operation 225 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.41>
ST_51 : Operation 226 [3/6] (6.41ns)   --->   "%conv_i = sitofp i32 %tmp_int_3" [guitar_effects.cpp:180]   --->   Operation 226 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 227 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv1_i, i32 %delay_mult_read" [guitar_effects.cpp:180]   --->   Operation 227 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.41>
ST_52 : Operation 228 [2/6] (6.41ns)   --->   "%conv_i = sitofp i32 %tmp_int_3" [guitar_effects.cpp:180]   --->   Operation 228 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 229 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv1_i, i32 %delay_mult_read" [guitar_effects.cpp:180]   --->   Operation 229 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.41>
ST_53 : Operation 230 [1/6] (6.41ns)   --->   "%conv_i = sitofp i32 %tmp_int_3" [guitar_effects.cpp:180]   --->   Operation 230 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 231 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv1_i, i32 %delay_mult_read" [guitar_effects.cpp:180]   --->   Operation 231 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 232 [5/5] (7.25ns)   --->   "%dc = fadd i32 %conv_i, i32 %mul_i" [guitar_effects.cpp:180]   --->   Operation 232 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 233 [4/5] (7.25ns)   --->   "%dc = fadd i32 %conv_i, i32 %mul_i" [guitar_effects.cpp:180]   --->   Operation 233 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 234 [3/5] (7.25ns)   --->   "%dc = fadd i32 %conv_i, i32 %mul_i" [guitar_effects.cpp:180]   --->   Operation 234 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 235 [2/5] (7.25ns)   --->   "%dc = fadd i32 %conv_i, i32 %mul_i" [guitar_effects.cpp:180]   --->   Operation 235 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 236 [1/5] (7.25ns)   --->   "%dc = fadd i32 %conv_i, i32 %mul_i" [guitar_effects.cpp:180]   --->   Operation 236 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.88>
ST_59 : Operation 237 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 237 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 238 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 239 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 239 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %data_V"   --->   Operation 240 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 241 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 242 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 242 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 243 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 243 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 244 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 244 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 245 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 246 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 246 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.42>
ST_60 : Operation 247 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 247 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 248 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 249 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 250 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 251 'lshr' 'r_V_1' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_2 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 252 'shl' 'r_V_2' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_1, i32 24"   --->   Operation 253 'bitselect' 'tmp_7' <Predicate = (isNeg)> <Delay = 0.00>
ST_60 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_7"   --->   Operation 254 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_60 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_2, i32 24, i32 55"   --->   Operation 255 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_60 : Operation 256 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_1"   --->   Operation 256 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.50>
ST_61 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln84 = or i32 %empty_31, i32 2" [guitar_effects.cpp:84]   --->   Operation 257 'or' 'or_ln84' <Predicate = (tmp_3)> <Delay = 0.00>
ST_61 : Operation 258 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 258 'sub' 'result_V_2' <Predicate = (tmp_3 & p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 259 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 259 'select' 'result_V' <Predicate = (tmp_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 260 [1/1] (3.25ns)   --->   "%store_ln183 = store i32 %result_V, i16 %delay_buffer_addr" [guitar_effects.cpp:183]   --->   Operation 260 'store' 'store_ln183' <Predicate = (tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44100> <RAM>
ST_61 : Operation 261 [1/1] (1.58ns)   --->   "%br_ln86 = br void %if.end19" [guitar_effects.cpp:86]   --->   Operation 261 'br' 'br_ln86' <Predicate = (tmp_3)> <Delay = 1.58>
ST_61 : Operation 262 [1/1] (0.00ns)   --->   "%empty_32 = phi i32 %or_ln84, void %if.then15, i32 %empty_31, void %if.end11" [guitar_effects.cpp:84]   --->   Operation 262 'phi' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_int_6 = phi i32 %result_V, void %if.then15, i32 %tmp_int_3, void %if.end11"   --->   Operation 263 'phi' 'tmp_int_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln87)   --->   "%or_ln89 = or i32 %empty_32, i32 1" [guitar_effects.cpp:89]   --->   Operation 264 'or' 'or_ln89' <Predicate = (trunc_ln18_1)> <Delay = 0.00>
ST_61 : Operation 265 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln87 = select i1 %trunc_ln18_1, i32 %or_ln89, i32 %empty_32" [guitar_effects.cpp:87]   --->   Operation 265 'select' 'select_ln87' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %tmp_last_V, void %if.end37, void %if.then36" [guitar_effects.cpp:101]   --->   Operation 266 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 267 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_6, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 267 'write' 'write_ln304' <Predicate = (!tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_61 : Operation 268 [1/1] (1.58ns)   --->   "%store_ln67 = store i32 %select_ln87, i32 %empty" [guitar_effects.cpp:67]   --->   Operation 268 'store' 'store_ln67' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_61 : Operation 269 [1/1] (1.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %axilite_out, i32 %select_ln87" [guitar_effects.cpp:74]   --->   Operation 269 'write' 'write_ln74' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_61 : Operation 270 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_6, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 270 'write' 'write_ln304' <Predicate = (tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 271 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_6, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 271 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_62 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln67 = br void %while.body" [guitar_effects.cpp:67]   --->   Operation 272 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>

State 63 <SV = 61> <Delay = 0.00>
ST_63 : Operation 273 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_6, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 273 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_63 : Operation 274 [1/1] (0.00ns)   --->   "%ret_ln110 = ret" [guitar_effects.cpp:110]   --->   Operation 274 'ret' 'ret_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ INPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axilite_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ control]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_clip_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_min_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_max_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_zero_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_mult]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_samples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                           (alloca        ) [ 0111111111111111111111111111111111111111111111111111111111111110]
current_level_1                 (alloca        ) [ 0111111111111111111111111111111111111111111111111111111111111110]
delay_samples_read              (read          ) [ 0010000000000000000000000000000000000000000000000000000000000000]
delay_mult_read                 (read          ) [ 0011111111111111111111111111111111111111111111111111111111111110]
compression_zero_threshold_read (read          ) [ 0011111111111111111111111111111111111111111111111111111111111110]
compression_max_threshold_read  (read          ) [ 0011111111111111111111111111111111111111111111111111111111111110]
compression_min_threshold_read  (read          ) [ 0011111111111111111111111111111111111111111111111111111111111110]
distortion_clip_factor_read     (read          ) [ 0011111111111111111111111111111111111111111111111111111111111110]
distortion_threshold_read       (read          ) [ 0011111111111111111111111111111111111111111111111111111111111110]
control_read                    (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln18                      (trunc         ) [ 0011111111111111111111111111111111111111111111111111111111111110]
trunc_ln18_1                    (trunc         ) [ 0011111111111111111111111111111111111111111111111111111111111110]
delay_buffer                    (alloca        ) [ 0011111111111111111111111111111111111100000000000000000000000000]
tmp                             (bitselect     ) [ 0011111111111111111111111111111111111111111111111111111111111110]
tmp_2                           (bitselect     ) [ 0011111111111111111111111111111111111111111111111111111111111110]
tmp_3                           (bitselect     ) [ 0011111111111111111111111111111111111111111111111111111111111110]
store_ln67                      (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln67                      (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_i286                        (sub           ) [ 0001111111111111111111111111111111111100000000000000000000000000]
spectopmodule_ln18              (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln18              (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln0                        (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr               (getelementptr ) [ 0000000000000000000000000000000000000011111111111111111111111110]
negative_threshold              (sub           ) [ 0000000000000000000000000000000000000011111111111111111111111110]
rem_i                           (srem          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_28                        (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
idxprom_i_cast                  (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr_1             (getelementptr ) [ 0000000000000000000000000000000000000011111111111111111111111110]
br_ln67                         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_load                          (load          ) [ 0000000000000000000000000000000000000011111111111111111111111110]
specloopname_ln0                (specloopname  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_29                        (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_data_V_1                    (extractvalue  ) [ 0000000000000000000000000000000000000011111111111111111111111110]
tmp_keep_V                      (extractvalue  ) [ 0000000000000000000000000000000000000001111111111111111111111111]
tmp_strb_V                      (extractvalue  ) [ 0000000000000000000000000000000000000001111111111111111111111111]
tmp_user_V                      (extractvalue  ) [ 0000000000000000000000000000000000000001111111111111111111111111]
tmp_last_V                      (extractvalue  ) [ 0000000000000000000000000000000000000001111111111111111111111100]
tmp_id_V                        (extractvalue  ) [ 0000000000000000000000000000000000000001111111111111111111111111]
tmp_dest_V                      (extractvalue  ) [ 0000000000000000000000000000000000000001111111111111111111111111]
trunc_ln283                     (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln73                         (br            ) [ 0000000000000000000000000000000000000011111111111111111111111110]
or_ln74                         (or            ) [ 0000000000000000000000000000000000000011111111111111111111111110]
icmp_ln117                      (icmp          ) [ 0000000000000000000000000000000000000011111111111111111111111110]
br_ln117                        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln119                      (icmp          ) [ 0000000000000000000000000000000000000011111111111111111111111110]
br_ln119                        (br            ) [ 0000000000000000000000000000000000000011111111111111111111111110]
r_V                             (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln1319_1                    (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln1319_1                 (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
lhs_1                           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
ret_V_1                         (sub           ) [ 0000000000000000000000000000000000000011111111111111111111111110]
sub_ln1319                      (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln1319                   (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
lhs                             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
ret_V                           (add           ) [ 0000000000000000000000000000000000000011111111111111111111111110]
br_ln119                        (br            ) [ 0000000000000000000000000000000000000011111111111111111111111110]
br_ln121                        (br            ) [ 0000000000000000000000000000000000000011111111111111111111111110]
empty_30                        (phi           ) [ 0000000000000000000000000000000000000000111000000000000000000000]
tmp_int                         (phi           ) [ 0000000000000000000000000000000000000000111000000000000000000000]
br_ln77                         (br            ) [ 0000000000000000000000000000000000000011111111111111111111111110]
current_level_1_load            (load          ) [ 0000000000000000000000000000000000000000010000000000000000000000]
or_ln79                         (or            ) [ 0000000000000000000000000000000000000011111111111111111111111110]
call_ret                        (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_int_2                       (extractvalue  ) [ 0000000000000000000000000000000000000011111111111111111111111110]
current_level                   (extractvalue  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln81                      (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln81                         (br            ) [ 0000000000000000000000000000000000000011111111111111111111111110]
empty_31                        (phi           ) [ 0000000000000000000000000000000000000000001111111111111111111100]
tmp_int_3                       (phi           ) [ 0000000000000000000000000000000000000000001111111111111111111100]
br_ln82                         (br            ) [ 0000000000000000000000000000000000000011111111111111111111111110]
delay_buffer_load               (load          ) [ 0000000000000000000000000000000000000000000011111100000000000000]
conv1_i                         (sitofp        ) [ 0000000000000000000000000000000000000000000000000011110000000000]
conv_i                          (sitofp        ) [ 0000000000000000000000000000000000000000000000000000001111100000]
mul_i                           (fmul          ) [ 0000000000000000000000000000000000000000000000000000001111100000]
dc                              (fadd          ) [ 0000000000000000000000000000000000000000000000000000000000010000]
data_V                          (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                      (bitselect     ) [ 0000000000000000000000000000000000000011111000000000000000001110]
xs_exp_V                        (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_Result_1                      (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000001000]
zext_ln346                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln346                       (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
isNeg                           (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000001000]
sub_ln1512                      (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512                     (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
ush                             (select        ) [ 0000000000000000000000000000000000000000000000000000000000001000]
mantissa                        (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488                     (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488                     (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
r_V_1                           (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
r_V_2                           (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_7                           (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln818                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_1                           (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
val                             (select        ) [ 0000000000000000000000000000000000000011111000000000000000000110]
or_ln84                         (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
result_V_2                      (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
result_V                        (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln183                     (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln86                         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_32                        (phi           ) [ 0000000000000000000000000000000000000000000000000000000000000100]
tmp_int_6                       (phi           ) [ 0000000000000000000000000000000000000000000111111111111111111111]
or_ln89                         (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln87                     (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln101                        (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln67                      (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
write_ln74                      (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
write_ln304                     (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln67                         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
write_ln304                     (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
ret_ln110                       (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_r_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_r_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_r_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_r_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_r_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_r_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_r_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_r_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_r_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_r_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_r_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="axilite_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axilite_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="control">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="distortion_threshold">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_threshold"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="distortion_clip_factor">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_clip_factor"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="compression_min_threshold">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_min_threshold"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="compression_max_threshold">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_max_threshold"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="compression_zero_threshold">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_zero_threshold"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="delay_mult">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_mult"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delay_samples">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_samples"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="compression_buffer">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guitar_effects_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="empty_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="current_level_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_level_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="delay_buffer_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delay_buffer/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="delay_samples_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_samples_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="delay_mult_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="49"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_mult_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="compression_zero_threshold_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="39"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_zero_threshold_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="compression_max_threshold_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="39"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_max_threshold_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="compression_min_threshold_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="39"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_min_threshold_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="distortion_clip_factor_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="37"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_clip_factor_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="distortion_threshold_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_threshold_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="control_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="empty_29_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="54" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="0" index="3" bw="4" slack="0"/>
<pin id="233" dir="0" index="4" bw="2" slack="0"/>
<pin id="234" dir="0" index="5" bw="1" slack="0"/>
<pin id="235" dir="0" index="6" bw="5" slack="0"/>
<pin id="236" dir="0" index="7" bw="6" slack="0"/>
<pin id="237" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_29/38 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="0" index="3" bw="4" slack="0"/>
<pin id="251" dir="0" index="4" bw="2" slack="0"/>
<pin id="252" dir="0" index="5" bw="1" slack="0"/>
<pin id="253" dir="0" index="6" bw="5" slack="0"/>
<pin id="254" dir="0" index="7" bw="6" slack="0"/>
<pin id="255" dir="0" index="8" bw="32" slack="0"/>
<pin id="256" dir="0" index="9" bw="4" slack="23"/>
<pin id="257" dir="0" index="10" bw="4" slack="23"/>
<pin id="258" dir="0" index="11" bw="2" slack="23"/>
<pin id="259" dir="0" index="12" bw="1" slack="0"/>
<pin id="260" dir="0" index="13" bw="5" slack="23"/>
<pin id="261" dir="0" index="14" bw="6" slack="23"/>
<pin id="262" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/61 write_ln304/61 "/>
</bind>
</comp>

<comp id="272" class="1004" name="write_ln74_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/61 "/>
</bind>
</comp>

<comp id="280" class="1004" name="delay_buffer_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="16" slack="24"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr/37 "/>
</bind>
</comp>

<comp id="287" class="1004" name="delay_buffer_addr_1_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="16" slack="0"/>
<pin id="291" dir="1" index="3" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr_1/37 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="5"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="delay_buffer_load/42 store_ln183/61 "/>
</bind>
</comp>

<comp id="298" class="1005" name="empty_30_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_30 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_30_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="32" slack="2"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="6" bw="32" slack="2"/>
<pin id="309" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_30/40 "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_int_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_int (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_int_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="32" slack="2"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="4" bw="32" slack="2"/>
<pin id="321" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="6" bw="32" slack="2"/>
<pin id="323" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int/40 "/>
</bind>
</comp>

<comp id="326" class="1005" name="empty_31_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="19"/>
<pin id="328" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="empty_31 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="empty_31_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="32" slack="2"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_31/42 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_int_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="6"/>
<pin id="339" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_int_3 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_int_3_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="32" slack="2"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_3/42 "/>
</bind>
</comp>

<comp id="348" class="1005" name="empty_32_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="350" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_32 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="empty_32_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="32" slack="19"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_32/61 "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_int_6_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_int_6 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_int_6_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="32" slack="19"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_6/61 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_guitar_effects_Pipeline_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="0" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/36 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_compression_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="32" slack="39"/>
<pin id="380" dir="0" index="3" bw="32" slack="39"/>
<pin id="381" dir="0" index="4" bw="32" slack="39"/>
<pin id="382" dir="0" index="5" bw="32" slack="0"/>
<pin id="383" dir="0" index="6" bw="32" slack="0"/>
<pin id="384" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/40 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="0" index="1" bw="32" slack="1"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dc/54 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="0" index="1" bw="32" slack="49"/>
<pin id="395" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/50 dc_1/43 dc/91 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv1_i/44 conv_i/48 compression_factor_1/37 compression_factor/85 "/>
</bind>
</comp>

<comp id="400" class="1005" name="reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_i conv_i "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln18_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="25" slack="37"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln18_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="1" index="1" bw="1" slack="60"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18_1/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="0" index="2" bw="3" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="37"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="0" index="2" bw="3" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="39"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="41"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln67_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln67_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sub_i286_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="1"/>
<pin id="451" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i286/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="17" slack="0"/>
<pin id="456" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="rem_i/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="negative_threshold_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="36"/>
<pin id="462" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="negative_threshold/37 "/>
</bind>
</comp>

<comp id="464" class="1004" name="empty_28_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/37 "/>
</bind>
</comp>

<comp id="468" class="1004" name="idxprom_i_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i_cast/37 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="37"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/38 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_data_V_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="54" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/38 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_keep_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="54" slack="0"/>
<pin id="482" dir="1" index="1" bw="4" slack="23"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/38 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_strb_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="54" slack="0"/>
<pin id="486" dir="1" index="1" bw="4" slack="23"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/38 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_user_V_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="54" slack="0"/>
<pin id="490" dir="1" index="1" bw="2" slack="23"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/38 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_last_V_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="54" slack="0"/>
<pin id="494" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/38 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_id_V_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="54" slack="0"/>
<pin id="498" dir="1" index="1" bw="5" slack="23"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/38 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_dest_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="54" slack="0"/>
<pin id="502" dir="1" index="1" bw="6" slack="23"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/38 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln283_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln283/38 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln74_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln74/38 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln117_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="37"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/38 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln119_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/38 "/>
</bind>
</comp>

<comp id="524" class="1004" name="r_V_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="25" slack="0"/>
<pin id="526" dir="0" index="1" bw="25" slack="37"/>
<pin id="527" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/38 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sub_ln1319_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="25" slack="0"/>
<pin id="532" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1319_1/38 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln1319_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="37"/>
<pin id="537" dir="0" index="1" bw="25" slack="0"/>
<pin id="538" dir="0" index="2" bw="25" slack="0"/>
<pin id="539" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1319_1/38 "/>
</bind>
</comp>

<comp id="542" class="1004" name="lhs_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="25" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/38 "/>
</bind>
</comp>

<comp id="550" class="1004" name="ret_V_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="37"/>
<pin id="553" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/38 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sub_ln1319_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="25" slack="37"/>
<pin id="557" dir="0" index="1" bw="25" slack="0"/>
<pin id="558" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1319/38 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln1319_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="37"/>
<pin id="562" dir="0" index="1" bw="25" slack="0"/>
<pin id="563" dir="0" index="2" bw="25" slack="0"/>
<pin id="564" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1319/38 "/>
</bind>
</comp>

<comp id="567" class="1004" name="lhs_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="0" index="1" bw="25" slack="0"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/38 "/>
</bind>
</comp>

<comp id="575" class="1004" name="ret_V_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="37"/>
<pin id="578" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/38 "/>
</bind>
</comp>

<comp id="580" class="1004" name="current_level_1_load_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="39"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_level_1_load/40 "/>
</bind>
</comp>

<comp id="584" class="1004" name="or_ln79_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/41 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_int_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_int_2/41 "/>
</bind>
</comp>

<comp id="594" class="1004" name="current_level_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="current_level/41 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln81_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="40"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/41 "/>
</bind>
</comp>

<comp id="603" class="1004" name="data_V_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/59 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_Result_s_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/59 "/>
</bind>
</comp>

<comp id="614" class="1004" name="xs_exp_V_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="6" slack="0"/>
<pin id="618" dir="0" index="3" bw="6" slack="0"/>
<pin id="619" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/59 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_Result_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_1/59 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln346_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/59 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln346_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="8" slack="0"/>
<pin id="635" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/59 "/>
</bind>
</comp>

<comp id="638" class="1004" name="isNeg_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="9" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/59 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sub_ln1512_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/59 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sext_ln1512_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/59 "/>
</bind>
</comp>

<comp id="656" class="1004" name="ush_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="9" slack="0"/>
<pin id="659" dir="0" index="2" bw="9" slack="0"/>
<pin id="660" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/59 "/>
</bind>
</comp>

<comp id="664" class="1004" name="mantissa_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="25" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="0" index="2" bw="23" slack="1"/>
<pin id="668" dir="0" index="3" bw="1" slack="0"/>
<pin id="669" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/60 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln15_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="25" slack="0"/>
<pin id="675" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/60 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sext_ln1488_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/60 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln1488_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="9" slack="0"/>
<pin id="682" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/60 "/>
</bind>
</comp>

<comp id="684" class="1004" name="r_V_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="25" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_1/60 "/>
</bind>
</comp>

<comp id="690" class="1004" name="r_V_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="25" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/60 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_7_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="79" slack="0"/>
<pin id="699" dir="0" index="2" bw="6" slack="0"/>
<pin id="700" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/60 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln818_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/60 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="79" slack="0"/>
<pin id="711" dir="0" index="2" bw="6" slack="0"/>
<pin id="712" dir="0" index="3" bw="7" slack="0"/>
<pin id="713" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/60 "/>
</bind>
</comp>

<comp id="718" class="1004" name="val_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="0" index="2" bw="32" slack="0"/>
<pin id="722" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/60 "/>
</bind>
</comp>

<comp id="725" class="1004" name="or_ln84_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="19"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84/61 "/>
</bind>
</comp>

<comp id="732" class="1004" name="result_V_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="1"/>
<pin id="735" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/61 "/>
</bind>
</comp>

<comp id="737" class="1004" name="result_V_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="2"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="32" slack="1"/>
<pin id="741" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/61 "/>
</bind>
</comp>

<comp id="745" class="1004" name="or_ln89_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln89/61 "/>
</bind>
</comp>

<comp id="751" class="1004" name="select_ln87_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="60"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="0" index="2" bw="32" slack="0"/>
<pin id="755" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87/61 "/>
</bind>
</comp>

<comp id="759" class="1004" name="store_ln67_store_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="60"/>
<pin id="762" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/61 "/>
</bind>
</comp>

<comp id="764" class="1005" name="empty_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="771" class="1005" name="current_level_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_level_1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="delay_samples_read_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delay_samples_read "/>
</bind>
</comp>

<comp id="783" class="1005" name="delay_mult_read_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="49"/>
<pin id="785" dir="1" index="1" bw="32" slack="49"/>
</pin_list>
<bind>
<opset="delay_mult_read "/>
</bind>
</comp>

<comp id="788" class="1005" name="compression_zero_threshold_read_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="39"/>
<pin id="790" dir="1" index="1" bw="32" slack="39"/>
</pin_list>
<bind>
<opset="compression_zero_threshold_read "/>
</bind>
</comp>

<comp id="793" class="1005" name="compression_max_threshold_read_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="39"/>
<pin id="795" dir="1" index="1" bw="32" slack="39"/>
</pin_list>
<bind>
<opset="compression_max_threshold_read "/>
</bind>
</comp>

<comp id="798" class="1005" name="compression_min_threshold_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="39"/>
<pin id="800" dir="1" index="1" bw="32" slack="39"/>
</pin_list>
<bind>
<opset="compression_min_threshold_read "/>
</bind>
</comp>

<comp id="803" class="1005" name="distortion_clip_factor_read_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="37"/>
<pin id="805" dir="1" index="1" bw="1" slack="37"/>
</pin_list>
<bind>
<opset="distortion_clip_factor_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="distortion_threshold_read_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="36"/>
<pin id="811" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="distortion_threshold_read "/>
</bind>
</comp>

<comp id="817" class="1005" name="trunc_ln18_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="25" slack="37"/>
<pin id="819" dir="1" index="1" bw="25" slack="37"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="823" class="1005" name="trunc_ln18_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="60"/>
<pin id="825" dir="1" index="1" bw="1" slack="60"/>
</pin_list>
<bind>
<opset="trunc_ln18_1 "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="37"/>
<pin id="830" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="832" class="1005" name="tmp_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="39"/>
<pin id="834" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_3_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="41"/>
<pin id="838" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="840" class="1005" name="sub_i286_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i286 "/>
</bind>
</comp>

<comp id="845" class="1005" name="delay_buffer_addr_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="24"/>
<pin id="847" dir="1" index="1" bw="16" slack="24"/>
</pin_list>
<bind>
<opset="delay_buffer_addr "/>
</bind>
</comp>

<comp id="850" class="1005" name="negative_threshold_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="negative_threshold "/>
</bind>
</comp>

<comp id="855" class="1005" name="delay_buffer_addr_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="5"/>
<pin id="857" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="delay_buffer_addr_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_data_V_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="2"/>
<pin id="865" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="869" class="1005" name="tmp_keep_V_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="4" slack="23"/>
<pin id="871" dir="1" index="1" bw="4" slack="23"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_strb_V_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="4" slack="23"/>
<pin id="876" dir="1" index="1" bw="4" slack="23"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_user_V_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="23"/>
<pin id="881" dir="1" index="1" bw="2" slack="23"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp_last_V_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="23"/>
<pin id="886" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_id_V_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="5" slack="23"/>
<pin id="890" dir="1" index="1" bw="5" slack="23"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_dest_V_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="6" slack="23"/>
<pin id="895" dir="1" index="1" bw="6" slack="23"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="898" class="1005" name="or_ln74_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="2"/>
<pin id="900" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="or_ln74 "/>
</bind>
</comp>

<comp id="911" class="1005" name="ret_V_1_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="2"/>
<pin id="913" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="916" class="1005" name="ret_V_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="2"/>
<pin id="918" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="924" class="1005" name="or_ln79_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln79 "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_int_2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_int_2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="delay_buffer_load_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_load "/>
</bind>
</comp>

<comp id="939" class="1005" name="mul_i_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="944" class="1005" name="dc_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="949" class="1005" name="p_Result_s_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="2"/>
<pin id="951" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="954" class="1005" name="p_Result_1_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="23" slack="1"/>
<pin id="956" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="isNeg_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="964" class="1005" name="ush_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="9" slack="1"/>
<pin id="966" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="969" class="1005" name="val_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="238"><net_src comp="120" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="228" pin=5"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="228" pin=6"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="228" pin=7"/></net>

<net id="263"><net_src comp="164" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="246" pin=5"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="246" pin=7"/></net>

<net id="271"><net_src comp="154" pin="0"/><net_sink comp="246" pin=12"/></net>

<net id="277"><net_src comp="166" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="28" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="152" pin="0"/><net_sink comp="246" pin=12"/></net>

<net id="285"><net_src comp="114" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="114" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="114" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="311"><net_src comp="301" pin="8"/><net_sink comp="298" pin=0"/></net>

<net id="325"><net_src comp="315" pin="8"/><net_sink comp="312" pin=0"/></net>

<net id="335"><net_src comp="298" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="336"><net_src comp="329" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="346"><net_src comp="312" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="357"><net_src comp="326" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="246" pin=8"/></net>

<net id="368"><net_src comp="337" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="369"><net_src comp="362" pin="4"/><net_sink comp="246" pin=8"/></net>

<net id="370"><net_src comp="362" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="375"><net_src comp="70" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="385"><net_src comp="130" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="315" pin="8"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="376" pin=6"/></net>

<net id="399"><net_src comp="337" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="409"><net_src comp="216" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="222" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="222" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="222" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="64" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="60" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="222" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="66" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="66" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="68" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="66" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="453" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="479"><net_src comp="228" pin="8"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="228" pin="8"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="228" pin="8"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="228" pin="8"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="228" pin="8"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="228" pin="8"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="228" pin="8"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="476" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="473" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="122" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="476" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="476" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="504" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="124" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="124" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="126" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="535" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="128" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="504" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="555" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="566"><net_src comp="124" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="126" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="560" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="128" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="580" pin="1"/><net_sink comp="376" pin=5"/></net>

<net id="588"><net_src comp="298" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="132" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="376" pin="7"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="376" pin="7"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="611"><net_src comp="134" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="603" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="136" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="620"><net_src comp="138" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="603" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="140" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="142" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="627"><net_src comp="603" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="614" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="144" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="146" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="122" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="148" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="614" pin="4"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="638" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="632" pin="2"/><net_sink comp="656" pin=2"/></net>

<net id="670"><net_src comp="150" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="152" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="154" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="676"><net_src comp="664" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="673" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="673" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="680" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="156" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="684" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="158" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="714"><net_src comp="160" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="690" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="158" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="162" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="723"><net_src comp="704" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="724"><net_src comp="708" pin="4"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="326" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="64" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="731"><net_src comp="725" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="736"><net_src comp="66" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="742"><net_src comp="732" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="743"><net_src comp="737" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="744"><net_src comp="737" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="749"><net_src comp="351" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="48" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="745" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="757"><net_src comp="351" pin="4"/><net_sink comp="751" pin=2"/></net>

<net id="758"><net_src comp="751" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="763"><net_src comp="751" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="168" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="774"><net_src comp="172" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="781"><net_src comp="180" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="786"><net_src comp="186" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="791"><net_src comp="192" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="376" pin=4"/></net>

<net id="796"><net_src comp="198" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="801"><net_src comp="204" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="806"><net_src comp="210" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="812"><net_src comp="216" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="820"><net_src comp="406" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="826"><net_src comp="410" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="831"><net_src comp="414" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="422" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="430" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="448" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="848"><net_src comp="280" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="853"><net_src comp="459" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="858"><net_src comp="287" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="866"><net_src comp="476" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="315" pin=4"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="315" pin=6"/></net>

<net id="872"><net_src comp="480" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="246" pin=9"/></net>

<net id="877"><net_src comp="484" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="246" pin=10"/></net>

<net id="882"><net_src comp="488" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="246" pin=11"/></net>

<net id="887"><net_src comp="492" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="496" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="246" pin=13"/></net>

<net id="896"><net_src comp="500" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="246" pin=14"/></net>

<net id="901"><net_src comp="508" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="904"><net_src comp="898" pin="1"/><net_sink comp="301" pin=6"/></net>

<net id="914"><net_src comp="550" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="919"><net_src comp="575" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="927"><net_src comp="584" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="932"><net_src comp="590" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="937"><net_src comp="293" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="942"><net_src comp="392" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="947"><net_src comp="388" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="952"><net_src comp="606" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="957"><net_src comp="624" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="962"><net_src comp="638" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="967"><net_src comp="656" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="972"><net_src comp="718" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="737" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r_V_data_V | {62 63 }
	Port: OUTPUT_r_V_keep_V | {62 63 }
	Port: OUTPUT_r_V_strb_V | {62 63 }
	Port: OUTPUT_r_V_user_V | {62 63 }
	Port: OUTPUT_r_V_last_V | {62 63 }
	Port: OUTPUT_r_V_id_V | {62 63 }
	Port: OUTPUT_r_V_dest_V | {62 63 }
	Port: axilite_out | {61 }
	Port: compression_buffer | {40 41 }
 - Input state : 
	Port: guitar_effects : INPUT_r_V_data_V | {38 }
	Port: guitar_effects : INPUT_r_V_keep_V | {38 }
	Port: guitar_effects : INPUT_r_V_strb_V | {38 }
	Port: guitar_effects : INPUT_r_V_user_V | {38 }
	Port: guitar_effects : INPUT_r_V_last_V | {38 }
	Port: guitar_effects : INPUT_r_V_id_V | {38 }
	Port: guitar_effects : INPUT_r_V_dest_V | {38 }
	Port: guitar_effects : control | {1 }
	Port: guitar_effects : distortion_threshold | {1 }
	Port: guitar_effects : distortion_clip_factor | {1 }
	Port: guitar_effects : compression_min_threshold | {1 }
	Port: guitar_effects : compression_max_threshold | {1 }
	Port: guitar_effects : compression_zero_threshold | {1 }
	Port: guitar_effects : delay_mult | {1 }
	Port: guitar_effects : delay_samples | {1 }
  - Chain level:
	State 1
		store_ln67 : 1
		store_ln67 : 1
	State 2
		rem_i : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		empty_28 : 1
		idxprom_i_cast : 2
		delay_buffer_addr_1 : 3
	State 38
		trunc_ln283 : 1
		or_ln74 : 1
		icmp_ln117 : 1
		br_ln117 : 2
		icmp_ln119 : 1
		br_ln119 : 2
		r_V : 2
		sub_ln1319_1 : 3
		select_ln1319_1 : 4
		lhs_1 : 5
		ret_V_1 : 6
		sub_ln1319 : 2
		select_ln1319 : 3
		lhs : 4
		ret_V : 5
	State 39
	State 40
		call_ret : 1
	State 41
		tmp_int_2 : 1
		current_level : 1
		store_ln81 : 2
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
		p_Result_s : 1
		xs_exp_V : 1
		p_Result_1 : 1
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
	State 60
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V_1 : 2
		r_V_2 : 2
		tmp_7 : 3
		zext_ln818 : 4
		tmp_1 : 3
		val : 5
	State 61
		result_V : 1
		store_ln183 : 2
		empty_32 : 1
		tmp_int_6 : 2
		or_ln89 : 2
		select_ln87 : 2
		write_ln304 : 3
		store_ln67 : 3
		write_ln74 : 3
		write_ln304 : 3
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   |     grp_guitar_effects_Pipeline_2_fu_371    |    0    |    0    |    16   |    36   |
|          |            grp_compression_fu_376           |    3    |   7.94  |   1386  |   1673  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   srem   |                  grp_fu_453                 |    0    |    0    |   394   |   238   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_388                 |    2    |    0    |   205   |   390   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fmul   |                  grp_fu_392                 |    3    |    0    |   143   |   321   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               sub_i286_fu_448               |    0    |    0    |    0    |    39   |
|          |          negative_threshold_fu_459          |    0    |    0    |    0    |    39   |
|          |             sub_ln1319_1_fu_529             |    0    |    0    |    0    |    25   |
|    sub   |                ret_V_1_fu_550               |    0    |    0    |    0    |    39   |
|          |              sub_ln1319_fu_555              |    0    |    0    |    0    |    32   |
|          |              sub_ln1512_fu_646              |    0    |    0    |    0    |    15   |
|          |              result_V_2_fu_732              |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |            select_ln1319_1_fu_535           |    0    |    0    |    0    |    25   |
|          |             select_ln1319_fu_560            |    0    |    0    |    0    |    25   |
|  select  |                  ush_fu_656                 |    0    |    0    |    0    |    9    |
|          |                  val_fu_718                 |    0    |    0    |    0    |    32   |
|          |               result_V_fu_737               |    0    |    0    |    0    |    32   |
|          |              select_ln87_fu_751             |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   lshr   |                 r_V_1_fu_684                |    0    |    0    |    0    |   100   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    shl   |                 r_V_2_fu_690                |    0    |    0    |    0    |   100   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  r_V_fu_524                 |    0    |    0    |    0    |    25   |
|    add   |                 ret_V_fu_575                |    0    |    0    |    0    |    39   |
|          |               add_ln346_fu_632              |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   icmp   |              icmp_ln117_fu_514              |    0    |    0    |    0    |    18   |
|          |              icmp_ln119_fu_519              |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |        delay_samples_read_read_fu_180       |    0    |    0    |    0    |    0    |
|          |         delay_mult_read_read_fu_186         |    0    |    0    |    0    |    0    |
|          | compression_zero_threshold_read_read_fu_192 |    0    |    0    |    0    |    0    |
|          |  compression_max_threshold_read_read_fu_198 |    0    |    0    |    0    |    0    |
|   read   |  compression_min_threshold_read_read_fu_204 |    0    |    0    |    0    |    0    |
|          |   distortion_clip_factor_read_read_fu_210   |    0    |    0    |    0    |    0    |
|          |    distortion_threshold_read_read_fu_216    |    0    |    0    |    0    |    0    |
|          |           control_read_read_fu_222          |    0    |    0    |    0    |    0    |
|          |             empty_29_read_fu_228            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   write  |               grp_write_fu_246              |    0    |    0    |    0    |    0    |
|          |           write_ln74_write_fu_272           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                  grp_fu_396                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln18_fu_406              |    0    |    0    |    0    |    0    |
|          |             trunc_ln18_1_fu_410             |    0    |    0    |    0    |    0    |
|   trunc  |               empty_28_fu_464               |    0    |    0    |    0    |    0    |
|          |              trunc_ln283_fu_504             |    0    |    0    |    0    |    0    |
|          |              p_Result_1_fu_624              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_fu_414                 |    0    |    0    |    0    |    0    |
|          |                 tmp_2_fu_422                |    0    |    0    |    0    |    0    |
| bitselect|                 tmp_3_fu_430                |    0    |    0    |    0    |    0    |
|          |              p_Result_s_fu_606              |    0    |    0    |    0    |    0    |
|          |                 isNeg_fu_638                |    0    |    0    |    0    |    0    |
|          |                 tmp_7_fu_696                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |            idxprom_i_cast_fu_468            |    0    |    0    |    0    |    0    |
|          |              zext_ln346_fu_628              |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln15_fu_673              |    0    |    0    |    0    |    0    |
|          |              zext_ln1488_fu_680             |    0    |    0    |    0    |    0    |
|          |              zext_ln818_fu_704              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             tmp_data_V_1_fu_476             |    0    |    0    |    0    |    0    |
|          |              tmp_keep_V_fu_480              |    0    |    0    |    0    |    0    |
|          |              tmp_strb_V_fu_484              |    0    |    0    |    0    |    0    |
|          |              tmp_user_V_fu_488              |    0    |    0    |    0    |    0    |
|extractvalue|              tmp_last_V_fu_492              |    0    |    0    |    0    |    0    |
|          |               tmp_id_V_fu_496               |    0    |    0    |    0    |    0    |
|          |              tmp_dest_V_fu_500              |    0    |    0    |    0    |    0    |
|          |               tmp_int_2_fu_590              |    0    |    0    |    0    |    0    |
|          |             current_level_fu_594            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                or_ln74_fu_508               |    0    |    0    |    0    |    0    |
|    or    |                or_ln79_fu_584               |    0    |    0    |    0    |    0    |
|          |                or_ln84_fu_725               |    0    |    0    |    0    |    0    |
|          |                or_ln89_fu_745               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 lhs_1_fu_542                |    0    |    0    |    0    |    0    |
|bitconcatenate|                  lhs_fu_567                 |    0    |    0    |    0    |    0    |
|          |               mantissa_fu_664               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|partselect|               xs_exp_V_fu_614               |    0    |    0    |    0    |    0    |
|          |                 tmp_1_fu_708                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   sext   |              sext_ln1512_fu_652             |    0    |    0    |    0    |    0    |
|          |              sext_ln1488_fu_677             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    8    |   7.94  |   2144  |   3356  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|compression_buffer|    1   |    0   |    0   |    0   |
|   delay_buffer   |   128  |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |   129  |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
| compression_max_threshold_read_reg_793|   32   |
| compression_min_threshold_read_reg_798|   32   |
|compression_zero_threshold_read_reg_788|   32   |
|        current_level_1_reg_771        |   32   |
|               dc_reg_944              |   32   |
|      delay_buffer_addr_1_reg_855      |   16   |
|       delay_buffer_addr_reg_845       |   16   |
|       delay_buffer_load_reg_934       |   32   |
|        delay_mult_read_reg_783        |   32   |
|       delay_samples_read_reg_778      |   32   |
|  distortion_clip_factor_read_reg_803  |    1   |
|   distortion_threshold_read_reg_809   |   32   |
|            empty_30_reg_298           |   32   |
|            empty_31_reg_326           |   32   |
|            empty_32_reg_348           |   32   |
|             empty_reg_764             |   32   |
|             isNeg_reg_959             |    1   |
|             mul_i_reg_939             |   32   |
|       negative_threshold_reg_850      |   32   |
|            or_ln74_reg_898            |   32   |
|            or_ln79_reg_924            |   32   |
|           p_Result_1_reg_954          |   23   |
|           p_Result_s_reg_949          |    1   |
|                reg_400                |   32   |
|            ret_V_1_reg_911            |   32   |
|             ret_V_reg_916             |   32   |
|            sub_i286_reg_840           |   32   |
|             tmp_2_reg_832             |    1   |
|             tmp_3_reg_836             |    1   |
|          tmp_data_V_1_reg_863         |   32   |
|           tmp_dest_V_reg_893          |    6   |
|            tmp_id_V_reg_888           |    5   |
|           tmp_int_2_reg_929           |   32   |
|           tmp_int_3_reg_337           |   32   |
|           tmp_int_6_reg_358           |   32   |
|            tmp_int_reg_312            |   32   |
|           tmp_keep_V_reg_869          |    4   |
|           tmp_last_V_reg_884          |    1   |
|              tmp_reg_828              |    1   |
|           tmp_strb_V_reg_874          |    4   |
|           tmp_user_V_reg_879          |    2   |
|          trunc_ln18_1_reg_823         |    1   |
|           trunc_ln18_reg_817          |   25   |
|              ush_reg_964              |    9   |
|              val_reg_969              |   32   |
+---------------------------------------+--------+
|                 Total                 |   982  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_246 |  p8  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_246 |  p12 |   2  |   1  |    2   |
| grp_access_fu_293 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_396    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_453    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   226  ||   7.94  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    7   |  2144  |  3356  |    -   |
|   Memory  |   129  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   982  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   129  |    8   |   15   |  3126  |  3392  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
