#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Sep 18 16:16:52 2019
# Process ID: 42554
# Current directory: /home/ecelrc/students/gguglielmo/micro/vivado
# Command line: vivado
# Log file: /home/ecelrc/students/gguglielmo/micro/vivado/vivado.log
# Journal file: /home/ecelrc/students/gguglielmo/micro/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd}
open_project /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/edit_gpio_lab_1_v1_0.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0/component.xml
current_project lab_1
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
assign_bd_address [get_bd_addr_segs {axi_cdma_0/S_AXI_LITE/Reg }]
set_property range 512K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_cdma_0_Reg}]
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_cdma_0_Reg]
assign_bd_address [get_bd_addr_segs {axi_cdma_0/S_AXI_LITE/Reg }]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_cdma_0_Reg}]
set_property offset 0x70000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_cdma_0_Reg}]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_1/S_AXI/Mem0 }]
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM }]
set_property offset 0xE0000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
current_project edit_gpio_lab_1_v1_0
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0
startgroup
current_project lab_1
create_bd_cell -type ip -vlnv ecelrc:user:gpio_lab_1:1.0 gpio_lab_1_0
endgroup
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M02_AXI] [get_bd_intf_pins gpio_lab_1_0/S00_AXI]
connect_bd_net [get_bd_pins gpio_lab_1_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins gpio_lab_1_0/s00_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins gpio_lab_1_0/LEDS]
endgroup
save_bd_design
assign_bd_address [get_bd_addr_segs {gpio_lab_1_0/S00_AXI/S00_AXI_reg }]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_gpio_lab_1_0_S00_AXI_reg}]
save_bd_design
set_property name LEDS [get_bd_ports LEDS_0]
save_bd_design
current_project edit_gpio_lab_1_v1_0
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/ecelrc/students/gguglielmo/micro/vivado/ip_repo/gpio_lab_1_1.0
current_project lab_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_gpio_lab_1_v1_0
current_project lab_1
upgrade_ip -vlnv ecelrc:user:gpio_lab_1:1.0 [get_ips  zynq_gpio_lab_1_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips zynq_gpio_lab_1_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd]
catch { config_ip_cache -export [get_ips -all zynq_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_axi_bram_ctrl_0_1] }
catch { config_ip_cache -export [get_ips -all zynq_axi_bram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all zynq_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_smartconnect_1_0] }
catch { config_ip_cache -export [get_ips -all zynq_axi_cdma_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all zynq_gpio_lab_1_0_0] }
export_ip_user_files -of_objects [get_files /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd]
launch_runs -jobs 12 {zynq_processing_system7_0_0_synth_1 zynq_blk_mem_gen_0_0_synth_1 zynq_axi_bram_ctrl_0_1_synth_1 zynq_axi_bram_ctrl_1_0_synth_1 zynq_smartconnect_0_0_synth_1 zynq_smartconnect_1_0_synth_1 zynq_axi_cdma_0_0_synth_1 zynq_proc_sys_reset_0_0_synth_1 zynq_gpio_lab_1_0_0_synth_1}
export_simulation -of_objects [get_files /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd] -directory /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.ip_user_files -ipstatic_source_dir /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.cache/compile_simlib/modelsim} {questa=/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.cache/compile_simlib/questa} {ies=/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.cache/compile_simlib/ies} {vcs=/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.cache/compile_simlib/vcs} {riviera=/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets smartconnect_0_M02_AXI] [get_bd_nets gpio_lab_1_0_LEDS] [get_bd_cells gpio_lab_1_0]
startgroup
create_bd_cell -type ip -vlnv ecelrc:user:gpio_lab_1:1.0 gpio_lab_1_0
endgroup
set_property location {1.5 311 -378} [get_bd_cells gpio_lab_1_0]
reset_run zynq_axi_bram_ctrl_1_0_synth_1
reset_run zynq_blk_mem_gen_0_0_synth_1
reset_run zynq_axi_bram_ctrl_0_1_synth_1
reset_run zynq_smartconnect_0_0_synth_1
reset_run zynq_smartconnect_1_0_synth_1
reset_run zynq_axi_cdma_0_0_synth_1
connect_bd_intf_net [get_bd_intf_pins gpio_lab_1_0/S00_AXI] [get_bd_intf_pins smartconnect_0/M02_AXI]
connect_bd_net [get_bd_pins gpio_lab_1_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins gpio_lab_1_0/s00_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins gpio_lab_1_0/LEDS]
endgroup
delete_bd_objs [get_bd_ports LEDS]
set_property name LEDS [get_bd_ports LEDS_0]
assign_bd_address [get_bd_addr_segs {gpio_lab_1_0/S00_AXI/S00_AXI_reg }]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_gpio_lab_1_0_S00_AXI_reg}]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 24
current_project edit_gpio_lab_1_v1_0
close_project
make_wrapper -files [get_files /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/zynq.bd] -top
add_files -norecurse /home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/hdl/zynq_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
