.model depth_split
.inputs top^we top^addr~0 top^addr~1 top^addr~2 top^addr~3 top^addr~4 \
 top^addr~5 top^addr~6 top^addr~7 top^addr~8 top^addr~9 top^addr~10 \
 top^datain~0 top^datain~1 top^clk
.outputs top^dataout~0 top^dataout~1

.names gnd
.names unconn
.names vcc
1


.subckt single_port_ram clk=top^clk we=top^we data=top^datain~0\
 addr[0]=top^addr~0 addr[1]=top^addr~1 addr[2]=top^addr~2 addr[3]=top^addr~3\
 addr[4]=top^addr~4 addr[5]=top^addr~5 addr[6]=top^addr~6 addr[7]=top^addr~7\
 addr[8]=top^addr~8 addr[9]=top^addr~9 addr[10]=top^addr~10 addr[11]=unconn\
 addr[12]=unconn addr[13]=unconn addr[14]=unconn addr[15]=unconn\
 addr[16]=unconn addr[17]=unconn out=top.single_port_ram+new_ram^out~0


.subckt single_port_ram clk=top^clk we=top^we data=top^datain~1\
 addr[0]=top^addr~0 addr[1]=top^addr~1 addr[2]=top^addr~2 addr[3]=top^addr~3\
 addr[4]=top^addr~4 addr[5]=top^addr~5 addr[6]=top^addr~6 addr[7]=top^addr~7\
 addr[8]=top^addr~8 addr[9]=top^addr~9 addr[10]=top^addr~10 addr[11]=unconn\
 addr[12]=unconn addr[13]=unconn addr[14]=unconn addr[15]=unconn\
 addr[16]=unconn addr[17]=unconn out=top.single_port_ram+new_ram^out~1

.names top.single_port_ram+new_ram^out~0 top^dataout~0
1 1

.names top.single_port_ram+new_ram^out~1 top^dataout~1
1 1

.end


.model single_port_ram
.inputs clk data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] \
 addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] addr[14] \
 addr[15] addr[16] addr[17] we
.outputs out
.blackbox
.end

