<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2014.09.23.20:14:28"
 outputDirectory="F:/new_project/DE0Course/db/ip/NIOS_Sys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE22F17C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="led_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="led_external_connection_export"
       direction="output"
       role="export"
       width="8" />
  </interface>
  <interface name="sdram_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_wire_addr" direction="output" role="addr" width="13" />
   <port name="sdram_wire_ba" direction="output" role="ba" width="2" />
   <port name="sdram_wire_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_wire_cke" direction="output" role="cke" width="1" />
   <port name="sdram_wire_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_wire_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_wire_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_wire_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_wire_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="key_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="key_external_connection_export"
       direction="input"
       role="export"
       width="2" />
  </interface>
  <interface name="sw_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sw_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="altpll_0_c1" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="altpll_0_c1_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ultrasound0_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ultrasound0_conduit_end_feedback_in"
       direction="input"
       role="feedback_in"
       width="1" />
   <port
       name="ultrasound0_conduit_end_trigger_out"
       direction="output"
       role="trigger_out"
       width="1" />
  </interface>
  <interface name="ultrasound1_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ultrasound1_conduit_end_feedback_in"
       direction="input"
       role="feedback_in"
       width="1" />
   <port
       name="ultrasound1_conduit_end_trigger_out"
       direction="output"
       role="trigger_out"
       width="1" />
  </interface>
  <interface name="adc_spi_read_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="adc_spi_read_conduit_end_OUT"
       direction="output"
       role="OUT"
       width="1" />
   <port
       name="adc_spi_read_conduit_end_IN"
       direction="input"
       role="IN"
       width="1" />
   <port
       name="adc_spi_read_conduit_end_CS_n"
       direction="output"
       role="CS_n"
       width="1" />
   <port
       name="adc_spi_read_conduit_end_CLK"
       direction="output"
       role="CLK"
       width="1" />
  </interface>
  <interface name="pwm0_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port name="pwm0_conduit_end_pwm1" direction="output" role="pwm1" width="1" />
   <port name="pwm0_conduit_end_pwm2" direction="output" role="pwm2" width="1" />
  </interface>
  <interface name="pwm1_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port name="pwm1_conduit_end_pwm1" direction="output" role="pwm1" width="1" />
   <port name="pwm1_conduit_end_pwm2" direction="output" role="pwm2" width="1" />
  </interface>
  <interface name="encoder0_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="encoder0_conduit_end_export"
       direction="input"
       role="export"
       width="2" />
  </interface>
  <interface name="encoder1_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="encoder1_conduit_end_export"
       direction="input"
       role="export"
       width="2" />
  </interface>
  <interface name="pio_0_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_0_external_connection_export"
       direction="output"
       role="export"
       width="8" />
  </interface>
  <interface name="uart_0_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="uart_0_external_connection_rxd"
       direction="input"
       role="rxd"
       width="1" />
   <port
       name="uart_0_external_connection_txd"
       direction="output"
       role="txd"
       width="1" />
  </interface>
  <interface name="ultrasound2_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ultrasound2_conduit_end_feedback_in"
       direction="input"
       role="feedback_in"
       width="1" />
   <port
       name="ultrasound2_conduit_end_trigger_out"
       direction="output"
       role="trigger_out"
       width="1" />
  </interface>
  <interface name="ultrasound3_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ultrasound3_conduit_end_feedback_in"
       direction="input"
       role="feedback_in"
       width="1" />
   <port
       name="ultrasound3_conduit_end_trigger_out"
       direction="output"
       role="trigger_out"
       width="1" />
  </interface>
  <interface name="ultrasound5_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ultrasound5_conduit_end_feedback_in"
       direction="input"
       role="feedback_in"
       width="1" />
   <port
       name="ultrasound5_conduit_end_trigger_out"
       direction="output"
       role="trigger_out"
       width="1" />
  </interface>
  <interface name="pwm2_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port name="pwm2_conduit_end_pwm1" direction="output" role="pwm1" width="1" />
   <port name="pwm2_conduit_end_pwm2" direction="output" role="pwm2" width="1" />
  </interface>
  <interface name="pwm3_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port name="pwm3_conduit_end_pwm1" direction="output" role="pwm1" width="1" />
   <port name="pwm3_conduit_end_pwm2" direction="output" role="pwm2" width="1" />
  </interface>
  <interface name="ultrasound4_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ultrasound4_conduit_end_feedback_in"
       direction="input"
       role="feedback_in"
       width="1" />
   <port
       name="ultrasound4_conduit_end_trigger_out"
       direction="output"
       role="trigger_out"
       width="1" />
  </interface>
  <interface name="pio_1_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_1_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="NIOS_Sys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_GENERATION_ID=1411495972,AUTO_UNIQUE_ID=(clock_source:13.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_nios2_qsys:13.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=33593376,breakOffset=32,breakSlave=nios2_qsys_0.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=26,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2004000&apos; end=&apos;0x2008000&apos; /&gt;&lt;slave name=&apos;epcs_flash_controller_0.epcs_control_port&apos; start=&apos;0x2009000&apos; end=&apos;0x2009800&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x2009800&apos; end=&apos;0x200A000&apos; /&gt;&lt;slave name=&apos;performance_counter.control_slave&apos; start=&apos;0x200A000&apos; end=&apos;0x200A040&apos; /&gt;&lt;slave name=&apos;PWM3.avalon_slave&apos; start=&apos;0x200A040&apos; end=&apos;0x200A060&apos; /&gt;&lt;slave name=&apos;PWM2.avalon_slave&apos; start=&apos;0x200A060&apos; end=&apos;0x200A080&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x200A080&apos; end=&apos;0x200A0A0&apos; /&gt;&lt;slave name=&apos;PWM1.avalon_slave&apos; start=&apos;0x200A0A0&apos; end=&apos;0x200A0C0&apos; /&gt;&lt;slave name=&apos;PWM0.avalon_slave&apos; start=&apos;0x200A0C0&apos; end=&apos;0x200A0E0&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x200A0E0&apos; end=&apos;0x200A100&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x200A100&apos; end=&apos;0x200A110&apos; /&gt;&lt;slave name=&apos;Ultrasound5.avalon_slave_0&apos; start=&apos;0x200A110&apos; end=&apos;0x200A120&apos; /&gt;&lt;slave name=&apos;Ultrasound4.avalon_slave_0&apos; start=&apos;0x200A120&apos; end=&apos;0x200A130&apos; /&gt;&lt;slave name=&apos;Ultrasound3.avalon_slave_0&apos; start=&apos;0x200A130&apos; end=&apos;0x200A140&apos; /&gt;&lt;slave name=&apos;Ultrasound2.avalon_slave_0&apos; start=&apos;0x200A140&apos; end=&apos;0x200A150&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x200A150&apos; end=&apos;0x200A160&apos; /&gt;&lt;slave name=&apos;encoder1.avalon_slave_0&apos; start=&apos;0x200A160&apos; end=&apos;0x200A170&apos; /&gt;&lt;slave name=&apos;encoder0.avalon_slave_0&apos; start=&apos;0x200A170&apos; end=&apos;0x200A180&apos; /&gt;&lt;slave name=&apos;Ultrasound1.avalon_slave_0&apos; start=&apos;0x200A180&apos; end=&apos;0x200A190&apos; /&gt;&lt;slave name=&apos;Ultrasound0.avalon_slave_0&apos; start=&apos;0x200A190&apos; end=&apos;0x200A1A0&apos; /&gt;&lt;slave name=&apos;sw.s1&apos; start=&apos;0x200A1A0&apos; end=&apos;0x200A1B0&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x200A1B0&apos; end=&apos;0x200A1C0&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x200A1C0&apos; end=&apos;0x200A1D0&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x200A1D0&apos; end=&apos;0x200A1D8&apos; /&gt;&lt;slave name=&apos;adc_spi_read.slave&apos; start=&apos;0x200A1D8&apos; end=&apos;0x200A1DC&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=4096,dcache_size_derived=4096,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=sdram.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=26,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2004000&apos; end=&apos;0x2008000&apos; /&gt;&lt;slave name=&apos;epcs_flash_controller_0.epcs_control_port&apos; start=&apos;0x2009000&apos; end=&apos;0x2009800&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x2009800&apos; end=&apos;0x200A000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=63,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=33591296,resetOffset=0,resetSlave=epcs_flash_controller_0.epcs_control_port,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_ecc_present=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_avalon_new_sdram_controller:13.0.1.99.2:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=NIOS_Sys_sdram,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=2)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=ANY,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=ANY,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_timer:13.0.1.99.2:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0)(altera_avalon_performance_counter:13.0.1.99.2:control_slave_address_width=4,numberOfSections=3)(altpll:13.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=-3333,CLK2_DIVIDE_BY=25,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 25 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -3333 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 0 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 100.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 50.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -60.00000000 PT#DIV_FACTOR2 25 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 2.000000 PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1407405546241067.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(Ultrasound_interface:1.0:AUTO_CLOCK_CLOCK_RATE=50000000,idle=1,measure_feedback=8,trigger=2,wait_feedback=4)(Ultrasound_interface:1.0:AUTO_CLOCK_CLOCK_RATE=50000000,idle=1,measure_feedback=8,trigger=2,wait_feedback=4)(TERASIC_ADC_READ:1.0:AUTO_CLOCK_CLOCK_RATE=2000000)(2_channel_PWM:1.0:AUTO_CLOCK_SINK_CLOCK_RATE=50000000)(2_channel_PWM:1.0:AUTO_CLOCK_SINK_CLOCK_RATE=50000000)(altera_avalon_jtag_uart:13.0.1.99.2:allowMultipleConnections=false,avalonSpec=2.0,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(pulse_senor_read:1.0:AUTO_CLOCK_CLOCK_RATE=50000000)(pulse_senor_read:1.0:AUTO_CLOCK_CLOCK_RATE=50000000)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altera_avalon_onchip_memory2:13.0.1.99.2:allowInSystemMemoryContentEditor=false,autoInitializationFileName=NIOS_Sys_onchip_memory2_0,blockType=AUTO,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=NIOS_Sys_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=12,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=16384,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_uart:13.0.1.99.2:baud=115200,baudError=0.01,clockRate=50000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false)(Ultrasound_interface:1.0:AUTO_CLOCK_CLOCK_RATE=50000000,idle=1,measure_feedback=8,trigger=2,wait_feedback=4)(Ultrasound_interface:1.0:AUTO_CLOCK_CLOCK_RATE=50000000,idle=1,measure_feedback=8,trigger=2,wait_feedback=4)(Ultrasound_interface:1.0:AUTO_CLOCK_CLOCK_RATE=50000000,idle=1,measure_feedback=8,trigger=2,wait_feedback=4)(Ultrasound_interface:1.0:AUTO_CLOCK_CLOCK_RATE=50000000,idle=1,measure_feedback=8,trigger=2,wait_feedback=4)(2_channel_PWM:1.0:AUTO_CLOCK_SINK_CLOCK_RATE=50000000)(2_channel_PWM:1.0:AUTO_CLOCK_SINK_CLOCK_RATE=50000000)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_epcs_flash_controller:13.0.1.99.2:autoInitializationFileName=NIOS_Sys_epcs_flash_controller_0,autoSelectASMIAtom=true,clockRate=50000000,deviceFamilyString=Cyclone IV E,iuseASMIAtom=false,register_offset=1024,useASMIAtom=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x02009800,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x02009800,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a1c0,defaultConnection=false)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a1b0,defaultConnection=false)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a1a0,defaultConnection=false)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a0e0,defaultConnection=false)(interrupt:13.0:irqNumber=0)(interrupt:13.0:irqNumber=1)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a000,defaultConnection=false)(interrupt:13.0:irqNumber=2)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a190,defaultConnection=false)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a180,defaultConnection=false)(clock:13.0:)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a1d8,defaultConnection=false)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a0c0,defaultConnection=false)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a0a0,defaultConnection=false)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a1d0,defaultConnection=false)(interrupt:13.0:irqNumber=3)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a170,defaultConnection=false)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a160,defaultConnection=false)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a150,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x02004000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x02004000,defaultConnection=false)(reset:13.0:)(reset:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a080,defaultConnection=false)(interrupt:13.0:irqNumber=4)(clock:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a140,defaultConnection=false)(clock:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a130,defaultConnection=false)(reset:13.0:)(clock:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a120,defaultConnection=false)(clock:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a110,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a060,defaultConnection=false)(clock:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a040,defaultConnection=false)(reset:13.0:)(clock:13.0:)(clock:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0200a100,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x02009000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x02009000,defaultConnection=false)(clock:13.0:)(reset:13.0:)(interrupt:13.0:irqNumber=5)"
   instancePathKey="NIOS_Sys"
   kind="NIOS_Sys"
   version="1.0"
   name="NIOS_Sys">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_GENERATION_ID" value="1411495972" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/NIOS_Sys.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_sdram_test_component.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_led.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_key.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_sw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_performance_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_altpll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/Ultrasound_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/TERASIC_ADC_READ.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/ADC_READ.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/pwm_gen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/pulse_senor_read.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_pio_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_epcs_flash_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_epcs_flash_controller_0_boot_rom.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_id_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_id_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_rsp_xbar_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="F:/new_project/DE0Course/NIOS_Sys.qsys" attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_performance_counter/altera_avalon_performance_counter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/ip/Ultrasound/Ultrasound_interface_hw.tcl"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/ip/Ultrasound/Ultrasound_interface.v"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/ip/TERASIC_ADC_READ/TERASIC_ADC_READ_hw.tcl"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/ip/TERASIC_ADC_READ/TERASIC_ADC_READ.v"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/ip/TERASIC_ADC_READ/ADC_READ.vhd"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/ip/PWM_IP/pwm_gen_hw.tcl"
       attributes="" />
   <file path="F:/new_project/DE0Course/ip/PWM_IP/pwm_gen.vhd" attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/ip/Encoder_IP/pulse_senor_read_hw.tcl"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/ip/Encoder_IP/pulse_senor_read.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/altera_avalon_epcs_flash_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 0 starting:NIOS_Sys "NIOS_Sys"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>28</b> modules, <b>107</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>56</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys_0.instruction_master and nios2_qsys_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys_0.data_master and nios2_qsys_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys_0_jtag_debug_module_translator.avalon_anti_slave_0 and nios2_qsys_0.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_0_s1_translator.avalon_anti_slave_0 and onchip_memory2_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces epcs_flash_controller_0_epcs_control_port_translator.avalon_anti_slave_0 and epcs_flash_controller_0.epcs_control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_s1_translator.avalon_anti_slave_0 and led.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces key_s1_translator.avalon_anti_slave_0 and key.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sw_s1_translator.avalon_anti_slave_0 and sw.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_s1_translator.avalon_anti_slave_0 and timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces performance_counter_control_slave_translator.avalon_anti_slave_0 and performance_counter.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Ultrasound0_avalon_slave_0_translator.avalon_anti_slave_0 and Ultrasound0.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Ultrasound1_avalon_slave_0_translator.avalon_anti_slave_0 and Ultrasound1.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces adc_spi_read_slave_translator.avalon_anti_slave_0 and adc_spi_read.slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces PWM0_avalon_slave_translator.avalon_anti_slave_0 and PWM0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces PWM1_avalon_slave_translator.avalon_anti_slave_0 and PWM1.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces encoder0_avalon_slave_0_translator.avalon_anti_slave_0 and encoder0.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces encoder1_avalon_slave_0_translator.avalon_anti_slave_0 and encoder1.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_0_s1_translator.avalon_anti_slave_0 and pio_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces uart_0_s1_translator.avalon_anti_slave_0 and uart_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Ultrasound2_avalon_slave_0_translator.avalon_anti_slave_0 and Ultrasound2.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Ultrasound3_avalon_slave_0_translator.avalon_anti_slave_0 and Ultrasound3.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Ultrasound4_avalon_slave_0_translator.avalon_anti_slave_0 and Ultrasound4.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Ultrasound5_avalon_slave_0_translator.avalon_anti_slave_0 and Ultrasound5.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces PWM2_avalon_slave_translator.avalon_anti_slave_0 and PWM2.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces PWM3_avalon_slave_translator.avalon_anti_slave_0 and PWM3.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_1_s1_translator.avalon_anti_slave_0 and pio_1.s1</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>113</b> modules, <b>559</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>141</b> modules, <b>659</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_burst_transform"><![CDATA[After transform: <b>142</b> modules, <b>663</b> connections]]></message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>146</b> modules, <b>574</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>201</b> modules, <b>690</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_width_transform"><![CDATA[After transform: <b>203</b> modules, <b>696</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_xbar_demux_001.src11 and cmd_xbar_mux_011.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_xbar_demux_011.src0 and rsp_xbar_mux_001.sink11</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Info"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>205</b> modules, <b>706</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="merlin_mm_transform"><![CDATA[After transform: <b>205</b> modules, <b>706</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>206</b> modules, <b>709</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for epcs_flash_controller_0:epcs_control_port:endofpacket (endofpacket)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for epcs_flash_controller_0:epcs_control_port:dataavailable (dataavailable)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for epcs_flash_controller_0:epcs_control_port:readyfordata (readyfordata)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for uart_0:s1:dataavailable (dataavailable)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for uart_0:s1:readyfordata (readyfordata)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="NIOS_Sys">"No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"</message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/NIOS_Sys_nios2_qsys_0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/NIOS_Sys_sdram</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOS_Sys_led</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOS_Sys_key</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOS_Sys_sw</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/NIOS_Sys_timer</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_performance_counter</b> "<b>submodules/NIOS_Sys_performance_counter</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altpll</b> "<b>submodules/NIOS_Sys_altpll_0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>Ultrasound_interface</b> "<b>submodules/Ultrasound_interface</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>Ultrasound_interface</b> "<b>submodules/Ultrasound_interface</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>TERASIC_ADC_READ</b> "<b>submodules/TERASIC_ADC_READ</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>2_channel_PWM</b> "<b>submodules/pwm_gen</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>2_channel_PWM</b> "<b>submodules/pwm_gen</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/NIOS_Sys_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>pulse_senor_read</b> "<b>submodules/pulse_senor_read</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>pulse_senor_read</b> "<b>submodules/pulse_senor_read</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOS_Sys_led</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/NIOS_Sys_onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_uart</b> "<b>submodules/NIOS_Sys_uart_0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>Ultrasound_interface</b> "<b>submodules/Ultrasound_interface</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>Ultrasound_interface</b> "<b>submodules/Ultrasound_interface</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>Ultrasound_interface</b> "<b>submodules/Ultrasound_interface</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>Ultrasound_interface</b> "<b>submodules/Ultrasound_interface</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>2_channel_PWM</b> "<b>submodules/pwm_gen</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>2_channel_PWM</b> "<b>submodules/pwm_gen</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOS_Sys_pio_1</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_epcs_flash_controller</b> "<b>submodules/NIOS_Sys_epcs_flash_controller_0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_addr_router</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_addr_router_001</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_001</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOS_Sys_id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NIOS_Sys_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NIOS_Sys_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NIOS_Sys_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NIOS_Sys_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NIOS_Sys_rsp_xbar_mux_001</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys"><![CDATA["<b>NIOS_Sys</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/NIOS_Sys_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 182 starting:altera_nios2_qsys "submodules/NIOS_Sys_nios2_qsys_0"</message>
   <message level="Info" culprit="nios2_qsys_0">Starting RTL generation for module 'NIOS_Sys_nios2_qsys_0'</message>
   <message level="Info" culprit="nios2_qsys_0">  Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NIOS_Sys_nios2_qsys_0 --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0003_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0003_nios2_qsys_0_gen//NIOS_Sys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:11 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:11 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:12 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:12 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:12 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:12 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:13 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:13 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:15 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2_qsys_0">Done RTL generation for module 'NIOS_Sys_nios2_qsys_0'</message>
   <message level="Info" culprit="nios2_qsys_0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2_qsys_0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 181 starting:altera_avalon_new_sdram_controller "submodules/NIOS_Sys_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'NIOS_Sys_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS_Sys_sdram --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0004_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0004_sdram_gen//NIOS_Sys_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'NIOS_Sys_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 180 starting:altera_avalon_pio "submodules/NIOS_Sys_led"</message>
   <message level="Info" culprit="led">Starting RTL generation for module 'NIOS_Sys_led'</message>
   <message level="Info" culprit="led">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_Sys_led --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0005_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0005_led_gen//NIOS_Sys_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led">Done RTL generation for module 'NIOS_Sys_led'</message>
   <message level="Info" culprit="led"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_pio</b> "<b>led</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 179 starting:altera_avalon_pio "submodules/NIOS_Sys_key"</message>
   <message level="Info" culprit="key">Starting RTL generation for module 'NIOS_Sys_key'</message>
   <message level="Info" culprit="key">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_Sys_key --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0006_key_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0006_key_gen//NIOS_Sys_key_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="key">Done RTL generation for module 'NIOS_Sys_key'</message>
   <message level="Info" culprit="key"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_pio</b> "<b>key</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 178 starting:altera_avalon_pio "submodules/NIOS_Sys_sw"</message>
   <message level="Info" culprit="sw">Starting RTL generation for module 'NIOS_Sys_sw'</message>
   <message level="Info" culprit="sw">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_Sys_sw --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0007_sw_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0007_sw_gen//NIOS_Sys_sw_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sw">Done RTL generation for module 'NIOS_Sys_sw'</message>
   <message level="Info" culprit="sw"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_pio</b> "<b>sw</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 177 starting:altera_avalon_timer "submodules/NIOS_Sys_timer"</message>
   <message level="Info" culprit="timer">Starting RTL generation for module 'NIOS_Sys_timer'</message>
   <message level="Info" culprit="timer">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_Sys_timer --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0008_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0008_timer_gen//NIOS_Sys_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer">Done RTL generation for module 'NIOS_Sys_timer'</message>
   <message level="Info" culprit="timer"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_timer</b> "<b>timer</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 176 starting:altera_avalon_performance_counter "submodules/NIOS_Sys_performance_counter"</message>
   <message level="Info" culprit="performance_counter">Starting RTL generation for module 'NIOS_Sys_performance_counter'</message>
   <message level="Info" culprit="performance_counter">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=NIOS_Sys_performance_counter --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0009_performance_counter_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0009_performance_counter_gen//NIOS_Sys_performance_counter_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="performance_counter">Done RTL generation for module 'NIOS_Sys_performance_counter'</message>
   <message level="Info" culprit="performance_counter"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_performance_counter</b> "<b>performance_counter</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 175 starting:altpll "submodules/NIOS_Sys_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0010_sopcgen/NIOS_Sys_altpll_0.v --source=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0010_sopcgen/NIOS_Sys_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0011_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.260s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 174 starting:Ultrasound_interface "submodules/Ultrasound_interface"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=F:/new_project/DE0Course/ip/Ultrasound/Ultrasound_interface.v --source=F:/new_project/DE0Course/ip/Ultrasound/Ultrasound_interface.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0012_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.158s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=F:\new_project\DE0Course\ip\Ultrasound\Ultrasound_interface.v --source=F:/new_project/DE0Course/ip/Ultrasound/Ultrasound_interface.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0013_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=Ultrasound_interface "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=idle=B\"00001\";trigger=B\"00010\";wait_feedback=B\"00100\";measure_feedback=B\"01000\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.108s</message>
   <message level="Info" culprit="Ultrasound0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>Ultrasound_interface</b> "<b>Ultrasound0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 172 starting:TERASIC_ADC_READ "submodules/TERASIC_ADC_READ"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=F:/new_project/DE0Course/ip/TERASIC_ADC_READ/TERASIC_ADC_READ.v --source=F:/new_project/DE0Course/ip/TERASIC_ADC_READ/ADC_READ.vhd --source=F:/new_project/DE0Course/ip/TERASIC_ADC_READ/TERASIC_ADC_READ.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.582s</message>
   <message level="Info" culprit="adc_spi_read"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>TERASIC_ADC_READ</b> "<b>adc_spi_read</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 171 starting:2_channel_PWM "submodules/pwm_gen"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=F:/new_project/DE0Course/ip/PWM_IP/pwm_gen.vhd --source=F:/new_project/DE0Course/ip/PWM_IP/pwm_gen.vhd --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0014_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.449s</message>
   <message level="Info" culprit="PWM0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>2_channel_PWM</b> "<b>PWM0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 169 starting:altera_avalon_jtag_uart "submodules/NIOS_Sys_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'NIOS_Sys_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_Sys_jtag_uart_0 --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0015_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0015_jtag_uart_0_gen//NIOS_Sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'NIOS_Sys_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 168 starting:pulse_senor_read "submodules/pulse_senor_read"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=F:/new_project/DE0Course/ip/Encoder_IP/pulse_senor_read.v --source=F:/new_project/DE0Course/ip/Encoder_IP/pulse_senor_read.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.100s</message>
   <message level="Info" culprit="encoder0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>pulse_senor_read</b> "<b>encoder0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 165 starting:altera_avalon_onchip_memory2 "submodules/NIOS_Sys_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'NIOS_Sys_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_Sys_onchip_memory2_0 --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0016_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0016_onchip_memory2_0_gen//NIOS_Sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'NIOS_Sys_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 164 starting:altera_avalon_uart "submodules/NIOS_Sys_uart_0"</message>
   <message level="Info" culprit="uart_0">Starting RTL generation for module 'NIOS_Sys_uart_0'</message>
   <message level="Info" culprit="uart_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NIOS_Sys_uart_0 --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0017_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0017_uart_0_gen//NIOS_Sys_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart_0">Done RTL generation for module 'NIOS_Sys_uart_0'</message>
   <message level="Info" culprit="uart_0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_uart</b> "<b>uart_0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 157 starting:altera_avalon_pio "submodules/NIOS_Sys_pio_1"</message>
   <message level="Info" culprit="pio_1">Starting RTL generation for module 'NIOS_Sys_pio_1'</message>
   <message level="Info" culprit="pio_1">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_Sys_pio_1 --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0018_pio_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0018_pio_1_gen//NIOS_Sys_pio_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_1">Done RTL generation for module 'NIOS_Sys_pio_1'</message>
   <message level="Info" culprit="pio_1"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_1</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 156 starting:altera_avalon_epcs_flash_controller "submodules/NIOS_Sys_epcs_flash_controller_0"</message>
   <message level="Info" culprit="epcs_flash_controller_0">Starting RTL generation for module 'NIOS_Sys_epcs_flash_controller_0'</message>
   <message level="Info" culprit="epcs_flash_controller_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=NIOS_Sys_epcs_flash_controller_0 --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0019_epcs_flash_controller_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0019_epcs_flash_controller_0_gen//NIOS_Sys_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="epcs_flash_controller_0">Done RTL generation for module 'NIOS_Sys_epcs_flash_controller_0'</message>
   <message level="Info" culprit="epcs_flash_controller_0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_epcs_flash_controller</b> "<b>epcs_flash_controller_0</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 155 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_instruction_master_translator"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_0_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 153 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_jtag_debug_module_translator"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_qsys_0_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 127 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 125 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 124 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 71 starting:altera_merlin_router "submodules/NIOS_Sys_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 70 starting:altera_merlin_router "submodules/NIOS_Sys_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 69 starting:altera_merlin_router "submodules/NIOS_Sys_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 68 starting:altera_merlin_router "submodules/NIOS_Sys_id_router_001"</message>
   <message level="Info" culprit="id_router_001"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_001</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 65 starting:altera_merlin_router "submodules/NIOS_Sys_id_router_004"</message>
   <message level="Info" culprit="id_router_004"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 43 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 42 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 38 starting:altera_merlin_demultiplexer "submodules/NIOS_Sys_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 37 starting:altera_merlin_demultiplexer "submodules/NIOS_Sys_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 36 starting:altera_merlin_multiplexer "submodules/NIOS_Sys_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 32 starting:altera_merlin_demultiplexer "submodules/NIOS_Sys_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 28 starting:altera_merlin_demultiplexer "submodules/NIOS_Sys_rsp_xbar_demux_004"</message>
   <message level="Info" culprit="rsp_xbar_demux_004"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 6 starting:altera_merlin_multiplexer "submodules/NIOS_Sys_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 5 starting:altera_merlin_multiplexer "submodules/NIOS_Sys_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 4 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 2 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Debug" culprit="NIOS_Sys">queue size: 0 starting:altera_irq_mapper "submodules/NIOS_Sys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:13.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=33593376,breakOffset=32,breakSlave=nios2_qsys_0.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=26,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2004000&apos; end=&apos;0x2008000&apos; /&gt;&lt;slave name=&apos;epcs_flash_controller_0.epcs_control_port&apos; start=&apos;0x2009000&apos; end=&apos;0x2009800&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x2009800&apos; end=&apos;0x200A000&apos; /&gt;&lt;slave name=&apos;performance_counter.control_slave&apos; start=&apos;0x200A000&apos; end=&apos;0x200A040&apos; /&gt;&lt;slave name=&apos;PWM3.avalon_slave&apos; start=&apos;0x200A040&apos; end=&apos;0x200A060&apos; /&gt;&lt;slave name=&apos;PWM2.avalon_slave&apos; start=&apos;0x200A060&apos; end=&apos;0x200A080&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x200A080&apos; end=&apos;0x200A0A0&apos; /&gt;&lt;slave name=&apos;PWM1.avalon_slave&apos; start=&apos;0x200A0A0&apos; end=&apos;0x200A0C0&apos; /&gt;&lt;slave name=&apos;PWM0.avalon_slave&apos; start=&apos;0x200A0C0&apos; end=&apos;0x200A0E0&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x200A0E0&apos; end=&apos;0x200A100&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x200A100&apos; end=&apos;0x200A110&apos; /&gt;&lt;slave name=&apos;Ultrasound5.avalon_slave_0&apos; start=&apos;0x200A110&apos; end=&apos;0x200A120&apos; /&gt;&lt;slave name=&apos;Ultrasound4.avalon_slave_0&apos; start=&apos;0x200A120&apos; end=&apos;0x200A130&apos; /&gt;&lt;slave name=&apos;Ultrasound3.avalon_slave_0&apos; start=&apos;0x200A130&apos; end=&apos;0x200A140&apos; /&gt;&lt;slave name=&apos;Ultrasound2.avalon_slave_0&apos; start=&apos;0x200A140&apos; end=&apos;0x200A150&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x200A150&apos; end=&apos;0x200A160&apos; /&gt;&lt;slave name=&apos;encoder1.avalon_slave_0&apos; start=&apos;0x200A160&apos; end=&apos;0x200A170&apos; /&gt;&lt;slave name=&apos;encoder0.avalon_slave_0&apos; start=&apos;0x200A170&apos; end=&apos;0x200A180&apos; /&gt;&lt;slave name=&apos;Ultrasound1.avalon_slave_0&apos; start=&apos;0x200A180&apos; end=&apos;0x200A190&apos; /&gt;&lt;slave name=&apos;Ultrasound0.avalon_slave_0&apos; start=&apos;0x200A190&apos; end=&apos;0x200A1A0&apos; /&gt;&lt;slave name=&apos;sw.s1&apos; start=&apos;0x200A1A0&apos; end=&apos;0x200A1B0&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x200A1B0&apos; end=&apos;0x200A1C0&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x200A1C0&apos; end=&apos;0x200A1D0&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x200A1D0&apos; end=&apos;0x200A1D8&apos; /&gt;&lt;slave name=&apos;adc_spi_read.slave&apos; start=&apos;0x200A1D8&apos; end=&apos;0x200A1DC&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=4096,dcache_size_derived=4096,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=sdram.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=26,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2004000&apos; end=&apos;0x2008000&apos; /&gt;&lt;slave name=&apos;epcs_flash_controller_0.epcs_control_port&apos; start=&apos;0x2009000&apos; end=&apos;0x2009800&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x2009800&apos; end=&apos;0x200A000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=63,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=33591296,resetOffset=0,resetSlave=epcs_flash_controller_0.epcs_control_port,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_ecc_present=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="NIOS_Sys:.:nios2_qsys_0"
   kind="altera_nios2_qsys"
   version="13.0"
   name="NIOS_Sys_nios2_qsys_0">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="63" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="breakSlave" value="nios2_qsys_0.jtag_debug_module" />
  <parameter name="dcache_size" value="4096" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="resetSlave" value="epcs_flash_controller_0.epcs_control_port" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="26" />
  <parameter name="exceptionSlave" value="sdram.s1" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2004000&apos; end=&apos;0x2008000&apos; /&gt;&lt;slave name=&apos;epcs_flash_controller_0.epcs_control_port&apos; start=&apos;0x2009000&apos; end=&apos;0x2009800&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x2009800&apos; end=&apos;0x200A000&apos; /&gt;&lt;slave name=&apos;performance_counter.control_slave&apos; start=&apos;0x200A000&apos; end=&apos;0x200A040&apos; /&gt;&lt;slave name=&apos;PWM3.avalon_slave&apos; start=&apos;0x200A040&apos; end=&apos;0x200A060&apos; /&gt;&lt;slave name=&apos;PWM2.avalon_slave&apos; start=&apos;0x200A060&apos; end=&apos;0x200A080&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x200A080&apos; end=&apos;0x200A0A0&apos; /&gt;&lt;slave name=&apos;PWM1.avalon_slave&apos; start=&apos;0x200A0A0&apos; end=&apos;0x200A0C0&apos; /&gt;&lt;slave name=&apos;PWM0.avalon_slave&apos; start=&apos;0x200A0C0&apos; end=&apos;0x200A0E0&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x200A0E0&apos; end=&apos;0x200A100&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x200A100&apos; end=&apos;0x200A110&apos; /&gt;&lt;slave name=&apos;Ultrasound5.avalon_slave_0&apos; start=&apos;0x200A110&apos; end=&apos;0x200A120&apos; /&gt;&lt;slave name=&apos;Ultrasound4.avalon_slave_0&apos; start=&apos;0x200A120&apos; end=&apos;0x200A130&apos; /&gt;&lt;slave name=&apos;Ultrasound3.avalon_slave_0&apos; start=&apos;0x200A130&apos; end=&apos;0x200A140&apos; /&gt;&lt;slave name=&apos;Ultrasound2.avalon_slave_0&apos; start=&apos;0x200A140&apos; end=&apos;0x200A150&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x200A150&apos; end=&apos;0x200A160&apos; /&gt;&lt;slave name=&apos;encoder1.avalon_slave_0&apos; start=&apos;0x200A160&apos; end=&apos;0x200A170&apos; /&gt;&lt;slave name=&apos;encoder0.avalon_slave_0&apos; start=&apos;0x200A170&apos; end=&apos;0x200A180&apos; /&gt;&lt;slave name=&apos;Ultrasound1.avalon_slave_0&apos; start=&apos;0x200A180&apos; end=&apos;0x200A190&apos; /&gt;&lt;slave name=&apos;Ultrasound0.avalon_slave_0&apos; start=&apos;0x200A190&apos; end=&apos;0x200A1A0&apos; /&gt;&lt;slave name=&apos;sw.s1&apos; start=&apos;0x200A1A0&apos; end=&apos;0x200A1B0&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x200A1B0&apos; end=&apos;0x200A1C0&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x200A1C0&apos; end=&apos;0x200A1D0&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x200A1D0&apos; end=&apos;0x200A1D8&apos; /&gt;&lt;slave name=&apos;adc_spi_read.slave&apos; start=&apos;0x200A1D8&apos; end=&apos;0x200A1DC&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="dcache_size_derived" value="4096" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2004000&apos; end=&apos;0x2008000&apos; /&gt;&lt;slave name=&apos;epcs_flash_controller_0.epcs_control_port&apos; start=&apos;0x2009000&apos; end=&apos;0x2009800&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x2009800&apos; end=&apos;0x200A000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="26" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="33591296" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="33593376" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_nios2_qsys_0_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="nios2_qsys_0" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 182 starting:altera_nios2_qsys "submodules/NIOS_Sys_nios2_qsys_0"</message>
   <message level="Info" culprit="nios2_qsys_0">Starting RTL generation for module 'NIOS_Sys_nios2_qsys_0'</message>
   <message level="Info" culprit="nios2_qsys_0">  Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NIOS_Sys_nios2_qsys_0 --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0003_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0003_nios2_qsys_0_gen//NIOS_Sys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:11 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:11 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:12 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:12 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:12 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:12 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:13 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:13 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="nios2_qsys_0"># 2014.09.23 20:13:15 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2_qsys_0">Done RTL generation for module 'NIOS_Sys_nios2_qsys_0'</message>
   <message level="Info" culprit="nios2_qsys_0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2_qsys_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:13.0.1.99.2:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=NIOS_Sys_sdram,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432"
   instancePathKey="NIOS_Sys:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="13.0.1.99.2"
   name="NIOS_Sys_sdram">
  <parameter name="dataWidth" value="16" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TAC" value="5.5" />
  <parameter name="bankWidth" value="2" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="addressWidth" value="24" />
  <parameter name="TWR" value="14.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="columnWidth" value="9" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="casLatency" value="3" />
  <parameter name="rowWidth" value="13" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="TMRD" value="3" />
  <parameter name="numberOfBanks" value="4" />
  <parameter name="size" value="33554432" />
  <parameter name="componentName" value="NIOS_Sys_sdram" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_sdram_test_component.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="sdram" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 181 starting:altera_avalon_new_sdram_controller "submodules/NIOS_Sys_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'NIOS_Sys_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS_Sys_sdram --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0004_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0004_sdram_gen//NIOS_Sys_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'NIOS_Sys_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="NIOS_Sys:.:led"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOS_Sys_led">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="8" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_led.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="led,pio_0" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 180 starting:altera_avalon_pio "submodules/NIOS_Sys_led"</message>
   <message level="Info" culprit="led">Starting RTL generation for module 'NIOS_Sys_led'</message>
   <message level="Info" culprit="led">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_Sys_led --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0005_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0005_led_gen//NIOS_Sys_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led">Done RTL generation for module 'NIOS_Sys_led'</message>
   <message level="Info" culprit="led"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_pio</b> "<b>led</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=2"
   instancePathKey="NIOS_Sys:.:key"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOS_Sys_key">
  <parameter name="derived_capture" value="true" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Input" />
  <parameter name="width" value="2" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="EDGE" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_key.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="key" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 179 starting:altera_avalon_pio "submodules/NIOS_Sys_key"</message>
   <message level="Info" culprit="key">Starting RTL generation for module 'NIOS_Sys_key'</message>
   <message level="Info" culprit="key">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_Sys_key --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0006_key_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0006_key_gen//NIOS_Sys_key_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="key">Done RTL generation for module 'NIOS_Sys_key'</message>
   <message level="Info" culprit="key"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_pio</b> "<b>key</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=ANY,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=ANY,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="NIOS_Sys:.:sw"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOS_Sys_sw">
  <parameter name="derived_capture" value="true" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Input" />
  <parameter name="width" value="4" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_edge_type" value="ANY" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="EDGE" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_sw.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="sw" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 178 starting:altera_avalon_pio "submodules/NIOS_Sys_sw"</message>
   <message level="Info" culprit="sw">Starting RTL generation for module 'NIOS_Sys_sw'</message>
   <message level="Info" culprit="sw">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_Sys_sw --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0007_sw_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0007_sw_gen//NIOS_Sys_sw_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sw">Done RTL generation for module 'NIOS_Sys_sw'</message>
   <message level="Info" culprit="sw"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_pio</b> "<b>sw</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:13.0.1.99.2:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0"
   instancePathKey="NIOS_Sys:.:timer"
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   name="NIOS_Sys_timer">
  <parameter name="alwaysRun" value="false" />
  <parameter name="mult" value="0" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="ticksPerSec" value="1000" />
  <parameter name="snapshot" value="true" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="period" value="1" />
  <parameter name="loadValue" value="49999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="resetOutput" value="false" />
  <parameter name="valueInSecond" value="0" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="timer" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 177 starting:altera_avalon_timer "submodules/NIOS_Sys_timer"</message>
   <message level="Info" culprit="timer">Starting RTL generation for module 'NIOS_Sys_timer'</message>
   <message level="Info" culprit="timer">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_Sys_timer --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0008_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0008_timer_gen//NIOS_Sys_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer">Done RTL generation for module 'NIOS_Sys_timer'</message>
   <message level="Info" culprit="timer"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_timer</b> "<b>timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_performance_counter:13.0.1.99.2:control_slave_address_width=4,numberOfSections=3"
   instancePathKey="NIOS_Sys:.:performance_counter"
   kind="altera_avalon_performance_counter"
   version="13.0.1.99.2"
   name="NIOS_Sys_performance_counter">
  <parameter name="numberOfSections" value="3" />
  <parameter name="control_slave_address_width" value="4" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_performance_counter.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_performance_counter/altera_avalon_performance_counter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="performance_counter" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 176 starting:altera_avalon_performance_counter "submodules/NIOS_Sys_performance_counter"</message>
   <message level="Info" culprit="performance_counter">Starting RTL generation for module 'NIOS_Sys_performance_counter'</message>
   <message level="Info" culprit="performance_counter">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=NIOS_Sys_performance_counter --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0009_performance_counter_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0009_performance_counter_gen//NIOS_Sys_performance_counter_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="performance_counter">Done RTL generation for module 'NIOS_Sys_performance_counter'</message>
   <message level="Info" culprit="performance_counter"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_performance_counter</b> "<b>performance_counter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:13.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=-3333,CLK2_DIVIDE_BY=25,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 25 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -3333 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 0 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 100.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 50.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -60.00000000 PT#DIV_FACTOR2 25 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 2.000000 PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1407405546241067.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="NIOS_Sys:.:altpll_0"
   kind="altpll"
   version="13.0"
   name="NIOS_Sys_altpll_0">
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="CLK1_PHASE_SHIFT" value="-3333" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 0 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 100.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 50.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 -60.00000000 PT#DIV_FACTOR2 25 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 2.000000 PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1407405546241067.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="PORT_clk2" value="PORT_USED" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#CLK2_DIVIDE_BY 25 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -3333 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK1_MULTIPLY_BY" value="1" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="1" />
  <parameter name="CLK2_PHASE_SHIFT" value="0" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="CLK2_MULTIPLY_BY" value="1" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="CLK1_DIVIDE_BY" value="1" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="CLK2_DIVIDE_BY" value="25" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_altpll_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="altpll_0" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 175 starting:altpll "submodules/NIOS_Sys_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0010_sopcgen/NIOS_Sys_altpll_0.v --source=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0010_sopcgen/NIOS_Sys_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0011_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.260s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Ultrasound_interface:1.0:AUTO_CLOCK_CLOCK_RATE=50000000,idle=1,measure_feedback=8,trigger=2,wait_feedback=4"
   instancePathKey="NIOS_Sys:.:Ultrasound0"
   kind="Ultrasound_interface"
   version="1.0"
   name="Ultrasound_interface">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/Ultrasound_interface.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="F:/new_project/DE0Course/ip/Ultrasound/Ultrasound_interface_hw.tcl"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/ip/Ultrasound/Ultrasound_interface.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOS_Sys"
     as="Ultrasound0,Ultrasound1,Ultrasound2,Ultrasound3,Ultrasound4,Ultrasound5" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 174 starting:Ultrasound_interface "submodules/Ultrasound_interface"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=F:/new_project/DE0Course/ip/Ultrasound/Ultrasound_interface.v --source=F:/new_project/DE0Course/ip/Ultrasound/Ultrasound_interface.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0012_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.158s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=F:\new_project\DE0Course\ip\Ultrasound\Ultrasound_interface.v --source=F:/new_project/DE0Course/ip/Ultrasound/Ultrasound_interface.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0013_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=Ultrasound_interface "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=idle=B\"00001\";trigger=B\"00010\";wait_feedback=B\"00100\";measure_feedback=B\"01000\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.108s</message>
   <message level="Info" culprit="Ultrasound0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>Ultrasound_interface</b> "<b>Ultrasound0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="TERASIC_ADC_READ:1.0:AUTO_CLOCK_CLOCK_RATE=2000000"
   instancePathKey="NIOS_Sys:.:adc_spi_read"
   kind="TERASIC_ADC_READ"
   version="1.0"
   name="TERASIC_ADC_READ">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="2000000" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/TERASIC_ADC_READ.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/ADC_READ.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="F:/new_project/DE0Course/ip/TERASIC_ADC_READ/TERASIC_ADC_READ_hw.tcl"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/ip/TERASIC_ADC_READ/TERASIC_ADC_READ.v"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/ip/TERASIC_ADC_READ/ADC_READ.vhd"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="adc_spi_read" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 172 starting:TERASIC_ADC_READ "submodules/TERASIC_ADC_READ"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=F:/new_project/DE0Course/ip/TERASIC_ADC_READ/TERASIC_ADC_READ.v --source=F:/new_project/DE0Course/ip/TERASIC_ADC_READ/ADC_READ.vhd --source=F:/new_project/DE0Course/ip/TERASIC_ADC_READ/TERASIC_ADC_READ.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.582s</message>
   <message level="Info" culprit="adc_spi_read"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>TERASIC_ADC_READ</b> "<b>adc_spi_read</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="2_channel_PWM:1.0:AUTO_CLOCK_SINK_CLOCK_RATE=50000000"
   instancePathKey="NIOS_Sys:.:PWM0"
   kind="2_channel_PWM"
   version="1.0"
   name="pwm_gen">
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/pwm_gen.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="F:/new_project/DE0Course/ip/PWM_IP/pwm_gen_hw.tcl"
       attributes="" />
   <file path="F:/new_project/DE0Course/ip/PWM_IP/pwm_gen.vhd" attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="PWM0,PWM1,PWM2,PWM3" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 171 starting:2_channel_PWM "submodules/pwm_gen"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=F:/new_project/DE0Course/ip/PWM_IP/pwm_gen.vhd --source=F:/new_project/DE0Course/ip/PWM_IP/pwm_gen.vhd --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0014_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.449s</message>
   <message level="Info" culprit="PWM0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>2_channel_PWM</b> "<b>PWM0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:13.0.1.99.2:allowMultipleConnections=false,avalonSpec=2.0,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="NIOS_Sys:.:jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   name="NIOS_Sys_jtag_uart_0">
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="jtag_uart_0" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 169 starting:altera_avalon_jtag_uart "submodules/NIOS_Sys_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'NIOS_Sys_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_Sys_jtag_uart_0 --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0015_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0015_jtag_uart_0_gen//NIOS_Sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'NIOS_Sys_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="pulse_senor_read:1.0:AUTO_CLOCK_CLOCK_RATE=50000000"
   instancePathKey="NIOS_Sys:.:encoder0"
   kind="pulse_senor_read"
   version="1.0"
   name="pulse_senor_read">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/pulse_senor_read.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="F:/new_project/DE0Course/ip/Encoder_IP/pulse_senor_read_hw.tcl"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/ip/Encoder_IP/pulse_senor_read.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="encoder0,encoder1" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 168 starting:pulse_senor_read "submodules/pulse_senor_read"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=F:/new_project/DE0Course/ip/Encoder_IP/pulse_senor_read.v --source=F:/new_project/DE0Course/ip/Encoder_IP/pulse_senor_read.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.100s</message>
   <message level="Info" culprit="encoder0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>pulse_senor_read</b> "<b>encoder0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:13.0.1.99.2:allowInSystemMemoryContentEditor=false,autoInitializationFileName=NIOS_Sys_onchip_memory2_0,blockType=AUTO,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=NIOS_Sys_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=12,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=16384,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="NIOS_Sys:.:onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   name="NIOS_Sys_onchip_memory2_0">
  <parameter name="dataWidth" value="32" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="derived_set_addr_width" value="12" />
  <parameter name="memorySize" value="16384" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="writable" value="true" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="derived_init_file_name" value="NIOS_Sys_onchip_memory2_0.hex" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="autoInitializationFileName" value="NIOS_Sys_onchip_memory2_0" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="onchip_memory2_0" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 165 starting:altera_avalon_onchip_memory2 "submodules/NIOS_Sys_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'NIOS_Sys_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_Sys_onchip_memory2_0 --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0016_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0016_onchip_memory2_0_gen//NIOS_Sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'NIOS_Sys_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_uart:13.0.1.99.2:baud=115200,baudError=0.01,clockRate=50000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false"
   instancePathKey="NIOS_Sys:.:uart_0"
   kind="altera_avalon_uart"
   version="13.0.1.99.2"
   name="NIOS_Sys_uart_0">
  <parameter name="clockRate" value="50000000" />
  <parameter name="parity" value="NONE" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="dataBits" value="8" />
  <parameter name="simCharStream" value="" />
  <parameter name="baudError" value="0.01" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="parityFisrtChar" value="N" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="baud" value="115200" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="useEopRegister" value="false" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_uart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="uart_0" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 164 starting:altera_avalon_uart "submodules/NIOS_Sys_uart_0"</message>
   <message level="Info" culprit="uart_0">Starting RTL generation for module 'NIOS_Sys_uart_0'</message>
   <message level="Info" culprit="uart_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NIOS_Sys_uart_0 --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0017_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0017_uart_0_gen//NIOS_Sys_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart_0">Done RTL generation for module 'NIOS_Sys_uart_0'</message>
   <message level="Info" culprit="uart_0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_uart</b> "<b>uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="NIOS_Sys:.:pio_1"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOS_Sys_pio_1">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Input" />
  <parameter name="width" value="4" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_pio_1.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="pio_1" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 157 starting:altera_avalon_pio "submodules/NIOS_Sys_pio_1"</message>
   <message level="Info" culprit="pio_1">Starting RTL generation for module 'NIOS_Sys_pio_1'</message>
   <message level="Info" culprit="pio_1">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_Sys_pio_1 --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0018_pio_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0018_pio_1_gen//NIOS_Sys_pio_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_1">Done RTL generation for module 'NIOS_Sys_pio_1'</message>
   <message level="Info" culprit="pio_1"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_epcs_flash_controller:13.0.1.99.2:autoInitializationFileName=NIOS_Sys_epcs_flash_controller_0,autoSelectASMIAtom=true,clockRate=50000000,deviceFamilyString=Cyclone IV E,iuseASMIAtom=false,register_offset=1024,useASMIAtom=false"
   instancePathKey="NIOS_Sys:.:epcs_flash_controller_0"
   kind="altera_avalon_epcs_flash_controller"
   version="13.0.1.99.2"
   name="NIOS_Sys_epcs_flash_controller_0">
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="useASMIAtom" value="false" />
  <parameter name="iuseASMIAtom" value="false" />
  <parameter
     name="autoInitializationFileName"
     value="NIOS_Sys_epcs_flash_controller_0" />
  <parameter name="register_offset" value="1024" />
  <parameter name="autoSelectASMIAtom" value="true" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_epcs_flash_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_epcs_flash_controller_0_boot_rom.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/altera_avalon_epcs_flash_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="epcs_flash_controller_0" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 156 starting:altera_avalon_epcs_flash_controller "submodules/NIOS_Sys_epcs_flash_controller_0"</message>
   <message level="Info" culprit="epcs_flash_controller_0">Starting RTL generation for module 'NIOS_Sys_epcs_flash_controller_0'</message>
   <message level="Info" culprit="epcs_flash_controller_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=NIOS_Sys_epcs_flash_controller_0 --dir=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0019_epcs_flash_controller_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/OLIVER~1/AppData/Local/Temp/alt6336_7943894514778024763.dir/0019_epcs_flash_controller_0_gen//NIOS_Sys_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="epcs_flash_controller_0">Done RTL generation for module 'NIOS_Sys_epcs_flash_controller_0'</message>
   <message level="Info" culprit="epcs_flash_controller_0"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_epcs_flash_controller</b> "<b>epcs_flash_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:13.0:AUTO_CLK_CLOCK_RATE=-1,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="NIOS_Sys:.:nios2_qsys_0_instruction_master_translator"
   kind="altera_merlin_master_translator"
   version="13.0"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOS_Sys"
     as="nios2_qsys_0_instruction_master_translator,nios2_qsys_0_data_master_translator" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 155 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_instruction_master_translator"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_0_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:13.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="NIOS_Sys:.:nios2_qsys_0_jtag_debug_module_translator"
   kind="altera_merlin_slave_translator"
   version="13.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOS_Sys"
     as="nios2_qsys_0_jtag_debug_module_translator,sdram_s1_translator,onchip_memory2_0_s1_translator,epcs_flash_controller_0_epcs_control_port_translator,led_s1_translator,key_s1_translator,sw_s1_translator,timer_s1_translator,performance_counter_control_slave_translator,Ultrasound0_avalon_slave_0_translator,Ultrasound1_avalon_slave_0_translator,adc_spi_read_slave_translator,PWM0_avalon_slave_translator,PWM1_avalon_slave_translator,jtag_uart_0_avalon_jtag_slave_translator,encoder0_avalon_slave_0_translator,encoder1_avalon_slave_0_translator,pio_0_s1_translator,uart_0_s1_translator,Ultrasound2_avalon_slave_0_translator,Ultrasound3_avalon_slave_0_translator,Ultrasound4_avalon_slave_0_translator,Ultrasound5_avalon_slave_0_translator,PWM2_avalon_slave_translator,PWM3_avalon_slave_translator,pio_1_s1_translator" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 153 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_qsys_0_jtag_debug_module_translator"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_qsys_0_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:13.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;nios2_qsys_0_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002009800&quot;
   end=&quot;0x0000000000200a000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002004000&quot;
   end=&quot;0x00000000002008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002009000&quot;
   end=&quot;0x00000000002009800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=79,PKT_ADDR_SIDEBAND_L=79,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BURST_TYPE_H=78,PKT_BURST_TYPE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=68,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=80,PKT_DATA_SIDEBAND_L=80,PKT_DEST_ID_H=92,PKT_DEST_ID_L=88,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=82,PKT_QOS_L=82,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=87,PKT_SRC_ID_L=83,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=26,ST_DATA_W=103,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="NIOS_Sys:.:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
   kind="altera_merlin_master_agent"
   version="13.0"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="AV_LINEWRAPBURSTS" value="1" />
  <parameter name="AV_BURSTBOUNDARIES" value="0" />
  <parameter
     name="ADDR_MAP"
     value="&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;nios2_qsys_0_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002009800&quot;
   end=&quot;0x0000000000200a000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002004000&quot;
   end=&quot;0x00000000002008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002009000&quot;
   end=&quot;0x00000000002009800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOS_Sys"
     as="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 127 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:13.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=17,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=88,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=87,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=26,ST_DATA_W=103,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="NIOS_Sys:.:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   kind="altera_merlin_slave_agent"
   version="13.0"
   name="altera_merlin_slave_agent">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="AV_LINEWRAPBURSTS" value="0" />
  <parameter name="ID" value="17" />
  <parameter name="MAX_BURSTWRAP" value="7" />
  <parameter name="MAX_BYTE_CNT" value="4" />
  <parameter name="AVS_BURSTCOUNT_SYMBOLS" value="0" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOS_Sys"
     as="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,sdram_s1_translator_avalon_universal_slave_0_agent,onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,epcs_flash_controller_0_epcs_control_port_translator_avalon_universal_slave_0_agent,led_s1_translator_avalon_universal_slave_0_agent,key_s1_translator_avalon_universal_slave_0_agent,sw_s1_translator_avalon_universal_slave_0_agent,timer_s1_translator_avalon_universal_slave_0_agent,performance_counter_control_slave_translator_avalon_universal_slave_0_agent,Ultrasound0_avalon_slave_0_translator_avalon_universal_slave_0_agent,Ultrasound1_avalon_slave_0_translator_avalon_universal_slave_0_agent,adc_spi_read_slave_translator_avalon_universal_slave_0_agent,PWM0_avalon_slave_translator_avalon_universal_slave_0_agent,PWM1_avalon_slave_translator_avalon_universal_slave_0_agent,jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,encoder0_avalon_slave_0_translator_avalon_universal_slave_0_agent,encoder1_avalon_slave_0_translator_avalon_universal_slave_0_agent,pio_0_s1_translator_avalon_universal_slave_0_agent,uart_0_s1_translator_avalon_universal_slave_0_agent,Ultrasound2_avalon_slave_0_translator_avalon_universal_slave_0_agent,Ultrasound3_avalon_slave_0_translator_avalon_universal_slave_0_agent,Ultrasound4_avalon_slave_0_translator_avalon_universal_slave_0_agent,Ultrasound5_avalon_slave_0_translator_avalon_universal_slave_0_agent,PWM2_avalon_slave_translator_avalon_universal_slave_0_agent,PWM3_avalon_slave_translator_avalon_universal_slave_0_agent,pio_1_s1_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 125 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:13.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="NIOS_Sys:.:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="13.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOS_Sys"
     as="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,epcs_flash_controller_0_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo,led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,performance_counter_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Ultrasound0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,Ultrasound1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,adc_spi_read_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,adc_spi_read_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,PWM0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,PWM1_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,encoder0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,encoder1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,Ultrasound2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,Ultrasound3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,Ultrasound4_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,Ultrasound5_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,PWM2_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,PWM3_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 124 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=0010,0100,1000,0001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=22,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=22,18,13,17,END_ADDRESS=0x2000000,0x2008000,0x2009800,0x200a000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=88,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=,,,,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=22:0010:0x0:0x2000000:both:1:0:,18:0100:0x2004000:0x2008000:both:1:0:,13:1000:0x2009000:0x2009800:both:1:0:,17:0001:0x2009800:0x200a000:both:1:0:,START_ADDRESS=0x0,0x2004000,0x2009000,0x2009800,ST_CHANNEL_W=26,ST_DATA_W=103,TYPE_OF_TRANSACTION=both,both,both,both"
   instancePathKey="NIOS_Sys:.:addr_router"
   kind="altera_merlin_router"
   version="13.0"
   name="NIOS_Sys_addr_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="addr_router" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 71 starting:altera_merlin_router "submodules/NIOS_Sys_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=00000000000000000000000010,00000000000000000000000100,00000000000000000000001000,00000000000000000000000001,00000000000000000100000000,01000000000000000000000000,00100000000000000000000000,00000001000000000000000000,00000000000010000000000000,00000000000001000000000000,00000000000000000010000000,10000000000000000000000000,00010000000000000000000000,00001000000000000000000000,00000100000000000000000000,00000010000000000000000000,00000000100000000000000000,00000000010000000000000000,00000000001000000000000000,00000000000000010000000000,00000000000000001000000000,00000000000000000001000000,00000000000000000000100000,00000000000000000000010000,00000000000100000000000000,00000000000000100000000000,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=22,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=22,18,13,17,19,3,2,25,1,0,24,21,9,8,7,6,20,12,11,5,4,23,15,16,14,10,END_ADDRESS=0x2000000,0x2008000,0x2009800,0x200a000,0x200a040,0x200a060,0x200a080,0x200a0a0,0x200a0c0,0x200a0e0,0x200a100,0x200a110,0x200a120,0x200a130,0x200a140,0x200a150,0x200a160,0x200a170,0x200a180,0x200a190,0x200a1a0,0x200a1b0,0x200a1c0,0x200a1d0,0x200a1d8,0x200a1dc,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=88,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=,,,,,,,,,,,,,,,,,,,,,,,,,,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=22:00000000000000000000000010:0x0:0x2000000:both:1:0:,18:00000000000000000000000100:0x2004000:0x2008000:both:1:0:,13:00000000000000000000001000:0x2009000:0x2009800:both:1:0:,17:00000000000000000000000001:0x2009800:0x200a000:both:1:0:,19:00000000000000000100000000:0x200a000:0x200a040:both:1:0:,3:01000000000000000000000000:0x200a040:0x200a060:both:1:0:,2:00100000000000000000000000:0x200a060:0x200a080:both:1:0:,25:00000001000000000000000000:0x200a080:0x200a0a0:both:1:0:,1:00000000000010000000000000:0x200a0a0:0x200a0c0:both:1:0:,0:00000000000001000000000000:0x200a0c0:0x200a0e0:both:1:0:,24:00000000000000000010000000:0x200a0e0:0x200a100:both:1:0:,21:10000000000000000000000000:0x200a100:0x200a110:both:1:0:,9:00010000000000000000000000:0x200a110:0x200a120:both:1:0:,8:00001000000000000000000000:0x200a120:0x200a130:both:1:0:,7:00000100000000000000000000:0x200a130:0x200a140:both:1:0:,6:00000010000000000000000000:0x200a140:0x200a150:both:1:0:,20:00000000100000000000000000:0x200a150:0x200a160:both:1:0:,12:00000000010000000000000000:0x200a160:0x200a170:both:1:0:,11:00000000001000000000000000:0x200a170:0x200a180:both:1:0:,5:00000000000000010000000000:0x200a180:0x200a190:both:1:0:,4:00000000000000001000000000:0x200a190:0x200a1a0:both:1:0:,23:00000000000000000001000000:0x200a1a0:0x200a1b0:both:1:0:,15:00000000000000000000100000:0x200a1b0:0x200a1c0:both:1:0:,16:00000000000000000000010000:0x200a1c0:0x200a1d0:both:1:0:,14:00000000000100000000000000:0x200a1d0:0x200a1d8:both:1:0:,10:00000000000000100000000000:0x200a1d8:0x200a1dc:both:1:0:,START_ADDRESS=0x0,0x2004000,0x2009000,0x2009800,0x200a000,0x200a040,0x200a060,0x200a080,0x200a0a0,0x200a0c0,0x200a0e0,0x200a100,0x200a110,0x200a120,0x200a130,0x200a140,0x200a150,0x200a160,0x200a170,0x200a180,0x200a190,0x200a1a0,0x200a1b0,0x200a1c0,0x200a1d0,0x200a1d8,ST_CHANNEL_W=26,ST_DATA_W=103,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both"
   instancePathKey="NIOS_Sys:.:addr_router_001"
   kind="altera_merlin_router"
   version="13.0"
   name="NIOS_Sys_addr_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="addr_router_001" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 70 starting:altera_merlin_router "submodules/NIOS_Sys_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=88,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:,0:10:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=26,ST_DATA_W=103,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="NIOS_Sys:.:id_router"
   kind="altera_merlin_router"
   version="13.0"
   name="NIOS_Sys_id_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="id_router,id_router_002,id_router_003" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 69 starting:altera_merlin_router "submodules/NIOS_Sys_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:70) src_id(69:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55:53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_DEST_ID_H=74,PKT_DEST_ID_L=70,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:,0:10:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=26,ST_DATA_W=85,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="NIOS_Sys:.:id_router_001"
   kind="altera_merlin_router"
   version="13.0"
   name="NIOS_Sys_id_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_id_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="id_router_001" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 68 starting:altera_merlin_router "submodules/NIOS_Sys_id_router_001"</message>
   <message level="Info" culprit="id_router_001"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=88,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:,START_ADDRESS=0x0,ST_CHANNEL_W=26,ST_DATA_W=103,TYPE_OF_TRANSACTION=both"
   instancePathKey="NIOS_Sys:.:id_router_004"
   kind="altera_merlin_router"
   version="13.0"
   name="NIOS_Sys_id_router_004">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_id_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOS_Sys"
     as="id_router_004,id_router_005,id_router_006,id_router_007,id_router_008,id_router_009,id_router_010,id_router_011,id_router_012,id_router_013,id_router_014,id_router_015,id_router_016,id_router_017,id_router_018,id_router_019,id_router_020,id_router_021,id_router_022,id_router_023,id_router_024,id_router_025" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 65 starting:altera_merlin_router "submodules/NIOS_Sys_id_router_004"</message>
   <message level="Info" culprit="id_router_004"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:13.0:AUTO_CR0_CLOCK_RATE=-1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:70) src_id(69:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55:53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=55,OUT_BYTE_CNT_H=51,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BURST_TYPE_H=60,PKT_BURST_TYPE_L=59,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=50,PKT_TRANS_COMPRESSED_READ=44,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,ST_CHANNEL_W=26,ST_DATA_W=85"
   instancePathKey="NIOS_Sys:.:burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="13.0"
   name="altera_merlin_burst_adapter">
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="44" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:70) src_id(69:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55:53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="burst_adapter" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 43 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:13.0:AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,SYNC_DEPTH=2"
   instancePathKey="NIOS_Sys:.:rst_controller"
   kind="altera_reset_controller"
   version="13.0"
   name="altera_reset_controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOS_Sys"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 42 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=26,ST_DATA_W=103,VALID_WIDTH=1"
   instancePathKey="NIOS_Sys:.:cmd_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="NIOS_Sys_cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="26" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="cmd_xbar_demux" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 38 starting:altera_merlin_demultiplexer "submodules/NIOS_Sys_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=26,ST_CHANNEL_W=26,ST_DATA_W=103,VALID_WIDTH=1"
   instancePathKey="NIOS_Sys:.:cmd_xbar_demux_001"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="NIOS_Sys_cmd_xbar_demux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="26" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="26" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="cmd_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 37 starting:altera_merlin_demultiplexer "submodules/NIOS_Sys_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=26,ST_DATA_W=103,USE_EXTERNAL_ARB=0"
   instancePathKey="NIOS_Sys:.:cmd_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="NIOS_Sys_cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="26" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOS_Sys"
     as="cmd_xbar_mux,cmd_xbar_mux_001,cmd_xbar_mux_002,cmd_xbar_mux_003" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 36 starting:altera_merlin_multiplexer "submodules/NIOS_Sys_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=26,ST_DATA_W=103,VALID_WIDTH=1"
   instancePathKey="NIOS_Sys:.:rsp_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="NIOS_Sys_rsp_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="26" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOS_Sys"
     as="rsp_xbar_demux,rsp_xbar_demux_001,rsp_xbar_demux_002,rsp_xbar_demux_003" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 32 starting:altera_merlin_demultiplexer "submodules/NIOS_Sys_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=26,ST_DATA_W=103,VALID_WIDTH=1"
   instancePathKey="NIOS_Sys:.:rsp_xbar_demux_004"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="NIOS_Sys_rsp_xbar_demux_004">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="26" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_rsp_xbar_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOS_Sys"
     as="rsp_xbar_demux_004,rsp_xbar_demux_005,rsp_xbar_demux_006,rsp_xbar_demux_007,rsp_xbar_demux_008,rsp_xbar_demux_009,rsp_xbar_demux_010,rsp_xbar_demux_011,rsp_xbar_demux_012,rsp_xbar_demux_013,rsp_xbar_demux_014,rsp_xbar_demux_015,rsp_xbar_demux_016,rsp_xbar_demux_017,rsp_xbar_demux_018,rsp_xbar_demux_019,rsp_xbar_demux_020,rsp_xbar_demux_021,rsp_xbar_demux_022,rsp_xbar_demux_023,rsp_xbar_demux_024,rsp_xbar_demux_025" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 28 starting:altera_merlin_demultiplexer "submodules/NIOS_Sys_rsp_xbar_demux_004"</message>
   <message level="Info" culprit="rsp_xbar_demux_004"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=26,ST_DATA_W=103,USE_EXTERNAL_ARB=0"
   instancePathKey="NIOS_Sys:.:rsp_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="NIOS_Sys_rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="26" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="rsp_xbar_mux" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 6 starting:altera_merlin_multiplexer "submodules/NIOS_Sys_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=26,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=26,ST_DATA_W=103,USE_EXTERNAL_ARB=0"
   instancePathKey="NIOS_Sys:.:rsp_xbar_mux_001"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="NIOS_Sys_rsp_xbar_mux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="26" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <parameter
     name="ARBITRATION_SHARES"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="26" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 5 starting:altera_merlin_multiplexer "submodules/NIOS_Sys_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:13.0:AUTO_CLK_CLOCK_RATE=-1,COMMAND_SIZE_W=3,IN_MERLIN_PACKET_FORMAT=response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=61,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=73,IN_PKT_BURSTWRAP_L=71,IN_PKT_BURST_SIZE_H=76,IN_PKT_BURST_SIZE_L=74,IN_PKT_BURST_TYPE_H=78,IN_PKT_BURST_TYPE_L=77,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=70,IN_PKT_BYTE_CNT_L=68,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_RESPONSE_STATUS_H=102,IN_PKT_RESPONSE_STATUS_L=101,IN_PKT_TRANS_COMPRESSED_READ=62,IN_PKT_TRANS_EXCLUSIVE=67,IN_ST_DATA_W=103,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:70) src_id(69:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55:53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=43,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=58,OUT_PKT_BURST_SIZE_L=56,OUT_PKT_BURST_TYPE_H=60,OUT_PKT_BURST_TYPE_L=59,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=52,OUT_PKT_BYTE_CNT_L=50,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_RESPONSE_STATUS_H=84,OUT_PKT_RESPONSE_STATUS_L=83,OUT_PKT_TRANS_COMPRESSED_READ=44,OUT_PKT_TRANS_EXCLUSIVE=49,OUT_ST_DATA_W=85,RESPONSE_PATH=0,ST_CHANNEL_W=26"
   instancePathKey="NIOS_Sys:.:width_adapter"
   kind="altera_merlin_width_adapter"
   version="13.0"
   name="altera_merlin_width_adapter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:70) src_id(69:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55:53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:88) src_id(87:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="width_adapter,width_adapter_001" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 4 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:13.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=-1,AUTO_OUT_CLK_CLOCK_RATE=-1,BITS_PER_SYMBOL=103,CHANNEL_WIDTH=26,DATA_WIDTH=103,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="NIOS_Sys:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="13.0"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 2 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:13.0:AUTO_DEVICE_FAMILY=Cyclone IV E,IRQ_MAP=0:0,1:1,2:2,3:3,4:4,5:5,NUM_RCVRS=6,SENDER_IRQ_WIDTH=32"
   instancePathKey="NIOS_Sys:.:irq_mapper"
   kind="altera_irq_mapper"
   version="13.0"
   name="NIOS_Sys_irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:2,3:3,4:4,5:5" />
  <parameter name="NUM_RCVRS" value="6" />
  <generatedFiles>
   <file
       path="F:/new_project/DE0Course/db/ip/NIOS_Sys/submodules/NIOS_Sys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOS_Sys" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="NIOS_Sys">queue size: 0 starting:altera_irq_mapper "submodules/NIOS_Sys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>NIOS_Sys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
</deploy>
