$date
	Sun Mar 25 21:01:44 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALUControlUnit_tb $end
$var wire 4 ! ALUCtrlLine [3:0] $end
$var reg 2 " ALUOp [1:0] $end
$var reg 32 # FunctCode [31:0] $end
$scope module ALUCtrl_1 $end
$var wire 2 $ ALUOp [1:0] $end
$var wire 32 % FunctCode [31:0] $end
$var reg 4 & ALUCtrlLine [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 &
b10001011000000000000000000000000 %
b10 $
b10001011000000000000000000000000 #
b10 "
b10 !
$end
#5
b110 !
b110 &
b11001011000000000000000000000000 #
b11001011000000000000000000000000 %
#10
b0 !
b0 &
b10001010000000000000000000000000 #
b10001010000000000000000000000000 %
#15
b1 !
b1 &
b10101010000000000000000000000000 #
b10101010000000000000000000000000 %
#20
b10 !
b10 &
b0 "
b0 $
b10000000000000000000000000 #
b10000000000000000000000000 %
#25
b111 !
b111 &
b1 "
b1 $
b1000000000000000000000000 #
b1000000000000000000000000 %
#30
b1000 !
b1000 &
b11 "
b11 $
b11000000000000000000000000 #
b11000000000000000000000000 %
