{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622126774327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622126774333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 23:46:14 2021 " "Processing started: Thu May 27 23:46:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622126774333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622126774333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622126774333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622126774827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622126774827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_project.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_project " "Found entity 1: digital_project" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622126782794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_project.v(20) " "Verilog HDL Implicit Net warning at digital_project.v(20): created implicit net for \"rstn\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "year digital_project.v(26) " "Verilog HDL Implicit Net warning at digital_project.v(26): created implicit net for \"year\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "month digital_project.v(27) " "Verilog HDL Implicit Net warning at digital_project.v(27): created implicit net for \"month\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "day digital_project.v(28) " "Verilog HDL Implicit Net warning at digital_project.v(28): created implicit net for \"day\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second digital_project.v(29) " "Verilog HDL Implicit Net warning at digital_project.v(29): created implicit net for \"second\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minute digital_project.v(30) " "Verilog HDL Implicit Net warning at digital_project.v(30): created implicit net for \"minute\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour digital_project.v(31) " "Verilog HDL Implicit Net warning at digital_project.v(31): created implicit net for \"hour\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hundreds digital_project.v(37) " "Verilog HDL Implicit Net warning at digital_project.v(37): created implicit net for \"hundreds\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tens1 digital_project.v(38) " "Verilog HDL Implicit Net warning at digital_project.v(38): created implicit net for \"tens1\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ones1 digital_project.v(39) " "Verilog HDL Implicit Net warning at digital_project.v(39): created implicit net for \"ones1\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tens2 digital_project.v(45) " "Verilog HDL Implicit Net warning at digital_project.v(45): created implicit net for \"tens2\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ones2 digital_project.v(46) " "Verilog HDL Implicit Net warning at digital_project.v(46): created implicit net for \"ones2\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tens3 digital_project.v(52) " "Verilog HDL Implicit Net warning at digital_project.v(52): created implicit net for \"tens3\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ones3 digital_project.v(53) " "Verilog HDL Implicit Net warning at digital_project.v(53): created implicit net for \"ones3\"" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_project " "Elaborating entity \"digital_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622126782826 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock.v 1 1 " "Using design file clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622126782841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622126782841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:TIME " "Elaborating entity \"clock\" for hierarchy \"clock:TIME\"" {  } { { "digital_project.v" "TIME" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782841 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "second clock.v(16) " "Verilog HDL warning at clock.v(16): the port and data declarations for array port \"second\" do not specify the same range for each dimension" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 16 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1622126782841 "|digital_project|clock:TIME"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "second clock.v(21) " "HDL warning at clock.v(21): see declaration for object \"second\"" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 21 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782841 "|digital_project|clock:TIME"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "minute clock.v(16) " "Verilog HDL warning at clock.v(16): the port and data declarations for array port \"minute\" do not specify the same range for each dimension" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 16 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1622126782841 "|digital_project|clock:TIME"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "minute clock.v(21) " "HDL warning at clock.v(21): see declaration for object \"minute\"" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 21 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782841 "|digital_project|clock:TIME"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "hour clock.v(16) " "Verilog HDL warning at clock.v(16): the port and data declarations for array port \"hour\" do not specify the same range for each dimension" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 16 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1622126782841 "|digital_project|clock:TIME"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "hour clock.v(21) " "HDL warning at clock.v(21): see declaration for object \"hour\"" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 21 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782841 "|digital_project|clock:TIME"}
{ "Warning" "WSGN_SEARCH_FILE" "clkone_gen.v 1 1 " "Using design file clkone_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkone_gen " "Found entity 1: clkone_gen" {  } { { "clkone_gen.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clkone_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622126782857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622126782857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkone_gen clock:TIME\|clkone_gen:U0 " "Elaborating entity \"clkone_gen\" for hierarchy \"clock:TIME\|clkone_gen:U0\"" {  } { { "clock.v" "U0" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clock.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782857 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd.v 1 1 " "Using design file bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622126782873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:CON0 " "Elaborating entity \"BCD\" for hierarchy \"BCD:CON0\"" {  } { { "digital_project.v" "CON0" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst bcd.v(16) " "Verilog HDL Always Construct warning at bcd.v(16): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds bcd.v(24) " "Verilog HDL Always Construct warning at bcd.v(24): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds bcd.v(25) " "Verilog HDL Always Construct warning at bcd.v(25): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(25) " "Verilog HDL assignment warning at bcd.v(25): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens bcd.v(26) " "Verilog HDL Always Construct warning at bcd.v(26): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens bcd.v(27) " "Verilog HDL Always Construct warning at bcd.v(27): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(27) " "Verilog HDL assignment warning at bcd.v(27): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones bcd.v(28) " "Verilog HDL Always Construct warning at bcd.v(28): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones bcd.v(29) " "Verilog HDL Always Construct warning at bcd.v(29): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(29) " "Verilog HDL assignment warning at bcd.v(29): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds bcd.v(31) " "Verilog HDL Always Construct warning at bcd.v(31): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens bcd.v(32) " "Verilog HDL Always Construct warning at bcd.v(32): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens bcd.v(33) " "Verilog HDL Always Construct warning at bcd.v(33): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones bcd.v(34) " "Verilog HDL Always Construct warning at bcd.v(34): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones bcd.v(35) " "Verilog HDL Always Construct warning at bcd.v(35): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i bcd.v(15) " "Verilog HDL Always Construct warning at bcd.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bcd.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622126782873 "|digital_project|BCD:CON0"}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622126782888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622126782888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_project.v" "LCLK" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782888 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display_string.v 1 1 " "Using design file lcd_display_string.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_string " "Found entity 1: lcd_display_string" {  } { { "lcd_display_string.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_display_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622126782904 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622126782904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_string lcd_display_string:STR " "Elaborating entity \"lcd_display_string\" for hierarchy \"lcd_display_string:STR\"" {  } { { "digital_project.v" "STR" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE lcd_driver.v(34) " "Verilog HDL Declaration information at lcd_driver.v(34): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_driver.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622126782935 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622126782935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622126782935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:DRV " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:DRV\"" {  } { { "digital_project.v" "DRV" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126782935 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE lcd_driver.v(201) " "Verilog HDL or VHDL warning at lcd_driver.v(201): object \"STATE\" assigned a value but never read" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_driver.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622126782935 "|digital_project|lcd_driver:DRV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lcd_driver.v(48) " "Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22)" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_driver.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622126782935 "|digital_project|lcd_driver:DRV"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622126783280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "digital_project.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622126783296 "|digital_project|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622126783296 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622126783359 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622126783640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Quartus_Projects/watch/output_files/digital_project.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Quartus_Projects/watch/output_files/digital_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622126783655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622126783736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622126783736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622126783767 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622126783767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622126783767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622126783767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622126783783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 23:46:23 2021 " "Processing ended: Thu May 27 23:46:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622126783783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622126783783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622126783783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622126783783 ""}
