;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 08/02/2024 11:37:08 a. m.
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF002EF33  	GOTO        1126
_interrupt:
;FIRMWARE_SYA_ver_0_8.c,59 :: 		void interrupt(){
0x0008	0xF015C000  	MOVFF       R0, 21
;FIRMWARE_SYA_ver_0_8.c,60 :: 		temp = PORTC;
0x000C	0xF019CF8F  	MOVFF       PORTC, _temp
0x0010	0x0E00      	MOVLW       0
0x0012	0x6E1A      	MOVWF       _temp+1 
;FIRMWARE_SYA_ver_0_8.c,61 :: 		temp = temp << 6;
0x0014	0x0E06      	MOVLW       6
0x0016	0x6E00      	MOVWF       R0 
0x0018	0x5000      	MOVF        R0, 0 
L__interrupt65:
0x001A	0xE005      	BZ          L__interrupt66
0x001C	0x3619      	RLCF        _temp, 1 
0x001E	0x9019      	BCF         _temp, 0 
0x0020	0x361A      	RLCF        _temp+1, 1 
0x0022	0x0FFF      	ADDLW       255
0x0024	0xD7FA      	BRA         L__interrupt65
L__interrupt66:
;FIRMWARE_SYA_ver_0_8.c,73 :: 		if((IOCCF.B0 == 1) && (IOCIE_bit == 1)){
0x0026	0x010F      	MOVLB       15
0x0028	0xA11A      	BTFSS       IOCCF, 0, 1
0x002A	0xD006      	BRA         L_interrupt2
0x002C	0x010E      	MOVLB       14
0x002E	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0030	0xD003      	BRA         L_interrupt2
L__interrupt59:
;FIRMWARE_SYA_ver_0_8.c,74 :: 		IOCCF.B0 = 0; // Limpiamos la bandera de IOC
0x0032	0x010F      	MOVLB       15
0x0034	0x911A      	BCF         IOCCF, 0, 1
;FIRMWARE_SYA_ver_0_8.c,75 :: 		interruptC0 = 1;
0x0036	0x8A1B      	BSF         _interruptC0, BitPos(_interruptC0+0) 
;FIRMWARE_SYA_ver_0_8.c,76 :: 		}
L_interrupt2:
0x0038	0x010F      	MOVLB       15
;FIRMWARE_SYA_ver_0_8.c,78 :: 		if((IOCCF.B1 == 1) && (IOCIE_bit == 1)){
0x003A	0xA31A      	BTFSS       IOCCF, 1, 1
0x003C	0xD006      	BRA         L_interrupt5
0x003E	0x010E      	MOVLB       14
0x0040	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0042	0xD003      	BRA         L_interrupt5
L__interrupt58:
;FIRMWARE_SYA_ver_0_8.c,79 :: 		IOCCF.B1 = 0; // Limpiamos la bandera de IOC
0x0044	0x010F      	MOVLB       15
0x0046	0x931A      	BCF         IOCCF, 1, 1
;FIRMWARE_SYA_ver_0_8.c,80 :: 		interruptC1 = 1;
0x0048	0x8C1B      	BSF         _interruptC1, BitPos(_interruptC1+0) 
;FIRMWARE_SYA_ver_0_8.c,81 :: 		}
L_interrupt5:
;FIRMWARE_SYA_ver_0_8.c,83 :: 		}
L_end_interrupt:
L__interrupt64:
0x004A	0xF000C015  	MOVFF       21, R0
0x004E	0x0011      	RETFIE      1
; end of _interrupt
_Mul_32x32_U:
;__Lib_Math.c,1616 :: 		
;__Lib_Math.c,1631 :: 		
0x0050	0x0E22      	MOVLW       34
;__Lib_Math.c,1632 :: 		
0x0052	0x6E0C      	MOVWF       R12, 0
;__Lib_Math.c,1633 :: 		
0x0054	0x6A08      	CLRF        R8, 0
;__Lib_Math.c,1634 :: 		
0x0056	0x6A09      	CLRF        R9, 0
;__Lib_Math.c,1635 :: 		
0x0058	0x6A0A      	CLRF        R10, 0
;__Lib_Math.c,1636 :: 		
0x005A	0x6A0B      	CLRF        R11, 0
;__Lib_Math.c,1638 :: 		
_NEXT:
;__Lib_Math.c,1642 :: 		
0x005C	0x060C      	DECF        R12, 1, 0
;__Lib_Math.c,1643 :: 		
0x005E	0xB4D8      	BTFSC       STATUS, 2, 0
;__Lib_Math.c,1644 :: 		
0x0060	0xD01F      	BRA         _EXIT2
;__Lib_Math.c,1645 :: 		
0x0062	0x90D8      	BCF         STATUS, 0, 0
;__Lib_Math.c,1647 :: 		
_LOOP:
;__Lib_Math.c,1656 :: 		
0x0064	0x320B      	RRCF        R11, 1, 0
;__Lib_Math.c,1657 :: 		
0x0066	0x320A      	RRCF        R10, 1, 0
;__Lib_Math.c,1658 :: 		
0x0068	0x3209      	RRCF        R9, 1, 0
;__Lib_Math.c,1659 :: 		
0x006A	0x3208      	RRCF        R8, 1, 0
;__Lib_Math.c,1660 :: 		
0x006C	0x3203      	RRCF        R3, 1, 0
;__Lib_Math.c,1661 :: 		
0x006E	0x3202      	RRCF        R2, 1, 0
;__Lib_Math.c,1662 :: 		
0x0070	0x3201      	RRCF        R1, 1, 0
;__Lib_Math.c,1663 :: 		
0x0072	0x3200      	RRCF        R0, 1, 0
;__Lib_Math.c,1668 :: 		
0x0074	0xA0D8      	BTFSS       STATUS, 0, 0
;__Lib_Math.c,1669 :: 		
0x0076	0xD7F2      	BRA         _NEXT
;__Lib_Math.c,1670 :: 		
0x0078	0x060C      	DECF        R12, 1, 0
;__Lib_Math.c,1671 :: 		
0x007A	0xB4D8      	BTFSC       STATUS, 2, 0
;__Lib_Math.c,1672 :: 		
0x007C	0xD009      	BRA         _EXIT1
;__Lib_Math.c,1679 :: 		
0x007E	0x5004      	MOVF        R4, 0, 0
;__Lib_Math.c,1680 :: 		
0x0080	0x2608      	ADDWF       R8, 1, 0
;__Lib_Math.c,1681 :: 		
0x0082	0x5005      	MOVF        R5, 0, 0
;__Lib_Math.c,1684 :: 		
0x0084	0x2209      	ADDWFC      R9, 1, 0
;__Lib_Math.c,1685 :: 		
0x0086	0x5006      	MOVF        R6, 0, 0
;__Lib_Math.c,1688 :: 		
0x0088	0x220A      	ADDWFC      R10, 1, 0
;__Lib_Math.c,1689 :: 		
0x008A	0x5007      	MOVF        R7, 0, 0
;__Lib_Math.c,1692 :: 		
0x008C	0x220B      	ADDWFC      R11, 1, 0
;__Lib_Math.c,1694 :: 		
0x008E	0xD7EA      	BRA         _LOOP
;__Lib_Math.c,1696 :: 		
_EXIT1:
;__Lib_Math.c,1701 :: 		
0x0090	0x5004      	MOVF        R4, 0, 0
;__Lib_Math.c,1702 :: 		
0x0092	0x2608      	ADDWF       R8, 1, 0
;__Lib_Math.c,1703 :: 		
0x0094	0x5005      	MOVF        R5, 0, 0
;__Lib_Math.c,1706 :: 		
0x0096	0x2209      	ADDWFC      R9, 1, 0
;__Lib_Math.c,1707 :: 		
0x0098	0x5006      	MOVF        R6, 0, 0
;__Lib_Math.c,1710 :: 		
0x009A	0x220A      	ADDWFC      R10, 1, 0
;__Lib_Math.c,1711 :: 		
0x009C	0x5007      	MOVF        R7, 0, 0
;__Lib_Math.c,1714 :: 		
0x009E	0x220B      	ADDWFC      R11, 1, 0
;__Lib_Math.c,1717 :: 		
_EXIT2:
;__Lib_Math.c,1719 :: 		
L_end_Mul_32x32_U:
0x00A0	0x0012      	RETURN      0
; end of _Mul_32x32_U
_srand:
;__Lib_CStdlib.c,301 :: 		
;__Lib_CStdlib.c,302 :: 		
0x00A2	0xF01CC026  	MOVFF       FARG_srand_x, __Lib_CStdlib_randx
0x00A6	0xF01DC027  	MOVFF       FARG_srand_x+1, __Lib_CStdlib_randx+1
0x00AA	0x0E00      	MOVLW       0
0x00AC	0x6E1E      	MOVWF       __Lib_CStdlib_randx+2 
0x00AE	0x6E1F      	MOVWF       __Lib_CStdlib_randx+3 
;__Lib_CStdlib.c,303 :: 		
0x00B0	0x0E01      	MOVLW       1
0x00B2	0x6E20      	MOVWF       __Lib_CStdlib_randf 
;__Lib_CStdlib.c,304 :: 		
L_end_srand:
0x00B4	0x0012      	RETURN      0
; end of _srand
_Div_16x16_S_L:
;__Lib_Math.c,139 :: 		
;__Lib_Math.c,146 :: 		
0x00B6	0x3401      	RLCF        R1, 0, 0
;__Lib_Math.c,147 :: 		
0x00B8	0x3608      	RLCF        R8, 1, 0
;__Lib_Math.c,148 :: 		
0x00BA	0x3609      	RLCF        R9, 1, 0
;__Lib_Math.c,149 :: 		
0x00BC	0x5004      	MOVF        R4, 0, 0
;__Lib_Math.c,150 :: 		
0x00BE	0x5E08      	SUBWF       R8, 1, 0
;__Lib_Math.c,151 :: 		
0x00C0	0x5005      	MOVF        R5, 0, 0
;__Lib_Math.c,152 :: 		
0x00C2	0xA0D8      	BTFSS       STATUS, 0, 0
;__Lib_Math.c,153 :: 		
0x00C4	0x3C05      	INCFSZ      R5, 0, 0
;__Lib_Math.c,154 :: 		
0x00C6	0x5E09      	SUBWF       R9, 1, 0
;__Lib_Math.c,155 :: 		
0x00C8	0x3600      	RLCF        R0, 1, 0
;__Lib_Math.c,156 :: 		
0x00CA	0x3601      	RLCF        R1, 1, 0
;__Lib_Math.c,158 :: 		
0x00CC	0x0E0F      	MOVLW       15
;__Lib_Math.c,159 :: 		
0x00CE	0x6E0C      	MOVWF       R12, 0
;__Lib_Math.c,161 :: 		
0x00D0	0x3401      	RLCF        R1, 0, 0
;__Lib_Math.c,162 :: 		
0x00D2	0x3608      	RLCF        R8, 1, 0
;__Lib_Math.c,163 :: 		
0x00D4	0x3609      	RLCF        R9, 1, 0
;__Lib_Math.c,164 :: 		
0x00D6	0x5004      	MOVF        R4, 0, 0
;__Lib_Math.c,166 :: 		
0x00D8	0xA000      	BTFSS       R0, 0, 0
;__Lib_Math.c,167 :: 		
0x00DA	0xD006      	BRA         $+14
;__Lib_Math.c,168 :: 		
0x00DC	0x5E08      	SUBWF       R8, 1, 0
;__Lib_Math.c,169 :: 		
0x00DE	0x5005      	MOVF        R5, 0, 0
;__Lib_Math.c,170 :: 		
0x00E0	0xA0D8      	BTFSS       STATUS, 0, 0
;__Lib_Math.c,171 :: 		
0x00E2	0x3C05      	INCFSZ      R5, 0, 0
;__Lib_Math.c,172 :: 		
0x00E4	0x5E09      	SUBWF       R9, 1, 0
;__Lib_Math.c,173 :: 		
0x00E6	0xD005      	BRA         $+12
;__Lib_Math.c,175 :: 		
0x00E8	0x2608      	ADDWF       R8, 1, 0
;__Lib_Math.c,176 :: 		
0x00EA	0x5005      	MOVF        R5, 0, 0
;__Lib_Math.c,177 :: 		
0x00EC	0xB0D8      	BTFSC       STATUS, 0, 0
;__Lib_Math.c,178 :: 		
0x00EE	0x3C05      	INCFSZ      R5, 0, 0
;__Lib_Math.c,179 :: 		
0x00F0	0x2609      	ADDWF       R9, 1, 0
;__Lib_Math.c,181 :: 		
0x00F2	0x3600      	RLCF        R0, 1, 0
;__Lib_Math.c,182 :: 		
0x00F4	0x3601      	RLCF        R1, 1, 0
;__Lib_Math.c,184 :: 		
0x00F6	0x2E0C      	DECFSZ      R12, 1, 0
;__Lib_Math.c,185 :: 		
0x00F8	0xD7EB      	BRA         $-40
;__Lib_Math.c,187 :: 		
0x00FA	0xB000      	BTFSC       R0, 0, 0
;__Lib_Math.c,188 :: 		
0x00FC	0xD006      	BRA         $+14
;__Lib_Math.c,189 :: 		
0x00FE	0x5004      	MOVF        R4, 0, 0
;__Lib_Math.c,190 :: 		
0x0100	0x2608      	ADDWF       R8, 1, 0
;__Lib_Math.c,191 :: 		
0x0102	0x5005      	MOVF        R5, 0, 0
;__Lib_Math.c,192 :: 		
0x0104	0xB0D8      	BTFSC       STATUS, 0, 0
;__Lib_Math.c,193 :: 		
0x0106	0x3C05      	INCFSZ      R5, 0, 0
;__Lib_Math.c,194 :: 		
0x0108	0x2609      	ADDWF       R9, 1, 0
;__Lib_Math.c,195 :: 		
0x010A	0x0000      	NOP
;__Lib_Math.c,197 :: 		
L_end_Div_16x16_S_L:
0x010C	0x0012      	RETURN      0
; end of _Div_16x16_S_L
_rand:
;__Lib_CStdlib.c,307 :: 		
;__Lib_CStdlib.c,308 :: 		
0x010E	0x5220      	MOVF        __Lib_CStdlib_randf, 1 
0x0110	0xE105      	BNZ         L_rand75
;__Lib_CStdlib.c,309 :: 		
0x0112	0x0E01      	MOVLW       1
0x0114	0x6E26      	MOVWF       FARG_srand_x 
0x0116	0x0E00      	MOVLW       0
0x0118	0x6E27      	MOVWF       FARG_srand_x+1 
0x011A	0xDFC3      	RCALL       _srand
L_rand75:
;__Lib_CStdlib.c,310 :: 		
0x011C	0xF000C01C  	MOVFF       __Lib_CStdlib_randx, R0
0x0120	0xF001C01D  	MOVFF       __Lib_CStdlib_randx+1, R1
0x0124	0xF002C01E  	MOVFF       __Lib_CStdlib_randx+2, R2
0x0128	0xF003C01F  	MOVFF       __Lib_CStdlib_randx+3, R3
0x012C	0x0E6D      	MOVLW       109
0x012E	0x6E04      	MOVWF       R4 
0x0130	0x0E4E      	MOVLW       78
0x0132	0x6E05      	MOVWF       R5 
0x0134	0x0EC6      	MOVLW       198
0x0136	0x6E06      	MOVWF       R6 
0x0138	0x0E41      	MOVLW       65
0x013A	0x6E07      	MOVWF       R7 
0x013C	0xDF89      	RCALL       _Mul_32x32_U
0x013E	0x0E39      	MOVLW       57
0x0140	0x2400      	ADDWF       R0, 0 
0x0142	0x6E05      	MOVWF       R5 
0x0144	0x0E30      	MOVLW       48
0x0146	0x2001      	ADDWFC      R1, 0 
0x0148	0x6E06      	MOVWF       R6 
0x014A	0x0E00      	MOVLW       0
0x014C	0x2002      	ADDWFC      R2, 0 
0x014E	0x6E07      	MOVWF       R7 
0x0150	0x0E00      	MOVLW       0
0x0152	0x2003      	ADDWFC      R3, 0 
0x0154	0x6E08      	MOVWF       R8 
0x0156	0xF000C007  	MOVFF       R7, R0
0x015A	0xF001C008  	MOVFF       R8, R1
0x015E	0x0E00      	MOVLW       0
0x0160	0xBE08      	BTFSC       R8, 7 
0x0162	0x0EFF      	MOVLW       255
0x0164	0x6E02      	MOVWF       R2 
0x0166	0x6E03      	MOVWF       R3 
0x0168	0x0EFF      	MOVLW       255
0x016A	0x1600      	ANDWF       R0, 1 
0x016C	0x0E7F      	MOVLW       127
0x016E	0x1601      	ANDWF       R1, 1 
0x0170	0x0E00      	MOVLW       0
0x0172	0x1602      	ANDWF       R2, 1 
0x0174	0x1603      	ANDWF       R3, 1 
0x0176	0xF01CC000  	MOVFF       R0, __Lib_CStdlib_randx
0x017A	0xF01DC001  	MOVFF       R1, __Lib_CStdlib_randx+1
0x017E	0xF01EC002  	MOVFF       R2, __Lib_CStdlib_randx+2
0x0182	0xF01FC003  	MOVFF       R3, __Lib_CStdlib_randx+3
;__Lib_CStdlib.c,311 :: 		
;__Lib_CStdlib.c,312 :: 		
L_end_rand:
0x0186	0x0012      	RETURN      0
; end of _rand
_Div_16x16_S:
;__Lib_Math.c,200 :: 		
;__Lib_Math.c,208 :: 		
0x0188	0x5004      	MOVF        R4, 0 
0x018A	0x0A00      	XORLW       0
0x018C	0xE108      	BNZ         L_Div_16x16_S0
;__Lib_Math.c,209 :: 		
0x018E	0x5005      	MOVF        R5, 0 
0x0190	0x0A00      	XORLW       0
0x0192	0xE105      	BNZ         L_Div_16x16_S1
;__Lib_Math.c,210 :: 		
0x0194	0x0EFF      	MOVLW       255
0x0196	0x6E00      	MOVWF       R0 
;__Lib_Math.c,211 :: 		
0x0198	0x0E7F      	MOVLW       127
0x019A	0x6E01      	MOVWF       R1 
;__Lib_Math.c,212 :: 		
0x019C	0xD057      	BRA         L_end_Div_16x16_S
;__Lib_Math.c,213 :: 		
L_Div_16x16_S1:
L_Div_16x16_S0:
;__Lib_Math.c,216 :: 		
0x019E	0x6A0D      	CLRF        R13, 0
;__Lib_Math.c,217 :: 		
0x01A0	0x6A09      	CLRF        R9, 0
;__Lib_Math.c,218 :: 		
0x01A2	0x6A08      	CLRF        R8, 0
;__Lib_Math.c,219 :: 		
0x01A4	0x5001      	MOVF        R1, 0, 0
;__Lib_Math.c,220 :: 		
0x01A6	0x1000      	IORWF       R0, 0, 0
;__Lib_Math.c,221 :: 		
0x01A8	0xB4D8      	BTFSC       STATUS, 2, 0
;__Lib_Math.c,222 :: 		
0x01AA	0x0C00      	RETLW       0
;__Lib_Math.c,224 :: 		
0x01AC	0x5001      	MOVF        R1, 0, 0
;__Lib_Math.c,225 :: 		
0x01AE	0x1805      	XORWF       R5, 0, 0
;__Lib_Math.c,226 :: 		
0x01B0	0x6E0A      	MOVWF       R10, 0
;__Lib_Math.c,227 :: 		
0x01B2	0xBE0A      	BTFSC       R10, 7, 0
;__Lib_Math.c,228 :: 		
0x01B4	0x1E0D      	COMF        R13, 1, 0
;__Lib_Math.c,230 :: 		
0x01B6	0x6A0B      	CLRF        R11, 0
;__Lib_Math.c,232 :: 		
0x01B8	0xAE05      	BTFSS       R5, 7, 0
;__Lib_Math.c,233 :: 		
0x01BA	0xD005      	BRA         $+12
;__Lib_Math.c,235 :: 		
0x01BC	0x1E04      	COMF        R4, 1, 0
;__Lib_Math.c,236 :: 		
0x01BE	0x1E05      	COMF        R5, 1, 0
;__Lib_Math.c,237 :: 		
0x01C0	0x2A04      	INCF        R4, 1, 0
;__Lib_Math.c,238 :: 		
0x01C2	0xB4D8      	BTFSC       STATUS, 2, 0
;__Lib_Math.c,239 :: 		
0x01C4	0x2A05      	INCF        R5, 1, 0
;__Lib_Math.c,241 :: 		
0x01C6	0xAE01      	BTFSS       R1, 7, 0
;__Lib_Math.c,242 :: 		
0x01C8	0xD005      	BRA         $+12
;__Lib_Math.c,244 :: 		
0x01CA	0x1E00      	COMF        R0, 1, 0
;__Lib_Math.c,245 :: 		
0x01CC	0x1E01      	COMF        R1, 1, 0
;__Lib_Math.c,246 :: 		
0x01CE	0x2A00      	INCF        R0, 1, 0
;__Lib_Math.c,247 :: 		
0x01D0	0xB4D8      	BTFSC       STATUS, 2, 0
;__Lib_Math.c,248 :: 		
0x01D2	0x2A01      	INCF        R1, 1, 0
;__Lib_Math.c,250 :: 		
0x01D4	0x5001      	MOVF        R1, 0, 0
;__Lib_Math.c,251 :: 		
0x01D6	0x1005      	IORWF       R5, 0, 0
;__Lib_Math.c,252 :: 		
0x01D8	0x6E0A      	MOVWF       R10, 0
;__Lib_Math.c,253 :: 		
0x01DA	0xBE0A      	BTFSC       R10, 7, 0
;__Lib_Math.c,254 :: 		
0x01DC	0xD010      	BRA         $+34
;__Lib_Math.c,256 :: 		
0x01DE	0xDF6B      	RCALL       _Div_16x16_S_L
;__Lib_Math.c,258 :: 		
0x01E0	0xB00B      	BTFSC       R11, 0, 0
;__Lib_Math.c,259 :: 		
0x01E2	0xD020      	BRA         $+66
;__Lib_Math.c,261 :: 		
0x01E4	0xAE0D      	BTFSS       R13, 7, 0
;__Lib_Math.c,262 :: 		
0x01E6	0x0C00      	RETLW       0
;__Lib_Math.c,264 :: 		
0x01E8	0x1E00      	COMF        R0, 1, 0
;__Lib_Math.c,265 :: 		
0x01EA	0x1E01      	COMF        R1, 1, 0
;__Lib_Math.c,266 :: 		
0x01EC	0x2A00      	INCF        R0, 1, 0
;__Lib_Math.c,267 :: 		
0x01EE	0xB4D8      	BTFSC       STATUS, 2, 0
;__Lib_Math.c,268 :: 		
0x01F0	0x2A01      	INCF        R1, 1, 0
;__Lib_Math.c,270 :: 		
0x01F2	0x1E08      	COMF        R8, 1, 0
;__Lib_Math.c,271 :: 		
0x01F4	0x1E09      	COMF        R9, 1, 0
;__Lib_Math.c,272 :: 		
0x01F6	0x2A08      	INCF        R8, 1, 0
;__Lib_Math.c,273 :: 		
0x01F8	0xB4D8      	BTFSC       STATUS, 2, 0
;__Lib_Math.c,274 :: 		
0x01FA	0x2A09      	INCF        R9, 1, 0
;__Lib_Math.c,276 :: 		
0x01FC	0x0C00      	RETLW       0
;__Lib_Math.c,278 :: 		
0x01FE	0xAE05      	BTFSS       R5, 7, 0
;__Lib_Math.c,279 :: 		
0x0200	0xD00D      	BRA         $+28
;__Lib_Math.c,280 :: 		
0x0202	0xBE01      	BTFSC       R1, 7, 0
;__Lib_Math.c,281 :: 		
0x0204	0xD007      	BRA         $+16
;__Lib_Math.c,282 :: 		
0x0206	0x5001      	MOVF        R1, 0, 0
;__Lib_Math.c,283 :: 		
0x0208	0x6E09      	MOVWF       R9, 0
;__Lib_Math.c,284 :: 		
0x020A	0x5000      	MOVF        R0, 0, 0
;__Lib_Math.c,285 :: 		
0x020C	0x6E08      	MOVWF       R8, 0
;__Lib_Math.c,286 :: 		
0x020E	0x6A01      	CLRF        R1, 0
;__Lib_Math.c,287 :: 		
0x0210	0x6A00      	CLRF        R0, 0
;__Lib_Math.c,288 :: 		
0x0212	0xD7E8      	BRA         $-46
;__Lib_Math.c,289 :: 		
0x0214	0x6A01      	CLRF        R1, 0
;__Lib_Math.c,290 :: 		
0x0216	0x6A00      	CLRF        R0, 0
;__Lib_Math.c,291 :: 		
0x0218	0x2A00      	INCF        R0, 1, 0
;__Lib_Math.c,292 :: 		
0x021A	0x0C00      	RETLW       0
;__Lib_Math.c,294 :: 		
0x021C	0x1E01      	COMF        R1, 1, 0
;__Lib_Math.c,295 :: 		
0x021E	0x1E00      	COMF        R0, 1, 0
;__Lib_Math.c,296 :: 		
0x0220	0x2A0B      	INCF        R11, 1, 0
;__Lib_Math.c,297 :: 		
0x0222	0xD7DD      	BRA         $-68
;__Lib_Math.c,299 :: 		
0x0224	0x2A08      	INCF        R8, 1, 0
;__Lib_Math.c,300 :: 		
0x0226	0xB4D8      	BTFSC       STATUS, 2, 0
;__Lib_Math.c,301 :: 		
0x0228	0x2A09      	INCF        R9, 1, 0
;__Lib_Math.c,302 :: 		
0x022A	0x5004      	MOVF        R4, 0, 0
;__Lib_Math.c,303 :: 		
0x022C	0x5C08      	SUBWF       R8, 0, 0
;__Lib_Math.c,304 :: 		
0x022E	0xA4D8      	BTFSS       STATUS, 2, 0
;__Lib_Math.c,305 :: 		
0x0230	0xD7D9      	BRA         $-76
;__Lib_Math.c,306 :: 		
0x0232	0x5005      	MOVF        R5, 0, 0
;__Lib_Math.c,307 :: 		
0x0234	0x5C09      	SUBWF       R9, 0, 0
;__Lib_Math.c,308 :: 		
0x0236	0xA4D8      	BTFSS       STATUS, 2, 0
;__Lib_Math.c,309 :: 		
0x0238	0xD7D5      	BRA         $-84
;__Lib_Math.c,310 :: 		
0x023A	0x6A09      	CLRF        R9, 0
;__Lib_Math.c,311 :: 		
0x023C	0x6A08      	CLRF        R8, 0
;__Lib_Math.c,312 :: 		
0x023E	0x2A00      	INCF        R0, 1, 0
;__Lib_Math.c,313 :: 		
0x0240	0xB4D8      	BTFSC       STATUS, 2, 0
;__Lib_Math.c,314 :: 		
0x0242	0x2A01      	INCF        R1, 1, 0
;__Lib_Math.c,315 :: 		
0x0244	0xAE01      	BTFSS       R1, 7, 0
;__Lib_Math.c,316 :: 		
0x0246	0xD7CE      	BRA         $-98
;__Lib_Math.c,317 :: 		
0x0248	0x0000      	NOP
;__Lib_Math.c,318 :: 		
0x024A	0x0CFF      	RETLW       255
;__Lib_Math.c,320 :: 		
L_end_Div_16x16_S:
0x024C	0x0012      	RETURN      0
; end of _Div_16x16_S
_State:
;FIRMWARE_SYA_ver_0_8.c,181 :: 		void State(int _current_state, int _PosEdge1){
;FIRMWARE_SYA_ver_0_8.c,183 :: 		switch(current_state){
0x024E	0xD026      	BRA         L_State45
;FIRMWARE_SYA_ver_0_8.c,184 :: 		case 0:
L_State47:
;FIRMWARE_SYA_ver_0_8.c,185 :: 		M1 = 0;
0x0250	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_8.c,186 :: 		M2 = 0;
0x0252	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_8.c,187 :: 		M3 = 0;
0x0254	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_8.c,188 :: 		last_state = 0;
0x0256	0x6A17      	CLRF        _last_state 
0x0258	0x6A18      	CLRF        _last_state+1 
;FIRMWARE_SYA_ver_0_8.c,189 :: 		break;
0x025A	0xD02F      	BRA         L_State46
;FIRMWARE_SYA_ver_0_8.c,190 :: 		case 1:
L_State48:
;FIRMWARE_SYA_ver_0_8.c,191 :: 		M1 = 1;
0x025C	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_8.c,192 :: 		M2 = 1;
0x025E	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_8.c,193 :: 		M3 = 0;
0x0260	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_8.c,194 :: 		last_state = 1;
0x0262	0x0E01      	MOVLW       1
0x0264	0x6E17      	MOVWF       _last_state 
0x0266	0x0E00      	MOVLW       0
0x0268	0x6E18      	MOVWF       _last_state+1 
;FIRMWARE_SYA_ver_0_8.c,195 :: 		break;
0x026A	0xD027      	BRA         L_State46
;FIRMWARE_SYA_ver_0_8.c,196 :: 		case 2:
L_State49:
;FIRMWARE_SYA_ver_0_8.c,197 :: 		M1 = 0;
0x026C	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_8.c,198 :: 		M2 = 1;
0x026E	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_8.c,199 :: 		M3 = 1;
0x0270	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_8.c,200 :: 		last_state = 2;
0x0272	0x0E02      	MOVLW       2
0x0274	0x6E17      	MOVWF       _last_state 
0x0276	0x0E00      	MOVLW       0
0x0278	0x6E18      	MOVWF       _last_state+1 
;FIRMWARE_SYA_ver_0_8.c,201 :: 		break;
0x027A	0xD01F      	BRA         L_State46
;FIRMWARE_SYA_ver_0_8.c,202 :: 		case 3:
L_State50:
;FIRMWARE_SYA_ver_0_8.c,203 :: 		M1 = 1;
0x027C	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_8.c,204 :: 		M2 = 0;
0x027E	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_8.c,205 :: 		M3 = 1;
0x0280	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_8.c,206 :: 		last_state = 3;
0x0282	0x0E03      	MOVLW       3
0x0284	0x6E17      	MOVWF       _last_state 
0x0286	0x0E00      	MOVLW       0
0x0288	0x6E18      	MOVWF       _last_state+1 
;FIRMWARE_SYA_ver_0_8.c,207 :: 		break;
0x028A	0xD017      	BRA         L_State46
;FIRMWARE_SYA_ver_0_8.c,208 :: 		case 4:
L_State51:
;FIRMWARE_SYA_ver_0_8.c,209 :: 		M1 = 1;
0x028C	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_8.c,210 :: 		M2 = 1;
0x028E	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_8.c,211 :: 		M3 = 1;
0x0290	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_8.c,212 :: 		last_state = 4;
0x0292	0x0E04      	MOVLW       4
0x0294	0x6E17      	MOVWF       _last_state 
0x0296	0x0E00      	MOVLW       0
0x0298	0x6E18      	MOVWF       _last_state+1 
;FIRMWARE_SYA_ver_0_8.c,213 :: 		break;
0x029A	0xD00F      	BRA         L_State46
;FIRMWARE_SYA_ver_0_8.c,214 :: 		}
L_State45:
0x029C	0x5016      	MOVF        _current_state, 0 
0x029E	0x0A00      	XORLW       0
0x02A0	0xE0D7      	BZ          L_State47
0x02A2	0x5016      	MOVF        _current_state, 0 
0x02A4	0x0A01      	XORLW       1
0x02A6	0xE0DA      	BZ          L_State48
0x02A8	0x5016      	MOVF        _current_state, 0 
0x02AA	0x0A02      	XORLW       2
0x02AC	0xE0DF      	BZ          L_State49
0x02AE	0x5016      	MOVF        _current_state, 0 
0x02B0	0x0A03      	XORLW       3
0x02B2	0xE0E4      	BZ          L_State50
0x02B4	0x5016      	MOVF        _current_state, 0 
0x02B6	0x0A04      	XORLW       4
0x02B8	0xE0E9      	BZ          L_State51
L_State46:
;FIRMWARE_SYA_ver_0_8.c,216 :: 		}
L_end_State:
0x02BA	0x0012      	RETURN      0
; end of _State
_InitMCU:
;FIRMWARE_SYA_ver_0_8.c,270 :: 		void InitMCU(){
;FIRMWARE_SYA_ver_0_8.c,272 :: 		ADCON1 = 0x0F; // Desactivamos ADC
0x02BC	0x0E0F      	MOVLW       15
0x02BE	0x010F      	MOVLB       15
0x02C0	0x6F59      	MOVWF       ADCON1, 1
;FIRMWARE_SYA_ver_0_8.c,273 :: 		ANSELC = 0;    // Ponemos en modo digital al puerto C
0x02C2	0x6B21      	CLRF        ANSELC, 1
;FIRMWARE_SYA_ver_0_8.c,274 :: 		ANSELE = 0;    //                ''                 E
0x02C4	0x6B2E      	CLRF        ANSELE, 1
;FIRMWARE_SYA_ver_0_8.c,275 :: 		ANSELA = 0;    //                ''                 A
0x02C6	0x6B11      	CLRF        ANSELA, 1
;FIRMWARE_SYA_ver_0_8.c,277 :: 		TRISC = 0x03;  // Ponemos en modo de entrada a C0 y C1, los demas como salida
0x02C8	0x0E03      	MOVLW       3
0x02CA	0x6E8A      	MOVWF       TRISC 
;FIRMWARE_SYA_ver_0_8.c,278 :: 		TRISE = 0x00;  // Ponemos en modo salida al puerto E
0x02CC	0x6A8C      	CLRF        TRISE 
;FIRMWARE_SYA_ver_0_8.c,279 :: 		TRISA = 0x80;  //                ''                A
0x02CE	0x0E80      	MOVLW       128
0x02D0	0x6E88      	MOVWF       TRISA 
;FIRMWARE_SYA_ver_0_8.c,281 :: 		PORTC = 0x00;  // Ponemos en linea baja en puerto C
0x02D2	0x6A8F      	CLRF        PORTC 
;FIRMWARE_SYA_ver_0_8.c,282 :: 		PORTE = 0x00;  //                ''             E
0x02D4	0x6A91      	CLRF        PORTE 
;FIRMWARE_SYA_ver_0_8.c,283 :: 		PORTA = 0x10;  // Ponemos en linea alta en A4
0x02D6	0x0E10      	MOVLW       16
0x02D8	0x6E8D      	MOVWF       PORTA 
;FIRMWARE_SYA_ver_0_8.c,285 :: 		LATC = 0x00;   // Dejamos en cero el registro del puerto C
0x02DA	0x6A85      	CLRF        LATC 
;FIRMWARE_SYA_ver_0_8.c,286 :: 		LATE = 0x00;   //                ''                      E
0x02DC	0x6A87      	CLRF        LATE 
;FIRMWARE_SYA_ver_0_8.c,287 :: 		LATA = 0x10;   // Dejamos en 1 al pin A4
0x02DE	0x0E10      	MOVLW       16
0x02E0	0x6E83      	MOVWF       LATA 
;FIRMWARE_SYA_ver_0_8.c,289 :: 		WPUC = 0x03;   // Activamos el pull-up interno de C0 y C1
0x02E2	0x0E03      	MOVLW       3
0x02E4	0x6F20      	MOVWF       WPUC, 1
;FIRMWARE_SYA_ver_0_8.c,290 :: 		INLVLC = 0x03; // Desactivamos valores TTL para C0 y C1 asumiento valores CMOS
0x02E6	0x0E03      	MOVLW       3
0x02E8	0x6F1D      	MOVWF       INLVLC, 1
;FIRMWARE_SYA_ver_0_8.c,291 :: 		CM1CON0 = 0x00;
0x02EA	0x6B39      	CLRF        CM1CON0, 1
;FIRMWARE_SYA_ver_0_8.c,292 :: 		CM2CON0 = 0x00;
0x02EC	0x6B35      	CLRF        CM2CON0, 1
;FIRMWARE_SYA_ver_0_8.c,294 :: 		once = TRUE;   // Seteo de la condicion para lazo
0x02EE	0x8E1B      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_8.c,296 :: 		}
L_end_InitMCU:
0x02F0	0x0012      	RETURN      0
; end of _InitMCU
___CC2DW:
;__Lib_System_xxK40.c,22 :: 		
;__Lib_System_xxK40.c,24 :: 		
0x02F2	0x8E81      	BSF         NVMCON1, 7, 0
;__Lib_System_xxK40.c,25 :: 		
_CC2DL_Loop1:
;__Lib_System_xxK40.c,26 :: 		
0x02F4	0x0009      	TBLRD*+
;__Lib_System_xxK40.c,27 :: 		
0x02F6	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System_xxK40.c,28 :: 		
0x02FA	0x0600      	DECF        R0, 1, 0
;__Lib_System_xxK40.c,29 :: 		
0x02FC	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System_xxK40.c,30 :: 		
0x02FE	0x0601      	DECF        R1, 1, 0
;__Lib_System_xxK40.c,31 :: 		
0x0300	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System_xxK40.c,33 :: 		
L_end___CC2DW:
0x0302	0x0012      	RETURN      0
; end of ___CC2DW
_InitInterrupt:
;FIRMWARE_SYA_ver_0_8.c,251 :: 		void InitInterrupt(){
;FIRMWARE_SYA_ver_0_8.c,253 :: 		PIE0 = 0x30;    // Enable bit de IOC (Interrupt on Change)
0x0304	0x0E30      	MOVLW       48
0x0306	0x010E      	MOVLB       14
0x0308	0x6FC2      	MOVWF       PIE0, 1
;FIRMWARE_SYA_ver_0_8.c,254 :: 		PIR0 = 0x00;    // Limpiamos la bandera de IOC
0x030A	0x6BCA      	CLRF        PIR0, 1
;FIRMWARE_SYA_ver_0_8.c,259 :: 		IOCCN = 0x03;   // Activamos las banderas de IOC en Transicion negativa para C0 y C1
0x030C	0x0E03      	MOVLW       3
0x030E	0x010F      	MOVLB       15
0x0310	0x6F1B      	MOVWF       IOCCN, 1
;FIRMWARE_SYA_ver_0_8.c,260 :: 		IOCCP = 0x03;   // Activamos las banderas de IOC en Transicion positiva para C0 y C1
0x0312	0x0E03      	MOVLW       3
0x0314	0x6F1C      	MOVWF       IOCCP, 1
;FIRMWARE_SYA_ver_0_8.c,261 :: 		IOCCF = 0x00;   // Limpiamos la bandera de IOC
0x0316	0x6B1A      	CLRF        IOCCF, 1
;FIRMWARE_SYA_ver_0_8.c,262 :: 		INTCON = 0xC0;  // Activamos bits de interrupt globales (GIE) y por perifericos (PIE)
0x0318	0x0EC0      	MOVLW       192
0x031A	0x6EF2      	MOVWF       INTCON 
;FIRMWARE_SYA_ver_0_8.c,264 :: 		}
L_end_InitInterrupt:
0x031C	0x0012      	RETURN      0
; end of _InitInterrupt
_NextStateCalc:
;FIRMWARE_SYA_ver_0_8.c,104 :: 		void NextStateCalc(int _current_state, int _last_state){
;FIRMWARE_SYA_ver_0_8.c,106 :: 		switch(current_state){
0x031E	0xD078      	BRA         L_NextStateCalc9
;FIRMWARE_SYA_ver_0_8.c,107 :: 		case 0:
L_NextStateCalc11:
;FIRMWARE_SYA_ver_0_8.c,108 :: 		if(PosEdge1){
0x0320	0xA41B      	BTFSS       _PosEdge1, BitPos(_PosEdge1+0) 
0x0322	0xD043      	BRA         L_NextStateCalc12
;FIRMWARE_SYA_ver_0_8.c,109 :: 		switch(last_state){
0x0324	0xD023      	BRA         L_NextStateCalc13
;FIRMWARE_SYA_ver_0_8.c,110 :: 		case 0:
L_NextStateCalc15:
;FIRMWARE_SYA_ver_0_8.c,111 :: 		next_state = 1;
0x0326	0x0E01      	MOVLW       1
0x0328	0x6E21      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8.c,112 :: 		current_state = next_state;
0x032A	0x0E01      	MOVLW       1
0x032C	0x6E16      	MOVWF       _current_state 
;FIRMWARE_SYA_ver_0_8.c,113 :: 		break;
0x032E	0xD03C      	BRA         L_NextStateCalc14
;FIRMWARE_SYA_ver_0_8.c,114 :: 		case 1:
L_NextStateCalc16:
;FIRMWARE_SYA_ver_0_8.c,115 :: 		next_state = 2;
0x0330	0x0E02      	MOVLW       2
0x0332	0x6E21      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8.c,116 :: 		current_state = next_state;
0x0334	0x0E02      	MOVLW       2
0x0336	0x6E16      	MOVWF       _current_state 
;FIRMWARE_SYA_ver_0_8.c,117 :: 		break;
0x0338	0xD037      	BRA         L_NextStateCalc14
;FIRMWARE_SYA_ver_0_8.c,118 :: 		case 2:
L_NextStateCalc17:
;FIRMWARE_SYA_ver_0_8.c,119 :: 		next_state = 3;
0x033A	0x0E03      	MOVLW       3
0x033C	0x6E21      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8.c,120 :: 		current_state = next_state;
0x033E	0x0E03      	MOVLW       3
0x0340	0x6E16      	MOVWF       _current_state 
;FIRMWARE_SYA_ver_0_8.c,121 :: 		break;
0x0342	0xD032      	BRA         L_NextStateCalc14
;FIRMWARE_SYA_ver_0_8.c,122 :: 		case 3:
L_NextStateCalc18:
;FIRMWARE_SYA_ver_0_8.c,123 :: 		next_state = 1;
0x0344	0x0E01      	MOVLW       1
0x0346	0x6E21      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8.c,124 :: 		current_state = next_state;
0x0348	0x0E01      	MOVLW       1
0x034A	0x6E16      	MOVWF       _current_state 
;FIRMWARE_SYA_ver_0_8.c,125 :: 		break;
0x034C	0xD02D      	BRA         L_NextStateCalc14
;FIRMWARE_SYA_ver_0_8.c,126 :: 		case 4:
L_NextStateCalc19:
;FIRMWARE_SYA_ver_0_8.c,127 :: 		next_state = rand()%3;
0x034E	0xDEDF      	RCALL       _rand
0x0350	0x0E03      	MOVLW       3
0x0352	0x6E04      	MOVWF       R4 
0x0354	0x0E00      	MOVLW       0
0x0356	0x6E05      	MOVWF       R5 
0x0358	0xDF17      	RCALL       _Div_16x16_S
0x035A	0xF000C008  	MOVFF       R8, R0
0x035E	0xF001C009  	MOVFF       R9, R1
0x0362	0xF021C000  	MOVFF       R0, _next_state
;FIRMWARE_SYA_ver_0_8.c,128 :: 		current_state = next_state;
0x0366	0xF016C000  	MOVFF       R0, _current_state
;FIRMWARE_SYA_ver_0_8.c,129 :: 		break;
0x036A	0xD01E      	BRA         L_NextStateCalc14
;FIRMWARE_SYA_ver_0_8.c,130 :: 		}
L_NextStateCalc13:
0x036C	0x0E00      	MOVLW       0
0x036E	0x1818      	XORWF       _last_state+1, 0 
0x0370	0xE102      	BNZ         L__NextStateCalc69
0x0372	0x0E00      	MOVLW       0
0x0374	0x1817      	XORWF       _last_state, 0 
L__NextStateCalc69:
0x0376	0xE0D7      	BZ          L_NextStateCalc15
0x0378	0x0E00      	MOVLW       0
0x037A	0x1818      	XORWF       _last_state+1, 0 
0x037C	0xE102      	BNZ         L__NextStateCalc70
0x037E	0x0E01      	MOVLW       1
0x0380	0x1817      	XORWF       _last_state, 0 
L__NextStateCalc70:
0x0382	0xE0D6      	BZ          L_NextStateCalc16
0x0384	0x0E00      	MOVLW       0
0x0386	0x1818      	XORWF       _last_state+1, 0 
0x0388	0xE102      	BNZ         L__NextStateCalc71
0x038A	0x0E02      	MOVLW       2
0x038C	0x1817      	XORWF       _last_state, 0 
L__NextStateCalc71:
0x038E	0xE0D5      	BZ          L_NextStateCalc17
0x0390	0x0E00      	MOVLW       0
0x0392	0x1818      	XORWF       _last_state+1, 0 
0x0394	0xE102      	BNZ         L__NextStateCalc72
0x0396	0x0E03      	MOVLW       3
0x0398	0x1817      	XORWF       _last_state, 0 
L__NextStateCalc72:
0x039A	0xE0D4      	BZ          L_NextStateCalc18
0x039C	0x0E00      	MOVLW       0
0x039E	0x1818      	XORWF       _last_state+1, 0 
0x03A0	0xE102      	BNZ         L__NextStateCalc73
0x03A2	0x0E04      	MOVLW       4
0x03A4	0x1817      	XORWF       _last_state, 0 
L__NextStateCalc73:
0x03A6	0xE0D3      	BZ          L_NextStateCalc19
L_NextStateCalc14:
;FIRMWARE_SYA_ver_0_8.c,131 :: 		}
0x03A8	0xD001      	BRA         L_NextStateCalc20
L_NextStateCalc12:
;FIRMWARE_SYA_ver_0_8.c,133 :: 		next_state = 0;
0x03AA	0x6A21      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8.c,134 :: 		}
L_NextStateCalc20:
;FIRMWARE_SYA_ver_0_8.c,135 :: 		break;
0x03AC	0xD040      	BRA         L_NextStateCalc10
;FIRMWARE_SYA_ver_0_8.c,136 :: 		case 1:
L_NextStateCalc21:
;FIRMWARE_SYA_ver_0_8.c,137 :: 		if(NegEdge1){
0x03AE	0xA21B      	BTFSS       _NegEdge1, BitPos(_NegEdge1+0) 
0x03B0	0xD002      	BRA         L_NextStateCalc22
;FIRMWARE_SYA_ver_0_8.c,138 :: 		next_state = 0;
0x03B2	0x6A21      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8.c,139 :: 		}
0x03B4	0xD009      	BRA         L_NextStateCalc23
L_NextStateCalc22:
;FIRMWARE_SYA_ver_0_8.c,140 :: 		else if(PosEdge2 && PosEdge1){
0x03B6	0xA81B      	BTFSS       _PosEdge2, BitPos(_PosEdge2+0) 
0x03B8	0xD005      	BRA         L_NextStateCalc26
0x03BA	0xA41B      	BTFSS       _PosEdge1, BitPos(_PosEdge1+0) 
0x03BC	0xD003      	BRA         L_NextStateCalc26
L__NextStateCalc62:
;FIRMWARE_SYA_ver_0_8.c,141 :: 		next_state = 4;
0x03BE	0x0E04      	MOVLW       4
0x03C0	0x6E21      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8.c,142 :: 		}
0x03C2	0xD002      	BRA         L_NextStateCalc27
L_NextStateCalc26:
;FIRMWARE_SYA_ver_0_8.c,144 :: 		next_state = 1;
0x03C4	0x0E01      	MOVLW       1
0x03C6	0x6E21      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8.c,145 :: 		}
L_NextStateCalc27:
L_NextStateCalc23:
;FIRMWARE_SYA_ver_0_8.c,146 :: 		break;
0x03C8	0xD032      	BRA         L_NextStateCalc10
;FIRMWARE_SYA_ver_0_8.c,147 :: 		case 2:
L_NextStateCalc28:
;FIRMWARE_SYA_ver_0_8.c,148 :: 		if(NegEdge1){
0x03CA	0xA21B      	BTFSS       _NegEdge1, BitPos(_NegEdge1+0) 
0x03CC	0xD002      	BRA         L_NextStateCalc29
;FIRMWARE_SYA_ver_0_8.c,149 :: 		next_state = 0;
0x03CE	0x6A21      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8.c,150 :: 		}
0x03D0	0xD009      	BRA         L_NextStateCalc30
L_NextStateCalc29:
;FIRMWARE_SYA_ver_0_8.c,151 :: 		else if(PosEdge2 && PosEdge1){
0x03D2	0xA81B      	BTFSS       _PosEdge2, BitPos(_PosEdge2+0) 
0x03D4	0xD005      	BRA         L_NextStateCalc33
0x03D6	0xA41B      	BTFSS       _PosEdge1, BitPos(_PosEdge1+0) 
0x03D8	0xD003      	BRA         L_NextStateCalc33
L__NextStateCalc61:
;FIRMWARE_SYA_ver_0_8.c,152 :: 		next_state = 4;
0x03DA	0x0E04      	MOVLW       4
0x03DC	0x6E21      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8.c,153 :: 		}
0x03DE	0xD002      	BRA         L_NextStateCalc34
L_NextStateCalc33:
;FIRMWARE_SYA_ver_0_8.c,155 :: 		next_state = 2;
0x03E0	0x0E02      	MOVLW       2
0x03E2	0x6E21      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8.c,156 :: 		}
L_NextStateCalc34:
L_NextStateCalc30:
;FIRMWARE_SYA_ver_0_8.c,157 :: 		break;
0x03E4	0xD024      	BRA         L_NextStateCalc10
;FIRMWARE_SYA_ver_0_8.c,158 :: 		case 3:
L_NextStateCalc35:
;FIRMWARE_SYA_ver_0_8.c,159 :: 		if(NegEdge1){
0x03E6	0xA21B      	BTFSS       _NegEdge1, BitPos(_NegEdge1+0) 
0x03E8	0xD002      	BRA         L_NextStateCalc36
;FIRMWARE_SYA_ver_0_8.c,160 :: 		next_state = 0;
0x03EA	0x6A21      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8.c,161 :: 		}
0x03EC	0xD009      	BRA         L_NextStateCalc37
L_NextStateCalc36:
;FIRMWARE_SYA_ver_0_8.c,162 :: 		else if(PosEdge2 && PosEdge1){
0x03EE	0xA81B      	BTFSS       _PosEdge2, BitPos(_PosEdge2+0) 
0x03F0	0xD005      	BRA         L_NextStateCalc40
0x03F2	0xA41B      	BTFSS       _PosEdge1, BitPos(_PosEdge1+0) 
0x03F4	0xD003      	BRA         L_NextStateCalc40
L__NextStateCalc60:
;FIRMWARE_SYA_ver_0_8.c,163 :: 		next_state = 4;
0x03F6	0x0E04      	MOVLW       4
0x03F8	0x6E21      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8.c,164 :: 		}
0x03FA	0xD002      	BRA         L_NextStateCalc41
L_NextStateCalc40:
;FIRMWARE_SYA_ver_0_8.c,166 :: 		next_state = 3;
0x03FC	0x0E03      	MOVLW       3
0x03FE	0x6E21      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8.c,167 :: 		}
L_NextStateCalc41:
L_NextStateCalc37:
;FIRMWARE_SYA_ver_0_8.c,168 :: 		break;
0x0400	0xD016      	BRA         L_NextStateCalc10
;FIRMWARE_SYA_ver_0_8.c,169 :: 		case 4:
L_NextStateCalc42:
;FIRMWARE_SYA_ver_0_8.c,170 :: 		if(NegEdge2){
0x0402	0xA61B      	BTFSS       _NegEdge2, BitPos(_NegEdge2+0) 
0x0404	0xD002      	BRA         L_NextStateCalc43
;FIRMWARE_SYA_ver_0_8.c,171 :: 		next_state = 0;
0x0406	0x6A21      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8.c,172 :: 		}
0x0408	0xD002      	BRA         L_NextStateCalc44
L_NextStateCalc43:
;FIRMWARE_SYA_ver_0_8.c,174 :: 		next_state = 4;
0x040A	0x0E04      	MOVLW       4
0x040C	0x6E21      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8.c,175 :: 		}
L_NextStateCalc44:
;FIRMWARE_SYA_ver_0_8.c,176 :: 		break;
0x040E	0xD00F      	BRA         L_NextStateCalc10
;FIRMWARE_SYA_ver_0_8.c,177 :: 		}
L_NextStateCalc9:
0x0410	0x5016      	MOVF        _current_state, 0 
0x0412	0x0A00      	XORLW       0
0x0414	0xE085      	BZ          L_NextStateCalc11
0x0416	0x5016      	MOVF        _current_state, 0 
0x0418	0x0A01      	XORLW       1
0x041A	0xE0C9      	BZ          L_NextStateCalc21
0x041C	0x5016      	MOVF        _current_state, 0 
0x041E	0x0A02      	XORLW       2
0x0420	0xE0D4      	BZ          L_NextStateCalc28
0x0422	0x5016      	MOVF        _current_state, 0 
0x0424	0x0A03      	XORLW       3
0x0426	0xE0DF      	BZ          L_NextStateCalc35
0x0428	0x5016      	MOVF        _current_state, 0 
0x042A	0x0A04      	XORLW       4
0x042C	0xE0EA      	BZ          L_NextStateCalc42
L_NextStateCalc10:
;FIRMWARE_SYA_ver_0_8.c,179 :: 		}
L_end_NextStateCalc:
0x042E	0x0012      	RETURN      0
; end of _NextStateCalc
_Events:
;FIRMWARE_SYA_ver_0_8.c,218 :: 		void Events(int _current_state, int _next_state){
;FIRMWARE_SYA_ver_0_8.c,220 :: 		if(interruptC0){
0x0430	0xAA1B      	BTFSS       _interruptC0, BitPos(_interruptC0+0) 
0x0432	0xD00B      	BRA         L_Events52
;FIRMWARE_SYA_ver_0_8.c,221 :: 		if(SWITCH1 == 1){
0x0434	0xA08F      	BTFSS       PORTC, 0 
0x0436	0xD002      	BRA         L_Events53
;FIRMWARE_SYA_ver_0_8.c,222 :: 		PosEdge1 = 0;
0x0438	0x941B      	BCF         _PosEdge1, BitPos(_PosEdge1+0) 
;FIRMWARE_SYA_ver_0_8.c,223 :: 		NegEdge1 = 1;
0x043A	0x821B      	BSF         _NegEdge1, BitPos(_NegEdge1+0) 
;FIRMWARE_SYA_ver_0_8.c,224 :: 		}
L_Events53:
;FIRMWARE_SYA_ver_0_8.c,225 :: 		if(SWITCH1 == 0){
0x043C	0xB08F      	BTFSC       PORTC, 0 
0x043E	0xD004      	BRA         L_Events54
;FIRMWARE_SYA_ver_0_8.c,226 :: 		PosEdge1 = 1;
0x0440	0x841B      	BSF         _PosEdge1, BitPos(_PosEdge1+0) 
;FIRMWARE_SYA_ver_0_8.c,227 :: 		NegEdge1 = 0;
0x0442	0x921B      	BCF         _NegEdge1, BitPos(_NegEdge1+0) 
;FIRMWARE_SYA_ver_0_8.c,228 :: 		current_state = next_state;
0x0444	0xF016C021  	MOVFF       _next_state, _current_state
;FIRMWARE_SYA_ver_0_8.c,229 :: 		}
L_Events54:
;FIRMWARE_SYA_ver_0_8.c,230 :: 		interruptC0 = 0;
0x0448	0x9A1B      	BCF         _interruptC0, BitPos(_interruptC0+0) 
;FIRMWARE_SYA_ver_0_8.c,231 :: 		}
L_Events52:
;FIRMWARE_SYA_ver_0_8.c,232 :: 		if(interruptC1){
0x044A	0xAC1B      	BTFSS       _interruptC1, BitPos(_interruptC1+0) 
0x044C	0xD00B      	BRA         L_Events55
;FIRMWARE_SYA_ver_0_8.c,233 :: 		if(SWITCH2 == 1){
0x044E	0xA28F      	BTFSS       PORTC, 1 
0x0450	0xD002      	BRA         L_Events56
;FIRMWARE_SYA_ver_0_8.c,234 :: 		PosEdge2 = 0; // Ponemos en 1 la bandera de transicion positiva en SWITCH2
0x0452	0x981B      	BCF         _PosEdge2, BitPos(_PosEdge2+0) 
;FIRMWARE_SYA_ver_0_8.c,235 :: 		NegEdge2 = 1;
0x0454	0x861B      	BSF         _NegEdge2, BitPos(_NegEdge2+0) 
;FIRMWARE_SYA_ver_0_8.c,236 :: 		}
L_Events56:
;FIRMWARE_SYA_ver_0_8.c,237 :: 		if(SWITCH2 == 0){
0x0456	0xB28F      	BTFSC       PORTC, 1 
0x0458	0xD004      	BRA         L_Events57
;FIRMWARE_SYA_ver_0_8.c,238 :: 		PosEdge2 = 1;
0x045A	0x881B      	BSF         _PosEdge2, BitPos(_PosEdge2+0) 
;FIRMWARE_SYA_ver_0_8.c,239 :: 		NegEdge2 = 0; // Ponemos en 1 la bandera de transicion negativa en SWITCH2
0x045C	0x961B      	BCF         _NegEdge2, BitPos(_NegEdge2+0) 
;FIRMWARE_SYA_ver_0_8.c,240 :: 		current_state = next_state;
0x045E	0xF016C021  	MOVFF       _next_state, _current_state
;FIRMWARE_SYA_ver_0_8.c,241 :: 		}
L_Events57:
;FIRMWARE_SYA_ver_0_8.c,242 :: 		interruptC1 = 0;
0x0462	0x9C1B      	BCF         _interruptC1, BitPos(_interruptC1+0) 
;FIRMWARE_SYA_ver_0_8.c,243 :: 		}
L_Events55:
;FIRMWARE_SYA_ver_0_8.c,245 :: 		}
L_end_Events:
0x0464	0x0012      	RETURN      0
; end of _Events
_main:
0x0466	0x6A16      	CLRF        _current_state 
0x0468	0x6A17      	CLRF        _last_state 
0x046A	0x6A18      	CLRF        24 
0x046C	0x6A19      	CLRF        _temp 
0x046E	0x6A1A      	CLRF        26 
;FIRMWARE_SYA_ver_0_8.c,89 :: 		void main(){
;FIRMWARE_SYA_ver_0_8.c,91 :: 		InitMCU();       // Configuraciones iniciales del MCU
0x0470	0xDF25      	RCALL       _InitMCU
;FIRMWARE_SYA_ver_0_8.c,92 :: 		InitInterrupt(); //       ''        de interrupciones del MCU
0x0472	0xDF48      	RCALL       _InitInterrupt
;FIRMWARE_SYA_ver_0_8.c,93 :: 		once = TRUE;     // Seteo de la condicion del lazo
0x0474	0x8E1B      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_8.c,94 :: 		flag_init = 1;
0x0476	0x801B      	BSF         _flag_init, BitPos(_flag_init+0) 
;FIRMWARE_SYA_ver_0_8.c,97 :: 		do{
L_main6:
;FIRMWARE_SYA_ver_0_8.c,98 :: 		Events(current_state, next_state);
0x0478	0xF022C016  	MOVFF       _current_state, FARG_Events__current_state
0x047C	0x0E00      	MOVLW       0
0x047E	0x6E23      	MOVWF       FARG_Events__current_state+1 
0x0480	0xF024C021  	MOVFF       _next_state, FARG_Events__next_state
0x0484	0x0E00      	MOVLW       0
0x0486	0x6E25      	MOVWF       FARG_Events__next_state+1 
0x0488	0xDFD3      	RCALL       _Events
;FIRMWARE_SYA_ver_0_8.c,99 :: 		NextStateCalc(current_state, last_state);
0x048A	0xF022C016  	MOVFF       _current_state, FARG_NextStateCalc__current_state
0x048E	0x0E00      	MOVLW       0
0x0490	0x6E23      	MOVWF       FARG_NextStateCalc__current_state+1 
0x0492	0xF024C017  	MOVFF       _last_state, FARG_NextStateCalc__last_state
0x0496	0xF025C018  	MOVFF       _last_state+1, FARG_NextStateCalc__last_state+1
0x049A	0xDF41      	RCALL       _NextStateCalc
;FIRMWARE_SYA_ver_0_8.c,100 :: 		State(current_state, PosEdge1);
0x049C	0xF022C016  	MOVFF       _current_state, FARG_State__current_state
0x04A0	0x0E00      	MOVLW       0
0x04A2	0x6E23      	MOVWF       FARG_State__current_state+1 
0x04A4	0x0E00      	MOVLW       0
0x04A6	0xB41B      	BTFSC       _PosEdge1, BitPos(_PosEdge1+0) 
0x04A8	0x0E01      	MOVLW       1
0x04AA	0x6E24      	MOVWF       FARG_State__PosEdge1 
0x04AC	0x6A25      	CLRF        FARG_State__PosEdge1+1 
0x04AE	0xDECF      	RCALL       _State
;FIRMWARE_SYA_ver_0_8.c,101 :: 		}while(1);
0x04B0	0xD7E3      	BRA         L_main6
;FIRMWARE_SYA_ver_0_8.c,102 :: 		}
L_end_main:
0x04B2	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008      [72]    _interrupt
0x0050      [82]    _Mul_32x32_U
0x00A2      [20]    _srand
0x00B6      [88]    _Div_16x16_S_L
0x010E     [122]    _rand
0x0188     [198]    _Div_16x16_S
0x024E     [110]    _State
0x02BC      [54]    _InitMCU
0x02F2      [18]    ___CC2DW
0x0304      [26]    _InitInterrupt
0x031E     [274]    _NextStateCalc
0x0430      [54]    _Events
0x0466      [78]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    R1
0x0001       [1]    ispunct_rslt_L0
0x0002       [2]    strlen_cp_L0
0x0002       [1]    R2
0x0002       [2]    memchr_s_L0
0x0002       [2]    memset_pp_L0
0x0002       [2]    memcpy_dd_L0
0x0003       [2]    memmove_tt_L0
0x0003       [1]    R3
0x0004       [2]    strncat_cp_L0
0x0004       [2]    strncpy_cp_L0
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    strcpy_cp_L0
0x0004       [1]    R4
0x0004       [2]    frexp_pom_L0
0x0005       [1]    R5
0x0005       [2]    memmove_ff_L0
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0016       [1]    _current_state
0x0017       [2]    _last_state
0x0019       [2]    _temp
0x001B       [0]    _NegEdge1
0x001B       [0]    _PosEdge1
0x001B       [0]    _flag_init
0x001B       [0]    _once
0x001B       [0]    _interruptC1
0x001B       [0]    _interruptC0
0x001B       [0]    _NegEdge2
0x001B       [0]    _PosEdge2
0x001C       [4]    __Lib_CStdlib_randx
0x0020       [1]    __Lib_CStdlib_randf
0x0021       [1]    _next_state
0x0022       [2]    FARG_NextStateCalc__current_state
0x0022       [2]    FARG_Events__current_state
0x0022       [2]    FARG_State__current_state
0x0024       [2]    FARG_NextStateCalc__last_state
0x0024       [2]    FARG_Events__next_state
0x0024       [2]    FARG_State__PosEdge1
0x0026       [2]    FARG_srand_x
0x0EC2       [1]    PIE0
0x0EC2       [0]    IOCIE_bit
0x0ECA       [1]    PIR0
0x0F11       [1]    ANSELA
0x0F1A       [1]    IOCCF
0x0F1B       [1]    IOCCN
0x0F1C       [1]    IOCCP
0x0F1D       [1]    INLVLC
0x0F20       [1]    WPUC
0x0F21       [1]    ANSELC
0x0F2E       [1]    ANSELE
0x0F35       [1]    CM2CON0
0x0F39       [1]    CM1CON0
0x0F59       [1]    ADCON1
0x0F81       [1]    NVMCON1
0x0F83       [1]    LATA
0x0F85       [1]    LATC
0x0F87       [1]    LATE
0x0F88       [1]    TRISA
0x0F8A       [1]    TRISC
0x0F8C       [1]    TRISE
0x0F8D       [1]    PORTA
0x0F8F       [1]    PORTC
0x0F91       [1]    PORTE
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
