=====
SETUP
-12.993
16.871
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_30_G[0]_s14
10.349
10.802
u_loader/mem_DOL_30_G[0]_s6
10.802
10.905
u_loader/mem_DOL_30_G[0]_s2
10.905
11.008
u_loader/mem_DOL_30_G[0]_s0
11.008
11.111
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
13.990
14.539
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6
14.542
14.913
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11
14.922
15.375
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2
15.772
16.321
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
16.322
16.871
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
16.871
=====
SETUP
-12.512
16.390
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_30_G[0]_s14
10.349
10.802
u_loader/mem_DOL_30_G[0]_s6
10.802
10.905
u_loader/mem_DOL_30_G[0]_s2
10.905
11.008
u_loader/mem_DOL_30_G[0]_s0
11.008
11.111
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
13.053
13.623
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6
13.626
14.088
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11
14.263
14.812
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2
14.814
15.185
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
15.841
16.390
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
16.390
=====
SETUP
-11.634
15.511
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_30_G[0]_s14
10.349
10.802
u_loader/mem_DOL_30_G[0]_s6
10.802
10.905
u_loader/mem_DOL_30_G[0]_s2
10.905
11.008
u_loader/mem_DOL_30_G[0]_s0
11.008
11.111
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
11.961
12.510
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
12.686
13.148
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
13.323
13.872
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
13.874
14.336
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
14.338
14.893
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
15.140
15.511
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
15.511
=====
SETUP
-10.230
14.108
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_15_G[0]_s14
10.272
10.827
u_loader/mem_DOL_15_G[0]_s6
10.827
10.930
u_loader/mem_DOL_15_G[0]_s2
10.930
11.033
u_loader/mem_DOL_15_G[0]_s0
11.033
11.136
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
14.108
=====
SETUP
-9.978
13.855
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_30_G[0]_s14
10.349
10.802
u_loader/mem_DOL_30_G[0]_s6
10.802
10.905
u_loader/mem_DOL_30_G[0]_s2
10.905
11.008
u_loader/mem_DOL_30_G[0]_s0
11.008
11.111
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0
13.855
=====
SETUP
-9.693
13.570
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_45_G[0]_s14
10.349
10.866
u_loader/mem_DOL_45_G[0]_s6
10.866
10.969
u_loader/mem_DOL_45_G[0]_s2
10.969
11.072
u_loader/mem_DOL_45_G[0]_s0
11.072
11.175
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
13.570
=====
SETUP
-9.583
13.461
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_45_G[0]_s14
10.349
10.866
u_loader/mem_DOL_45_G[0]_s6
10.866
10.969
u_loader/mem_DOL_45_G[0]_s2
10.969
11.072
u_loader/mem_DOL_45_G[0]_s0
11.072
11.175
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0
13.461
=====
SETUP
-9.541
13.418
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_30_G[0]_s14
10.349
10.802
u_loader/mem_DOL_30_G[0]_s6
10.802
10.905
u_loader/mem_DOL_30_G[0]_s2
10.905
11.008
u_loader/mem_DOL_30_G[0]_s0
11.008
11.111
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
13.418
=====
SETUP
-9.421
13.298
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_1_s
9.408
9.925
u_loader/mem_DOL_90_G[0]_s14
10.835
11.206
u_loader/mem_DOL_90_G[0]_s6
11.206
11.309
u_loader/mem_DOL_90_G[0]_s2
11.309
11.412
u_loader/mem_DOL_90_G[0]_s0
11.412
11.515
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0
13.298
=====
SETUP
-9.296
13.174
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_45_G[0]_s14
10.349
10.866
u_loader/mem_DOL_45_G[0]_s6
10.866
10.969
u_loader/mem_DOL_45_G[0]_s2
10.969
11.072
u_loader/mem_DOL_45_G[0]_s0
11.072
11.175
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
13.174
=====
SETUP
-9.240
13.117
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_14_1_s
9.408
9.925
u_loader/mem_DOL_75_G[0]_s10
10.609
11.126
u_loader/mem_DOL_75_G[0]_s4
11.126
11.229
u_loader/mem_DOL_75_G[0]_s1
11.229
11.332
u_loader/mem_DOL_75_G[0]_s0
11.332
11.435
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0
13.117
=====
SETUP
-9.203
13.081
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_15_G[0]_s14
10.272
10.827
u_loader/mem_DOL_15_G[0]_s6
10.827
10.930
u_loader/mem_DOL_15_G[0]_s2
10.930
11.033
u_loader/mem_DOL_15_G[0]_s0
11.033
11.136
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
13.081
=====
SETUP
-9.174
13.052
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_0_G[0]_s14
10.272
10.725
u_loader/mem_DOL_0_G[0]_s6
10.725
10.828
u_loader/mem_DOL_0_G[0]_s2
10.828
10.931
u_loader/mem_DOL_0_G[0]_s0
10.931
11.034
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0
13.052
=====
SETUP
-9.007
12.884
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_1_s
9.408
9.925
u_loader/mem_DOL_60_G[0]_s14
10.609
10.980
u_loader/mem_DOL_60_G[0]_s6
10.980
11.083
u_loader/mem_DOL_60_G[0]_s2
11.083
11.186
u_loader/mem_DOL_60_G[0]_s0
11.186
11.289
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
12.884
=====
SETUP
-9.000
12.877
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_14_1_s
9.408
9.925
u_loader/mem_DOL_105_G[0]_s10
10.532
11.087
u_loader/mem_DOL_105_G[0]_s4
11.087
11.190
u_loader/mem_DOL_105_G[0]_s1
11.190
11.293
u_loader/mem_DOL_105_G[0]_s0
11.293
11.396
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0
12.877
=====
SETUP
-8.932
12.810
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_15_G[0]_s14
10.272
10.827
u_loader/mem_DOL_15_G[0]_s6
10.827
10.930
u_loader/mem_DOL_15_G[0]_s2
10.930
11.033
u_loader/mem_DOL_15_G[0]_s0
11.033
11.136
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
12.810
=====
SETUP
-8.784
12.662
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_30_G[0]_s14
10.349
10.802
u_loader/mem_DOL_30_G[0]_s6
10.802
10.905
u_loader/mem_DOL_30_G[0]_s2
10.905
11.008
u_loader/mem_DOL_30_G[0]_s0
11.008
11.111
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0
12.662
=====
SETUP
-8.773
12.650
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_14_1_s
9.408
9.925
u_loader/mem_DOL_75_G[0]_s10
10.609
11.126
u_loader/mem_DOL_75_G[0]_s4
11.126
11.229
u_loader/mem_DOL_75_G[0]_s1
11.229
11.332
u_loader/mem_DOL_75_G[0]_s0
11.332
11.435
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0
12.650
=====
SETUP
-8.726
12.604
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_1_s
9.408
9.925
u_loader/mem_DOL_90_G[0]_s14
10.835
11.206
u_loader/mem_DOL_90_G[0]_s6
11.206
11.309
u_loader/mem_DOL_90_G[0]_s2
11.309
11.412
u_loader/mem_DOL_90_G[0]_s0
11.412
11.515
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0
12.604
=====
SETUP
-8.722
12.600
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_0_s
9.148
9.665
u_loader/mem_DOL_0_G[0]_s14
10.272
10.725
u_loader/mem_DOL_0_G[0]_s6
10.725
10.828
u_loader/mem_DOL_0_G[0]_s2
10.828
10.931
u_loader/mem_DOL_0_G[0]_s0
10.931
11.034
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0
12.600
=====
SETUP
-8.716
12.594
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_1_s
9.408
9.925
u_loader/mem_DOL_90_G[0]_s14
10.835
11.206
u_loader/mem_DOL_90_G[0]_s6
11.206
11.309
u_loader/mem_DOL_90_G[0]_s2
11.309
11.412
u_loader/mem_DOL_90_G[0]_s0
11.412
11.515
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0
12.594
=====
SETUP
-8.570
12.448
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_14_1_s
9.408
9.925
u_loader/mem_DOL_105_G[0]_s10
10.532
11.087
u_loader/mem_DOL_105_G[0]_s4
11.087
11.190
u_loader/mem_DOL_105_G[0]_s1
11.190
11.293
u_loader/mem_DOL_105_G[0]_s0
11.293
11.396
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
12.448
=====
SETUP
-8.558
12.436
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_14_1_s
9.408
9.925
u_loader/mem_DOL_105_G[0]_s10
10.532
11.087
u_loader/mem_DOL_105_G[0]_s4
11.087
11.190
u_loader/mem_DOL_105_G[0]_s1
11.190
11.293
u_loader/mem_DOL_105_G[0]_s0
11.293
11.396
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0
12.436
=====
SETUP
-8.431
12.309
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_1_s
9.408
9.925
u_loader/mem_DOL_60_G[0]_s14
10.609
10.980
u_loader/mem_DOL_60_G[0]_s6
10.980
11.083
u_loader/mem_DOL_60_G[0]_s2
11.083
11.186
u_loader/mem_DOL_60_G[0]_s0
11.186
11.289
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0
12.309
=====
SETUP
-8.389
12.267
3.878
u_loader/rd_ptr_3_s0
6.103
6.335
u_loader/mem_mem_15_1_s
9.408
9.925
u_loader/mem_DOL_60_G[0]_s14
10.609
10.980
u_loader/mem_DOL_60_G[0]_s6
10.980
11.083
u_loader/mem_DOL_60_G[0]_s2
11.083
11.186
u_loader/mem_DOL_60_G[0]_s0
11.186
11.289
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0
12.267
=====
HOLD
-1.786
3.603
5.389
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_50_s0
3.603
=====
HOLD
-1.636
3.754
5.389
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0
3.754
=====
HOLD
-1.625
3.764
5.389
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
3.764
=====
HOLD
-1.514
3.876
5.389
clk_i_ibuf
0.000
1.392
run_cnt_23_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0
3.876
=====
HOLD
-1.499
3.891
5.389
clk_i_ibuf
0.000
1.392
run_cnt_21_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0
3.891
=====
HOLD
-1.497
3.892
5.389
clk_i_ibuf
0.000
1.392
run_cnt_22_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_48_s0
3.892
=====
HOLD
0.074
5.666
5.592
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_63_s0
5.343
5.544
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s
5.666
=====
HOLD
0.074
5.666
5.592
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_58_s0
5.343
5.544
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
5.666
=====
HOLD
0.074
5.666
5.592
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_56_s0
5.343
5.544
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
5.666
=====
HOLD
0.074
5.666
5.592
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_52_s0
5.343
5.544
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s
5.666
=====
HOLD
0.074
5.666
5.592
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0
5.343
5.544
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
5.666
=====
HOLD
0.076
5.669
5.592
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_57_s0
5.343
5.545
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
5.669
=====
HOLD
0.202
5.795
5.592
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_62_s0
5.343
5.545
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
5.795
=====
HOLD
0.202
5.795
5.592
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0
5.343
5.545
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
5.795
=====
HOLD
0.213
5.806
5.592
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_61_s0
5.343
5.545
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
5.806
=====
HOLD
0.213
5.806
5.592
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_60_s0
5.343
5.545
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
5.806
=====
HOLD
0.213
5.806
5.592
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_59_s0
5.343
5.545
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
5.806
=====
HOLD
0.275
6.015
5.740
gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1
5.343
5.544
gw_gao_inst_0/u_la0_top/n3272_s1
5.671
6.015
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
6.015
=====
HOLD
0.318
5.672
5.354
u_loader/fifo_wr_s0
5.343
5.545
u_loader/wr_ptr_0_s0
5.672
=====
HOLD
0.327
5.680
5.353
u_loader/wr_ptr_2_s0
5.343
5.545
u_loader/mem_mem_8_0_s
5.680
=====
HOLD
0.344
5.805
5.461
u_loader/prom_addr_13_s0
5.343
5.545
u_loader/u_prom/prom_inst_15
5.805
=====
HOLD
0.355
5.817
5.461
u_loader/prom_addr_12_s0
5.343
5.545
u_loader/u_prom/prom_inst_15
5.817
=====
HOLD
0.361
5.715
5.354
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_51_s0
5.715
=====
HOLD
0.425
5.780
5.354
gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1
5.343
5.545
gw_gao_inst_0/u_la0_top/n3300_s1
5.548
5.780
gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1
5.780
=====
HOLD
0.425
6.131
5.705
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/word_count_1_s0
5.694
5.896
gw_gao_inst_0/u_la0_top/data_to_word_counter_1_s0
5.899
6.131
gw_gao_inst_0/u_la0_top/word_count_1_s0
6.131
