

================================================================
== Vivado HLS Report for 'Cipher'
================================================================
* Date:           Tue Jul 15 22:53:42 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.453 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2265|     2505| 22.650 us | 25.050 us |  2265|  2505|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_MixColumns_fu_138   |MixColumns   |      101|      101| 1.010 us | 1.010 us |  101|  101|   none  |
        |grp_AddRoundKey_fu_143  |AddRoundKey  |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
        |grp_ShiftRows_fu_153    |ShiftRows    |       19|       43| 0.190 us | 0.430 us |   19|   43|   none  |
        |grp_SubBytes_fu_158     |SubBytes     |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+-----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|          2|          -|          -|    16|    no    |
        |- Loop 2  |     2034|     2250| 226 ~ 250 |          -|          -|     9|    no    |
        |- Loop 3  |       32|       32|          2|          -|          -|    16|    no    |
        +----------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      74|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        1|      -|     556|    1860|    -|
|Memory           |        1|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     309|    -|
|Register         |        -|      -|      59|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|     615|    2243|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-----+------+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------+-------------+---------+-------+-----+------+-----+
    |grp_AddRoundKey_fu_143  |AddRoundKey  |        0|      0|   37|   240|    0|
    |grp_MixColumns_fu_138   |MixColumns   |        0|      0|  466|  1356|    0|
    |grp_ShiftRows_fu_153    |ShiftRows    |        0|      0|   29|   141|    0|
    |grp_SubBytes_fu_158     |SubBytes     |        1|      0|   24|   123|    0|
    +------------------------+-------------+---------+-------+-----+------+-----+
    |Total                   |             |        1|      0|  556|  1860|    0|
    +------------------------+-------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |state_V_U  |Cipher_state_V  |        1|  0|   0|    0|    16|    8|     1|          128|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                |        1|  0|   0|    0|    16|    8|     1|          128|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_238_p2         |     +    |      0|  0|  15|           5|           1|
    |i_fu_171_p2           |     +    |      0|  0|  15|           5|           1|
    |round_fu_226_p2       |     +    |      0|  0|  13|           4|           1|
    |icmp_ln149_fu_165_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln154_fu_207_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln165_fu_232_p2  |   icmp   |      0|  0|  11|           5|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  74|          28|          19|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  97|         20|    1|         20|
    |grp_AddRoundKey_fu_143_roundKey_V_offset  |  21|          4|    8|         32|
    |i4_0_reg_126                              |   9|          2|    5|         10|
    |i_0_reg_103                               |   9|          2|    5|         10|
    |round_0_reg_114                           |   9|          2|    4|          8|
    |state_V_address0                          |  38|          7|    4|         28|
    |state_V_ce0                               |  33|          6|    1|          6|
    |state_V_ce1                               |   9|          2|    1|          2|
    |state_V_d0                                |  33|          6|    8|         48|
    |state_V_we0                               |  33|          6|    1|          6|
    |state_V_we1                               |   9|          2|    1|          2|
    |w_V_ce0                                   |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 309|         61|   40|        174|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  19|   0|   19|          0|
    |grp_AddRoundKey_fu_143_ap_start_reg  |   1|   0|    1|          0|
    |grp_MixColumns_fu_138_ap_start_reg   |   1|   0|    1|          0|
    |grp_ShiftRows_fu_153_ap_start_reg    |   1|   0|    1|          0|
    |grp_SubBytes_fu_158_ap_start_reg     |   1|   0|    1|          0|
    |i4_0_reg_126                         |   5|   0|    5|          0|
    |i_0_reg_103                          |   5|   0|    5|          0|
    |i_1_reg_315                          |   5|   0|    5|          0|
    |i_reg_279                            |   5|   0|    5|          0|
    |round_0_reg_114                      |   4|   0|    4|          0|
    |round_reg_307                        |   4|   0|    4|          0|
    |trunc_ln150_1_reg_284                |   2|   0|    2|          0|
    |trunc_ln321_reg_289                  |   2|   0|    2|          0|
    |zext_ln158_reg_302                   |   4|   0|    8|          4|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  59|   0|   63|          4|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    Cipher    | return value |
|in_V_address0   | out |    4|  ap_memory |     in_V     |     array    |
|in_V_ce0        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0         |  in |    8|  ap_memory |     in_V     |     array    |
|out_V_address0  | out |    4|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |    8|  ap_memory |     out_V    |     array    |
|w_V_address0    | out |    6|  ap_memory |      w_V     |     array    |
|w_V_ce0         | out |    1|  ap_memory |      w_V     |     array    |
|w_V_q0          |  in |   32|  ap_memory |      w_V     |     array    |
+----------------+-----+-----+------------+--------------+--------------+

