INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/c077/hdl/verilog/acc64_64_mau_req_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc64_64_mau_req_bkb_rom
INFO: [VRFC 10-311] analyzing module acc64_64_mau_req_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/c077/hdl/verilog/acc64_64_mau_req_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc64_64_mau_req_cud_rom
INFO: [VRFC 10-311] analyzing module acc64_64_mau_req_cud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/c077/hdl/verilog/HLS_free_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_free_1_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/c077/hdl/verilog/HLS_malloc_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_malloc_1_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/c077/hdl/verilog/acc64_64_mau.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc64_64_mau
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.ip_user_files/bd/design_1/ip/design_1_acc64_64_mau_0_0/sim/design_1_acc64_64_mau_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_acc64_64_mau_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/7cab/hdl/verilog/FBTA64_theta_addrdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FBTA64_theta_addrdEe_ram
INFO: [VRFC 10-311] analyzing module FBTA64_theta_addrdEe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/7cab/hdl/verilog/FBTA64_theta_buddbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FBTA64_theta_buddbkb_ram
INFO: [VRFC 10-311] analyzing module FBTA64_theta_buddbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/7cab/hdl/verilog/FBTA64_theta_buddcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FBTA64_theta_buddcud_ram
INFO: [VRFC 10-311] analyzing module FBTA64_theta_buddcud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/7cab/hdl/verilog/FBTA64_theta_mux_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FBTA64_theta_mux_eOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/7cab/hdl/verilog/log_2_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/7cab/hdl/verilog/FBTA64_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FBTA64_theta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.ip_user_files/bd/design_1/ip/design_1_FBTA64_theta_0_0/sim/design_1_FBTA64_theta_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FBTA64_theta_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
