
brake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d70c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000068c  0800d7c8  0800d7c8  0001d7c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800de54  0800de54  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800de54  0800de54  0001de54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800de5c  0800de5c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800de5c  0800de5c  0001de5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800de60  0800de60  0001de60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800de64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  200001e0  0800e044  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000544  0800e044  00020544  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d4e6  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f2c  00000000  00000000  0003d6ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001698  00000000  00000000  00041620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014d0  00000000  00000000  00042cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bdb4  00000000  00000000  00044188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e935  00000000  00000000  0005ff3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a326e  00000000  00000000  0007e871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00121adf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067cc  00000000  00000000  00121b30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001e0 	.word	0x200001e0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800d7b0 	.word	0x0800d7b0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001e4 	.word	0x200001e4
 8000100:	0800d7b0 	.word	0x0800d7b0

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 ff8d 	bl	8002358 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fedd 	bl	8002208 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 ff7f 	bl	8002358 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 ff75 	bl	8002358 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 ff05 	bl	800228c <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 fefb 	bl	800228c <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_cfrcmple>:
 80004a4:	4684      	mov	ip, r0
 80004a6:	0008      	movs	r0, r1
 80004a8:	4661      	mov	r1, ip
 80004aa:	e7ff      	b.n	80004ac <__aeabi_cfcmpeq>

080004ac <__aeabi_cfcmpeq>:
 80004ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ae:	f000 fcb1 	bl	8000e14 <__lesf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d401      	bmi.n	80004ba <__aeabi_cfcmpeq+0xe>
 80004b6:	2100      	movs	r1, #0
 80004b8:	42c8      	cmn	r0, r1
 80004ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004bc <__aeabi_fcmpeq>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fc3d 	bl	8000d3c <__eqsf2>
 80004c2:	4240      	negs	r0, r0
 80004c4:	3001      	adds	r0, #1
 80004c6:	bd10      	pop	{r4, pc}

080004c8 <__aeabi_fcmplt>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fca3 	bl	8000e14 <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	db01      	blt.n	80004d6 <__aeabi_fcmplt+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_fcmple>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fc99 	bl	8000e14 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	dd01      	ble.n	80004ea <__aeabi_fcmple+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			; (mov r8, r8)

080004f0 <__aeabi_fcmpgt>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fc49 	bl	8000d88 <__gesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dc01      	bgt.n	80004fe <__aeabi_fcmpgt+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			; (mov r8, r8)

08000504 <__aeabi_fcmpge>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fc3f 	bl	8000d88 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	da01      	bge.n	8000512 <__aeabi_fcmpge+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			; (mov r8, r8)

08000518 <__aeabi_uldivmod>:
 8000518:	2b00      	cmp	r3, #0
 800051a:	d111      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 800051c:	2a00      	cmp	r2, #0
 800051e:	d10f      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 8000520:	2900      	cmp	r1, #0
 8000522:	d100      	bne.n	8000526 <__aeabi_uldivmod+0xe>
 8000524:	2800      	cmp	r0, #0
 8000526:	d002      	beq.n	800052e <__aeabi_uldivmod+0x16>
 8000528:	2100      	movs	r1, #0
 800052a:	43c9      	mvns	r1, r1
 800052c:	0008      	movs	r0, r1
 800052e:	b407      	push	{r0, r1, r2}
 8000530:	4802      	ldr	r0, [pc, #8]	; (800053c <__aeabi_uldivmod+0x24>)
 8000532:	a102      	add	r1, pc, #8	; (adr r1, 800053c <__aeabi_uldivmod+0x24>)
 8000534:	1840      	adds	r0, r0, r1
 8000536:	9002      	str	r0, [sp, #8]
 8000538:	bd03      	pop	{r0, r1, pc}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	fffffee9 	.word	0xfffffee9
 8000540:	b403      	push	{r0, r1}
 8000542:	4668      	mov	r0, sp
 8000544:	b501      	push	{r0, lr}
 8000546:	9802      	ldr	r0, [sp, #8]
 8000548:	f000 f876 	bl	8000638 <__udivmoddi4>
 800054c:	9b01      	ldr	r3, [sp, #4]
 800054e:	469e      	mov	lr, r3
 8000550:	b002      	add	sp, #8
 8000552:	bc0c      	pop	{r2, r3}
 8000554:	4770      	bx	lr
 8000556:	46c0      	nop			; (mov r8, r8)

08000558 <__aeabi_d2uiz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	2200      	movs	r2, #0
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <__aeabi_d2uiz+0x38>)
 800055e:	0004      	movs	r4, r0
 8000560:	000d      	movs	r5, r1
 8000562:	f7ff ff95 	bl	8000490 <__aeabi_dcmpge>
 8000566:	2800      	cmp	r0, #0
 8000568:	d104      	bne.n	8000574 <__aeabi_d2uiz+0x1c>
 800056a:	0020      	movs	r0, r4
 800056c:	0029      	movs	r1, r5
 800056e:	f002 fd73 	bl	8003058 <__aeabi_d2iz>
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <__aeabi_d2uiz+0x38>)
 8000576:	2200      	movs	r2, #0
 8000578:	0020      	movs	r0, r4
 800057a:	0029      	movs	r1, r5
 800057c:	f002 f9bc 	bl	80028f8 <__aeabi_dsub>
 8000580:	f002 fd6a 	bl	8003058 <__aeabi_d2iz>
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	061b      	lsls	r3, r3, #24
 8000588:	469c      	mov	ip, r3
 800058a:	4460      	add	r0, ip
 800058c:	e7f1      	b.n	8000572 <__aeabi_d2uiz+0x1a>
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	41e00000 	.word	0x41e00000

08000594 <__aeabi_d2lz>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	0005      	movs	r5, r0
 8000598:	000c      	movs	r4, r1
 800059a:	2200      	movs	r2, #0
 800059c:	2300      	movs	r3, #0
 800059e:	0028      	movs	r0, r5
 80005a0:	0021      	movs	r1, r4
 80005a2:	f7ff ff57 	bl	8000454 <__aeabi_dcmplt>
 80005a6:	2800      	cmp	r0, #0
 80005a8:	d108      	bne.n	80005bc <__aeabi_d2lz+0x28>
 80005aa:	0028      	movs	r0, r5
 80005ac:	0021      	movs	r1, r4
 80005ae:	f000 f80f 	bl	80005d0 <__aeabi_d2ulz>
 80005b2:	0002      	movs	r2, r0
 80005b4:	000b      	movs	r3, r1
 80005b6:	0010      	movs	r0, r2
 80005b8:	0019      	movs	r1, r3
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	2380      	movs	r3, #128	; 0x80
 80005be:	061b      	lsls	r3, r3, #24
 80005c0:	18e1      	adds	r1, r4, r3
 80005c2:	0028      	movs	r0, r5
 80005c4:	f000 f804 	bl	80005d0 <__aeabi_d2ulz>
 80005c8:	2300      	movs	r3, #0
 80005ca:	4242      	negs	r2, r0
 80005cc:	418b      	sbcs	r3, r1
 80005ce:	e7f2      	b.n	80005b6 <__aeabi_d2lz+0x22>

080005d0 <__aeabi_d2ulz>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	2200      	movs	r2, #0
 80005d4:	4b0b      	ldr	r3, [pc, #44]	; (8000604 <__aeabi_d2ulz+0x34>)
 80005d6:	000d      	movs	r5, r1
 80005d8:	0004      	movs	r4, r0
 80005da:	f001 ff21 	bl	8002420 <__aeabi_dmul>
 80005de:	f7ff ffbb 	bl	8000558 <__aeabi_d2uiz>
 80005e2:	0006      	movs	r6, r0
 80005e4:	f002 fd9e 	bl	8003124 <__aeabi_ui2d>
 80005e8:	2200      	movs	r2, #0
 80005ea:	4b07      	ldr	r3, [pc, #28]	; (8000608 <__aeabi_d2ulz+0x38>)
 80005ec:	f001 ff18 	bl	8002420 <__aeabi_dmul>
 80005f0:	0002      	movs	r2, r0
 80005f2:	000b      	movs	r3, r1
 80005f4:	0020      	movs	r0, r4
 80005f6:	0029      	movs	r1, r5
 80005f8:	f002 f97e 	bl	80028f8 <__aeabi_dsub>
 80005fc:	f7ff ffac 	bl	8000558 <__aeabi_d2uiz>
 8000600:	0031      	movs	r1, r6
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	3df00000 	.word	0x3df00000
 8000608:	41f00000 	.word	0x41f00000

0800060c <__aeabi_l2d>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	0006      	movs	r6, r0
 8000610:	0008      	movs	r0, r1
 8000612:	f002 fd57 	bl	80030c4 <__aeabi_i2d>
 8000616:	2200      	movs	r2, #0
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <__aeabi_l2d+0x28>)
 800061a:	f001 ff01 	bl	8002420 <__aeabi_dmul>
 800061e:	000d      	movs	r5, r1
 8000620:	0004      	movs	r4, r0
 8000622:	0030      	movs	r0, r6
 8000624:	f002 fd7e 	bl	8003124 <__aeabi_ui2d>
 8000628:	002b      	movs	r3, r5
 800062a:	0022      	movs	r2, r4
 800062c:	f000 ffba 	bl	80015a4 <__aeabi_dadd>
 8000630:	bd70      	pop	{r4, r5, r6, pc}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	41f00000 	.word	0x41f00000

08000638 <__udivmoddi4>:
 8000638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800063a:	4657      	mov	r7, sl
 800063c:	464e      	mov	r6, r9
 800063e:	4645      	mov	r5, r8
 8000640:	46de      	mov	lr, fp
 8000642:	b5e0      	push	{r5, r6, r7, lr}
 8000644:	0004      	movs	r4, r0
 8000646:	000d      	movs	r5, r1
 8000648:	4692      	mov	sl, r2
 800064a:	4699      	mov	r9, r3
 800064c:	b083      	sub	sp, #12
 800064e:	428b      	cmp	r3, r1
 8000650:	d830      	bhi.n	80006b4 <__udivmoddi4+0x7c>
 8000652:	d02d      	beq.n	80006b0 <__udivmoddi4+0x78>
 8000654:	4649      	mov	r1, r9
 8000656:	4650      	mov	r0, sl
 8000658:	f002 fe78 	bl	800334c <__clzdi2>
 800065c:	0029      	movs	r1, r5
 800065e:	0006      	movs	r6, r0
 8000660:	0020      	movs	r0, r4
 8000662:	f002 fe73 	bl	800334c <__clzdi2>
 8000666:	1a33      	subs	r3, r6, r0
 8000668:	4698      	mov	r8, r3
 800066a:	3b20      	subs	r3, #32
 800066c:	469b      	mov	fp, r3
 800066e:	d433      	bmi.n	80006d8 <__udivmoddi4+0xa0>
 8000670:	465a      	mov	r2, fp
 8000672:	4653      	mov	r3, sl
 8000674:	4093      	lsls	r3, r2
 8000676:	4642      	mov	r2, r8
 8000678:	001f      	movs	r7, r3
 800067a:	4653      	mov	r3, sl
 800067c:	4093      	lsls	r3, r2
 800067e:	001e      	movs	r6, r3
 8000680:	42af      	cmp	r7, r5
 8000682:	d83a      	bhi.n	80006fa <__udivmoddi4+0xc2>
 8000684:	42af      	cmp	r7, r5
 8000686:	d100      	bne.n	800068a <__udivmoddi4+0x52>
 8000688:	e078      	b.n	800077c <__udivmoddi4+0x144>
 800068a:	465b      	mov	r3, fp
 800068c:	1ba4      	subs	r4, r4, r6
 800068e:	41bd      	sbcs	r5, r7
 8000690:	2b00      	cmp	r3, #0
 8000692:	da00      	bge.n	8000696 <__udivmoddi4+0x5e>
 8000694:	e075      	b.n	8000782 <__udivmoddi4+0x14a>
 8000696:	2200      	movs	r2, #0
 8000698:	2300      	movs	r3, #0
 800069a:	9200      	str	r2, [sp, #0]
 800069c:	9301      	str	r3, [sp, #4]
 800069e:	2301      	movs	r3, #1
 80006a0:	465a      	mov	r2, fp
 80006a2:	4093      	lsls	r3, r2
 80006a4:	9301      	str	r3, [sp, #4]
 80006a6:	2301      	movs	r3, #1
 80006a8:	4642      	mov	r2, r8
 80006aa:	4093      	lsls	r3, r2
 80006ac:	9300      	str	r3, [sp, #0]
 80006ae:	e028      	b.n	8000702 <__udivmoddi4+0xca>
 80006b0:	4282      	cmp	r2, r0
 80006b2:	d9cf      	bls.n	8000654 <__udivmoddi4+0x1c>
 80006b4:	2200      	movs	r2, #0
 80006b6:	2300      	movs	r3, #0
 80006b8:	9200      	str	r2, [sp, #0]
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <__udivmoddi4+0x8e>
 80006c2:	601c      	str	r4, [r3, #0]
 80006c4:	605d      	str	r5, [r3, #4]
 80006c6:	9800      	ldr	r0, [sp, #0]
 80006c8:	9901      	ldr	r1, [sp, #4]
 80006ca:	b003      	add	sp, #12
 80006cc:	bcf0      	pop	{r4, r5, r6, r7}
 80006ce:	46bb      	mov	fp, r7
 80006d0:	46b2      	mov	sl, r6
 80006d2:	46a9      	mov	r9, r5
 80006d4:	46a0      	mov	r8, r4
 80006d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d8:	4642      	mov	r2, r8
 80006da:	2320      	movs	r3, #32
 80006dc:	1a9b      	subs	r3, r3, r2
 80006de:	4652      	mov	r2, sl
 80006e0:	40da      	lsrs	r2, r3
 80006e2:	4641      	mov	r1, r8
 80006e4:	0013      	movs	r3, r2
 80006e6:	464a      	mov	r2, r9
 80006e8:	408a      	lsls	r2, r1
 80006ea:	0017      	movs	r7, r2
 80006ec:	4642      	mov	r2, r8
 80006ee:	431f      	orrs	r7, r3
 80006f0:	4653      	mov	r3, sl
 80006f2:	4093      	lsls	r3, r2
 80006f4:	001e      	movs	r6, r3
 80006f6:	42af      	cmp	r7, r5
 80006f8:	d9c4      	bls.n	8000684 <__udivmoddi4+0x4c>
 80006fa:	2200      	movs	r2, #0
 80006fc:	2300      	movs	r3, #0
 80006fe:	9200      	str	r2, [sp, #0]
 8000700:	9301      	str	r3, [sp, #4]
 8000702:	4643      	mov	r3, r8
 8000704:	2b00      	cmp	r3, #0
 8000706:	d0d9      	beq.n	80006bc <__udivmoddi4+0x84>
 8000708:	07fb      	lsls	r3, r7, #31
 800070a:	0872      	lsrs	r2, r6, #1
 800070c:	431a      	orrs	r2, r3
 800070e:	4646      	mov	r6, r8
 8000710:	087b      	lsrs	r3, r7, #1
 8000712:	e00e      	b.n	8000732 <__udivmoddi4+0xfa>
 8000714:	42ab      	cmp	r3, r5
 8000716:	d101      	bne.n	800071c <__udivmoddi4+0xe4>
 8000718:	42a2      	cmp	r2, r4
 800071a:	d80c      	bhi.n	8000736 <__udivmoddi4+0xfe>
 800071c:	1aa4      	subs	r4, r4, r2
 800071e:	419d      	sbcs	r5, r3
 8000720:	2001      	movs	r0, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2100      	movs	r1, #0
 8000728:	3e01      	subs	r6, #1
 800072a:	1824      	adds	r4, r4, r0
 800072c:	414d      	adcs	r5, r1
 800072e:	2e00      	cmp	r6, #0
 8000730:	d006      	beq.n	8000740 <__udivmoddi4+0x108>
 8000732:	42ab      	cmp	r3, r5
 8000734:	d9ee      	bls.n	8000714 <__udivmoddi4+0xdc>
 8000736:	3e01      	subs	r6, #1
 8000738:	1924      	adds	r4, r4, r4
 800073a:	416d      	adcs	r5, r5
 800073c:	2e00      	cmp	r6, #0
 800073e:	d1f8      	bne.n	8000732 <__udivmoddi4+0xfa>
 8000740:	9800      	ldr	r0, [sp, #0]
 8000742:	9901      	ldr	r1, [sp, #4]
 8000744:	465b      	mov	r3, fp
 8000746:	1900      	adds	r0, r0, r4
 8000748:	4169      	adcs	r1, r5
 800074a:	2b00      	cmp	r3, #0
 800074c:	db24      	blt.n	8000798 <__udivmoddi4+0x160>
 800074e:	002b      	movs	r3, r5
 8000750:	465a      	mov	r2, fp
 8000752:	4644      	mov	r4, r8
 8000754:	40d3      	lsrs	r3, r2
 8000756:	002a      	movs	r2, r5
 8000758:	40e2      	lsrs	r2, r4
 800075a:	001c      	movs	r4, r3
 800075c:	465b      	mov	r3, fp
 800075e:	0015      	movs	r5, r2
 8000760:	2b00      	cmp	r3, #0
 8000762:	db2a      	blt.n	80007ba <__udivmoddi4+0x182>
 8000764:	0026      	movs	r6, r4
 8000766:	409e      	lsls	r6, r3
 8000768:	0033      	movs	r3, r6
 800076a:	0026      	movs	r6, r4
 800076c:	4647      	mov	r7, r8
 800076e:	40be      	lsls	r6, r7
 8000770:	0032      	movs	r2, r6
 8000772:	1a80      	subs	r0, r0, r2
 8000774:	4199      	sbcs	r1, r3
 8000776:	9000      	str	r0, [sp, #0]
 8000778:	9101      	str	r1, [sp, #4]
 800077a:	e79f      	b.n	80006bc <__udivmoddi4+0x84>
 800077c:	42a3      	cmp	r3, r4
 800077e:	d8bc      	bhi.n	80006fa <__udivmoddi4+0xc2>
 8000780:	e783      	b.n	800068a <__udivmoddi4+0x52>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	2100      	movs	r1, #0
 8000788:	1a9b      	subs	r3, r3, r2
 800078a:	2200      	movs	r2, #0
 800078c:	9100      	str	r1, [sp, #0]
 800078e:	9201      	str	r2, [sp, #4]
 8000790:	2201      	movs	r2, #1
 8000792:	40da      	lsrs	r2, r3
 8000794:	9201      	str	r2, [sp, #4]
 8000796:	e786      	b.n	80006a6 <__udivmoddi4+0x6e>
 8000798:	4642      	mov	r2, r8
 800079a:	2320      	movs	r3, #32
 800079c:	1a9b      	subs	r3, r3, r2
 800079e:	002a      	movs	r2, r5
 80007a0:	4646      	mov	r6, r8
 80007a2:	409a      	lsls	r2, r3
 80007a4:	0023      	movs	r3, r4
 80007a6:	40f3      	lsrs	r3, r6
 80007a8:	4644      	mov	r4, r8
 80007aa:	4313      	orrs	r3, r2
 80007ac:	002a      	movs	r2, r5
 80007ae:	40e2      	lsrs	r2, r4
 80007b0:	001c      	movs	r4, r3
 80007b2:	465b      	mov	r3, fp
 80007b4:	0015      	movs	r5, r2
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	dad4      	bge.n	8000764 <__udivmoddi4+0x12c>
 80007ba:	4642      	mov	r2, r8
 80007bc:	002f      	movs	r7, r5
 80007be:	2320      	movs	r3, #32
 80007c0:	0026      	movs	r6, r4
 80007c2:	4097      	lsls	r7, r2
 80007c4:	1a9b      	subs	r3, r3, r2
 80007c6:	40de      	lsrs	r6, r3
 80007c8:	003b      	movs	r3, r7
 80007ca:	4333      	orrs	r3, r6
 80007cc:	e7cd      	b.n	800076a <__udivmoddi4+0x132>
 80007ce:	46c0      	nop			; (mov r8, r8)

080007d0 <__aeabi_fadd>:
 80007d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007d2:	46c6      	mov	lr, r8
 80007d4:	0243      	lsls	r3, r0, #9
 80007d6:	0a5b      	lsrs	r3, r3, #9
 80007d8:	024e      	lsls	r6, r1, #9
 80007da:	0045      	lsls	r5, r0, #1
 80007dc:	004f      	lsls	r7, r1, #1
 80007de:	00da      	lsls	r2, r3, #3
 80007e0:	0fc4      	lsrs	r4, r0, #31
 80007e2:	469c      	mov	ip, r3
 80007e4:	0a70      	lsrs	r0, r6, #9
 80007e6:	4690      	mov	r8, r2
 80007e8:	b500      	push	{lr}
 80007ea:	0e2d      	lsrs	r5, r5, #24
 80007ec:	0e3f      	lsrs	r7, r7, #24
 80007ee:	0fc9      	lsrs	r1, r1, #31
 80007f0:	09b6      	lsrs	r6, r6, #6
 80007f2:	428c      	cmp	r4, r1
 80007f4:	d04b      	beq.n	800088e <__aeabi_fadd+0xbe>
 80007f6:	1bea      	subs	r2, r5, r7
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	dd36      	ble.n	800086a <__aeabi_fadd+0x9a>
 80007fc:	2f00      	cmp	r7, #0
 80007fe:	d061      	beq.n	80008c4 <__aeabi_fadd+0xf4>
 8000800:	2dff      	cmp	r5, #255	; 0xff
 8000802:	d100      	bne.n	8000806 <__aeabi_fadd+0x36>
 8000804:	e0ad      	b.n	8000962 <__aeabi_fadd+0x192>
 8000806:	2380      	movs	r3, #128	; 0x80
 8000808:	04db      	lsls	r3, r3, #19
 800080a:	431e      	orrs	r6, r3
 800080c:	2a1b      	cmp	r2, #27
 800080e:	dc00      	bgt.n	8000812 <__aeabi_fadd+0x42>
 8000810:	e0d3      	b.n	80009ba <__aeabi_fadd+0x1ea>
 8000812:	2001      	movs	r0, #1
 8000814:	4643      	mov	r3, r8
 8000816:	1a18      	subs	r0, r3, r0
 8000818:	0143      	lsls	r3, r0, #5
 800081a:	d400      	bmi.n	800081e <__aeabi_fadd+0x4e>
 800081c:	e08c      	b.n	8000938 <__aeabi_fadd+0x168>
 800081e:	0180      	lsls	r0, r0, #6
 8000820:	0987      	lsrs	r7, r0, #6
 8000822:	0038      	movs	r0, r7
 8000824:	f002 fd74 	bl	8003310 <__clzsi2>
 8000828:	3805      	subs	r0, #5
 800082a:	4087      	lsls	r7, r0
 800082c:	4285      	cmp	r5, r0
 800082e:	dc00      	bgt.n	8000832 <__aeabi_fadd+0x62>
 8000830:	e0b6      	b.n	80009a0 <__aeabi_fadd+0x1d0>
 8000832:	1a2d      	subs	r5, r5, r0
 8000834:	48b3      	ldr	r0, [pc, #716]	; (8000b04 <__aeabi_fadd+0x334>)
 8000836:	4038      	ands	r0, r7
 8000838:	0743      	lsls	r3, r0, #29
 800083a:	d004      	beq.n	8000846 <__aeabi_fadd+0x76>
 800083c:	230f      	movs	r3, #15
 800083e:	4003      	ands	r3, r0
 8000840:	2b04      	cmp	r3, #4
 8000842:	d000      	beq.n	8000846 <__aeabi_fadd+0x76>
 8000844:	3004      	adds	r0, #4
 8000846:	0143      	lsls	r3, r0, #5
 8000848:	d400      	bmi.n	800084c <__aeabi_fadd+0x7c>
 800084a:	e078      	b.n	800093e <__aeabi_fadd+0x16e>
 800084c:	1c6a      	adds	r2, r5, #1
 800084e:	2dfe      	cmp	r5, #254	; 0xfe
 8000850:	d065      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000852:	0180      	lsls	r0, r0, #6
 8000854:	0a43      	lsrs	r3, r0, #9
 8000856:	469c      	mov	ip, r3
 8000858:	b2d2      	uxtb	r2, r2
 800085a:	4663      	mov	r3, ip
 800085c:	05d0      	lsls	r0, r2, #23
 800085e:	4318      	orrs	r0, r3
 8000860:	07e4      	lsls	r4, r4, #31
 8000862:	4320      	orrs	r0, r4
 8000864:	bc80      	pop	{r7}
 8000866:	46b8      	mov	r8, r7
 8000868:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800086a:	2a00      	cmp	r2, #0
 800086c:	d035      	beq.n	80008da <__aeabi_fadd+0x10a>
 800086e:	1b7a      	subs	r2, r7, r5
 8000870:	2d00      	cmp	r5, #0
 8000872:	d000      	beq.n	8000876 <__aeabi_fadd+0xa6>
 8000874:	e0af      	b.n	80009d6 <__aeabi_fadd+0x206>
 8000876:	4643      	mov	r3, r8
 8000878:	2b00      	cmp	r3, #0
 800087a:	d100      	bne.n	800087e <__aeabi_fadd+0xae>
 800087c:	e0a7      	b.n	80009ce <__aeabi_fadd+0x1fe>
 800087e:	1e53      	subs	r3, r2, #1
 8000880:	2a01      	cmp	r2, #1
 8000882:	d100      	bne.n	8000886 <__aeabi_fadd+0xb6>
 8000884:	e12f      	b.n	8000ae6 <__aeabi_fadd+0x316>
 8000886:	2aff      	cmp	r2, #255	; 0xff
 8000888:	d069      	beq.n	800095e <__aeabi_fadd+0x18e>
 800088a:	001a      	movs	r2, r3
 800088c:	e0aa      	b.n	80009e4 <__aeabi_fadd+0x214>
 800088e:	1be9      	subs	r1, r5, r7
 8000890:	2900      	cmp	r1, #0
 8000892:	dd70      	ble.n	8000976 <__aeabi_fadd+0x1a6>
 8000894:	2f00      	cmp	r7, #0
 8000896:	d037      	beq.n	8000908 <__aeabi_fadd+0x138>
 8000898:	2dff      	cmp	r5, #255	; 0xff
 800089a:	d062      	beq.n	8000962 <__aeabi_fadd+0x192>
 800089c:	2380      	movs	r3, #128	; 0x80
 800089e:	04db      	lsls	r3, r3, #19
 80008a0:	431e      	orrs	r6, r3
 80008a2:	291b      	cmp	r1, #27
 80008a4:	dc00      	bgt.n	80008a8 <__aeabi_fadd+0xd8>
 80008a6:	e0b0      	b.n	8000a0a <__aeabi_fadd+0x23a>
 80008a8:	2001      	movs	r0, #1
 80008aa:	4440      	add	r0, r8
 80008ac:	0143      	lsls	r3, r0, #5
 80008ae:	d543      	bpl.n	8000938 <__aeabi_fadd+0x168>
 80008b0:	3501      	adds	r5, #1
 80008b2:	2dff      	cmp	r5, #255	; 0xff
 80008b4:	d033      	beq.n	800091e <__aeabi_fadd+0x14e>
 80008b6:	2301      	movs	r3, #1
 80008b8:	4a93      	ldr	r2, [pc, #588]	; (8000b08 <__aeabi_fadd+0x338>)
 80008ba:	4003      	ands	r3, r0
 80008bc:	0840      	lsrs	r0, r0, #1
 80008be:	4010      	ands	r0, r2
 80008c0:	4318      	orrs	r0, r3
 80008c2:	e7b9      	b.n	8000838 <__aeabi_fadd+0x68>
 80008c4:	2e00      	cmp	r6, #0
 80008c6:	d100      	bne.n	80008ca <__aeabi_fadd+0xfa>
 80008c8:	e083      	b.n	80009d2 <__aeabi_fadd+0x202>
 80008ca:	1e51      	subs	r1, r2, #1
 80008cc:	2a01      	cmp	r2, #1
 80008ce:	d100      	bne.n	80008d2 <__aeabi_fadd+0x102>
 80008d0:	e0d8      	b.n	8000a84 <__aeabi_fadd+0x2b4>
 80008d2:	2aff      	cmp	r2, #255	; 0xff
 80008d4:	d045      	beq.n	8000962 <__aeabi_fadd+0x192>
 80008d6:	000a      	movs	r2, r1
 80008d8:	e798      	b.n	800080c <__aeabi_fadd+0x3c>
 80008da:	27fe      	movs	r7, #254	; 0xfe
 80008dc:	1c6a      	adds	r2, r5, #1
 80008de:	4217      	tst	r7, r2
 80008e0:	d000      	beq.n	80008e4 <__aeabi_fadd+0x114>
 80008e2:	e086      	b.n	80009f2 <__aeabi_fadd+0x222>
 80008e4:	2d00      	cmp	r5, #0
 80008e6:	d000      	beq.n	80008ea <__aeabi_fadd+0x11a>
 80008e8:	e0b7      	b.n	8000a5a <__aeabi_fadd+0x28a>
 80008ea:	4643      	mov	r3, r8
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d100      	bne.n	80008f2 <__aeabi_fadd+0x122>
 80008f0:	e0f3      	b.n	8000ada <__aeabi_fadd+0x30a>
 80008f2:	2200      	movs	r2, #0
 80008f4:	2e00      	cmp	r6, #0
 80008f6:	d0b0      	beq.n	800085a <__aeabi_fadd+0x8a>
 80008f8:	1b98      	subs	r0, r3, r6
 80008fa:	0143      	lsls	r3, r0, #5
 80008fc:	d400      	bmi.n	8000900 <__aeabi_fadd+0x130>
 80008fe:	e0fa      	b.n	8000af6 <__aeabi_fadd+0x326>
 8000900:	4643      	mov	r3, r8
 8000902:	000c      	movs	r4, r1
 8000904:	1af0      	subs	r0, r6, r3
 8000906:	e797      	b.n	8000838 <__aeabi_fadd+0x68>
 8000908:	2e00      	cmp	r6, #0
 800090a:	d100      	bne.n	800090e <__aeabi_fadd+0x13e>
 800090c:	e0c8      	b.n	8000aa0 <__aeabi_fadd+0x2d0>
 800090e:	1e4a      	subs	r2, r1, #1
 8000910:	2901      	cmp	r1, #1
 8000912:	d100      	bne.n	8000916 <__aeabi_fadd+0x146>
 8000914:	e0ae      	b.n	8000a74 <__aeabi_fadd+0x2a4>
 8000916:	29ff      	cmp	r1, #255	; 0xff
 8000918:	d023      	beq.n	8000962 <__aeabi_fadd+0x192>
 800091a:	0011      	movs	r1, r2
 800091c:	e7c1      	b.n	80008a2 <__aeabi_fadd+0xd2>
 800091e:	2300      	movs	r3, #0
 8000920:	22ff      	movs	r2, #255	; 0xff
 8000922:	469c      	mov	ip, r3
 8000924:	e799      	b.n	800085a <__aeabi_fadd+0x8a>
 8000926:	21fe      	movs	r1, #254	; 0xfe
 8000928:	1c6a      	adds	r2, r5, #1
 800092a:	4211      	tst	r1, r2
 800092c:	d077      	beq.n	8000a1e <__aeabi_fadd+0x24e>
 800092e:	2aff      	cmp	r2, #255	; 0xff
 8000930:	d0f5      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000932:	0015      	movs	r5, r2
 8000934:	4446      	add	r6, r8
 8000936:	0870      	lsrs	r0, r6, #1
 8000938:	0743      	lsls	r3, r0, #29
 800093a:	d000      	beq.n	800093e <__aeabi_fadd+0x16e>
 800093c:	e77e      	b.n	800083c <__aeabi_fadd+0x6c>
 800093e:	08c3      	lsrs	r3, r0, #3
 8000940:	2dff      	cmp	r5, #255	; 0xff
 8000942:	d00e      	beq.n	8000962 <__aeabi_fadd+0x192>
 8000944:	025b      	lsls	r3, r3, #9
 8000946:	0a5b      	lsrs	r3, r3, #9
 8000948:	469c      	mov	ip, r3
 800094a:	b2ea      	uxtb	r2, r5
 800094c:	e785      	b.n	800085a <__aeabi_fadd+0x8a>
 800094e:	2e00      	cmp	r6, #0
 8000950:	d007      	beq.n	8000962 <__aeabi_fadd+0x192>
 8000952:	2280      	movs	r2, #128	; 0x80
 8000954:	03d2      	lsls	r2, r2, #15
 8000956:	4213      	tst	r3, r2
 8000958:	d003      	beq.n	8000962 <__aeabi_fadd+0x192>
 800095a:	4210      	tst	r0, r2
 800095c:	d101      	bne.n	8000962 <__aeabi_fadd+0x192>
 800095e:	000c      	movs	r4, r1
 8000960:	0003      	movs	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d0db      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000966:	2080      	movs	r0, #128	; 0x80
 8000968:	03c0      	lsls	r0, r0, #15
 800096a:	4318      	orrs	r0, r3
 800096c:	0240      	lsls	r0, r0, #9
 800096e:	0a43      	lsrs	r3, r0, #9
 8000970:	469c      	mov	ip, r3
 8000972:	22ff      	movs	r2, #255	; 0xff
 8000974:	e771      	b.n	800085a <__aeabi_fadd+0x8a>
 8000976:	2900      	cmp	r1, #0
 8000978:	d0d5      	beq.n	8000926 <__aeabi_fadd+0x156>
 800097a:	1b7a      	subs	r2, r7, r5
 800097c:	2d00      	cmp	r5, #0
 800097e:	d160      	bne.n	8000a42 <__aeabi_fadd+0x272>
 8000980:	4643      	mov	r3, r8
 8000982:	2b00      	cmp	r3, #0
 8000984:	d024      	beq.n	80009d0 <__aeabi_fadd+0x200>
 8000986:	1e53      	subs	r3, r2, #1
 8000988:	2a01      	cmp	r2, #1
 800098a:	d073      	beq.n	8000a74 <__aeabi_fadd+0x2a4>
 800098c:	2aff      	cmp	r2, #255	; 0xff
 800098e:	d0e7      	beq.n	8000960 <__aeabi_fadd+0x190>
 8000990:	001a      	movs	r2, r3
 8000992:	2a1b      	cmp	r2, #27
 8000994:	dc00      	bgt.n	8000998 <__aeabi_fadd+0x1c8>
 8000996:	e085      	b.n	8000aa4 <__aeabi_fadd+0x2d4>
 8000998:	2001      	movs	r0, #1
 800099a:	003d      	movs	r5, r7
 800099c:	1980      	adds	r0, r0, r6
 800099e:	e785      	b.n	80008ac <__aeabi_fadd+0xdc>
 80009a0:	2320      	movs	r3, #32
 80009a2:	003a      	movs	r2, r7
 80009a4:	1b45      	subs	r5, r0, r5
 80009a6:	0038      	movs	r0, r7
 80009a8:	3501      	adds	r5, #1
 80009aa:	40ea      	lsrs	r2, r5
 80009ac:	1b5d      	subs	r5, r3, r5
 80009ae:	40a8      	lsls	r0, r5
 80009b0:	1e43      	subs	r3, r0, #1
 80009b2:	4198      	sbcs	r0, r3
 80009b4:	2500      	movs	r5, #0
 80009b6:	4310      	orrs	r0, r2
 80009b8:	e73e      	b.n	8000838 <__aeabi_fadd+0x68>
 80009ba:	2320      	movs	r3, #32
 80009bc:	0030      	movs	r0, r6
 80009be:	1a9b      	subs	r3, r3, r2
 80009c0:	0031      	movs	r1, r6
 80009c2:	4098      	lsls	r0, r3
 80009c4:	40d1      	lsrs	r1, r2
 80009c6:	1e43      	subs	r3, r0, #1
 80009c8:	4198      	sbcs	r0, r3
 80009ca:	4308      	orrs	r0, r1
 80009cc:	e722      	b.n	8000814 <__aeabi_fadd+0x44>
 80009ce:	000c      	movs	r4, r1
 80009d0:	0003      	movs	r3, r0
 80009d2:	0015      	movs	r5, r2
 80009d4:	e7b4      	b.n	8000940 <__aeabi_fadd+0x170>
 80009d6:	2fff      	cmp	r7, #255	; 0xff
 80009d8:	d0c1      	beq.n	800095e <__aeabi_fadd+0x18e>
 80009da:	2380      	movs	r3, #128	; 0x80
 80009dc:	4640      	mov	r0, r8
 80009de:	04db      	lsls	r3, r3, #19
 80009e0:	4318      	orrs	r0, r3
 80009e2:	4680      	mov	r8, r0
 80009e4:	2a1b      	cmp	r2, #27
 80009e6:	dd51      	ble.n	8000a8c <__aeabi_fadd+0x2bc>
 80009e8:	2001      	movs	r0, #1
 80009ea:	000c      	movs	r4, r1
 80009ec:	003d      	movs	r5, r7
 80009ee:	1a30      	subs	r0, r6, r0
 80009f0:	e712      	b.n	8000818 <__aeabi_fadd+0x48>
 80009f2:	4643      	mov	r3, r8
 80009f4:	1b9f      	subs	r7, r3, r6
 80009f6:	017b      	lsls	r3, r7, #5
 80009f8:	d42b      	bmi.n	8000a52 <__aeabi_fadd+0x282>
 80009fa:	2f00      	cmp	r7, #0
 80009fc:	d000      	beq.n	8000a00 <__aeabi_fadd+0x230>
 80009fe:	e710      	b.n	8000822 <__aeabi_fadd+0x52>
 8000a00:	2300      	movs	r3, #0
 8000a02:	2400      	movs	r4, #0
 8000a04:	2200      	movs	r2, #0
 8000a06:	469c      	mov	ip, r3
 8000a08:	e727      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a0a:	2320      	movs	r3, #32
 8000a0c:	0032      	movs	r2, r6
 8000a0e:	0030      	movs	r0, r6
 8000a10:	40ca      	lsrs	r2, r1
 8000a12:	1a59      	subs	r1, r3, r1
 8000a14:	4088      	lsls	r0, r1
 8000a16:	1e43      	subs	r3, r0, #1
 8000a18:	4198      	sbcs	r0, r3
 8000a1a:	4310      	orrs	r0, r2
 8000a1c:	e745      	b.n	80008aa <__aeabi_fadd+0xda>
 8000a1e:	2d00      	cmp	r5, #0
 8000a20:	d14a      	bne.n	8000ab8 <__aeabi_fadd+0x2e8>
 8000a22:	4643      	mov	r3, r8
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d063      	beq.n	8000af0 <__aeabi_fadd+0x320>
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2e00      	cmp	r6, #0
 8000a2c:	d100      	bne.n	8000a30 <__aeabi_fadd+0x260>
 8000a2e:	e714      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a30:	0030      	movs	r0, r6
 8000a32:	4440      	add	r0, r8
 8000a34:	0143      	lsls	r3, r0, #5
 8000a36:	d400      	bmi.n	8000a3a <__aeabi_fadd+0x26a>
 8000a38:	e77e      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a3a:	4b32      	ldr	r3, [pc, #200]	; (8000b04 <__aeabi_fadd+0x334>)
 8000a3c:	3501      	adds	r5, #1
 8000a3e:	4018      	ands	r0, r3
 8000a40:	e77a      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a42:	2fff      	cmp	r7, #255	; 0xff
 8000a44:	d08c      	beq.n	8000960 <__aeabi_fadd+0x190>
 8000a46:	2380      	movs	r3, #128	; 0x80
 8000a48:	4641      	mov	r1, r8
 8000a4a:	04db      	lsls	r3, r3, #19
 8000a4c:	4319      	orrs	r1, r3
 8000a4e:	4688      	mov	r8, r1
 8000a50:	e79f      	b.n	8000992 <__aeabi_fadd+0x1c2>
 8000a52:	4643      	mov	r3, r8
 8000a54:	000c      	movs	r4, r1
 8000a56:	1af7      	subs	r7, r6, r3
 8000a58:	e6e3      	b.n	8000822 <__aeabi_fadd+0x52>
 8000a5a:	4642      	mov	r2, r8
 8000a5c:	2a00      	cmp	r2, #0
 8000a5e:	d000      	beq.n	8000a62 <__aeabi_fadd+0x292>
 8000a60:	e775      	b.n	800094e <__aeabi_fadd+0x17e>
 8000a62:	2e00      	cmp	r6, #0
 8000a64:	d000      	beq.n	8000a68 <__aeabi_fadd+0x298>
 8000a66:	e77a      	b.n	800095e <__aeabi_fadd+0x18e>
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	03db      	lsls	r3, r3, #15
 8000a6c:	2400      	movs	r4, #0
 8000a6e:	469c      	mov	ip, r3
 8000a70:	22ff      	movs	r2, #255	; 0xff
 8000a72:	e6f2      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a74:	0030      	movs	r0, r6
 8000a76:	4440      	add	r0, r8
 8000a78:	2501      	movs	r5, #1
 8000a7a:	0143      	lsls	r3, r0, #5
 8000a7c:	d400      	bmi.n	8000a80 <__aeabi_fadd+0x2b0>
 8000a7e:	e75b      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a80:	2502      	movs	r5, #2
 8000a82:	e718      	b.n	80008b6 <__aeabi_fadd+0xe6>
 8000a84:	4643      	mov	r3, r8
 8000a86:	2501      	movs	r5, #1
 8000a88:	1b98      	subs	r0, r3, r6
 8000a8a:	e6c5      	b.n	8000818 <__aeabi_fadd+0x48>
 8000a8c:	2320      	movs	r3, #32
 8000a8e:	4644      	mov	r4, r8
 8000a90:	4640      	mov	r0, r8
 8000a92:	40d4      	lsrs	r4, r2
 8000a94:	1a9a      	subs	r2, r3, r2
 8000a96:	4090      	lsls	r0, r2
 8000a98:	1e43      	subs	r3, r0, #1
 8000a9a:	4198      	sbcs	r0, r3
 8000a9c:	4320      	orrs	r0, r4
 8000a9e:	e7a4      	b.n	80009ea <__aeabi_fadd+0x21a>
 8000aa0:	000d      	movs	r5, r1
 8000aa2:	e74d      	b.n	8000940 <__aeabi_fadd+0x170>
 8000aa4:	2320      	movs	r3, #32
 8000aa6:	4641      	mov	r1, r8
 8000aa8:	4640      	mov	r0, r8
 8000aaa:	40d1      	lsrs	r1, r2
 8000aac:	1a9a      	subs	r2, r3, r2
 8000aae:	4090      	lsls	r0, r2
 8000ab0:	1e43      	subs	r3, r0, #1
 8000ab2:	4198      	sbcs	r0, r3
 8000ab4:	4308      	orrs	r0, r1
 8000ab6:	e770      	b.n	800099a <__aeabi_fadd+0x1ca>
 8000ab8:	4642      	mov	r2, r8
 8000aba:	2a00      	cmp	r2, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fadd+0x2f0>
 8000abe:	e74f      	b.n	8000960 <__aeabi_fadd+0x190>
 8000ac0:	2e00      	cmp	r6, #0
 8000ac2:	d100      	bne.n	8000ac6 <__aeabi_fadd+0x2f6>
 8000ac4:	e74d      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ac6:	2280      	movs	r2, #128	; 0x80
 8000ac8:	03d2      	lsls	r2, r2, #15
 8000aca:	4213      	tst	r3, r2
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fadd+0x300>
 8000ace:	e748      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ad0:	4210      	tst	r0, r2
 8000ad2:	d000      	beq.n	8000ad6 <__aeabi_fadd+0x306>
 8000ad4:	e745      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ad6:	0003      	movs	r3, r0
 8000ad8:	e743      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ada:	2e00      	cmp	r6, #0
 8000adc:	d090      	beq.n	8000a00 <__aeabi_fadd+0x230>
 8000ade:	000c      	movs	r4, r1
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	e6b9      	b.n	800085a <__aeabi_fadd+0x8a>
 8000ae6:	4643      	mov	r3, r8
 8000ae8:	000c      	movs	r4, r1
 8000aea:	1af0      	subs	r0, r6, r3
 8000aec:	3501      	adds	r5, #1
 8000aee:	e693      	b.n	8000818 <__aeabi_fadd+0x48>
 8000af0:	4684      	mov	ip, r0
 8000af2:	2200      	movs	r2, #0
 8000af4:	e6b1      	b.n	800085a <__aeabi_fadd+0x8a>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	d000      	beq.n	8000afc <__aeabi_fadd+0x32c>
 8000afa:	e71d      	b.n	8000938 <__aeabi_fadd+0x168>
 8000afc:	2300      	movs	r3, #0
 8000afe:	2400      	movs	r4, #0
 8000b00:	469c      	mov	ip, r3
 8000b02:	e6aa      	b.n	800085a <__aeabi_fadd+0x8a>
 8000b04:	fbffffff 	.word	0xfbffffff
 8000b08:	7dffffff 	.word	0x7dffffff

08000b0c <__aeabi_fdiv>:
 8000b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b0e:	464f      	mov	r7, r9
 8000b10:	4646      	mov	r6, r8
 8000b12:	46d6      	mov	lr, sl
 8000b14:	0245      	lsls	r5, r0, #9
 8000b16:	b5c0      	push	{r6, r7, lr}
 8000b18:	0047      	lsls	r7, r0, #1
 8000b1a:	1c0c      	adds	r4, r1, #0
 8000b1c:	0a6d      	lsrs	r5, r5, #9
 8000b1e:	0e3f      	lsrs	r7, r7, #24
 8000b20:	0fc6      	lsrs	r6, r0, #31
 8000b22:	2f00      	cmp	r7, #0
 8000b24:	d100      	bne.n	8000b28 <__aeabi_fdiv+0x1c>
 8000b26:	e070      	b.n	8000c0a <__aeabi_fdiv+0xfe>
 8000b28:	2fff      	cmp	r7, #255	; 0xff
 8000b2a:	d100      	bne.n	8000b2e <__aeabi_fdiv+0x22>
 8000b2c:	e075      	b.n	8000c1a <__aeabi_fdiv+0x10e>
 8000b2e:	00eb      	lsls	r3, r5, #3
 8000b30:	2580      	movs	r5, #128	; 0x80
 8000b32:	04ed      	lsls	r5, r5, #19
 8000b34:	431d      	orrs	r5, r3
 8000b36:	2300      	movs	r3, #0
 8000b38:	4699      	mov	r9, r3
 8000b3a:	469a      	mov	sl, r3
 8000b3c:	3f7f      	subs	r7, #127	; 0x7f
 8000b3e:	0260      	lsls	r0, r4, #9
 8000b40:	0a43      	lsrs	r3, r0, #9
 8000b42:	4698      	mov	r8, r3
 8000b44:	0063      	lsls	r3, r4, #1
 8000b46:	0e1b      	lsrs	r3, r3, #24
 8000b48:	0fe4      	lsrs	r4, r4, #31
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d04e      	beq.n	8000bec <__aeabi_fdiv+0xe0>
 8000b4e:	2bff      	cmp	r3, #255	; 0xff
 8000b50:	d046      	beq.n	8000be0 <__aeabi_fdiv+0xd4>
 8000b52:	4642      	mov	r2, r8
 8000b54:	00d0      	lsls	r0, r2, #3
 8000b56:	2280      	movs	r2, #128	; 0x80
 8000b58:	04d2      	lsls	r2, r2, #19
 8000b5a:	4302      	orrs	r2, r0
 8000b5c:	4690      	mov	r8, r2
 8000b5e:	2200      	movs	r2, #0
 8000b60:	3b7f      	subs	r3, #127	; 0x7f
 8000b62:	0031      	movs	r1, r6
 8000b64:	1aff      	subs	r7, r7, r3
 8000b66:	464b      	mov	r3, r9
 8000b68:	4061      	eors	r1, r4
 8000b6a:	b2c9      	uxtb	r1, r1
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	2b0f      	cmp	r3, #15
 8000b70:	d900      	bls.n	8000b74 <__aeabi_fdiv+0x68>
 8000b72:	e0b5      	b.n	8000ce0 <__aeabi_fdiv+0x1d4>
 8000b74:	486e      	ldr	r0, [pc, #440]	; (8000d30 <__aeabi_fdiv+0x224>)
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	58c3      	ldr	r3, [r0, r3]
 8000b7a:	469f      	mov	pc, r3
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	4698      	mov	r8, r3
 8000b80:	0026      	movs	r6, r4
 8000b82:	4645      	mov	r5, r8
 8000b84:	4692      	mov	sl, r2
 8000b86:	4653      	mov	r3, sl
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_fdiv+0x82>
 8000b8c:	e089      	b.n	8000ca2 <__aeabi_fdiv+0x196>
 8000b8e:	2b03      	cmp	r3, #3
 8000b90:	d100      	bne.n	8000b94 <__aeabi_fdiv+0x88>
 8000b92:	e09e      	b.n	8000cd2 <__aeabi_fdiv+0x1c6>
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d018      	beq.n	8000bca <__aeabi_fdiv+0xbe>
 8000b98:	003b      	movs	r3, r7
 8000b9a:	337f      	adds	r3, #127	; 0x7f
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	dd69      	ble.n	8000c74 <__aeabi_fdiv+0x168>
 8000ba0:	076a      	lsls	r2, r5, #29
 8000ba2:	d004      	beq.n	8000bae <__aeabi_fdiv+0xa2>
 8000ba4:	220f      	movs	r2, #15
 8000ba6:	402a      	ands	r2, r5
 8000ba8:	2a04      	cmp	r2, #4
 8000baa:	d000      	beq.n	8000bae <__aeabi_fdiv+0xa2>
 8000bac:	3504      	adds	r5, #4
 8000bae:	012a      	lsls	r2, r5, #4
 8000bb0:	d503      	bpl.n	8000bba <__aeabi_fdiv+0xae>
 8000bb2:	4b60      	ldr	r3, [pc, #384]	; (8000d34 <__aeabi_fdiv+0x228>)
 8000bb4:	401d      	ands	r5, r3
 8000bb6:	003b      	movs	r3, r7
 8000bb8:	3380      	adds	r3, #128	; 0x80
 8000bba:	2bfe      	cmp	r3, #254	; 0xfe
 8000bbc:	dd00      	ble.n	8000bc0 <__aeabi_fdiv+0xb4>
 8000bbe:	e070      	b.n	8000ca2 <__aeabi_fdiv+0x196>
 8000bc0:	01ad      	lsls	r5, r5, #6
 8000bc2:	0a6d      	lsrs	r5, r5, #9
 8000bc4:	b2d8      	uxtb	r0, r3
 8000bc6:	e002      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000bc8:	000e      	movs	r6, r1
 8000bca:	2000      	movs	r0, #0
 8000bcc:	2500      	movs	r5, #0
 8000bce:	05c0      	lsls	r0, r0, #23
 8000bd0:	4328      	orrs	r0, r5
 8000bd2:	07f6      	lsls	r6, r6, #31
 8000bd4:	4330      	orrs	r0, r6
 8000bd6:	bce0      	pop	{r5, r6, r7}
 8000bd8:	46ba      	mov	sl, r7
 8000bda:	46b1      	mov	r9, r6
 8000bdc:	46a8      	mov	r8, r5
 8000bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000be0:	4643      	mov	r3, r8
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d13f      	bne.n	8000c66 <__aeabi_fdiv+0x15a>
 8000be6:	2202      	movs	r2, #2
 8000be8:	3fff      	subs	r7, #255	; 0xff
 8000bea:	e003      	b.n	8000bf4 <__aeabi_fdiv+0xe8>
 8000bec:	4643      	mov	r3, r8
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d12d      	bne.n	8000c4e <__aeabi_fdiv+0x142>
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	0031      	movs	r1, r6
 8000bf6:	464b      	mov	r3, r9
 8000bf8:	4061      	eors	r1, r4
 8000bfa:	b2c9      	uxtb	r1, r1
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	2b0f      	cmp	r3, #15
 8000c00:	d834      	bhi.n	8000c6c <__aeabi_fdiv+0x160>
 8000c02:	484d      	ldr	r0, [pc, #308]	; (8000d38 <__aeabi_fdiv+0x22c>)
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	58c3      	ldr	r3, [r0, r3]
 8000c08:	469f      	mov	pc, r3
 8000c0a:	2d00      	cmp	r5, #0
 8000c0c:	d113      	bne.n	8000c36 <__aeabi_fdiv+0x12a>
 8000c0e:	2304      	movs	r3, #4
 8000c10:	4699      	mov	r9, r3
 8000c12:	3b03      	subs	r3, #3
 8000c14:	2700      	movs	r7, #0
 8000c16:	469a      	mov	sl, r3
 8000c18:	e791      	b.n	8000b3e <__aeabi_fdiv+0x32>
 8000c1a:	2d00      	cmp	r5, #0
 8000c1c:	d105      	bne.n	8000c2a <__aeabi_fdiv+0x11e>
 8000c1e:	2308      	movs	r3, #8
 8000c20:	4699      	mov	r9, r3
 8000c22:	3b06      	subs	r3, #6
 8000c24:	27ff      	movs	r7, #255	; 0xff
 8000c26:	469a      	mov	sl, r3
 8000c28:	e789      	b.n	8000b3e <__aeabi_fdiv+0x32>
 8000c2a:	230c      	movs	r3, #12
 8000c2c:	4699      	mov	r9, r3
 8000c2e:	3b09      	subs	r3, #9
 8000c30:	27ff      	movs	r7, #255	; 0xff
 8000c32:	469a      	mov	sl, r3
 8000c34:	e783      	b.n	8000b3e <__aeabi_fdiv+0x32>
 8000c36:	0028      	movs	r0, r5
 8000c38:	f002 fb6a 	bl	8003310 <__clzsi2>
 8000c3c:	2776      	movs	r7, #118	; 0x76
 8000c3e:	1f43      	subs	r3, r0, #5
 8000c40:	409d      	lsls	r5, r3
 8000c42:	2300      	movs	r3, #0
 8000c44:	427f      	negs	r7, r7
 8000c46:	4699      	mov	r9, r3
 8000c48:	469a      	mov	sl, r3
 8000c4a:	1a3f      	subs	r7, r7, r0
 8000c4c:	e777      	b.n	8000b3e <__aeabi_fdiv+0x32>
 8000c4e:	4640      	mov	r0, r8
 8000c50:	f002 fb5e 	bl	8003310 <__clzsi2>
 8000c54:	4642      	mov	r2, r8
 8000c56:	1f43      	subs	r3, r0, #5
 8000c58:	409a      	lsls	r2, r3
 8000c5a:	2376      	movs	r3, #118	; 0x76
 8000c5c:	425b      	negs	r3, r3
 8000c5e:	4690      	mov	r8, r2
 8000c60:	1a1b      	subs	r3, r3, r0
 8000c62:	2200      	movs	r2, #0
 8000c64:	e77d      	b.n	8000b62 <__aeabi_fdiv+0x56>
 8000c66:	23ff      	movs	r3, #255	; 0xff
 8000c68:	2203      	movs	r2, #3
 8000c6a:	e77a      	b.n	8000b62 <__aeabi_fdiv+0x56>
 8000c6c:	000e      	movs	r6, r1
 8000c6e:	20ff      	movs	r0, #255	; 0xff
 8000c70:	2500      	movs	r5, #0
 8000c72:	e7ac      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000c74:	2001      	movs	r0, #1
 8000c76:	1ac0      	subs	r0, r0, r3
 8000c78:	281b      	cmp	r0, #27
 8000c7a:	dca6      	bgt.n	8000bca <__aeabi_fdiv+0xbe>
 8000c7c:	379e      	adds	r7, #158	; 0x9e
 8000c7e:	002a      	movs	r2, r5
 8000c80:	40bd      	lsls	r5, r7
 8000c82:	40c2      	lsrs	r2, r0
 8000c84:	1e6b      	subs	r3, r5, #1
 8000c86:	419d      	sbcs	r5, r3
 8000c88:	4315      	orrs	r5, r2
 8000c8a:	076b      	lsls	r3, r5, #29
 8000c8c:	d004      	beq.n	8000c98 <__aeabi_fdiv+0x18c>
 8000c8e:	230f      	movs	r3, #15
 8000c90:	402b      	ands	r3, r5
 8000c92:	2b04      	cmp	r3, #4
 8000c94:	d000      	beq.n	8000c98 <__aeabi_fdiv+0x18c>
 8000c96:	3504      	adds	r5, #4
 8000c98:	016b      	lsls	r3, r5, #5
 8000c9a:	d544      	bpl.n	8000d26 <__aeabi_fdiv+0x21a>
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	2500      	movs	r5, #0
 8000ca0:	e795      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000ca2:	20ff      	movs	r0, #255	; 0xff
 8000ca4:	2500      	movs	r5, #0
 8000ca6:	e792      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000ca8:	2580      	movs	r5, #128	; 0x80
 8000caa:	2600      	movs	r6, #0
 8000cac:	20ff      	movs	r0, #255	; 0xff
 8000cae:	03ed      	lsls	r5, r5, #15
 8000cb0:	e78d      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	4698      	mov	r8, r3
 8000cb6:	2080      	movs	r0, #128	; 0x80
 8000cb8:	03c0      	lsls	r0, r0, #15
 8000cba:	4205      	tst	r5, r0
 8000cbc:	d009      	beq.n	8000cd2 <__aeabi_fdiv+0x1c6>
 8000cbe:	4643      	mov	r3, r8
 8000cc0:	4203      	tst	r3, r0
 8000cc2:	d106      	bne.n	8000cd2 <__aeabi_fdiv+0x1c6>
 8000cc4:	4645      	mov	r5, r8
 8000cc6:	4305      	orrs	r5, r0
 8000cc8:	026d      	lsls	r5, r5, #9
 8000cca:	0026      	movs	r6, r4
 8000ccc:	20ff      	movs	r0, #255	; 0xff
 8000cce:	0a6d      	lsrs	r5, r5, #9
 8000cd0:	e77d      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000cd2:	2080      	movs	r0, #128	; 0x80
 8000cd4:	03c0      	lsls	r0, r0, #15
 8000cd6:	4305      	orrs	r5, r0
 8000cd8:	026d      	lsls	r5, r5, #9
 8000cda:	20ff      	movs	r0, #255	; 0xff
 8000cdc:	0a6d      	lsrs	r5, r5, #9
 8000cde:	e776      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000ce0:	4642      	mov	r2, r8
 8000ce2:	016b      	lsls	r3, r5, #5
 8000ce4:	0150      	lsls	r0, r2, #5
 8000ce6:	4283      	cmp	r3, r0
 8000ce8:	d219      	bcs.n	8000d1e <__aeabi_fdiv+0x212>
 8000cea:	221b      	movs	r2, #27
 8000cec:	2500      	movs	r5, #0
 8000cee:	3f01      	subs	r7, #1
 8000cf0:	2601      	movs	r6, #1
 8000cf2:	001c      	movs	r4, r3
 8000cf4:	006d      	lsls	r5, r5, #1
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	2c00      	cmp	r4, #0
 8000cfa:	db01      	blt.n	8000d00 <__aeabi_fdiv+0x1f4>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	d801      	bhi.n	8000d04 <__aeabi_fdiv+0x1f8>
 8000d00:	1a1b      	subs	r3, r3, r0
 8000d02:	4335      	orrs	r5, r6
 8000d04:	3a01      	subs	r2, #1
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	d1f3      	bne.n	8000cf2 <__aeabi_fdiv+0x1e6>
 8000d0a:	1e5a      	subs	r2, r3, #1
 8000d0c:	4193      	sbcs	r3, r2
 8000d0e:	431d      	orrs	r5, r3
 8000d10:	003b      	movs	r3, r7
 8000d12:	337f      	adds	r3, #127	; 0x7f
 8000d14:	000e      	movs	r6, r1
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	dd00      	ble.n	8000d1c <__aeabi_fdiv+0x210>
 8000d1a:	e741      	b.n	8000ba0 <__aeabi_fdiv+0x94>
 8000d1c:	e7aa      	b.n	8000c74 <__aeabi_fdiv+0x168>
 8000d1e:	221a      	movs	r2, #26
 8000d20:	2501      	movs	r5, #1
 8000d22:	1a1b      	subs	r3, r3, r0
 8000d24:	e7e4      	b.n	8000cf0 <__aeabi_fdiv+0x1e4>
 8000d26:	01ad      	lsls	r5, r5, #6
 8000d28:	2000      	movs	r0, #0
 8000d2a:	0a6d      	lsrs	r5, r5, #9
 8000d2c:	e74f      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000d2e:	46c0      	nop			; (mov r8, r8)
 8000d30:	0800d7e0 	.word	0x0800d7e0
 8000d34:	f7ffffff 	.word	0xf7ffffff
 8000d38:	0800d820 	.word	0x0800d820

08000d3c <__eqsf2>:
 8000d3c:	b570      	push	{r4, r5, r6, lr}
 8000d3e:	0042      	lsls	r2, r0, #1
 8000d40:	0245      	lsls	r5, r0, #9
 8000d42:	024e      	lsls	r6, r1, #9
 8000d44:	004c      	lsls	r4, r1, #1
 8000d46:	0fc3      	lsrs	r3, r0, #31
 8000d48:	0a6d      	lsrs	r5, r5, #9
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	0e12      	lsrs	r2, r2, #24
 8000d4e:	0a76      	lsrs	r6, r6, #9
 8000d50:	0e24      	lsrs	r4, r4, #24
 8000d52:	0fc9      	lsrs	r1, r1, #31
 8000d54:	2aff      	cmp	r2, #255	; 0xff
 8000d56:	d006      	beq.n	8000d66 <__eqsf2+0x2a>
 8000d58:	2cff      	cmp	r4, #255	; 0xff
 8000d5a:	d003      	beq.n	8000d64 <__eqsf2+0x28>
 8000d5c:	42a2      	cmp	r2, r4
 8000d5e:	d101      	bne.n	8000d64 <__eqsf2+0x28>
 8000d60:	42b5      	cmp	r5, r6
 8000d62:	d006      	beq.n	8000d72 <__eqsf2+0x36>
 8000d64:	bd70      	pop	{r4, r5, r6, pc}
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d1fc      	bne.n	8000d64 <__eqsf2+0x28>
 8000d6a:	2cff      	cmp	r4, #255	; 0xff
 8000d6c:	d1fa      	bne.n	8000d64 <__eqsf2+0x28>
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d1f8      	bne.n	8000d64 <__eqsf2+0x28>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d006      	beq.n	8000d84 <__eqsf2+0x48>
 8000d76:	2001      	movs	r0, #1
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	d1f3      	bne.n	8000d64 <__eqsf2+0x28>
 8000d7c:	0028      	movs	r0, r5
 8000d7e:	1e43      	subs	r3, r0, #1
 8000d80:	4198      	sbcs	r0, r3
 8000d82:	e7ef      	b.n	8000d64 <__eqsf2+0x28>
 8000d84:	2000      	movs	r0, #0
 8000d86:	e7ed      	b.n	8000d64 <__eqsf2+0x28>

08000d88 <__gesf2>:
 8000d88:	b570      	push	{r4, r5, r6, lr}
 8000d8a:	0042      	lsls	r2, r0, #1
 8000d8c:	0245      	lsls	r5, r0, #9
 8000d8e:	024e      	lsls	r6, r1, #9
 8000d90:	004c      	lsls	r4, r1, #1
 8000d92:	0fc3      	lsrs	r3, r0, #31
 8000d94:	0a6d      	lsrs	r5, r5, #9
 8000d96:	0e12      	lsrs	r2, r2, #24
 8000d98:	0a76      	lsrs	r6, r6, #9
 8000d9a:	0e24      	lsrs	r4, r4, #24
 8000d9c:	0fc8      	lsrs	r0, r1, #31
 8000d9e:	2aff      	cmp	r2, #255	; 0xff
 8000da0:	d01b      	beq.n	8000dda <__gesf2+0x52>
 8000da2:	2cff      	cmp	r4, #255	; 0xff
 8000da4:	d00e      	beq.n	8000dc4 <__gesf2+0x3c>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	d11b      	bne.n	8000de2 <__gesf2+0x5a>
 8000daa:	2c00      	cmp	r4, #0
 8000dac:	d101      	bne.n	8000db2 <__gesf2+0x2a>
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	d01c      	beq.n	8000dec <__gesf2+0x64>
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d00c      	beq.n	8000dd0 <__gesf2+0x48>
 8000db6:	4283      	cmp	r3, r0
 8000db8:	d01c      	beq.n	8000df4 <__gesf2+0x6c>
 8000dba:	2102      	movs	r1, #2
 8000dbc:	1e58      	subs	r0, r3, #1
 8000dbe:	4008      	ands	r0, r1
 8000dc0:	3801      	subs	r0, #1
 8000dc2:	bd70      	pop	{r4, r5, r6, pc}
 8000dc4:	2e00      	cmp	r6, #0
 8000dc6:	d122      	bne.n	8000e0e <__gesf2+0x86>
 8000dc8:	2a00      	cmp	r2, #0
 8000dca:	d1f4      	bne.n	8000db6 <__gesf2+0x2e>
 8000dcc:	2d00      	cmp	r5, #0
 8000dce:	d1f2      	bne.n	8000db6 <__gesf2+0x2e>
 8000dd0:	2800      	cmp	r0, #0
 8000dd2:	d1f6      	bne.n	8000dc2 <__gesf2+0x3a>
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	4240      	negs	r0, r0
 8000dd8:	e7f3      	b.n	8000dc2 <__gesf2+0x3a>
 8000dda:	2d00      	cmp	r5, #0
 8000ddc:	d117      	bne.n	8000e0e <__gesf2+0x86>
 8000dde:	2cff      	cmp	r4, #255	; 0xff
 8000de0:	d0f0      	beq.n	8000dc4 <__gesf2+0x3c>
 8000de2:	2c00      	cmp	r4, #0
 8000de4:	d1e7      	bne.n	8000db6 <__gesf2+0x2e>
 8000de6:	2e00      	cmp	r6, #0
 8000de8:	d1e5      	bne.n	8000db6 <__gesf2+0x2e>
 8000dea:	e7e6      	b.n	8000dba <__gesf2+0x32>
 8000dec:	2000      	movs	r0, #0
 8000dee:	2d00      	cmp	r5, #0
 8000df0:	d0e7      	beq.n	8000dc2 <__gesf2+0x3a>
 8000df2:	e7e2      	b.n	8000dba <__gesf2+0x32>
 8000df4:	42a2      	cmp	r2, r4
 8000df6:	dc05      	bgt.n	8000e04 <__gesf2+0x7c>
 8000df8:	dbea      	blt.n	8000dd0 <__gesf2+0x48>
 8000dfa:	42b5      	cmp	r5, r6
 8000dfc:	d802      	bhi.n	8000e04 <__gesf2+0x7c>
 8000dfe:	d3e7      	bcc.n	8000dd0 <__gesf2+0x48>
 8000e00:	2000      	movs	r0, #0
 8000e02:	e7de      	b.n	8000dc2 <__gesf2+0x3a>
 8000e04:	4243      	negs	r3, r0
 8000e06:	4158      	adcs	r0, r3
 8000e08:	0040      	lsls	r0, r0, #1
 8000e0a:	3801      	subs	r0, #1
 8000e0c:	e7d9      	b.n	8000dc2 <__gesf2+0x3a>
 8000e0e:	2002      	movs	r0, #2
 8000e10:	4240      	negs	r0, r0
 8000e12:	e7d6      	b.n	8000dc2 <__gesf2+0x3a>

08000e14 <__lesf2>:
 8000e14:	b570      	push	{r4, r5, r6, lr}
 8000e16:	0042      	lsls	r2, r0, #1
 8000e18:	0245      	lsls	r5, r0, #9
 8000e1a:	024e      	lsls	r6, r1, #9
 8000e1c:	004c      	lsls	r4, r1, #1
 8000e1e:	0fc3      	lsrs	r3, r0, #31
 8000e20:	0a6d      	lsrs	r5, r5, #9
 8000e22:	0e12      	lsrs	r2, r2, #24
 8000e24:	0a76      	lsrs	r6, r6, #9
 8000e26:	0e24      	lsrs	r4, r4, #24
 8000e28:	0fc8      	lsrs	r0, r1, #31
 8000e2a:	2aff      	cmp	r2, #255	; 0xff
 8000e2c:	d00b      	beq.n	8000e46 <__lesf2+0x32>
 8000e2e:	2cff      	cmp	r4, #255	; 0xff
 8000e30:	d00d      	beq.n	8000e4e <__lesf2+0x3a>
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	d11f      	bne.n	8000e76 <__lesf2+0x62>
 8000e36:	2c00      	cmp	r4, #0
 8000e38:	d116      	bne.n	8000e68 <__lesf2+0x54>
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d114      	bne.n	8000e68 <__lesf2+0x54>
 8000e3e:	2000      	movs	r0, #0
 8000e40:	2d00      	cmp	r5, #0
 8000e42:	d010      	beq.n	8000e66 <__lesf2+0x52>
 8000e44:	e009      	b.n	8000e5a <__lesf2+0x46>
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d10c      	bne.n	8000e64 <__lesf2+0x50>
 8000e4a:	2cff      	cmp	r4, #255	; 0xff
 8000e4c:	d113      	bne.n	8000e76 <__lesf2+0x62>
 8000e4e:	2e00      	cmp	r6, #0
 8000e50:	d108      	bne.n	8000e64 <__lesf2+0x50>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	d008      	beq.n	8000e68 <__lesf2+0x54>
 8000e56:	4283      	cmp	r3, r0
 8000e58:	d012      	beq.n	8000e80 <__lesf2+0x6c>
 8000e5a:	2102      	movs	r1, #2
 8000e5c:	1e58      	subs	r0, r3, #1
 8000e5e:	4008      	ands	r0, r1
 8000e60:	3801      	subs	r0, #1
 8000e62:	e000      	b.n	8000e66 <__lesf2+0x52>
 8000e64:	2002      	movs	r0, #2
 8000e66:	bd70      	pop	{r4, r5, r6, pc}
 8000e68:	2d00      	cmp	r5, #0
 8000e6a:	d1f4      	bne.n	8000e56 <__lesf2+0x42>
 8000e6c:	2800      	cmp	r0, #0
 8000e6e:	d1fa      	bne.n	8000e66 <__lesf2+0x52>
 8000e70:	2001      	movs	r0, #1
 8000e72:	4240      	negs	r0, r0
 8000e74:	e7f7      	b.n	8000e66 <__lesf2+0x52>
 8000e76:	2c00      	cmp	r4, #0
 8000e78:	d1ed      	bne.n	8000e56 <__lesf2+0x42>
 8000e7a:	2e00      	cmp	r6, #0
 8000e7c:	d1eb      	bne.n	8000e56 <__lesf2+0x42>
 8000e7e:	e7ec      	b.n	8000e5a <__lesf2+0x46>
 8000e80:	42a2      	cmp	r2, r4
 8000e82:	dc05      	bgt.n	8000e90 <__lesf2+0x7c>
 8000e84:	dbf2      	blt.n	8000e6c <__lesf2+0x58>
 8000e86:	42b5      	cmp	r5, r6
 8000e88:	d802      	bhi.n	8000e90 <__lesf2+0x7c>
 8000e8a:	d3ef      	bcc.n	8000e6c <__lesf2+0x58>
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	e7ea      	b.n	8000e66 <__lesf2+0x52>
 8000e90:	4243      	negs	r3, r0
 8000e92:	4158      	adcs	r0, r3
 8000e94:	0040      	lsls	r0, r0, #1
 8000e96:	3801      	subs	r0, #1
 8000e98:	e7e5      	b.n	8000e66 <__lesf2+0x52>
 8000e9a:	46c0      	nop			; (mov r8, r8)

08000e9c <__aeabi_fmul>:
 8000e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e9e:	464f      	mov	r7, r9
 8000ea0:	4646      	mov	r6, r8
 8000ea2:	46d6      	mov	lr, sl
 8000ea4:	0244      	lsls	r4, r0, #9
 8000ea6:	0045      	lsls	r5, r0, #1
 8000ea8:	b5c0      	push	{r6, r7, lr}
 8000eaa:	0a64      	lsrs	r4, r4, #9
 8000eac:	1c0f      	adds	r7, r1, #0
 8000eae:	0e2d      	lsrs	r5, r5, #24
 8000eb0:	0fc6      	lsrs	r6, r0, #31
 8000eb2:	2d00      	cmp	r5, #0
 8000eb4:	d100      	bne.n	8000eb8 <__aeabi_fmul+0x1c>
 8000eb6:	e08d      	b.n	8000fd4 <__aeabi_fmul+0x138>
 8000eb8:	2dff      	cmp	r5, #255	; 0xff
 8000eba:	d100      	bne.n	8000ebe <__aeabi_fmul+0x22>
 8000ebc:	e092      	b.n	8000fe4 <__aeabi_fmul+0x148>
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	2080      	movs	r0, #128	; 0x80
 8000ec2:	4699      	mov	r9, r3
 8000ec4:	469a      	mov	sl, r3
 8000ec6:	00e4      	lsls	r4, r4, #3
 8000ec8:	04c0      	lsls	r0, r0, #19
 8000eca:	4304      	orrs	r4, r0
 8000ecc:	3d7f      	subs	r5, #127	; 0x7f
 8000ece:	0278      	lsls	r0, r7, #9
 8000ed0:	0a43      	lsrs	r3, r0, #9
 8000ed2:	4698      	mov	r8, r3
 8000ed4:	007b      	lsls	r3, r7, #1
 8000ed6:	0e1b      	lsrs	r3, r3, #24
 8000ed8:	0fff      	lsrs	r7, r7, #31
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d100      	bne.n	8000ee0 <__aeabi_fmul+0x44>
 8000ede:	e070      	b.n	8000fc2 <__aeabi_fmul+0x126>
 8000ee0:	2bff      	cmp	r3, #255	; 0xff
 8000ee2:	d100      	bne.n	8000ee6 <__aeabi_fmul+0x4a>
 8000ee4:	e086      	b.n	8000ff4 <__aeabi_fmul+0x158>
 8000ee6:	4642      	mov	r2, r8
 8000ee8:	00d0      	lsls	r0, r2, #3
 8000eea:	2280      	movs	r2, #128	; 0x80
 8000eec:	3b7f      	subs	r3, #127	; 0x7f
 8000eee:	18ed      	adds	r5, r5, r3
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	04d2      	lsls	r2, r2, #19
 8000ef4:	4302      	orrs	r2, r0
 8000ef6:	4690      	mov	r8, r2
 8000ef8:	469c      	mov	ip, r3
 8000efa:	0031      	movs	r1, r6
 8000efc:	464b      	mov	r3, r9
 8000efe:	4079      	eors	r1, r7
 8000f00:	1c68      	adds	r0, r5, #1
 8000f02:	2b0f      	cmp	r3, #15
 8000f04:	d81c      	bhi.n	8000f40 <__aeabi_fmul+0xa4>
 8000f06:	4a76      	ldr	r2, [pc, #472]	; (80010e0 <__aeabi_fmul+0x244>)
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	58d3      	ldr	r3, [r2, r3]
 8000f0c:	469f      	mov	pc, r3
 8000f0e:	0039      	movs	r1, r7
 8000f10:	4644      	mov	r4, r8
 8000f12:	46e2      	mov	sl, ip
 8000f14:	4653      	mov	r3, sl
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d00f      	beq.n	8000f3a <__aeabi_fmul+0x9e>
 8000f1a:	2b03      	cmp	r3, #3
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_fmul+0x84>
 8000f1e:	e0d7      	b.n	80010d0 <__aeabi_fmul+0x234>
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d137      	bne.n	8000f94 <__aeabi_fmul+0xf8>
 8000f24:	2000      	movs	r0, #0
 8000f26:	2400      	movs	r4, #0
 8000f28:	05c0      	lsls	r0, r0, #23
 8000f2a:	4320      	orrs	r0, r4
 8000f2c:	07c9      	lsls	r1, r1, #31
 8000f2e:	4308      	orrs	r0, r1
 8000f30:	bce0      	pop	{r5, r6, r7}
 8000f32:	46ba      	mov	sl, r7
 8000f34:	46b1      	mov	r9, r6
 8000f36:	46a8      	mov	r8, r5
 8000f38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f3a:	20ff      	movs	r0, #255	; 0xff
 8000f3c:	2400      	movs	r4, #0
 8000f3e:	e7f3      	b.n	8000f28 <__aeabi_fmul+0x8c>
 8000f40:	0c26      	lsrs	r6, r4, #16
 8000f42:	0424      	lsls	r4, r4, #16
 8000f44:	0c22      	lsrs	r2, r4, #16
 8000f46:	4644      	mov	r4, r8
 8000f48:	0424      	lsls	r4, r4, #16
 8000f4a:	0c24      	lsrs	r4, r4, #16
 8000f4c:	4643      	mov	r3, r8
 8000f4e:	0027      	movs	r7, r4
 8000f50:	0c1b      	lsrs	r3, r3, #16
 8000f52:	4357      	muls	r7, r2
 8000f54:	4374      	muls	r4, r6
 8000f56:	435a      	muls	r2, r3
 8000f58:	435e      	muls	r6, r3
 8000f5a:	1912      	adds	r2, r2, r4
 8000f5c:	0c3b      	lsrs	r3, r7, #16
 8000f5e:	189b      	adds	r3, r3, r2
 8000f60:	429c      	cmp	r4, r3
 8000f62:	d903      	bls.n	8000f6c <__aeabi_fmul+0xd0>
 8000f64:	2280      	movs	r2, #128	; 0x80
 8000f66:	0252      	lsls	r2, r2, #9
 8000f68:	4694      	mov	ip, r2
 8000f6a:	4466      	add	r6, ip
 8000f6c:	043f      	lsls	r7, r7, #16
 8000f6e:	041a      	lsls	r2, r3, #16
 8000f70:	0c3f      	lsrs	r7, r7, #16
 8000f72:	19d2      	adds	r2, r2, r7
 8000f74:	0194      	lsls	r4, r2, #6
 8000f76:	1e67      	subs	r7, r4, #1
 8000f78:	41bc      	sbcs	r4, r7
 8000f7a:	0c1b      	lsrs	r3, r3, #16
 8000f7c:	0e92      	lsrs	r2, r2, #26
 8000f7e:	199b      	adds	r3, r3, r6
 8000f80:	4314      	orrs	r4, r2
 8000f82:	019b      	lsls	r3, r3, #6
 8000f84:	431c      	orrs	r4, r3
 8000f86:	011b      	lsls	r3, r3, #4
 8000f88:	d400      	bmi.n	8000f8c <__aeabi_fmul+0xf0>
 8000f8a:	e09b      	b.n	80010c4 <__aeabi_fmul+0x228>
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	0862      	lsrs	r2, r4, #1
 8000f90:	401c      	ands	r4, r3
 8000f92:	4314      	orrs	r4, r2
 8000f94:	0002      	movs	r2, r0
 8000f96:	327f      	adds	r2, #127	; 0x7f
 8000f98:	2a00      	cmp	r2, #0
 8000f9a:	dd64      	ble.n	8001066 <__aeabi_fmul+0x1ca>
 8000f9c:	0763      	lsls	r3, r4, #29
 8000f9e:	d004      	beq.n	8000faa <__aeabi_fmul+0x10e>
 8000fa0:	230f      	movs	r3, #15
 8000fa2:	4023      	ands	r3, r4
 8000fa4:	2b04      	cmp	r3, #4
 8000fa6:	d000      	beq.n	8000faa <__aeabi_fmul+0x10e>
 8000fa8:	3404      	adds	r4, #4
 8000faa:	0123      	lsls	r3, r4, #4
 8000fac:	d503      	bpl.n	8000fb6 <__aeabi_fmul+0x11a>
 8000fae:	0002      	movs	r2, r0
 8000fb0:	4b4c      	ldr	r3, [pc, #304]	; (80010e4 <__aeabi_fmul+0x248>)
 8000fb2:	3280      	adds	r2, #128	; 0x80
 8000fb4:	401c      	ands	r4, r3
 8000fb6:	2afe      	cmp	r2, #254	; 0xfe
 8000fb8:	dcbf      	bgt.n	8000f3a <__aeabi_fmul+0x9e>
 8000fba:	01a4      	lsls	r4, r4, #6
 8000fbc:	0a64      	lsrs	r4, r4, #9
 8000fbe:	b2d0      	uxtb	r0, r2
 8000fc0:	e7b2      	b.n	8000f28 <__aeabi_fmul+0x8c>
 8000fc2:	4643      	mov	r3, r8
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d13d      	bne.n	8001044 <__aeabi_fmul+0x1a8>
 8000fc8:	464a      	mov	r2, r9
 8000fca:	3301      	adds	r3, #1
 8000fcc:	431a      	orrs	r2, r3
 8000fce:	4691      	mov	r9, r2
 8000fd0:	469c      	mov	ip, r3
 8000fd2:	e792      	b.n	8000efa <__aeabi_fmul+0x5e>
 8000fd4:	2c00      	cmp	r4, #0
 8000fd6:	d129      	bne.n	800102c <__aeabi_fmul+0x190>
 8000fd8:	2304      	movs	r3, #4
 8000fda:	4699      	mov	r9, r3
 8000fdc:	3b03      	subs	r3, #3
 8000fde:	2500      	movs	r5, #0
 8000fe0:	469a      	mov	sl, r3
 8000fe2:	e774      	b.n	8000ece <__aeabi_fmul+0x32>
 8000fe4:	2c00      	cmp	r4, #0
 8000fe6:	d11b      	bne.n	8001020 <__aeabi_fmul+0x184>
 8000fe8:	2308      	movs	r3, #8
 8000fea:	4699      	mov	r9, r3
 8000fec:	3b06      	subs	r3, #6
 8000fee:	25ff      	movs	r5, #255	; 0xff
 8000ff0:	469a      	mov	sl, r3
 8000ff2:	e76c      	b.n	8000ece <__aeabi_fmul+0x32>
 8000ff4:	4643      	mov	r3, r8
 8000ff6:	35ff      	adds	r5, #255	; 0xff
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d10b      	bne.n	8001014 <__aeabi_fmul+0x178>
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	464a      	mov	r2, r9
 8001000:	431a      	orrs	r2, r3
 8001002:	4691      	mov	r9, r2
 8001004:	469c      	mov	ip, r3
 8001006:	e778      	b.n	8000efa <__aeabi_fmul+0x5e>
 8001008:	4653      	mov	r3, sl
 800100a:	0031      	movs	r1, r6
 800100c:	2b02      	cmp	r3, #2
 800100e:	d000      	beq.n	8001012 <__aeabi_fmul+0x176>
 8001010:	e783      	b.n	8000f1a <__aeabi_fmul+0x7e>
 8001012:	e792      	b.n	8000f3a <__aeabi_fmul+0x9e>
 8001014:	2303      	movs	r3, #3
 8001016:	464a      	mov	r2, r9
 8001018:	431a      	orrs	r2, r3
 800101a:	4691      	mov	r9, r2
 800101c:	469c      	mov	ip, r3
 800101e:	e76c      	b.n	8000efa <__aeabi_fmul+0x5e>
 8001020:	230c      	movs	r3, #12
 8001022:	4699      	mov	r9, r3
 8001024:	3b09      	subs	r3, #9
 8001026:	25ff      	movs	r5, #255	; 0xff
 8001028:	469a      	mov	sl, r3
 800102a:	e750      	b.n	8000ece <__aeabi_fmul+0x32>
 800102c:	0020      	movs	r0, r4
 800102e:	f002 f96f 	bl	8003310 <__clzsi2>
 8001032:	2576      	movs	r5, #118	; 0x76
 8001034:	1f43      	subs	r3, r0, #5
 8001036:	409c      	lsls	r4, r3
 8001038:	2300      	movs	r3, #0
 800103a:	426d      	negs	r5, r5
 800103c:	4699      	mov	r9, r3
 800103e:	469a      	mov	sl, r3
 8001040:	1a2d      	subs	r5, r5, r0
 8001042:	e744      	b.n	8000ece <__aeabi_fmul+0x32>
 8001044:	4640      	mov	r0, r8
 8001046:	f002 f963 	bl	8003310 <__clzsi2>
 800104a:	4642      	mov	r2, r8
 800104c:	1f43      	subs	r3, r0, #5
 800104e:	409a      	lsls	r2, r3
 8001050:	2300      	movs	r3, #0
 8001052:	1a2d      	subs	r5, r5, r0
 8001054:	4690      	mov	r8, r2
 8001056:	469c      	mov	ip, r3
 8001058:	3d76      	subs	r5, #118	; 0x76
 800105a:	e74e      	b.n	8000efa <__aeabi_fmul+0x5e>
 800105c:	2480      	movs	r4, #128	; 0x80
 800105e:	2100      	movs	r1, #0
 8001060:	20ff      	movs	r0, #255	; 0xff
 8001062:	03e4      	lsls	r4, r4, #15
 8001064:	e760      	b.n	8000f28 <__aeabi_fmul+0x8c>
 8001066:	2301      	movs	r3, #1
 8001068:	1a9b      	subs	r3, r3, r2
 800106a:	2b1b      	cmp	r3, #27
 800106c:	dd00      	ble.n	8001070 <__aeabi_fmul+0x1d4>
 800106e:	e759      	b.n	8000f24 <__aeabi_fmul+0x88>
 8001070:	0022      	movs	r2, r4
 8001072:	309e      	adds	r0, #158	; 0x9e
 8001074:	40da      	lsrs	r2, r3
 8001076:	4084      	lsls	r4, r0
 8001078:	0013      	movs	r3, r2
 800107a:	1e62      	subs	r2, r4, #1
 800107c:	4194      	sbcs	r4, r2
 800107e:	431c      	orrs	r4, r3
 8001080:	0763      	lsls	r3, r4, #29
 8001082:	d004      	beq.n	800108e <__aeabi_fmul+0x1f2>
 8001084:	230f      	movs	r3, #15
 8001086:	4023      	ands	r3, r4
 8001088:	2b04      	cmp	r3, #4
 800108a:	d000      	beq.n	800108e <__aeabi_fmul+0x1f2>
 800108c:	3404      	adds	r4, #4
 800108e:	0163      	lsls	r3, r4, #5
 8001090:	d51a      	bpl.n	80010c8 <__aeabi_fmul+0x22c>
 8001092:	2001      	movs	r0, #1
 8001094:	2400      	movs	r4, #0
 8001096:	e747      	b.n	8000f28 <__aeabi_fmul+0x8c>
 8001098:	2080      	movs	r0, #128	; 0x80
 800109a:	03c0      	lsls	r0, r0, #15
 800109c:	4204      	tst	r4, r0
 800109e:	d009      	beq.n	80010b4 <__aeabi_fmul+0x218>
 80010a0:	4643      	mov	r3, r8
 80010a2:	4203      	tst	r3, r0
 80010a4:	d106      	bne.n	80010b4 <__aeabi_fmul+0x218>
 80010a6:	4644      	mov	r4, r8
 80010a8:	4304      	orrs	r4, r0
 80010aa:	0264      	lsls	r4, r4, #9
 80010ac:	0039      	movs	r1, r7
 80010ae:	20ff      	movs	r0, #255	; 0xff
 80010b0:	0a64      	lsrs	r4, r4, #9
 80010b2:	e739      	b.n	8000f28 <__aeabi_fmul+0x8c>
 80010b4:	2080      	movs	r0, #128	; 0x80
 80010b6:	03c0      	lsls	r0, r0, #15
 80010b8:	4304      	orrs	r4, r0
 80010ba:	0264      	lsls	r4, r4, #9
 80010bc:	0031      	movs	r1, r6
 80010be:	20ff      	movs	r0, #255	; 0xff
 80010c0:	0a64      	lsrs	r4, r4, #9
 80010c2:	e731      	b.n	8000f28 <__aeabi_fmul+0x8c>
 80010c4:	0028      	movs	r0, r5
 80010c6:	e765      	b.n	8000f94 <__aeabi_fmul+0xf8>
 80010c8:	01a4      	lsls	r4, r4, #6
 80010ca:	2000      	movs	r0, #0
 80010cc:	0a64      	lsrs	r4, r4, #9
 80010ce:	e72b      	b.n	8000f28 <__aeabi_fmul+0x8c>
 80010d0:	2080      	movs	r0, #128	; 0x80
 80010d2:	03c0      	lsls	r0, r0, #15
 80010d4:	4304      	orrs	r4, r0
 80010d6:	0264      	lsls	r4, r4, #9
 80010d8:	20ff      	movs	r0, #255	; 0xff
 80010da:	0a64      	lsrs	r4, r4, #9
 80010dc:	e724      	b.n	8000f28 <__aeabi_fmul+0x8c>
 80010de:	46c0      	nop			; (mov r8, r8)
 80010e0:	0800d860 	.word	0x0800d860
 80010e4:	f7ffffff 	.word	0xf7ffffff

080010e8 <__aeabi_fsub>:
 80010e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ea:	46ce      	mov	lr, r9
 80010ec:	4647      	mov	r7, r8
 80010ee:	0243      	lsls	r3, r0, #9
 80010f0:	0a5b      	lsrs	r3, r3, #9
 80010f2:	024e      	lsls	r6, r1, #9
 80010f4:	00da      	lsls	r2, r3, #3
 80010f6:	4694      	mov	ip, r2
 80010f8:	0a72      	lsrs	r2, r6, #9
 80010fa:	4691      	mov	r9, r2
 80010fc:	0045      	lsls	r5, r0, #1
 80010fe:	004a      	lsls	r2, r1, #1
 8001100:	b580      	push	{r7, lr}
 8001102:	0e2d      	lsrs	r5, r5, #24
 8001104:	001f      	movs	r7, r3
 8001106:	0fc4      	lsrs	r4, r0, #31
 8001108:	0e12      	lsrs	r2, r2, #24
 800110a:	0fc9      	lsrs	r1, r1, #31
 800110c:	09b6      	lsrs	r6, r6, #6
 800110e:	2aff      	cmp	r2, #255	; 0xff
 8001110:	d05b      	beq.n	80011ca <__aeabi_fsub+0xe2>
 8001112:	2001      	movs	r0, #1
 8001114:	4041      	eors	r1, r0
 8001116:	428c      	cmp	r4, r1
 8001118:	d039      	beq.n	800118e <__aeabi_fsub+0xa6>
 800111a:	1aa8      	subs	r0, r5, r2
 800111c:	2800      	cmp	r0, #0
 800111e:	dd5a      	ble.n	80011d6 <__aeabi_fsub+0xee>
 8001120:	2a00      	cmp	r2, #0
 8001122:	d06a      	beq.n	80011fa <__aeabi_fsub+0x112>
 8001124:	2dff      	cmp	r5, #255	; 0xff
 8001126:	d100      	bne.n	800112a <__aeabi_fsub+0x42>
 8001128:	e0d9      	b.n	80012de <__aeabi_fsub+0x1f6>
 800112a:	2280      	movs	r2, #128	; 0x80
 800112c:	04d2      	lsls	r2, r2, #19
 800112e:	4316      	orrs	r6, r2
 8001130:	281b      	cmp	r0, #27
 8001132:	dc00      	bgt.n	8001136 <__aeabi_fsub+0x4e>
 8001134:	e0e9      	b.n	800130a <__aeabi_fsub+0x222>
 8001136:	2001      	movs	r0, #1
 8001138:	4663      	mov	r3, ip
 800113a:	1a18      	subs	r0, r3, r0
 800113c:	0143      	lsls	r3, r0, #5
 800113e:	d400      	bmi.n	8001142 <__aeabi_fsub+0x5a>
 8001140:	e0b4      	b.n	80012ac <__aeabi_fsub+0x1c4>
 8001142:	0180      	lsls	r0, r0, #6
 8001144:	0987      	lsrs	r7, r0, #6
 8001146:	0038      	movs	r0, r7
 8001148:	f002 f8e2 	bl	8003310 <__clzsi2>
 800114c:	3805      	subs	r0, #5
 800114e:	4087      	lsls	r7, r0
 8001150:	4285      	cmp	r5, r0
 8001152:	dc00      	bgt.n	8001156 <__aeabi_fsub+0x6e>
 8001154:	e0cc      	b.n	80012f0 <__aeabi_fsub+0x208>
 8001156:	1a2d      	subs	r5, r5, r0
 8001158:	48b5      	ldr	r0, [pc, #724]	; (8001430 <__aeabi_fsub+0x348>)
 800115a:	4038      	ands	r0, r7
 800115c:	0743      	lsls	r3, r0, #29
 800115e:	d004      	beq.n	800116a <__aeabi_fsub+0x82>
 8001160:	230f      	movs	r3, #15
 8001162:	4003      	ands	r3, r0
 8001164:	2b04      	cmp	r3, #4
 8001166:	d000      	beq.n	800116a <__aeabi_fsub+0x82>
 8001168:	3004      	adds	r0, #4
 800116a:	0143      	lsls	r3, r0, #5
 800116c:	d400      	bmi.n	8001170 <__aeabi_fsub+0x88>
 800116e:	e0a0      	b.n	80012b2 <__aeabi_fsub+0x1ca>
 8001170:	1c6a      	adds	r2, r5, #1
 8001172:	2dfe      	cmp	r5, #254	; 0xfe
 8001174:	d100      	bne.n	8001178 <__aeabi_fsub+0x90>
 8001176:	e08d      	b.n	8001294 <__aeabi_fsub+0x1ac>
 8001178:	0180      	lsls	r0, r0, #6
 800117a:	0a47      	lsrs	r7, r0, #9
 800117c:	b2d2      	uxtb	r2, r2
 800117e:	05d0      	lsls	r0, r2, #23
 8001180:	4338      	orrs	r0, r7
 8001182:	07e4      	lsls	r4, r4, #31
 8001184:	4320      	orrs	r0, r4
 8001186:	bcc0      	pop	{r6, r7}
 8001188:	46b9      	mov	r9, r7
 800118a:	46b0      	mov	r8, r6
 800118c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800118e:	1aa8      	subs	r0, r5, r2
 8001190:	4680      	mov	r8, r0
 8001192:	2800      	cmp	r0, #0
 8001194:	dd45      	ble.n	8001222 <__aeabi_fsub+0x13a>
 8001196:	2a00      	cmp	r2, #0
 8001198:	d070      	beq.n	800127c <__aeabi_fsub+0x194>
 800119a:	2dff      	cmp	r5, #255	; 0xff
 800119c:	d100      	bne.n	80011a0 <__aeabi_fsub+0xb8>
 800119e:	e09e      	b.n	80012de <__aeabi_fsub+0x1f6>
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	04db      	lsls	r3, r3, #19
 80011a4:	431e      	orrs	r6, r3
 80011a6:	4643      	mov	r3, r8
 80011a8:	2b1b      	cmp	r3, #27
 80011aa:	dc00      	bgt.n	80011ae <__aeabi_fsub+0xc6>
 80011ac:	e0d2      	b.n	8001354 <__aeabi_fsub+0x26c>
 80011ae:	2001      	movs	r0, #1
 80011b0:	4460      	add	r0, ip
 80011b2:	0143      	lsls	r3, r0, #5
 80011b4:	d57a      	bpl.n	80012ac <__aeabi_fsub+0x1c4>
 80011b6:	3501      	adds	r5, #1
 80011b8:	2dff      	cmp	r5, #255	; 0xff
 80011ba:	d06b      	beq.n	8001294 <__aeabi_fsub+0x1ac>
 80011bc:	2301      	movs	r3, #1
 80011be:	4a9d      	ldr	r2, [pc, #628]	; (8001434 <__aeabi_fsub+0x34c>)
 80011c0:	4003      	ands	r3, r0
 80011c2:	0840      	lsrs	r0, r0, #1
 80011c4:	4010      	ands	r0, r2
 80011c6:	4318      	orrs	r0, r3
 80011c8:	e7c8      	b.n	800115c <__aeabi_fsub+0x74>
 80011ca:	2e00      	cmp	r6, #0
 80011cc:	d020      	beq.n	8001210 <__aeabi_fsub+0x128>
 80011ce:	428c      	cmp	r4, r1
 80011d0:	d023      	beq.n	800121a <__aeabi_fsub+0x132>
 80011d2:	0028      	movs	r0, r5
 80011d4:	38ff      	subs	r0, #255	; 0xff
 80011d6:	2800      	cmp	r0, #0
 80011d8:	d039      	beq.n	800124e <__aeabi_fsub+0x166>
 80011da:	1b57      	subs	r7, r2, r5
 80011dc:	2d00      	cmp	r5, #0
 80011de:	d000      	beq.n	80011e2 <__aeabi_fsub+0xfa>
 80011e0:	e09d      	b.n	800131e <__aeabi_fsub+0x236>
 80011e2:	4663      	mov	r3, ip
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d100      	bne.n	80011ea <__aeabi_fsub+0x102>
 80011e8:	e0db      	b.n	80013a2 <__aeabi_fsub+0x2ba>
 80011ea:	1e7b      	subs	r3, r7, #1
 80011ec:	2f01      	cmp	r7, #1
 80011ee:	d100      	bne.n	80011f2 <__aeabi_fsub+0x10a>
 80011f0:	e10d      	b.n	800140e <__aeabi_fsub+0x326>
 80011f2:	2fff      	cmp	r7, #255	; 0xff
 80011f4:	d071      	beq.n	80012da <__aeabi_fsub+0x1f2>
 80011f6:	001f      	movs	r7, r3
 80011f8:	e098      	b.n	800132c <__aeabi_fsub+0x244>
 80011fa:	2e00      	cmp	r6, #0
 80011fc:	d100      	bne.n	8001200 <__aeabi_fsub+0x118>
 80011fe:	e0a7      	b.n	8001350 <__aeabi_fsub+0x268>
 8001200:	1e42      	subs	r2, r0, #1
 8001202:	2801      	cmp	r0, #1
 8001204:	d100      	bne.n	8001208 <__aeabi_fsub+0x120>
 8001206:	e0e6      	b.n	80013d6 <__aeabi_fsub+0x2ee>
 8001208:	28ff      	cmp	r0, #255	; 0xff
 800120a:	d068      	beq.n	80012de <__aeabi_fsub+0x1f6>
 800120c:	0010      	movs	r0, r2
 800120e:	e78f      	b.n	8001130 <__aeabi_fsub+0x48>
 8001210:	2001      	movs	r0, #1
 8001212:	4041      	eors	r1, r0
 8001214:	42a1      	cmp	r1, r4
 8001216:	d000      	beq.n	800121a <__aeabi_fsub+0x132>
 8001218:	e77f      	b.n	800111a <__aeabi_fsub+0x32>
 800121a:	20ff      	movs	r0, #255	; 0xff
 800121c:	4240      	negs	r0, r0
 800121e:	4680      	mov	r8, r0
 8001220:	44a8      	add	r8, r5
 8001222:	4640      	mov	r0, r8
 8001224:	2800      	cmp	r0, #0
 8001226:	d038      	beq.n	800129a <__aeabi_fsub+0x1b2>
 8001228:	1b51      	subs	r1, r2, r5
 800122a:	2d00      	cmp	r5, #0
 800122c:	d100      	bne.n	8001230 <__aeabi_fsub+0x148>
 800122e:	e0ae      	b.n	800138e <__aeabi_fsub+0x2a6>
 8001230:	2aff      	cmp	r2, #255	; 0xff
 8001232:	d100      	bne.n	8001236 <__aeabi_fsub+0x14e>
 8001234:	e0df      	b.n	80013f6 <__aeabi_fsub+0x30e>
 8001236:	2380      	movs	r3, #128	; 0x80
 8001238:	4660      	mov	r0, ip
 800123a:	04db      	lsls	r3, r3, #19
 800123c:	4318      	orrs	r0, r3
 800123e:	4684      	mov	ip, r0
 8001240:	291b      	cmp	r1, #27
 8001242:	dc00      	bgt.n	8001246 <__aeabi_fsub+0x15e>
 8001244:	e0d9      	b.n	80013fa <__aeabi_fsub+0x312>
 8001246:	2001      	movs	r0, #1
 8001248:	0015      	movs	r5, r2
 800124a:	1980      	adds	r0, r0, r6
 800124c:	e7b1      	b.n	80011b2 <__aeabi_fsub+0xca>
 800124e:	20fe      	movs	r0, #254	; 0xfe
 8001250:	1c6a      	adds	r2, r5, #1
 8001252:	4210      	tst	r0, r2
 8001254:	d171      	bne.n	800133a <__aeabi_fsub+0x252>
 8001256:	2d00      	cmp	r5, #0
 8001258:	d000      	beq.n	800125c <__aeabi_fsub+0x174>
 800125a:	e0a6      	b.n	80013aa <__aeabi_fsub+0x2c2>
 800125c:	4663      	mov	r3, ip
 800125e:	2b00      	cmp	r3, #0
 8001260:	d100      	bne.n	8001264 <__aeabi_fsub+0x17c>
 8001262:	e0d9      	b.n	8001418 <__aeabi_fsub+0x330>
 8001264:	2200      	movs	r2, #0
 8001266:	2e00      	cmp	r6, #0
 8001268:	d100      	bne.n	800126c <__aeabi_fsub+0x184>
 800126a:	e788      	b.n	800117e <__aeabi_fsub+0x96>
 800126c:	1b98      	subs	r0, r3, r6
 800126e:	0143      	lsls	r3, r0, #5
 8001270:	d400      	bmi.n	8001274 <__aeabi_fsub+0x18c>
 8001272:	e0e1      	b.n	8001438 <__aeabi_fsub+0x350>
 8001274:	4663      	mov	r3, ip
 8001276:	000c      	movs	r4, r1
 8001278:	1af0      	subs	r0, r6, r3
 800127a:	e76f      	b.n	800115c <__aeabi_fsub+0x74>
 800127c:	2e00      	cmp	r6, #0
 800127e:	d100      	bne.n	8001282 <__aeabi_fsub+0x19a>
 8001280:	e0b7      	b.n	80013f2 <__aeabi_fsub+0x30a>
 8001282:	0002      	movs	r2, r0
 8001284:	3a01      	subs	r2, #1
 8001286:	2801      	cmp	r0, #1
 8001288:	d100      	bne.n	800128c <__aeabi_fsub+0x1a4>
 800128a:	e09c      	b.n	80013c6 <__aeabi_fsub+0x2de>
 800128c:	28ff      	cmp	r0, #255	; 0xff
 800128e:	d026      	beq.n	80012de <__aeabi_fsub+0x1f6>
 8001290:	4690      	mov	r8, r2
 8001292:	e788      	b.n	80011a6 <__aeabi_fsub+0xbe>
 8001294:	22ff      	movs	r2, #255	; 0xff
 8001296:	2700      	movs	r7, #0
 8001298:	e771      	b.n	800117e <__aeabi_fsub+0x96>
 800129a:	20fe      	movs	r0, #254	; 0xfe
 800129c:	1c6a      	adds	r2, r5, #1
 800129e:	4210      	tst	r0, r2
 80012a0:	d064      	beq.n	800136c <__aeabi_fsub+0x284>
 80012a2:	2aff      	cmp	r2, #255	; 0xff
 80012a4:	d0f6      	beq.n	8001294 <__aeabi_fsub+0x1ac>
 80012a6:	0015      	movs	r5, r2
 80012a8:	4466      	add	r6, ip
 80012aa:	0870      	lsrs	r0, r6, #1
 80012ac:	0743      	lsls	r3, r0, #29
 80012ae:	d000      	beq.n	80012b2 <__aeabi_fsub+0x1ca>
 80012b0:	e756      	b.n	8001160 <__aeabi_fsub+0x78>
 80012b2:	08c3      	lsrs	r3, r0, #3
 80012b4:	2dff      	cmp	r5, #255	; 0xff
 80012b6:	d012      	beq.n	80012de <__aeabi_fsub+0x1f6>
 80012b8:	025b      	lsls	r3, r3, #9
 80012ba:	0a5f      	lsrs	r7, r3, #9
 80012bc:	b2ea      	uxtb	r2, r5
 80012be:	e75e      	b.n	800117e <__aeabi_fsub+0x96>
 80012c0:	4662      	mov	r2, ip
 80012c2:	2a00      	cmp	r2, #0
 80012c4:	d100      	bne.n	80012c8 <__aeabi_fsub+0x1e0>
 80012c6:	e096      	b.n	80013f6 <__aeabi_fsub+0x30e>
 80012c8:	2e00      	cmp	r6, #0
 80012ca:	d008      	beq.n	80012de <__aeabi_fsub+0x1f6>
 80012cc:	2280      	movs	r2, #128	; 0x80
 80012ce:	03d2      	lsls	r2, r2, #15
 80012d0:	4213      	tst	r3, r2
 80012d2:	d004      	beq.n	80012de <__aeabi_fsub+0x1f6>
 80012d4:	4648      	mov	r0, r9
 80012d6:	4210      	tst	r0, r2
 80012d8:	d101      	bne.n	80012de <__aeabi_fsub+0x1f6>
 80012da:	000c      	movs	r4, r1
 80012dc:	464b      	mov	r3, r9
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d0d8      	beq.n	8001294 <__aeabi_fsub+0x1ac>
 80012e2:	2780      	movs	r7, #128	; 0x80
 80012e4:	03ff      	lsls	r7, r7, #15
 80012e6:	431f      	orrs	r7, r3
 80012e8:	027f      	lsls	r7, r7, #9
 80012ea:	22ff      	movs	r2, #255	; 0xff
 80012ec:	0a7f      	lsrs	r7, r7, #9
 80012ee:	e746      	b.n	800117e <__aeabi_fsub+0x96>
 80012f0:	2320      	movs	r3, #32
 80012f2:	003a      	movs	r2, r7
 80012f4:	1b45      	subs	r5, r0, r5
 80012f6:	0038      	movs	r0, r7
 80012f8:	3501      	adds	r5, #1
 80012fa:	40ea      	lsrs	r2, r5
 80012fc:	1b5d      	subs	r5, r3, r5
 80012fe:	40a8      	lsls	r0, r5
 8001300:	1e43      	subs	r3, r0, #1
 8001302:	4198      	sbcs	r0, r3
 8001304:	2500      	movs	r5, #0
 8001306:	4310      	orrs	r0, r2
 8001308:	e728      	b.n	800115c <__aeabi_fsub+0x74>
 800130a:	2320      	movs	r3, #32
 800130c:	1a1b      	subs	r3, r3, r0
 800130e:	0032      	movs	r2, r6
 8001310:	409e      	lsls	r6, r3
 8001312:	40c2      	lsrs	r2, r0
 8001314:	0030      	movs	r0, r6
 8001316:	1e43      	subs	r3, r0, #1
 8001318:	4198      	sbcs	r0, r3
 800131a:	4310      	orrs	r0, r2
 800131c:	e70c      	b.n	8001138 <__aeabi_fsub+0x50>
 800131e:	2aff      	cmp	r2, #255	; 0xff
 8001320:	d0db      	beq.n	80012da <__aeabi_fsub+0x1f2>
 8001322:	2380      	movs	r3, #128	; 0x80
 8001324:	4660      	mov	r0, ip
 8001326:	04db      	lsls	r3, r3, #19
 8001328:	4318      	orrs	r0, r3
 800132a:	4684      	mov	ip, r0
 800132c:	2f1b      	cmp	r7, #27
 800132e:	dd56      	ble.n	80013de <__aeabi_fsub+0x2f6>
 8001330:	2001      	movs	r0, #1
 8001332:	000c      	movs	r4, r1
 8001334:	0015      	movs	r5, r2
 8001336:	1a30      	subs	r0, r6, r0
 8001338:	e700      	b.n	800113c <__aeabi_fsub+0x54>
 800133a:	4663      	mov	r3, ip
 800133c:	1b9f      	subs	r7, r3, r6
 800133e:	017b      	lsls	r3, r7, #5
 8001340:	d43d      	bmi.n	80013be <__aeabi_fsub+0x2d6>
 8001342:	2f00      	cmp	r7, #0
 8001344:	d000      	beq.n	8001348 <__aeabi_fsub+0x260>
 8001346:	e6fe      	b.n	8001146 <__aeabi_fsub+0x5e>
 8001348:	2400      	movs	r4, #0
 800134a:	2200      	movs	r2, #0
 800134c:	2700      	movs	r7, #0
 800134e:	e716      	b.n	800117e <__aeabi_fsub+0x96>
 8001350:	0005      	movs	r5, r0
 8001352:	e7af      	b.n	80012b4 <__aeabi_fsub+0x1cc>
 8001354:	0032      	movs	r2, r6
 8001356:	4643      	mov	r3, r8
 8001358:	4641      	mov	r1, r8
 800135a:	40da      	lsrs	r2, r3
 800135c:	2320      	movs	r3, #32
 800135e:	1a5b      	subs	r3, r3, r1
 8001360:	409e      	lsls	r6, r3
 8001362:	0030      	movs	r0, r6
 8001364:	1e43      	subs	r3, r0, #1
 8001366:	4198      	sbcs	r0, r3
 8001368:	4310      	orrs	r0, r2
 800136a:	e721      	b.n	80011b0 <__aeabi_fsub+0xc8>
 800136c:	2d00      	cmp	r5, #0
 800136e:	d1a7      	bne.n	80012c0 <__aeabi_fsub+0x1d8>
 8001370:	4663      	mov	r3, ip
 8001372:	2b00      	cmp	r3, #0
 8001374:	d059      	beq.n	800142a <__aeabi_fsub+0x342>
 8001376:	2200      	movs	r2, #0
 8001378:	2e00      	cmp	r6, #0
 800137a:	d100      	bne.n	800137e <__aeabi_fsub+0x296>
 800137c:	e6ff      	b.n	800117e <__aeabi_fsub+0x96>
 800137e:	0030      	movs	r0, r6
 8001380:	4460      	add	r0, ip
 8001382:	0143      	lsls	r3, r0, #5
 8001384:	d592      	bpl.n	80012ac <__aeabi_fsub+0x1c4>
 8001386:	4b2a      	ldr	r3, [pc, #168]	; (8001430 <__aeabi_fsub+0x348>)
 8001388:	3501      	adds	r5, #1
 800138a:	4018      	ands	r0, r3
 800138c:	e78e      	b.n	80012ac <__aeabi_fsub+0x1c4>
 800138e:	4663      	mov	r3, ip
 8001390:	2b00      	cmp	r3, #0
 8001392:	d047      	beq.n	8001424 <__aeabi_fsub+0x33c>
 8001394:	1e4b      	subs	r3, r1, #1
 8001396:	2901      	cmp	r1, #1
 8001398:	d015      	beq.n	80013c6 <__aeabi_fsub+0x2de>
 800139a:	29ff      	cmp	r1, #255	; 0xff
 800139c:	d02b      	beq.n	80013f6 <__aeabi_fsub+0x30e>
 800139e:	0019      	movs	r1, r3
 80013a0:	e74e      	b.n	8001240 <__aeabi_fsub+0x158>
 80013a2:	000c      	movs	r4, r1
 80013a4:	464b      	mov	r3, r9
 80013a6:	003d      	movs	r5, r7
 80013a8:	e784      	b.n	80012b4 <__aeabi_fsub+0x1cc>
 80013aa:	4662      	mov	r2, ip
 80013ac:	2a00      	cmp	r2, #0
 80013ae:	d18b      	bne.n	80012c8 <__aeabi_fsub+0x1e0>
 80013b0:	2e00      	cmp	r6, #0
 80013b2:	d192      	bne.n	80012da <__aeabi_fsub+0x1f2>
 80013b4:	2780      	movs	r7, #128	; 0x80
 80013b6:	2400      	movs	r4, #0
 80013b8:	22ff      	movs	r2, #255	; 0xff
 80013ba:	03ff      	lsls	r7, r7, #15
 80013bc:	e6df      	b.n	800117e <__aeabi_fsub+0x96>
 80013be:	4663      	mov	r3, ip
 80013c0:	000c      	movs	r4, r1
 80013c2:	1af7      	subs	r7, r6, r3
 80013c4:	e6bf      	b.n	8001146 <__aeabi_fsub+0x5e>
 80013c6:	0030      	movs	r0, r6
 80013c8:	4460      	add	r0, ip
 80013ca:	2501      	movs	r5, #1
 80013cc:	0143      	lsls	r3, r0, #5
 80013ce:	d400      	bmi.n	80013d2 <__aeabi_fsub+0x2ea>
 80013d0:	e76c      	b.n	80012ac <__aeabi_fsub+0x1c4>
 80013d2:	2502      	movs	r5, #2
 80013d4:	e6f2      	b.n	80011bc <__aeabi_fsub+0xd4>
 80013d6:	4663      	mov	r3, ip
 80013d8:	2501      	movs	r5, #1
 80013da:	1b98      	subs	r0, r3, r6
 80013dc:	e6ae      	b.n	800113c <__aeabi_fsub+0x54>
 80013de:	2320      	movs	r3, #32
 80013e0:	4664      	mov	r4, ip
 80013e2:	4660      	mov	r0, ip
 80013e4:	40fc      	lsrs	r4, r7
 80013e6:	1bdf      	subs	r7, r3, r7
 80013e8:	40b8      	lsls	r0, r7
 80013ea:	1e43      	subs	r3, r0, #1
 80013ec:	4198      	sbcs	r0, r3
 80013ee:	4320      	orrs	r0, r4
 80013f0:	e79f      	b.n	8001332 <__aeabi_fsub+0x24a>
 80013f2:	0005      	movs	r5, r0
 80013f4:	e75e      	b.n	80012b4 <__aeabi_fsub+0x1cc>
 80013f6:	464b      	mov	r3, r9
 80013f8:	e771      	b.n	80012de <__aeabi_fsub+0x1f6>
 80013fa:	2320      	movs	r3, #32
 80013fc:	4665      	mov	r5, ip
 80013fe:	4660      	mov	r0, ip
 8001400:	40cd      	lsrs	r5, r1
 8001402:	1a59      	subs	r1, r3, r1
 8001404:	4088      	lsls	r0, r1
 8001406:	1e43      	subs	r3, r0, #1
 8001408:	4198      	sbcs	r0, r3
 800140a:	4328      	orrs	r0, r5
 800140c:	e71c      	b.n	8001248 <__aeabi_fsub+0x160>
 800140e:	4663      	mov	r3, ip
 8001410:	000c      	movs	r4, r1
 8001412:	2501      	movs	r5, #1
 8001414:	1af0      	subs	r0, r6, r3
 8001416:	e691      	b.n	800113c <__aeabi_fsub+0x54>
 8001418:	2e00      	cmp	r6, #0
 800141a:	d095      	beq.n	8001348 <__aeabi_fsub+0x260>
 800141c:	000c      	movs	r4, r1
 800141e:	464f      	mov	r7, r9
 8001420:	2200      	movs	r2, #0
 8001422:	e6ac      	b.n	800117e <__aeabi_fsub+0x96>
 8001424:	464b      	mov	r3, r9
 8001426:	000d      	movs	r5, r1
 8001428:	e744      	b.n	80012b4 <__aeabi_fsub+0x1cc>
 800142a:	464f      	mov	r7, r9
 800142c:	2200      	movs	r2, #0
 800142e:	e6a6      	b.n	800117e <__aeabi_fsub+0x96>
 8001430:	fbffffff 	.word	0xfbffffff
 8001434:	7dffffff 	.word	0x7dffffff
 8001438:	2800      	cmp	r0, #0
 800143a:	d000      	beq.n	800143e <__aeabi_fsub+0x356>
 800143c:	e736      	b.n	80012ac <__aeabi_fsub+0x1c4>
 800143e:	2400      	movs	r4, #0
 8001440:	2700      	movs	r7, #0
 8001442:	e69c      	b.n	800117e <__aeabi_fsub+0x96>

08001444 <__aeabi_f2iz>:
 8001444:	0241      	lsls	r1, r0, #9
 8001446:	0042      	lsls	r2, r0, #1
 8001448:	0fc3      	lsrs	r3, r0, #31
 800144a:	0a49      	lsrs	r1, r1, #9
 800144c:	2000      	movs	r0, #0
 800144e:	0e12      	lsrs	r2, r2, #24
 8001450:	2a7e      	cmp	r2, #126	; 0x7e
 8001452:	dd03      	ble.n	800145c <__aeabi_f2iz+0x18>
 8001454:	2a9d      	cmp	r2, #157	; 0x9d
 8001456:	dd02      	ble.n	800145e <__aeabi_f2iz+0x1a>
 8001458:	4a09      	ldr	r2, [pc, #36]	; (8001480 <__aeabi_f2iz+0x3c>)
 800145a:	1898      	adds	r0, r3, r2
 800145c:	4770      	bx	lr
 800145e:	2080      	movs	r0, #128	; 0x80
 8001460:	0400      	lsls	r0, r0, #16
 8001462:	4301      	orrs	r1, r0
 8001464:	2a95      	cmp	r2, #149	; 0x95
 8001466:	dc07      	bgt.n	8001478 <__aeabi_f2iz+0x34>
 8001468:	2096      	movs	r0, #150	; 0x96
 800146a:	1a82      	subs	r2, r0, r2
 800146c:	40d1      	lsrs	r1, r2
 800146e:	4248      	negs	r0, r1
 8001470:	2b00      	cmp	r3, #0
 8001472:	d1f3      	bne.n	800145c <__aeabi_f2iz+0x18>
 8001474:	0008      	movs	r0, r1
 8001476:	e7f1      	b.n	800145c <__aeabi_f2iz+0x18>
 8001478:	3a96      	subs	r2, #150	; 0x96
 800147a:	4091      	lsls	r1, r2
 800147c:	e7f7      	b.n	800146e <__aeabi_f2iz+0x2a>
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	7fffffff 	.word	0x7fffffff

08001484 <__aeabi_i2f>:
 8001484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001486:	2800      	cmp	r0, #0
 8001488:	d013      	beq.n	80014b2 <__aeabi_i2f+0x2e>
 800148a:	17c3      	asrs	r3, r0, #31
 800148c:	18c6      	adds	r6, r0, r3
 800148e:	405e      	eors	r6, r3
 8001490:	0fc4      	lsrs	r4, r0, #31
 8001492:	0030      	movs	r0, r6
 8001494:	f001 ff3c 	bl	8003310 <__clzsi2>
 8001498:	239e      	movs	r3, #158	; 0x9e
 800149a:	0005      	movs	r5, r0
 800149c:	1a1b      	subs	r3, r3, r0
 800149e:	2b96      	cmp	r3, #150	; 0x96
 80014a0:	dc0f      	bgt.n	80014c2 <__aeabi_i2f+0x3e>
 80014a2:	2808      	cmp	r0, #8
 80014a4:	dd01      	ble.n	80014aa <__aeabi_i2f+0x26>
 80014a6:	3d08      	subs	r5, #8
 80014a8:	40ae      	lsls	r6, r5
 80014aa:	0276      	lsls	r6, r6, #9
 80014ac:	0a76      	lsrs	r6, r6, #9
 80014ae:	b2d8      	uxtb	r0, r3
 80014b0:	e002      	b.n	80014b8 <__aeabi_i2f+0x34>
 80014b2:	2400      	movs	r4, #0
 80014b4:	2000      	movs	r0, #0
 80014b6:	2600      	movs	r6, #0
 80014b8:	05c0      	lsls	r0, r0, #23
 80014ba:	4330      	orrs	r0, r6
 80014bc:	07e4      	lsls	r4, r4, #31
 80014be:	4320      	orrs	r0, r4
 80014c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80014c2:	2b99      	cmp	r3, #153	; 0x99
 80014c4:	dd0c      	ble.n	80014e0 <__aeabi_i2f+0x5c>
 80014c6:	2205      	movs	r2, #5
 80014c8:	0031      	movs	r1, r6
 80014ca:	1a12      	subs	r2, r2, r0
 80014cc:	40d1      	lsrs	r1, r2
 80014ce:	000a      	movs	r2, r1
 80014d0:	0001      	movs	r1, r0
 80014d2:	0030      	movs	r0, r6
 80014d4:	311b      	adds	r1, #27
 80014d6:	4088      	lsls	r0, r1
 80014d8:	1e41      	subs	r1, r0, #1
 80014da:	4188      	sbcs	r0, r1
 80014dc:	4302      	orrs	r2, r0
 80014de:	0016      	movs	r6, r2
 80014e0:	2d05      	cmp	r5, #5
 80014e2:	dc12      	bgt.n	800150a <__aeabi_i2f+0x86>
 80014e4:	0031      	movs	r1, r6
 80014e6:	4f0d      	ldr	r7, [pc, #52]	; (800151c <__aeabi_i2f+0x98>)
 80014e8:	4039      	ands	r1, r7
 80014ea:	0772      	lsls	r2, r6, #29
 80014ec:	d009      	beq.n	8001502 <__aeabi_i2f+0x7e>
 80014ee:	200f      	movs	r0, #15
 80014f0:	4030      	ands	r0, r6
 80014f2:	2804      	cmp	r0, #4
 80014f4:	d005      	beq.n	8001502 <__aeabi_i2f+0x7e>
 80014f6:	3104      	adds	r1, #4
 80014f8:	014a      	lsls	r2, r1, #5
 80014fa:	d502      	bpl.n	8001502 <__aeabi_i2f+0x7e>
 80014fc:	239f      	movs	r3, #159	; 0x9f
 80014fe:	4039      	ands	r1, r7
 8001500:	1b5b      	subs	r3, r3, r5
 8001502:	0189      	lsls	r1, r1, #6
 8001504:	0a4e      	lsrs	r6, r1, #9
 8001506:	b2d8      	uxtb	r0, r3
 8001508:	e7d6      	b.n	80014b8 <__aeabi_i2f+0x34>
 800150a:	1f6a      	subs	r2, r5, #5
 800150c:	4096      	lsls	r6, r2
 800150e:	0031      	movs	r1, r6
 8001510:	4f02      	ldr	r7, [pc, #8]	; (800151c <__aeabi_i2f+0x98>)
 8001512:	4039      	ands	r1, r7
 8001514:	0772      	lsls	r2, r6, #29
 8001516:	d0f4      	beq.n	8001502 <__aeabi_i2f+0x7e>
 8001518:	e7e9      	b.n	80014ee <__aeabi_i2f+0x6a>
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	fbffffff 	.word	0xfbffffff

08001520 <__aeabi_ui2f>:
 8001520:	b570      	push	{r4, r5, r6, lr}
 8001522:	1e05      	subs	r5, r0, #0
 8001524:	d00e      	beq.n	8001544 <__aeabi_ui2f+0x24>
 8001526:	f001 fef3 	bl	8003310 <__clzsi2>
 800152a:	239e      	movs	r3, #158	; 0x9e
 800152c:	0004      	movs	r4, r0
 800152e:	1a1b      	subs	r3, r3, r0
 8001530:	2b96      	cmp	r3, #150	; 0x96
 8001532:	dc0c      	bgt.n	800154e <__aeabi_ui2f+0x2e>
 8001534:	2808      	cmp	r0, #8
 8001536:	dd01      	ble.n	800153c <__aeabi_ui2f+0x1c>
 8001538:	3c08      	subs	r4, #8
 800153a:	40a5      	lsls	r5, r4
 800153c:	026d      	lsls	r5, r5, #9
 800153e:	0a6d      	lsrs	r5, r5, #9
 8001540:	b2d8      	uxtb	r0, r3
 8001542:	e001      	b.n	8001548 <__aeabi_ui2f+0x28>
 8001544:	2000      	movs	r0, #0
 8001546:	2500      	movs	r5, #0
 8001548:	05c0      	lsls	r0, r0, #23
 800154a:	4328      	orrs	r0, r5
 800154c:	bd70      	pop	{r4, r5, r6, pc}
 800154e:	2b99      	cmp	r3, #153	; 0x99
 8001550:	dd09      	ble.n	8001566 <__aeabi_ui2f+0x46>
 8001552:	0002      	movs	r2, r0
 8001554:	0029      	movs	r1, r5
 8001556:	321b      	adds	r2, #27
 8001558:	4091      	lsls	r1, r2
 800155a:	1e4a      	subs	r2, r1, #1
 800155c:	4191      	sbcs	r1, r2
 800155e:	2205      	movs	r2, #5
 8001560:	1a12      	subs	r2, r2, r0
 8001562:	40d5      	lsrs	r5, r2
 8001564:	430d      	orrs	r5, r1
 8001566:	2c05      	cmp	r4, #5
 8001568:	dc12      	bgt.n	8001590 <__aeabi_ui2f+0x70>
 800156a:	0029      	movs	r1, r5
 800156c:	4e0c      	ldr	r6, [pc, #48]	; (80015a0 <__aeabi_ui2f+0x80>)
 800156e:	4031      	ands	r1, r6
 8001570:	076a      	lsls	r2, r5, #29
 8001572:	d009      	beq.n	8001588 <__aeabi_ui2f+0x68>
 8001574:	200f      	movs	r0, #15
 8001576:	4028      	ands	r0, r5
 8001578:	2804      	cmp	r0, #4
 800157a:	d005      	beq.n	8001588 <__aeabi_ui2f+0x68>
 800157c:	3104      	adds	r1, #4
 800157e:	014a      	lsls	r2, r1, #5
 8001580:	d502      	bpl.n	8001588 <__aeabi_ui2f+0x68>
 8001582:	239f      	movs	r3, #159	; 0x9f
 8001584:	4031      	ands	r1, r6
 8001586:	1b1b      	subs	r3, r3, r4
 8001588:	0189      	lsls	r1, r1, #6
 800158a:	0a4d      	lsrs	r5, r1, #9
 800158c:	b2d8      	uxtb	r0, r3
 800158e:	e7db      	b.n	8001548 <__aeabi_ui2f+0x28>
 8001590:	1f62      	subs	r2, r4, #5
 8001592:	4095      	lsls	r5, r2
 8001594:	0029      	movs	r1, r5
 8001596:	4e02      	ldr	r6, [pc, #8]	; (80015a0 <__aeabi_ui2f+0x80>)
 8001598:	4031      	ands	r1, r6
 800159a:	076a      	lsls	r2, r5, #29
 800159c:	d0f4      	beq.n	8001588 <__aeabi_ui2f+0x68>
 800159e:	e7e9      	b.n	8001574 <__aeabi_ui2f+0x54>
 80015a0:	fbffffff 	.word	0xfbffffff

080015a4 <__aeabi_dadd>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	464f      	mov	r7, r9
 80015a8:	4646      	mov	r6, r8
 80015aa:	46d6      	mov	lr, sl
 80015ac:	000d      	movs	r5, r1
 80015ae:	0004      	movs	r4, r0
 80015b0:	b5c0      	push	{r6, r7, lr}
 80015b2:	001f      	movs	r7, r3
 80015b4:	0011      	movs	r1, r2
 80015b6:	0328      	lsls	r0, r5, #12
 80015b8:	0f62      	lsrs	r2, r4, #29
 80015ba:	0a40      	lsrs	r0, r0, #9
 80015bc:	4310      	orrs	r0, r2
 80015be:	007a      	lsls	r2, r7, #1
 80015c0:	0d52      	lsrs	r2, r2, #21
 80015c2:	00e3      	lsls	r3, r4, #3
 80015c4:	033c      	lsls	r4, r7, #12
 80015c6:	4691      	mov	r9, r2
 80015c8:	0a64      	lsrs	r4, r4, #9
 80015ca:	0ffa      	lsrs	r2, r7, #31
 80015cc:	0f4f      	lsrs	r7, r1, #29
 80015ce:	006e      	lsls	r6, r5, #1
 80015d0:	4327      	orrs	r7, r4
 80015d2:	4692      	mov	sl, r2
 80015d4:	46b8      	mov	r8, r7
 80015d6:	0d76      	lsrs	r6, r6, #21
 80015d8:	0fed      	lsrs	r5, r5, #31
 80015da:	00c9      	lsls	r1, r1, #3
 80015dc:	4295      	cmp	r5, r2
 80015de:	d100      	bne.n	80015e2 <__aeabi_dadd+0x3e>
 80015e0:	e099      	b.n	8001716 <__aeabi_dadd+0x172>
 80015e2:	464c      	mov	r4, r9
 80015e4:	1b34      	subs	r4, r6, r4
 80015e6:	46a4      	mov	ip, r4
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	dc00      	bgt.n	80015ee <__aeabi_dadd+0x4a>
 80015ec:	e07c      	b.n	80016e8 <__aeabi_dadd+0x144>
 80015ee:	464a      	mov	r2, r9
 80015f0:	2a00      	cmp	r2, #0
 80015f2:	d100      	bne.n	80015f6 <__aeabi_dadd+0x52>
 80015f4:	e0b8      	b.n	8001768 <__aeabi_dadd+0x1c4>
 80015f6:	4ac5      	ldr	r2, [pc, #788]	; (800190c <__aeabi_dadd+0x368>)
 80015f8:	4296      	cmp	r6, r2
 80015fa:	d100      	bne.n	80015fe <__aeabi_dadd+0x5a>
 80015fc:	e11c      	b.n	8001838 <__aeabi_dadd+0x294>
 80015fe:	2280      	movs	r2, #128	; 0x80
 8001600:	003c      	movs	r4, r7
 8001602:	0412      	lsls	r2, r2, #16
 8001604:	4314      	orrs	r4, r2
 8001606:	46a0      	mov	r8, r4
 8001608:	4662      	mov	r2, ip
 800160a:	2a38      	cmp	r2, #56	; 0x38
 800160c:	dd00      	ble.n	8001610 <__aeabi_dadd+0x6c>
 800160e:	e161      	b.n	80018d4 <__aeabi_dadd+0x330>
 8001610:	2a1f      	cmp	r2, #31
 8001612:	dd00      	ble.n	8001616 <__aeabi_dadd+0x72>
 8001614:	e1cc      	b.n	80019b0 <__aeabi_dadd+0x40c>
 8001616:	4664      	mov	r4, ip
 8001618:	2220      	movs	r2, #32
 800161a:	1b12      	subs	r2, r2, r4
 800161c:	4644      	mov	r4, r8
 800161e:	4094      	lsls	r4, r2
 8001620:	000f      	movs	r7, r1
 8001622:	46a1      	mov	r9, r4
 8001624:	4664      	mov	r4, ip
 8001626:	4091      	lsls	r1, r2
 8001628:	40e7      	lsrs	r7, r4
 800162a:	464c      	mov	r4, r9
 800162c:	1e4a      	subs	r2, r1, #1
 800162e:	4191      	sbcs	r1, r2
 8001630:	433c      	orrs	r4, r7
 8001632:	4642      	mov	r2, r8
 8001634:	4321      	orrs	r1, r4
 8001636:	4664      	mov	r4, ip
 8001638:	40e2      	lsrs	r2, r4
 800163a:	1a80      	subs	r0, r0, r2
 800163c:	1a5c      	subs	r4, r3, r1
 800163e:	42a3      	cmp	r3, r4
 8001640:	419b      	sbcs	r3, r3
 8001642:	425f      	negs	r7, r3
 8001644:	1bc7      	subs	r7, r0, r7
 8001646:	023b      	lsls	r3, r7, #8
 8001648:	d400      	bmi.n	800164c <__aeabi_dadd+0xa8>
 800164a:	e0d0      	b.n	80017ee <__aeabi_dadd+0x24a>
 800164c:	027f      	lsls	r7, r7, #9
 800164e:	0a7f      	lsrs	r7, r7, #9
 8001650:	2f00      	cmp	r7, #0
 8001652:	d100      	bne.n	8001656 <__aeabi_dadd+0xb2>
 8001654:	e0ff      	b.n	8001856 <__aeabi_dadd+0x2b2>
 8001656:	0038      	movs	r0, r7
 8001658:	f001 fe5a 	bl	8003310 <__clzsi2>
 800165c:	0001      	movs	r1, r0
 800165e:	3908      	subs	r1, #8
 8001660:	2320      	movs	r3, #32
 8001662:	0022      	movs	r2, r4
 8001664:	1a5b      	subs	r3, r3, r1
 8001666:	408f      	lsls	r7, r1
 8001668:	40da      	lsrs	r2, r3
 800166a:	408c      	lsls	r4, r1
 800166c:	4317      	orrs	r7, r2
 800166e:	42b1      	cmp	r1, r6
 8001670:	da00      	bge.n	8001674 <__aeabi_dadd+0xd0>
 8001672:	e0ff      	b.n	8001874 <__aeabi_dadd+0x2d0>
 8001674:	1b89      	subs	r1, r1, r6
 8001676:	1c4b      	adds	r3, r1, #1
 8001678:	2b1f      	cmp	r3, #31
 800167a:	dd00      	ble.n	800167e <__aeabi_dadd+0xda>
 800167c:	e0a8      	b.n	80017d0 <__aeabi_dadd+0x22c>
 800167e:	2220      	movs	r2, #32
 8001680:	0039      	movs	r1, r7
 8001682:	1ad2      	subs	r2, r2, r3
 8001684:	0020      	movs	r0, r4
 8001686:	4094      	lsls	r4, r2
 8001688:	4091      	lsls	r1, r2
 800168a:	40d8      	lsrs	r0, r3
 800168c:	1e62      	subs	r2, r4, #1
 800168e:	4194      	sbcs	r4, r2
 8001690:	40df      	lsrs	r7, r3
 8001692:	2600      	movs	r6, #0
 8001694:	4301      	orrs	r1, r0
 8001696:	430c      	orrs	r4, r1
 8001698:	0763      	lsls	r3, r4, #29
 800169a:	d009      	beq.n	80016b0 <__aeabi_dadd+0x10c>
 800169c:	230f      	movs	r3, #15
 800169e:	4023      	ands	r3, r4
 80016a0:	2b04      	cmp	r3, #4
 80016a2:	d005      	beq.n	80016b0 <__aeabi_dadd+0x10c>
 80016a4:	1d23      	adds	r3, r4, #4
 80016a6:	42a3      	cmp	r3, r4
 80016a8:	41a4      	sbcs	r4, r4
 80016aa:	4264      	negs	r4, r4
 80016ac:	193f      	adds	r7, r7, r4
 80016ae:	001c      	movs	r4, r3
 80016b0:	023b      	lsls	r3, r7, #8
 80016b2:	d400      	bmi.n	80016b6 <__aeabi_dadd+0x112>
 80016b4:	e09e      	b.n	80017f4 <__aeabi_dadd+0x250>
 80016b6:	4b95      	ldr	r3, [pc, #596]	; (800190c <__aeabi_dadd+0x368>)
 80016b8:	3601      	adds	r6, #1
 80016ba:	429e      	cmp	r6, r3
 80016bc:	d100      	bne.n	80016c0 <__aeabi_dadd+0x11c>
 80016be:	e0b7      	b.n	8001830 <__aeabi_dadd+0x28c>
 80016c0:	4a93      	ldr	r2, [pc, #588]	; (8001910 <__aeabi_dadd+0x36c>)
 80016c2:	08e4      	lsrs	r4, r4, #3
 80016c4:	4017      	ands	r7, r2
 80016c6:	077b      	lsls	r3, r7, #29
 80016c8:	0571      	lsls	r1, r6, #21
 80016ca:	027f      	lsls	r7, r7, #9
 80016cc:	4323      	orrs	r3, r4
 80016ce:	0b3f      	lsrs	r7, r7, #12
 80016d0:	0d4a      	lsrs	r2, r1, #21
 80016d2:	0512      	lsls	r2, r2, #20
 80016d4:	433a      	orrs	r2, r7
 80016d6:	07ed      	lsls	r5, r5, #31
 80016d8:	432a      	orrs	r2, r5
 80016da:	0018      	movs	r0, r3
 80016dc:	0011      	movs	r1, r2
 80016de:	bce0      	pop	{r5, r6, r7}
 80016e0:	46ba      	mov	sl, r7
 80016e2:	46b1      	mov	r9, r6
 80016e4:	46a8      	mov	r8, r5
 80016e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016e8:	2c00      	cmp	r4, #0
 80016ea:	d04b      	beq.n	8001784 <__aeabi_dadd+0x1e0>
 80016ec:	464c      	mov	r4, r9
 80016ee:	1ba4      	subs	r4, r4, r6
 80016f0:	46a4      	mov	ip, r4
 80016f2:	2e00      	cmp	r6, #0
 80016f4:	d000      	beq.n	80016f8 <__aeabi_dadd+0x154>
 80016f6:	e123      	b.n	8001940 <__aeabi_dadd+0x39c>
 80016f8:	0004      	movs	r4, r0
 80016fa:	431c      	orrs	r4, r3
 80016fc:	d100      	bne.n	8001700 <__aeabi_dadd+0x15c>
 80016fe:	e1af      	b.n	8001a60 <__aeabi_dadd+0x4bc>
 8001700:	4662      	mov	r2, ip
 8001702:	1e54      	subs	r4, r2, #1
 8001704:	2a01      	cmp	r2, #1
 8001706:	d100      	bne.n	800170a <__aeabi_dadd+0x166>
 8001708:	e215      	b.n	8001b36 <__aeabi_dadd+0x592>
 800170a:	4d80      	ldr	r5, [pc, #512]	; (800190c <__aeabi_dadd+0x368>)
 800170c:	45ac      	cmp	ip, r5
 800170e:	d100      	bne.n	8001712 <__aeabi_dadd+0x16e>
 8001710:	e1c8      	b.n	8001aa4 <__aeabi_dadd+0x500>
 8001712:	46a4      	mov	ip, r4
 8001714:	e11b      	b.n	800194e <__aeabi_dadd+0x3aa>
 8001716:	464a      	mov	r2, r9
 8001718:	1ab2      	subs	r2, r6, r2
 800171a:	4694      	mov	ip, r2
 800171c:	2a00      	cmp	r2, #0
 800171e:	dc00      	bgt.n	8001722 <__aeabi_dadd+0x17e>
 8001720:	e0ac      	b.n	800187c <__aeabi_dadd+0x2d8>
 8001722:	464a      	mov	r2, r9
 8001724:	2a00      	cmp	r2, #0
 8001726:	d043      	beq.n	80017b0 <__aeabi_dadd+0x20c>
 8001728:	4a78      	ldr	r2, [pc, #480]	; (800190c <__aeabi_dadd+0x368>)
 800172a:	4296      	cmp	r6, r2
 800172c:	d100      	bne.n	8001730 <__aeabi_dadd+0x18c>
 800172e:	e1af      	b.n	8001a90 <__aeabi_dadd+0x4ec>
 8001730:	2280      	movs	r2, #128	; 0x80
 8001732:	003c      	movs	r4, r7
 8001734:	0412      	lsls	r2, r2, #16
 8001736:	4314      	orrs	r4, r2
 8001738:	46a0      	mov	r8, r4
 800173a:	4662      	mov	r2, ip
 800173c:	2a38      	cmp	r2, #56	; 0x38
 800173e:	dc67      	bgt.n	8001810 <__aeabi_dadd+0x26c>
 8001740:	2a1f      	cmp	r2, #31
 8001742:	dc00      	bgt.n	8001746 <__aeabi_dadd+0x1a2>
 8001744:	e15f      	b.n	8001a06 <__aeabi_dadd+0x462>
 8001746:	4647      	mov	r7, r8
 8001748:	3a20      	subs	r2, #32
 800174a:	40d7      	lsrs	r7, r2
 800174c:	4662      	mov	r2, ip
 800174e:	2a20      	cmp	r2, #32
 8001750:	d005      	beq.n	800175e <__aeabi_dadd+0x1ba>
 8001752:	4664      	mov	r4, ip
 8001754:	2240      	movs	r2, #64	; 0x40
 8001756:	1b12      	subs	r2, r2, r4
 8001758:	4644      	mov	r4, r8
 800175a:	4094      	lsls	r4, r2
 800175c:	4321      	orrs	r1, r4
 800175e:	1e4a      	subs	r2, r1, #1
 8001760:	4191      	sbcs	r1, r2
 8001762:	000c      	movs	r4, r1
 8001764:	433c      	orrs	r4, r7
 8001766:	e057      	b.n	8001818 <__aeabi_dadd+0x274>
 8001768:	003a      	movs	r2, r7
 800176a:	430a      	orrs	r2, r1
 800176c:	d100      	bne.n	8001770 <__aeabi_dadd+0x1cc>
 800176e:	e105      	b.n	800197c <__aeabi_dadd+0x3d8>
 8001770:	0022      	movs	r2, r4
 8001772:	3a01      	subs	r2, #1
 8001774:	2c01      	cmp	r4, #1
 8001776:	d100      	bne.n	800177a <__aeabi_dadd+0x1d6>
 8001778:	e182      	b.n	8001a80 <__aeabi_dadd+0x4dc>
 800177a:	4c64      	ldr	r4, [pc, #400]	; (800190c <__aeabi_dadd+0x368>)
 800177c:	45a4      	cmp	ip, r4
 800177e:	d05b      	beq.n	8001838 <__aeabi_dadd+0x294>
 8001780:	4694      	mov	ip, r2
 8001782:	e741      	b.n	8001608 <__aeabi_dadd+0x64>
 8001784:	4c63      	ldr	r4, [pc, #396]	; (8001914 <__aeabi_dadd+0x370>)
 8001786:	1c77      	adds	r7, r6, #1
 8001788:	4227      	tst	r7, r4
 800178a:	d000      	beq.n	800178e <__aeabi_dadd+0x1ea>
 800178c:	e0c4      	b.n	8001918 <__aeabi_dadd+0x374>
 800178e:	0004      	movs	r4, r0
 8001790:	431c      	orrs	r4, r3
 8001792:	2e00      	cmp	r6, #0
 8001794:	d000      	beq.n	8001798 <__aeabi_dadd+0x1f4>
 8001796:	e169      	b.n	8001a6c <__aeabi_dadd+0x4c8>
 8001798:	2c00      	cmp	r4, #0
 800179a:	d100      	bne.n	800179e <__aeabi_dadd+0x1fa>
 800179c:	e1bf      	b.n	8001b1e <__aeabi_dadd+0x57a>
 800179e:	4644      	mov	r4, r8
 80017a0:	430c      	orrs	r4, r1
 80017a2:	d000      	beq.n	80017a6 <__aeabi_dadd+0x202>
 80017a4:	e1d0      	b.n	8001b48 <__aeabi_dadd+0x5a4>
 80017a6:	0742      	lsls	r2, r0, #29
 80017a8:	08db      	lsrs	r3, r3, #3
 80017aa:	4313      	orrs	r3, r2
 80017ac:	08c0      	lsrs	r0, r0, #3
 80017ae:	e029      	b.n	8001804 <__aeabi_dadd+0x260>
 80017b0:	003a      	movs	r2, r7
 80017b2:	430a      	orrs	r2, r1
 80017b4:	d100      	bne.n	80017b8 <__aeabi_dadd+0x214>
 80017b6:	e170      	b.n	8001a9a <__aeabi_dadd+0x4f6>
 80017b8:	4662      	mov	r2, ip
 80017ba:	4664      	mov	r4, ip
 80017bc:	3a01      	subs	r2, #1
 80017be:	2c01      	cmp	r4, #1
 80017c0:	d100      	bne.n	80017c4 <__aeabi_dadd+0x220>
 80017c2:	e0e0      	b.n	8001986 <__aeabi_dadd+0x3e2>
 80017c4:	4c51      	ldr	r4, [pc, #324]	; (800190c <__aeabi_dadd+0x368>)
 80017c6:	45a4      	cmp	ip, r4
 80017c8:	d100      	bne.n	80017cc <__aeabi_dadd+0x228>
 80017ca:	e161      	b.n	8001a90 <__aeabi_dadd+0x4ec>
 80017cc:	4694      	mov	ip, r2
 80017ce:	e7b4      	b.n	800173a <__aeabi_dadd+0x196>
 80017d0:	003a      	movs	r2, r7
 80017d2:	391f      	subs	r1, #31
 80017d4:	40ca      	lsrs	r2, r1
 80017d6:	0011      	movs	r1, r2
 80017d8:	2b20      	cmp	r3, #32
 80017da:	d003      	beq.n	80017e4 <__aeabi_dadd+0x240>
 80017dc:	2240      	movs	r2, #64	; 0x40
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	409f      	lsls	r7, r3
 80017e2:	433c      	orrs	r4, r7
 80017e4:	1e63      	subs	r3, r4, #1
 80017e6:	419c      	sbcs	r4, r3
 80017e8:	2700      	movs	r7, #0
 80017ea:	2600      	movs	r6, #0
 80017ec:	430c      	orrs	r4, r1
 80017ee:	0763      	lsls	r3, r4, #29
 80017f0:	d000      	beq.n	80017f4 <__aeabi_dadd+0x250>
 80017f2:	e753      	b.n	800169c <__aeabi_dadd+0xf8>
 80017f4:	46b4      	mov	ip, r6
 80017f6:	08e4      	lsrs	r4, r4, #3
 80017f8:	077b      	lsls	r3, r7, #29
 80017fa:	4323      	orrs	r3, r4
 80017fc:	08f8      	lsrs	r0, r7, #3
 80017fe:	4a43      	ldr	r2, [pc, #268]	; (800190c <__aeabi_dadd+0x368>)
 8001800:	4594      	cmp	ip, r2
 8001802:	d01d      	beq.n	8001840 <__aeabi_dadd+0x29c>
 8001804:	4662      	mov	r2, ip
 8001806:	0307      	lsls	r7, r0, #12
 8001808:	0552      	lsls	r2, r2, #21
 800180a:	0b3f      	lsrs	r7, r7, #12
 800180c:	0d52      	lsrs	r2, r2, #21
 800180e:	e760      	b.n	80016d2 <__aeabi_dadd+0x12e>
 8001810:	4644      	mov	r4, r8
 8001812:	430c      	orrs	r4, r1
 8001814:	1e62      	subs	r2, r4, #1
 8001816:	4194      	sbcs	r4, r2
 8001818:	18e4      	adds	r4, r4, r3
 800181a:	429c      	cmp	r4, r3
 800181c:	419b      	sbcs	r3, r3
 800181e:	425f      	negs	r7, r3
 8001820:	183f      	adds	r7, r7, r0
 8001822:	023b      	lsls	r3, r7, #8
 8001824:	d5e3      	bpl.n	80017ee <__aeabi_dadd+0x24a>
 8001826:	4b39      	ldr	r3, [pc, #228]	; (800190c <__aeabi_dadd+0x368>)
 8001828:	3601      	adds	r6, #1
 800182a:	429e      	cmp	r6, r3
 800182c:	d000      	beq.n	8001830 <__aeabi_dadd+0x28c>
 800182e:	e0b5      	b.n	800199c <__aeabi_dadd+0x3f8>
 8001830:	0032      	movs	r2, r6
 8001832:	2700      	movs	r7, #0
 8001834:	2300      	movs	r3, #0
 8001836:	e74c      	b.n	80016d2 <__aeabi_dadd+0x12e>
 8001838:	0742      	lsls	r2, r0, #29
 800183a:	08db      	lsrs	r3, r3, #3
 800183c:	4313      	orrs	r3, r2
 800183e:	08c0      	lsrs	r0, r0, #3
 8001840:	001a      	movs	r2, r3
 8001842:	4302      	orrs	r2, r0
 8001844:	d100      	bne.n	8001848 <__aeabi_dadd+0x2a4>
 8001846:	e1e1      	b.n	8001c0c <__aeabi_dadd+0x668>
 8001848:	2780      	movs	r7, #128	; 0x80
 800184a:	033f      	lsls	r7, r7, #12
 800184c:	4307      	orrs	r7, r0
 800184e:	033f      	lsls	r7, r7, #12
 8001850:	4a2e      	ldr	r2, [pc, #184]	; (800190c <__aeabi_dadd+0x368>)
 8001852:	0b3f      	lsrs	r7, r7, #12
 8001854:	e73d      	b.n	80016d2 <__aeabi_dadd+0x12e>
 8001856:	0020      	movs	r0, r4
 8001858:	f001 fd5a 	bl	8003310 <__clzsi2>
 800185c:	0001      	movs	r1, r0
 800185e:	3118      	adds	r1, #24
 8001860:	291f      	cmp	r1, #31
 8001862:	dc00      	bgt.n	8001866 <__aeabi_dadd+0x2c2>
 8001864:	e6fc      	b.n	8001660 <__aeabi_dadd+0xbc>
 8001866:	3808      	subs	r0, #8
 8001868:	4084      	lsls	r4, r0
 800186a:	0027      	movs	r7, r4
 800186c:	2400      	movs	r4, #0
 800186e:	42b1      	cmp	r1, r6
 8001870:	db00      	blt.n	8001874 <__aeabi_dadd+0x2d0>
 8001872:	e6ff      	b.n	8001674 <__aeabi_dadd+0xd0>
 8001874:	4a26      	ldr	r2, [pc, #152]	; (8001910 <__aeabi_dadd+0x36c>)
 8001876:	1a76      	subs	r6, r6, r1
 8001878:	4017      	ands	r7, r2
 800187a:	e70d      	b.n	8001698 <__aeabi_dadd+0xf4>
 800187c:	2a00      	cmp	r2, #0
 800187e:	d02f      	beq.n	80018e0 <__aeabi_dadd+0x33c>
 8001880:	464a      	mov	r2, r9
 8001882:	1b92      	subs	r2, r2, r6
 8001884:	4694      	mov	ip, r2
 8001886:	2e00      	cmp	r6, #0
 8001888:	d100      	bne.n	800188c <__aeabi_dadd+0x2e8>
 800188a:	e0ad      	b.n	80019e8 <__aeabi_dadd+0x444>
 800188c:	4a1f      	ldr	r2, [pc, #124]	; (800190c <__aeabi_dadd+0x368>)
 800188e:	4591      	cmp	r9, r2
 8001890:	d100      	bne.n	8001894 <__aeabi_dadd+0x2f0>
 8001892:	e10f      	b.n	8001ab4 <__aeabi_dadd+0x510>
 8001894:	2280      	movs	r2, #128	; 0x80
 8001896:	0412      	lsls	r2, r2, #16
 8001898:	4310      	orrs	r0, r2
 800189a:	4662      	mov	r2, ip
 800189c:	2a38      	cmp	r2, #56	; 0x38
 800189e:	dd00      	ble.n	80018a2 <__aeabi_dadd+0x2fe>
 80018a0:	e10f      	b.n	8001ac2 <__aeabi_dadd+0x51e>
 80018a2:	2a1f      	cmp	r2, #31
 80018a4:	dd00      	ble.n	80018a8 <__aeabi_dadd+0x304>
 80018a6:	e180      	b.n	8001baa <__aeabi_dadd+0x606>
 80018a8:	4664      	mov	r4, ip
 80018aa:	2220      	movs	r2, #32
 80018ac:	001e      	movs	r6, r3
 80018ae:	1b12      	subs	r2, r2, r4
 80018b0:	4667      	mov	r7, ip
 80018b2:	0004      	movs	r4, r0
 80018b4:	4093      	lsls	r3, r2
 80018b6:	4094      	lsls	r4, r2
 80018b8:	40fe      	lsrs	r6, r7
 80018ba:	1e5a      	subs	r2, r3, #1
 80018bc:	4193      	sbcs	r3, r2
 80018be:	40f8      	lsrs	r0, r7
 80018c0:	4334      	orrs	r4, r6
 80018c2:	431c      	orrs	r4, r3
 80018c4:	4480      	add	r8, r0
 80018c6:	1864      	adds	r4, r4, r1
 80018c8:	428c      	cmp	r4, r1
 80018ca:	41bf      	sbcs	r7, r7
 80018cc:	427f      	negs	r7, r7
 80018ce:	464e      	mov	r6, r9
 80018d0:	4447      	add	r7, r8
 80018d2:	e7a6      	b.n	8001822 <__aeabi_dadd+0x27e>
 80018d4:	4642      	mov	r2, r8
 80018d6:	430a      	orrs	r2, r1
 80018d8:	0011      	movs	r1, r2
 80018da:	1e4a      	subs	r2, r1, #1
 80018dc:	4191      	sbcs	r1, r2
 80018de:	e6ad      	b.n	800163c <__aeabi_dadd+0x98>
 80018e0:	4c0c      	ldr	r4, [pc, #48]	; (8001914 <__aeabi_dadd+0x370>)
 80018e2:	1c72      	adds	r2, r6, #1
 80018e4:	4222      	tst	r2, r4
 80018e6:	d000      	beq.n	80018ea <__aeabi_dadd+0x346>
 80018e8:	e0a1      	b.n	8001a2e <__aeabi_dadd+0x48a>
 80018ea:	0002      	movs	r2, r0
 80018ec:	431a      	orrs	r2, r3
 80018ee:	2e00      	cmp	r6, #0
 80018f0:	d000      	beq.n	80018f4 <__aeabi_dadd+0x350>
 80018f2:	e0fa      	b.n	8001aea <__aeabi_dadd+0x546>
 80018f4:	2a00      	cmp	r2, #0
 80018f6:	d100      	bne.n	80018fa <__aeabi_dadd+0x356>
 80018f8:	e145      	b.n	8001b86 <__aeabi_dadd+0x5e2>
 80018fa:	003a      	movs	r2, r7
 80018fc:	430a      	orrs	r2, r1
 80018fe:	d000      	beq.n	8001902 <__aeabi_dadd+0x35e>
 8001900:	e146      	b.n	8001b90 <__aeabi_dadd+0x5ec>
 8001902:	0742      	lsls	r2, r0, #29
 8001904:	08db      	lsrs	r3, r3, #3
 8001906:	4313      	orrs	r3, r2
 8001908:	08c0      	lsrs	r0, r0, #3
 800190a:	e77b      	b.n	8001804 <__aeabi_dadd+0x260>
 800190c:	000007ff 	.word	0x000007ff
 8001910:	ff7fffff 	.word	0xff7fffff
 8001914:	000007fe 	.word	0x000007fe
 8001918:	4647      	mov	r7, r8
 800191a:	1a5c      	subs	r4, r3, r1
 800191c:	1bc2      	subs	r2, r0, r7
 800191e:	42a3      	cmp	r3, r4
 8001920:	41bf      	sbcs	r7, r7
 8001922:	427f      	negs	r7, r7
 8001924:	46b9      	mov	r9, r7
 8001926:	0017      	movs	r7, r2
 8001928:	464a      	mov	r2, r9
 800192a:	1abf      	subs	r7, r7, r2
 800192c:	023a      	lsls	r2, r7, #8
 800192e:	d500      	bpl.n	8001932 <__aeabi_dadd+0x38e>
 8001930:	e08d      	b.n	8001a4e <__aeabi_dadd+0x4aa>
 8001932:	0023      	movs	r3, r4
 8001934:	433b      	orrs	r3, r7
 8001936:	d000      	beq.n	800193a <__aeabi_dadd+0x396>
 8001938:	e68a      	b.n	8001650 <__aeabi_dadd+0xac>
 800193a:	2000      	movs	r0, #0
 800193c:	2500      	movs	r5, #0
 800193e:	e761      	b.n	8001804 <__aeabi_dadd+0x260>
 8001940:	4cb4      	ldr	r4, [pc, #720]	; (8001c14 <__aeabi_dadd+0x670>)
 8001942:	45a1      	cmp	r9, r4
 8001944:	d100      	bne.n	8001948 <__aeabi_dadd+0x3a4>
 8001946:	e0ad      	b.n	8001aa4 <__aeabi_dadd+0x500>
 8001948:	2480      	movs	r4, #128	; 0x80
 800194a:	0424      	lsls	r4, r4, #16
 800194c:	4320      	orrs	r0, r4
 800194e:	4664      	mov	r4, ip
 8001950:	2c38      	cmp	r4, #56	; 0x38
 8001952:	dc3d      	bgt.n	80019d0 <__aeabi_dadd+0x42c>
 8001954:	4662      	mov	r2, ip
 8001956:	2c1f      	cmp	r4, #31
 8001958:	dd00      	ble.n	800195c <__aeabi_dadd+0x3b8>
 800195a:	e0b7      	b.n	8001acc <__aeabi_dadd+0x528>
 800195c:	2520      	movs	r5, #32
 800195e:	001e      	movs	r6, r3
 8001960:	1b2d      	subs	r5, r5, r4
 8001962:	0004      	movs	r4, r0
 8001964:	40ab      	lsls	r3, r5
 8001966:	40ac      	lsls	r4, r5
 8001968:	40d6      	lsrs	r6, r2
 800196a:	40d0      	lsrs	r0, r2
 800196c:	4642      	mov	r2, r8
 800196e:	1e5d      	subs	r5, r3, #1
 8001970:	41ab      	sbcs	r3, r5
 8001972:	4334      	orrs	r4, r6
 8001974:	1a12      	subs	r2, r2, r0
 8001976:	4690      	mov	r8, r2
 8001978:	4323      	orrs	r3, r4
 800197a:	e02c      	b.n	80019d6 <__aeabi_dadd+0x432>
 800197c:	0742      	lsls	r2, r0, #29
 800197e:	08db      	lsrs	r3, r3, #3
 8001980:	4313      	orrs	r3, r2
 8001982:	08c0      	lsrs	r0, r0, #3
 8001984:	e73b      	b.n	80017fe <__aeabi_dadd+0x25a>
 8001986:	185c      	adds	r4, r3, r1
 8001988:	429c      	cmp	r4, r3
 800198a:	419b      	sbcs	r3, r3
 800198c:	4440      	add	r0, r8
 800198e:	425b      	negs	r3, r3
 8001990:	18c7      	adds	r7, r0, r3
 8001992:	2601      	movs	r6, #1
 8001994:	023b      	lsls	r3, r7, #8
 8001996:	d400      	bmi.n	800199a <__aeabi_dadd+0x3f6>
 8001998:	e729      	b.n	80017ee <__aeabi_dadd+0x24a>
 800199a:	2602      	movs	r6, #2
 800199c:	4a9e      	ldr	r2, [pc, #632]	; (8001c18 <__aeabi_dadd+0x674>)
 800199e:	0863      	lsrs	r3, r4, #1
 80019a0:	4017      	ands	r7, r2
 80019a2:	2201      	movs	r2, #1
 80019a4:	4014      	ands	r4, r2
 80019a6:	431c      	orrs	r4, r3
 80019a8:	07fb      	lsls	r3, r7, #31
 80019aa:	431c      	orrs	r4, r3
 80019ac:	087f      	lsrs	r7, r7, #1
 80019ae:	e673      	b.n	8001698 <__aeabi_dadd+0xf4>
 80019b0:	4644      	mov	r4, r8
 80019b2:	3a20      	subs	r2, #32
 80019b4:	40d4      	lsrs	r4, r2
 80019b6:	4662      	mov	r2, ip
 80019b8:	2a20      	cmp	r2, #32
 80019ba:	d005      	beq.n	80019c8 <__aeabi_dadd+0x424>
 80019bc:	4667      	mov	r7, ip
 80019be:	2240      	movs	r2, #64	; 0x40
 80019c0:	1bd2      	subs	r2, r2, r7
 80019c2:	4647      	mov	r7, r8
 80019c4:	4097      	lsls	r7, r2
 80019c6:	4339      	orrs	r1, r7
 80019c8:	1e4a      	subs	r2, r1, #1
 80019ca:	4191      	sbcs	r1, r2
 80019cc:	4321      	orrs	r1, r4
 80019ce:	e635      	b.n	800163c <__aeabi_dadd+0x98>
 80019d0:	4303      	orrs	r3, r0
 80019d2:	1e58      	subs	r0, r3, #1
 80019d4:	4183      	sbcs	r3, r0
 80019d6:	1acc      	subs	r4, r1, r3
 80019d8:	42a1      	cmp	r1, r4
 80019da:	41bf      	sbcs	r7, r7
 80019dc:	4643      	mov	r3, r8
 80019de:	427f      	negs	r7, r7
 80019e0:	4655      	mov	r5, sl
 80019e2:	464e      	mov	r6, r9
 80019e4:	1bdf      	subs	r7, r3, r7
 80019e6:	e62e      	b.n	8001646 <__aeabi_dadd+0xa2>
 80019e8:	0002      	movs	r2, r0
 80019ea:	431a      	orrs	r2, r3
 80019ec:	d100      	bne.n	80019f0 <__aeabi_dadd+0x44c>
 80019ee:	e0bd      	b.n	8001b6c <__aeabi_dadd+0x5c8>
 80019f0:	4662      	mov	r2, ip
 80019f2:	4664      	mov	r4, ip
 80019f4:	3a01      	subs	r2, #1
 80019f6:	2c01      	cmp	r4, #1
 80019f8:	d100      	bne.n	80019fc <__aeabi_dadd+0x458>
 80019fa:	e0e5      	b.n	8001bc8 <__aeabi_dadd+0x624>
 80019fc:	4c85      	ldr	r4, [pc, #532]	; (8001c14 <__aeabi_dadd+0x670>)
 80019fe:	45a4      	cmp	ip, r4
 8001a00:	d058      	beq.n	8001ab4 <__aeabi_dadd+0x510>
 8001a02:	4694      	mov	ip, r2
 8001a04:	e749      	b.n	800189a <__aeabi_dadd+0x2f6>
 8001a06:	4664      	mov	r4, ip
 8001a08:	2220      	movs	r2, #32
 8001a0a:	1b12      	subs	r2, r2, r4
 8001a0c:	4644      	mov	r4, r8
 8001a0e:	4094      	lsls	r4, r2
 8001a10:	000f      	movs	r7, r1
 8001a12:	46a1      	mov	r9, r4
 8001a14:	4664      	mov	r4, ip
 8001a16:	4091      	lsls	r1, r2
 8001a18:	40e7      	lsrs	r7, r4
 8001a1a:	464c      	mov	r4, r9
 8001a1c:	1e4a      	subs	r2, r1, #1
 8001a1e:	4191      	sbcs	r1, r2
 8001a20:	433c      	orrs	r4, r7
 8001a22:	4642      	mov	r2, r8
 8001a24:	430c      	orrs	r4, r1
 8001a26:	4661      	mov	r1, ip
 8001a28:	40ca      	lsrs	r2, r1
 8001a2a:	1880      	adds	r0, r0, r2
 8001a2c:	e6f4      	b.n	8001818 <__aeabi_dadd+0x274>
 8001a2e:	4c79      	ldr	r4, [pc, #484]	; (8001c14 <__aeabi_dadd+0x670>)
 8001a30:	42a2      	cmp	r2, r4
 8001a32:	d100      	bne.n	8001a36 <__aeabi_dadd+0x492>
 8001a34:	e6fd      	b.n	8001832 <__aeabi_dadd+0x28e>
 8001a36:	1859      	adds	r1, r3, r1
 8001a38:	4299      	cmp	r1, r3
 8001a3a:	419b      	sbcs	r3, r3
 8001a3c:	4440      	add	r0, r8
 8001a3e:	425f      	negs	r7, r3
 8001a40:	19c7      	adds	r7, r0, r7
 8001a42:	07fc      	lsls	r4, r7, #31
 8001a44:	0849      	lsrs	r1, r1, #1
 8001a46:	0016      	movs	r6, r2
 8001a48:	430c      	orrs	r4, r1
 8001a4a:	087f      	lsrs	r7, r7, #1
 8001a4c:	e6cf      	b.n	80017ee <__aeabi_dadd+0x24a>
 8001a4e:	1acc      	subs	r4, r1, r3
 8001a50:	42a1      	cmp	r1, r4
 8001a52:	41bf      	sbcs	r7, r7
 8001a54:	4643      	mov	r3, r8
 8001a56:	427f      	negs	r7, r7
 8001a58:	1a18      	subs	r0, r3, r0
 8001a5a:	4655      	mov	r5, sl
 8001a5c:	1bc7      	subs	r7, r0, r7
 8001a5e:	e5f7      	b.n	8001650 <__aeabi_dadd+0xac>
 8001a60:	08c9      	lsrs	r1, r1, #3
 8001a62:	077b      	lsls	r3, r7, #29
 8001a64:	4655      	mov	r5, sl
 8001a66:	430b      	orrs	r3, r1
 8001a68:	08f8      	lsrs	r0, r7, #3
 8001a6a:	e6c8      	b.n	80017fe <__aeabi_dadd+0x25a>
 8001a6c:	2c00      	cmp	r4, #0
 8001a6e:	d000      	beq.n	8001a72 <__aeabi_dadd+0x4ce>
 8001a70:	e081      	b.n	8001b76 <__aeabi_dadd+0x5d2>
 8001a72:	4643      	mov	r3, r8
 8001a74:	430b      	orrs	r3, r1
 8001a76:	d115      	bne.n	8001aa4 <__aeabi_dadd+0x500>
 8001a78:	2080      	movs	r0, #128	; 0x80
 8001a7a:	2500      	movs	r5, #0
 8001a7c:	0300      	lsls	r0, r0, #12
 8001a7e:	e6e3      	b.n	8001848 <__aeabi_dadd+0x2a4>
 8001a80:	1a5c      	subs	r4, r3, r1
 8001a82:	42a3      	cmp	r3, r4
 8001a84:	419b      	sbcs	r3, r3
 8001a86:	1bc7      	subs	r7, r0, r7
 8001a88:	425b      	negs	r3, r3
 8001a8a:	2601      	movs	r6, #1
 8001a8c:	1aff      	subs	r7, r7, r3
 8001a8e:	e5da      	b.n	8001646 <__aeabi_dadd+0xa2>
 8001a90:	0742      	lsls	r2, r0, #29
 8001a92:	08db      	lsrs	r3, r3, #3
 8001a94:	4313      	orrs	r3, r2
 8001a96:	08c0      	lsrs	r0, r0, #3
 8001a98:	e6d2      	b.n	8001840 <__aeabi_dadd+0x29c>
 8001a9a:	0742      	lsls	r2, r0, #29
 8001a9c:	08db      	lsrs	r3, r3, #3
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	08c0      	lsrs	r0, r0, #3
 8001aa2:	e6ac      	b.n	80017fe <__aeabi_dadd+0x25a>
 8001aa4:	4643      	mov	r3, r8
 8001aa6:	4642      	mov	r2, r8
 8001aa8:	08c9      	lsrs	r1, r1, #3
 8001aaa:	075b      	lsls	r3, r3, #29
 8001aac:	4655      	mov	r5, sl
 8001aae:	430b      	orrs	r3, r1
 8001ab0:	08d0      	lsrs	r0, r2, #3
 8001ab2:	e6c5      	b.n	8001840 <__aeabi_dadd+0x29c>
 8001ab4:	4643      	mov	r3, r8
 8001ab6:	4642      	mov	r2, r8
 8001ab8:	075b      	lsls	r3, r3, #29
 8001aba:	08c9      	lsrs	r1, r1, #3
 8001abc:	430b      	orrs	r3, r1
 8001abe:	08d0      	lsrs	r0, r2, #3
 8001ac0:	e6be      	b.n	8001840 <__aeabi_dadd+0x29c>
 8001ac2:	4303      	orrs	r3, r0
 8001ac4:	001c      	movs	r4, r3
 8001ac6:	1e63      	subs	r3, r4, #1
 8001ac8:	419c      	sbcs	r4, r3
 8001aca:	e6fc      	b.n	80018c6 <__aeabi_dadd+0x322>
 8001acc:	0002      	movs	r2, r0
 8001ace:	3c20      	subs	r4, #32
 8001ad0:	40e2      	lsrs	r2, r4
 8001ad2:	0014      	movs	r4, r2
 8001ad4:	4662      	mov	r2, ip
 8001ad6:	2a20      	cmp	r2, #32
 8001ad8:	d003      	beq.n	8001ae2 <__aeabi_dadd+0x53e>
 8001ada:	2540      	movs	r5, #64	; 0x40
 8001adc:	1aad      	subs	r5, r5, r2
 8001ade:	40a8      	lsls	r0, r5
 8001ae0:	4303      	orrs	r3, r0
 8001ae2:	1e58      	subs	r0, r3, #1
 8001ae4:	4183      	sbcs	r3, r0
 8001ae6:	4323      	orrs	r3, r4
 8001ae8:	e775      	b.n	80019d6 <__aeabi_dadd+0x432>
 8001aea:	2a00      	cmp	r2, #0
 8001aec:	d0e2      	beq.n	8001ab4 <__aeabi_dadd+0x510>
 8001aee:	003a      	movs	r2, r7
 8001af0:	430a      	orrs	r2, r1
 8001af2:	d0cd      	beq.n	8001a90 <__aeabi_dadd+0x4ec>
 8001af4:	0742      	lsls	r2, r0, #29
 8001af6:	08db      	lsrs	r3, r3, #3
 8001af8:	4313      	orrs	r3, r2
 8001afa:	2280      	movs	r2, #128	; 0x80
 8001afc:	08c0      	lsrs	r0, r0, #3
 8001afe:	0312      	lsls	r2, r2, #12
 8001b00:	4210      	tst	r0, r2
 8001b02:	d006      	beq.n	8001b12 <__aeabi_dadd+0x56e>
 8001b04:	08fc      	lsrs	r4, r7, #3
 8001b06:	4214      	tst	r4, r2
 8001b08:	d103      	bne.n	8001b12 <__aeabi_dadd+0x56e>
 8001b0a:	0020      	movs	r0, r4
 8001b0c:	08cb      	lsrs	r3, r1, #3
 8001b0e:	077a      	lsls	r2, r7, #29
 8001b10:	4313      	orrs	r3, r2
 8001b12:	0f5a      	lsrs	r2, r3, #29
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	0752      	lsls	r2, r2, #29
 8001b18:	08db      	lsrs	r3, r3, #3
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	e690      	b.n	8001840 <__aeabi_dadd+0x29c>
 8001b1e:	4643      	mov	r3, r8
 8001b20:	430b      	orrs	r3, r1
 8001b22:	d100      	bne.n	8001b26 <__aeabi_dadd+0x582>
 8001b24:	e709      	b.n	800193a <__aeabi_dadd+0x396>
 8001b26:	4643      	mov	r3, r8
 8001b28:	4642      	mov	r2, r8
 8001b2a:	08c9      	lsrs	r1, r1, #3
 8001b2c:	075b      	lsls	r3, r3, #29
 8001b2e:	4655      	mov	r5, sl
 8001b30:	430b      	orrs	r3, r1
 8001b32:	08d0      	lsrs	r0, r2, #3
 8001b34:	e666      	b.n	8001804 <__aeabi_dadd+0x260>
 8001b36:	1acc      	subs	r4, r1, r3
 8001b38:	42a1      	cmp	r1, r4
 8001b3a:	4189      	sbcs	r1, r1
 8001b3c:	1a3f      	subs	r7, r7, r0
 8001b3e:	4249      	negs	r1, r1
 8001b40:	4655      	mov	r5, sl
 8001b42:	2601      	movs	r6, #1
 8001b44:	1a7f      	subs	r7, r7, r1
 8001b46:	e57e      	b.n	8001646 <__aeabi_dadd+0xa2>
 8001b48:	4642      	mov	r2, r8
 8001b4a:	1a5c      	subs	r4, r3, r1
 8001b4c:	1a87      	subs	r7, r0, r2
 8001b4e:	42a3      	cmp	r3, r4
 8001b50:	4192      	sbcs	r2, r2
 8001b52:	4252      	negs	r2, r2
 8001b54:	1abf      	subs	r7, r7, r2
 8001b56:	023a      	lsls	r2, r7, #8
 8001b58:	d53d      	bpl.n	8001bd6 <__aeabi_dadd+0x632>
 8001b5a:	1acc      	subs	r4, r1, r3
 8001b5c:	42a1      	cmp	r1, r4
 8001b5e:	4189      	sbcs	r1, r1
 8001b60:	4643      	mov	r3, r8
 8001b62:	4249      	negs	r1, r1
 8001b64:	1a1f      	subs	r7, r3, r0
 8001b66:	4655      	mov	r5, sl
 8001b68:	1a7f      	subs	r7, r7, r1
 8001b6a:	e595      	b.n	8001698 <__aeabi_dadd+0xf4>
 8001b6c:	077b      	lsls	r3, r7, #29
 8001b6e:	08c9      	lsrs	r1, r1, #3
 8001b70:	430b      	orrs	r3, r1
 8001b72:	08f8      	lsrs	r0, r7, #3
 8001b74:	e643      	b.n	80017fe <__aeabi_dadd+0x25a>
 8001b76:	4644      	mov	r4, r8
 8001b78:	08db      	lsrs	r3, r3, #3
 8001b7a:	430c      	orrs	r4, r1
 8001b7c:	d130      	bne.n	8001be0 <__aeabi_dadd+0x63c>
 8001b7e:	0742      	lsls	r2, r0, #29
 8001b80:	4313      	orrs	r3, r2
 8001b82:	08c0      	lsrs	r0, r0, #3
 8001b84:	e65c      	b.n	8001840 <__aeabi_dadd+0x29c>
 8001b86:	077b      	lsls	r3, r7, #29
 8001b88:	08c9      	lsrs	r1, r1, #3
 8001b8a:	430b      	orrs	r3, r1
 8001b8c:	08f8      	lsrs	r0, r7, #3
 8001b8e:	e639      	b.n	8001804 <__aeabi_dadd+0x260>
 8001b90:	185c      	adds	r4, r3, r1
 8001b92:	429c      	cmp	r4, r3
 8001b94:	419b      	sbcs	r3, r3
 8001b96:	4440      	add	r0, r8
 8001b98:	425b      	negs	r3, r3
 8001b9a:	18c7      	adds	r7, r0, r3
 8001b9c:	023b      	lsls	r3, r7, #8
 8001b9e:	d400      	bmi.n	8001ba2 <__aeabi_dadd+0x5fe>
 8001ba0:	e625      	b.n	80017ee <__aeabi_dadd+0x24a>
 8001ba2:	4b1d      	ldr	r3, [pc, #116]	; (8001c18 <__aeabi_dadd+0x674>)
 8001ba4:	2601      	movs	r6, #1
 8001ba6:	401f      	ands	r7, r3
 8001ba8:	e621      	b.n	80017ee <__aeabi_dadd+0x24a>
 8001baa:	0004      	movs	r4, r0
 8001bac:	3a20      	subs	r2, #32
 8001bae:	40d4      	lsrs	r4, r2
 8001bb0:	4662      	mov	r2, ip
 8001bb2:	2a20      	cmp	r2, #32
 8001bb4:	d004      	beq.n	8001bc0 <__aeabi_dadd+0x61c>
 8001bb6:	2240      	movs	r2, #64	; 0x40
 8001bb8:	4666      	mov	r6, ip
 8001bba:	1b92      	subs	r2, r2, r6
 8001bbc:	4090      	lsls	r0, r2
 8001bbe:	4303      	orrs	r3, r0
 8001bc0:	1e5a      	subs	r2, r3, #1
 8001bc2:	4193      	sbcs	r3, r2
 8001bc4:	431c      	orrs	r4, r3
 8001bc6:	e67e      	b.n	80018c6 <__aeabi_dadd+0x322>
 8001bc8:	185c      	adds	r4, r3, r1
 8001bca:	428c      	cmp	r4, r1
 8001bcc:	4189      	sbcs	r1, r1
 8001bce:	4440      	add	r0, r8
 8001bd0:	4249      	negs	r1, r1
 8001bd2:	1847      	adds	r7, r0, r1
 8001bd4:	e6dd      	b.n	8001992 <__aeabi_dadd+0x3ee>
 8001bd6:	0023      	movs	r3, r4
 8001bd8:	433b      	orrs	r3, r7
 8001bda:	d100      	bne.n	8001bde <__aeabi_dadd+0x63a>
 8001bdc:	e6ad      	b.n	800193a <__aeabi_dadd+0x396>
 8001bde:	e606      	b.n	80017ee <__aeabi_dadd+0x24a>
 8001be0:	0744      	lsls	r4, r0, #29
 8001be2:	4323      	orrs	r3, r4
 8001be4:	2480      	movs	r4, #128	; 0x80
 8001be6:	08c0      	lsrs	r0, r0, #3
 8001be8:	0324      	lsls	r4, r4, #12
 8001bea:	4220      	tst	r0, r4
 8001bec:	d008      	beq.n	8001c00 <__aeabi_dadd+0x65c>
 8001bee:	4642      	mov	r2, r8
 8001bf0:	08d6      	lsrs	r6, r2, #3
 8001bf2:	4226      	tst	r6, r4
 8001bf4:	d104      	bne.n	8001c00 <__aeabi_dadd+0x65c>
 8001bf6:	4655      	mov	r5, sl
 8001bf8:	0030      	movs	r0, r6
 8001bfa:	08cb      	lsrs	r3, r1, #3
 8001bfc:	0751      	lsls	r1, r2, #29
 8001bfe:	430b      	orrs	r3, r1
 8001c00:	0f5a      	lsrs	r2, r3, #29
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	08db      	lsrs	r3, r3, #3
 8001c06:	0752      	lsls	r2, r2, #29
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	e619      	b.n	8001840 <__aeabi_dadd+0x29c>
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	4a01      	ldr	r2, [pc, #4]	; (8001c14 <__aeabi_dadd+0x670>)
 8001c10:	001f      	movs	r7, r3
 8001c12:	e55e      	b.n	80016d2 <__aeabi_dadd+0x12e>
 8001c14:	000007ff 	.word	0x000007ff
 8001c18:	ff7fffff 	.word	0xff7fffff

08001c1c <__aeabi_ddiv>:
 8001c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c1e:	4657      	mov	r7, sl
 8001c20:	464e      	mov	r6, r9
 8001c22:	4645      	mov	r5, r8
 8001c24:	46de      	mov	lr, fp
 8001c26:	b5e0      	push	{r5, r6, r7, lr}
 8001c28:	4681      	mov	r9, r0
 8001c2a:	0005      	movs	r5, r0
 8001c2c:	030c      	lsls	r4, r1, #12
 8001c2e:	0048      	lsls	r0, r1, #1
 8001c30:	4692      	mov	sl, r2
 8001c32:	001f      	movs	r7, r3
 8001c34:	b085      	sub	sp, #20
 8001c36:	0b24      	lsrs	r4, r4, #12
 8001c38:	0d40      	lsrs	r0, r0, #21
 8001c3a:	0fce      	lsrs	r6, r1, #31
 8001c3c:	2800      	cmp	r0, #0
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_ddiv+0x26>
 8001c40:	e156      	b.n	8001ef0 <__aeabi_ddiv+0x2d4>
 8001c42:	4bd4      	ldr	r3, [pc, #848]	; (8001f94 <__aeabi_ddiv+0x378>)
 8001c44:	4298      	cmp	r0, r3
 8001c46:	d100      	bne.n	8001c4a <__aeabi_ddiv+0x2e>
 8001c48:	e172      	b.n	8001f30 <__aeabi_ddiv+0x314>
 8001c4a:	0f6b      	lsrs	r3, r5, #29
 8001c4c:	00e4      	lsls	r4, r4, #3
 8001c4e:	431c      	orrs	r4, r3
 8001c50:	2380      	movs	r3, #128	; 0x80
 8001c52:	041b      	lsls	r3, r3, #16
 8001c54:	4323      	orrs	r3, r4
 8001c56:	4698      	mov	r8, r3
 8001c58:	4bcf      	ldr	r3, [pc, #828]	; (8001f98 <__aeabi_ddiv+0x37c>)
 8001c5a:	00ed      	lsls	r5, r5, #3
 8001c5c:	469b      	mov	fp, r3
 8001c5e:	2300      	movs	r3, #0
 8001c60:	4699      	mov	r9, r3
 8001c62:	4483      	add	fp, r0
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	033c      	lsls	r4, r7, #12
 8001c68:	007b      	lsls	r3, r7, #1
 8001c6a:	4650      	mov	r0, sl
 8001c6c:	0b24      	lsrs	r4, r4, #12
 8001c6e:	0d5b      	lsrs	r3, r3, #21
 8001c70:	0fff      	lsrs	r7, r7, #31
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d100      	bne.n	8001c78 <__aeabi_ddiv+0x5c>
 8001c76:	e11f      	b.n	8001eb8 <__aeabi_ddiv+0x29c>
 8001c78:	4ac6      	ldr	r2, [pc, #792]	; (8001f94 <__aeabi_ddiv+0x378>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d100      	bne.n	8001c80 <__aeabi_ddiv+0x64>
 8001c7e:	e162      	b.n	8001f46 <__aeabi_ddiv+0x32a>
 8001c80:	49c5      	ldr	r1, [pc, #788]	; (8001f98 <__aeabi_ddiv+0x37c>)
 8001c82:	0f42      	lsrs	r2, r0, #29
 8001c84:	468c      	mov	ip, r1
 8001c86:	00e4      	lsls	r4, r4, #3
 8001c88:	4659      	mov	r1, fp
 8001c8a:	4314      	orrs	r4, r2
 8001c8c:	2280      	movs	r2, #128	; 0x80
 8001c8e:	4463      	add	r3, ip
 8001c90:	0412      	lsls	r2, r2, #16
 8001c92:	1acb      	subs	r3, r1, r3
 8001c94:	4314      	orrs	r4, r2
 8001c96:	469b      	mov	fp, r3
 8001c98:	00c2      	lsls	r2, r0, #3
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	0033      	movs	r3, r6
 8001c9e:	407b      	eors	r3, r7
 8001ca0:	469a      	mov	sl, r3
 8001ca2:	464b      	mov	r3, r9
 8001ca4:	2b0f      	cmp	r3, #15
 8001ca6:	d827      	bhi.n	8001cf8 <__aeabi_ddiv+0xdc>
 8001ca8:	49bc      	ldr	r1, [pc, #752]	; (8001f9c <__aeabi_ddiv+0x380>)
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	58cb      	ldr	r3, [r1, r3]
 8001cae:	469f      	mov	pc, r3
 8001cb0:	46b2      	mov	sl, r6
 8001cb2:	9b00      	ldr	r3, [sp, #0]
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d016      	beq.n	8001ce6 <__aeabi_ddiv+0xca>
 8001cb8:	2b03      	cmp	r3, #3
 8001cba:	d100      	bne.n	8001cbe <__aeabi_ddiv+0xa2>
 8001cbc:	e28e      	b.n	80021dc <__aeabi_ddiv+0x5c0>
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d000      	beq.n	8001cc4 <__aeabi_ddiv+0xa8>
 8001cc2:	e0d9      	b.n	8001e78 <__aeabi_ddiv+0x25c>
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	2400      	movs	r4, #0
 8001cc8:	2500      	movs	r5, #0
 8001cca:	4652      	mov	r2, sl
 8001ccc:	051b      	lsls	r3, r3, #20
 8001cce:	4323      	orrs	r3, r4
 8001cd0:	07d2      	lsls	r2, r2, #31
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	0028      	movs	r0, r5
 8001cd6:	0019      	movs	r1, r3
 8001cd8:	b005      	add	sp, #20
 8001cda:	bcf0      	pop	{r4, r5, r6, r7}
 8001cdc:	46bb      	mov	fp, r7
 8001cde:	46b2      	mov	sl, r6
 8001ce0:	46a9      	mov	r9, r5
 8001ce2:	46a0      	mov	r8, r4
 8001ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ce6:	2400      	movs	r4, #0
 8001ce8:	2500      	movs	r5, #0
 8001cea:	4baa      	ldr	r3, [pc, #680]	; (8001f94 <__aeabi_ddiv+0x378>)
 8001cec:	e7ed      	b.n	8001cca <__aeabi_ddiv+0xae>
 8001cee:	46ba      	mov	sl, r7
 8001cf0:	46a0      	mov	r8, r4
 8001cf2:	0015      	movs	r5, r2
 8001cf4:	9000      	str	r0, [sp, #0]
 8001cf6:	e7dc      	b.n	8001cb2 <__aeabi_ddiv+0x96>
 8001cf8:	4544      	cmp	r4, r8
 8001cfa:	d200      	bcs.n	8001cfe <__aeabi_ddiv+0xe2>
 8001cfc:	e1c7      	b.n	800208e <__aeabi_ddiv+0x472>
 8001cfe:	d100      	bne.n	8001d02 <__aeabi_ddiv+0xe6>
 8001d00:	e1c2      	b.n	8002088 <__aeabi_ddiv+0x46c>
 8001d02:	2301      	movs	r3, #1
 8001d04:	425b      	negs	r3, r3
 8001d06:	469c      	mov	ip, r3
 8001d08:	002e      	movs	r6, r5
 8001d0a:	4640      	mov	r0, r8
 8001d0c:	2500      	movs	r5, #0
 8001d0e:	44e3      	add	fp, ip
 8001d10:	0223      	lsls	r3, r4, #8
 8001d12:	0e14      	lsrs	r4, r2, #24
 8001d14:	431c      	orrs	r4, r3
 8001d16:	0c1b      	lsrs	r3, r3, #16
 8001d18:	4699      	mov	r9, r3
 8001d1a:	0423      	lsls	r3, r4, #16
 8001d1c:	0c1f      	lsrs	r7, r3, #16
 8001d1e:	0212      	lsls	r2, r2, #8
 8001d20:	4649      	mov	r1, r9
 8001d22:	9200      	str	r2, [sp, #0]
 8001d24:	9701      	str	r7, [sp, #4]
 8001d26:	f7fe fa8f 	bl	8000248 <__aeabi_uidivmod>
 8001d2a:	0002      	movs	r2, r0
 8001d2c:	437a      	muls	r2, r7
 8001d2e:	040b      	lsls	r3, r1, #16
 8001d30:	0c31      	lsrs	r1, r6, #16
 8001d32:	4680      	mov	r8, r0
 8001d34:	4319      	orrs	r1, r3
 8001d36:	428a      	cmp	r2, r1
 8001d38:	d907      	bls.n	8001d4a <__aeabi_ddiv+0x12e>
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	425b      	negs	r3, r3
 8001d3e:	469c      	mov	ip, r3
 8001d40:	1909      	adds	r1, r1, r4
 8001d42:	44e0      	add	r8, ip
 8001d44:	428c      	cmp	r4, r1
 8001d46:	d800      	bhi.n	8001d4a <__aeabi_ddiv+0x12e>
 8001d48:	e207      	b.n	800215a <__aeabi_ddiv+0x53e>
 8001d4a:	1a88      	subs	r0, r1, r2
 8001d4c:	4649      	mov	r1, r9
 8001d4e:	f7fe fa7b 	bl	8000248 <__aeabi_uidivmod>
 8001d52:	0409      	lsls	r1, r1, #16
 8001d54:	468c      	mov	ip, r1
 8001d56:	0431      	lsls	r1, r6, #16
 8001d58:	4666      	mov	r6, ip
 8001d5a:	9a01      	ldr	r2, [sp, #4]
 8001d5c:	0c09      	lsrs	r1, r1, #16
 8001d5e:	4342      	muls	r2, r0
 8001d60:	0003      	movs	r3, r0
 8001d62:	4331      	orrs	r1, r6
 8001d64:	428a      	cmp	r2, r1
 8001d66:	d904      	bls.n	8001d72 <__aeabi_ddiv+0x156>
 8001d68:	1909      	adds	r1, r1, r4
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	428c      	cmp	r4, r1
 8001d6e:	d800      	bhi.n	8001d72 <__aeabi_ddiv+0x156>
 8001d70:	e1ed      	b.n	800214e <__aeabi_ddiv+0x532>
 8001d72:	1a88      	subs	r0, r1, r2
 8001d74:	4642      	mov	r2, r8
 8001d76:	0412      	lsls	r2, r2, #16
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	4690      	mov	r8, r2
 8001d7c:	4641      	mov	r1, r8
 8001d7e:	9b00      	ldr	r3, [sp, #0]
 8001d80:	040e      	lsls	r6, r1, #16
 8001d82:	0c1b      	lsrs	r3, r3, #16
 8001d84:	001f      	movs	r7, r3
 8001d86:	9302      	str	r3, [sp, #8]
 8001d88:	9b00      	ldr	r3, [sp, #0]
 8001d8a:	0c36      	lsrs	r6, r6, #16
 8001d8c:	041b      	lsls	r3, r3, #16
 8001d8e:	0c19      	lsrs	r1, r3, #16
 8001d90:	000b      	movs	r3, r1
 8001d92:	4373      	muls	r3, r6
 8001d94:	0c12      	lsrs	r2, r2, #16
 8001d96:	437e      	muls	r6, r7
 8001d98:	9103      	str	r1, [sp, #12]
 8001d9a:	4351      	muls	r1, r2
 8001d9c:	437a      	muls	r2, r7
 8001d9e:	0c1f      	lsrs	r7, r3, #16
 8001da0:	46bc      	mov	ip, r7
 8001da2:	1876      	adds	r6, r6, r1
 8001da4:	4466      	add	r6, ip
 8001da6:	42b1      	cmp	r1, r6
 8001da8:	d903      	bls.n	8001db2 <__aeabi_ddiv+0x196>
 8001daa:	2180      	movs	r1, #128	; 0x80
 8001dac:	0249      	lsls	r1, r1, #9
 8001dae:	468c      	mov	ip, r1
 8001db0:	4462      	add	r2, ip
 8001db2:	0c31      	lsrs	r1, r6, #16
 8001db4:	188a      	adds	r2, r1, r2
 8001db6:	0431      	lsls	r1, r6, #16
 8001db8:	041e      	lsls	r6, r3, #16
 8001dba:	0c36      	lsrs	r6, r6, #16
 8001dbc:	198e      	adds	r6, r1, r6
 8001dbe:	4290      	cmp	r0, r2
 8001dc0:	d302      	bcc.n	8001dc8 <__aeabi_ddiv+0x1ac>
 8001dc2:	d112      	bne.n	8001dea <__aeabi_ddiv+0x1ce>
 8001dc4:	42b5      	cmp	r5, r6
 8001dc6:	d210      	bcs.n	8001dea <__aeabi_ddiv+0x1ce>
 8001dc8:	4643      	mov	r3, r8
 8001dca:	1e59      	subs	r1, r3, #1
 8001dcc:	9b00      	ldr	r3, [sp, #0]
 8001dce:	469c      	mov	ip, r3
 8001dd0:	4465      	add	r5, ip
 8001dd2:	001f      	movs	r7, r3
 8001dd4:	429d      	cmp	r5, r3
 8001dd6:	419b      	sbcs	r3, r3
 8001dd8:	425b      	negs	r3, r3
 8001dda:	191b      	adds	r3, r3, r4
 8001ddc:	18c0      	adds	r0, r0, r3
 8001dde:	4284      	cmp	r4, r0
 8001de0:	d200      	bcs.n	8001de4 <__aeabi_ddiv+0x1c8>
 8001de2:	e1a0      	b.n	8002126 <__aeabi_ddiv+0x50a>
 8001de4:	d100      	bne.n	8001de8 <__aeabi_ddiv+0x1cc>
 8001de6:	e19b      	b.n	8002120 <__aeabi_ddiv+0x504>
 8001de8:	4688      	mov	r8, r1
 8001dea:	1bae      	subs	r6, r5, r6
 8001dec:	42b5      	cmp	r5, r6
 8001dee:	41ad      	sbcs	r5, r5
 8001df0:	1a80      	subs	r0, r0, r2
 8001df2:	426d      	negs	r5, r5
 8001df4:	1b40      	subs	r0, r0, r5
 8001df6:	4284      	cmp	r4, r0
 8001df8:	d100      	bne.n	8001dfc <__aeabi_ddiv+0x1e0>
 8001dfa:	e1d5      	b.n	80021a8 <__aeabi_ddiv+0x58c>
 8001dfc:	4649      	mov	r1, r9
 8001dfe:	f7fe fa23 	bl	8000248 <__aeabi_uidivmod>
 8001e02:	9a01      	ldr	r2, [sp, #4]
 8001e04:	040b      	lsls	r3, r1, #16
 8001e06:	4342      	muls	r2, r0
 8001e08:	0c31      	lsrs	r1, r6, #16
 8001e0a:	0005      	movs	r5, r0
 8001e0c:	4319      	orrs	r1, r3
 8001e0e:	428a      	cmp	r2, r1
 8001e10:	d900      	bls.n	8001e14 <__aeabi_ddiv+0x1f8>
 8001e12:	e16c      	b.n	80020ee <__aeabi_ddiv+0x4d2>
 8001e14:	1a88      	subs	r0, r1, r2
 8001e16:	4649      	mov	r1, r9
 8001e18:	f7fe fa16 	bl	8000248 <__aeabi_uidivmod>
 8001e1c:	9a01      	ldr	r2, [sp, #4]
 8001e1e:	0436      	lsls	r6, r6, #16
 8001e20:	4342      	muls	r2, r0
 8001e22:	0409      	lsls	r1, r1, #16
 8001e24:	0c36      	lsrs	r6, r6, #16
 8001e26:	0003      	movs	r3, r0
 8001e28:	430e      	orrs	r6, r1
 8001e2a:	42b2      	cmp	r2, r6
 8001e2c:	d900      	bls.n	8001e30 <__aeabi_ddiv+0x214>
 8001e2e:	e153      	b.n	80020d8 <__aeabi_ddiv+0x4bc>
 8001e30:	9803      	ldr	r0, [sp, #12]
 8001e32:	1ab6      	subs	r6, r6, r2
 8001e34:	0002      	movs	r2, r0
 8001e36:	042d      	lsls	r5, r5, #16
 8001e38:	431d      	orrs	r5, r3
 8001e3a:	9f02      	ldr	r7, [sp, #8]
 8001e3c:	042b      	lsls	r3, r5, #16
 8001e3e:	0c1b      	lsrs	r3, r3, #16
 8001e40:	435a      	muls	r2, r3
 8001e42:	437b      	muls	r3, r7
 8001e44:	469c      	mov	ip, r3
 8001e46:	0c29      	lsrs	r1, r5, #16
 8001e48:	4348      	muls	r0, r1
 8001e4a:	0c13      	lsrs	r3, r2, #16
 8001e4c:	4484      	add	ip, r0
 8001e4e:	4463      	add	r3, ip
 8001e50:	4379      	muls	r1, r7
 8001e52:	4298      	cmp	r0, r3
 8001e54:	d903      	bls.n	8001e5e <__aeabi_ddiv+0x242>
 8001e56:	2080      	movs	r0, #128	; 0x80
 8001e58:	0240      	lsls	r0, r0, #9
 8001e5a:	4684      	mov	ip, r0
 8001e5c:	4461      	add	r1, ip
 8001e5e:	0c18      	lsrs	r0, r3, #16
 8001e60:	0412      	lsls	r2, r2, #16
 8001e62:	041b      	lsls	r3, r3, #16
 8001e64:	0c12      	lsrs	r2, r2, #16
 8001e66:	1841      	adds	r1, r0, r1
 8001e68:	189b      	adds	r3, r3, r2
 8001e6a:	428e      	cmp	r6, r1
 8001e6c:	d200      	bcs.n	8001e70 <__aeabi_ddiv+0x254>
 8001e6e:	e0ff      	b.n	8002070 <__aeabi_ddiv+0x454>
 8001e70:	d100      	bne.n	8001e74 <__aeabi_ddiv+0x258>
 8001e72:	e0fa      	b.n	800206a <__aeabi_ddiv+0x44e>
 8001e74:	2301      	movs	r3, #1
 8001e76:	431d      	orrs	r5, r3
 8001e78:	4a49      	ldr	r2, [pc, #292]	; (8001fa0 <__aeabi_ddiv+0x384>)
 8001e7a:	445a      	add	r2, fp
 8001e7c:	2a00      	cmp	r2, #0
 8001e7e:	dc00      	bgt.n	8001e82 <__aeabi_ddiv+0x266>
 8001e80:	e0aa      	b.n	8001fd8 <__aeabi_ddiv+0x3bc>
 8001e82:	076b      	lsls	r3, r5, #29
 8001e84:	d000      	beq.n	8001e88 <__aeabi_ddiv+0x26c>
 8001e86:	e13d      	b.n	8002104 <__aeabi_ddiv+0x4e8>
 8001e88:	08ed      	lsrs	r5, r5, #3
 8001e8a:	4643      	mov	r3, r8
 8001e8c:	01db      	lsls	r3, r3, #7
 8001e8e:	d506      	bpl.n	8001e9e <__aeabi_ddiv+0x282>
 8001e90:	4642      	mov	r2, r8
 8001e92:	4b44      	ldr	r3, [pc, #272]	; (8001fa4 <__aeabi_ddiv+0x388>)
 8001e94:	401a      	ands	r2, r3
 8001e96:	4690      	mov	r8, r2
 8001e98:	2280      	movs	r2, #128	; 0x80
 8001e9a:	00d2      	lsls	r2, r2, #3
 8001e9c:	445a      	add	r2, fp
 8001e9e:	4b42      	ldr	r3, [pc, #264]	; (8001fa8 <__aeabi_ddiv+0x38c>)
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	dd00      	ble.n	8001ea6 <__aeabi_ddiv+0x28a>
 8001ea4:	e71f      	b.n	8001ce6 <__aeabi_ddiv+0xca>
 8001ea6:	4643      	mov	r3, r8
 8001ea8:	075b      	lsls	r3, r3, #29
 8001eaa:	431d      	orrs	r5, r3
 8001eac:	4643      	mov	r3, r8
 8001eae:	0552      	lsls	r2, r2, #21
 8001eb0:	025c      	lsls	r4, r3, #9
 8001eb2:	0b24      	lsrs	r4, r4, #12
 8001eb4:	0d53      	lsrs	r3, r2, #21
 8001eb6:	e708      	b.n	8001cca <__aeabi_ddiv+0xae>
 8001eb8:	4652      	mov	r2, sl
 8001eba:	4322      	orrs	r2, r4
 8001ebc:	d100      	bne.n	8001ec0 <__aeabi_ddiv+0x2a4>
 8001ebe:	e07b      	b.n	8001fb8 <__aeabi_ddiv+0x39c>
 8001ec0:	2c00      	cmp	r4, #0
 8001ec2:	d100      	bne.n	8001ec6 <__aeabi_ddiv+0x2aa>
 8001ec4:	e0fa      	b.n	80020bc <__aeabi_ddiv+0x4a0>
 8001ec6:	0020      	movs	r0, r4
 8001ec8:	f001 fa22 	bl	8003310 <__clzsi2>
 8001ecc:	0002      	movs	r2, r0
 8001ece:	3a0b      	subs	r2, #11
 8001ed0:	231d      	movs	r3, #29
 8001ed2:	0001      	movs	r1, r0
 8001ed4:	1a9b      	subs	r3, r3, r2
 8001ed6:	4652      	mov	r2, sl
 8001ed8:	3908      	subs	r1, #8
 8001eda:	40da      	lsrs	r2, r3
 8001edc:	408c      	lsls	r4, r1
 8001ede:	4314      	orrs	r4, r2
 8001ee0:	4652      	mov	r2, sl
 8001ee2:	408a      	lsls	r2, r1
 8001ee4:	4b31      	ldr	r3, [pc, #196]	; (8001fac <__aeabi_ddiv+0x390>)
 8001ee6:	4458      	add	r0, fp
 8001ee8:	469b      	mov	fp, r3
 8001eea:	4483      	add	fp, r0
 8001eec:	2000      	movs	r0, #0
 8001eee:	e6d5      	b.n	8001c9c <__aeabi_ddiv+0x80>
 8001ef0:	464b      	mov	r3, r9
 8001ef2:	4323      	orrs	r3, r4
 8001ef4:	4698      	mov	r8, r3
 8001ef6:	d044      	beq.n	8001f82 <__aeabi_ddiv+0x366>
 8001ef8:	2c00      	cmp	r4, #0
 8001efa:	d100      	bne.n	8001efe <__aeabi_ddiv+0x2e2>
 8001efc:	e0ce      	b.n	800209c <__aeabi_ddiv+0x480>
 8001efe:	0020      	movs	r0, r4
 8001f00:	f001 fa06 	bl	8003310 <__clzsi2>
 8001f04:	0001      	movs	r1, r0
 8001f06:	0002      	movs	r2, r0
 8001f08:	390b      	subs	r1, #11
 8001f0a:	231d      	movs	r3, #29
 8001f0c:	1a5b      	subs	r3, r3, r1
 8001f0e:	4649      	mov	r1, r9
 8001f10:	0010      	movs	r0, r2
 8001f12:	40d9      	lsrs	r1, r3
 8001f14:	3808      	subs	r0, #8
 8001f16:	4084      	lsls	r4, r0
 8001f18:	000b      	movs	r3, r1
 8001f1a:	464d      	mov	r5, r9
 8001f1c:	4323      	orrs	r3, r4
 8001f1e:	4698      	mov	r8, r3
 8001f20:	4085      	lsls	r5, r0
 8001f22:	4823      	ldr	r0, [pc, #140]	; (8001fb0 <__aeabi_ddiv+0x394>)
 8001f24:	1a83      	subs	r3, r0, r2
 8001f26:	469b      	mov	fp, r3
 8001f28:	2300      	movs	r3, #0
 8001f2a:	4699      	mov	r9, r3
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	e69a      	b.n	8001c66 <__aeabi_ddiv+0x4a>
 8001f30:	464b      	mov	r3, r9
 8001f32:	4323      	orrs	r3, r4
 8001f34:	4698      	mov	r8, r3
 8001f36:	d11d      	bne.n	8001f74 <__aeabi_ddiv+0x358>
 8001f38:	2308      	movs	r3, #8
 8001f3a:	4699      	mov	r9, r3
 8001f3c:	3b06      	subs	r3, #6
 8001f3e:	2500      	movs	r5, #0
 8001f40:	4683      	mov	fp, r0
 8001f42:	9300      	str	r3, [sp, #0]
 8001f44:	e68f      	b.n	8001c66 <__aeabi_ddiv+0x4a>
 8001f46:	4652      	mov	r2, sl
 8001f48:	4322      	orrs	r2, r4
 8001f4a:	d109      	bne.n	8001f60 <__aeabi_ddiv+0x344>
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	4649      	mov	r1, r9
 8001f50:	4319      	orrs	r1, r3
 8001f52:	4b18      	ldr	r3, [pc, #96]	; (8001fb4 <__aeabi_ddiv+0x398>)
 8001f54:	4689      	mov	r9, r1
 8001f56:	469c      	mov	ip, r3
 8001f58:	2400      	movs	r4, #0
 8001f5a:	2002      	movs	r0, #2
 8001f5c:	44e3      	add	fp, ip
 8001f5e:	e69d      	b.n	8001c9c <__aeabi_ddiv+0x80>
 8001f60:	2303      	movs	r3, #3
 8001f62:	464a      	mov	r2, r9
 8001f64:	431a      	orrs	r2, r3
 8001f66:	4b13      	ldr	r3, [pc, #76]	; (8001fb4 <__aeabi_ddiv+0x398>)
 8001f68:	4691      	mov	r9, r2
 8001f6a:	469c      	mov	ip, r3
 8001f6c:	4652      	mov	r2, sl
 8001f6e:	2003      	movs	r0, #3
 8001f70:	44e3      	add	fp, ip
 8001f72:	e693      	b.n	8001c9c <__aeabi_ddiv+0x80>
 8001f74:	230c      	movs	r3, #12
 8001f76:	4699      	mov	r9, r3
 8001f78:	3b09      	subs	r3, #9
 8001f7a:	46a0      	mov	r8, r4
 8001f7c:	4683      	mov	fp, r0
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	e671      	b.n	8001c66 <__aeabi_ddiv+0x4a>
 8001f82:	2304      	movs	r3, #4
 8001f84:	4699      	mov	r9, r3
 8001f86:	2300      	movs	r3, #0
 8001f88:	469b      	mov	fp, r3
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	2500      	movs	r5, #0
 8001f8e:	9300      	str	r3, [sp, #0]
 8001f90:	e669      	b.n	8001c66 <__aeabi_ddiv+0x4a>
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	000007ff 	.word	0x000007ff
 8001f98:	fffffc01 	.word	0xfffffc01
 8001f9c:	0800d8a0 	.word	0x0800d8a0
 8001fa0:	000003ff 	.word	0x000003ff
 8001fa4:	feffffff 	.word	0xfeffffff
 8001fa8:	000007fe 	.word	0x000007fe
 8001fac:	000003f3 	.word	0x000003f3
 8001fb0:	fffffc0d 	.word	0xfffffc0d
 8001fb4:	fffff801 	.word	0xfffff801
 8001fb8:	4649      	mov	r1, r9
 8001fba:	2301      	movs	r3, #1
 8001fbc:	4319      	orrs	r1, r3
 8001fbe:	4689      	mov	r9, r1
 8001fc0:	2400      	movs	r4, #0
 8001fc2:	2001      	movs	r0, #1
 8001fc4:	e66a      	b.n	8001c9c <__aeabi_ddiv+0x80>
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	2480      	movs	r4, #128	; 0x80
 8001fca:	469a      	mov	sl, r3
 8001fcc:	2500      	movs	r5, #0
 8001fce:	4b8a      	ldr	r3, [pc, #552]	; (80021f8 <__aeabi_ddiv+0x5dc>)
 8001fd0:	0324      	lsls	r4, r4, #12
 8001fd2:	e67a      	b.n	8001cca <__aeabi_ddiv+0xae>
 8001fd4:	2501      	movs	r5, #1
 8001fd6:	426d      	negs	r5, r5
 8001fd8:	2301      	movs	r3, #1
 8001fda:	1a9b      	subs	r3, r3, r2
 8001fdc:	2b38      	cmp	r3, #56	; 0x38
 8001fde:	dd00      	ble.n	8001fe2 <__aeabi_ddiv+0x3c6>
 8001fe0:	e670      	b.n	8001cc4 <__aeabi_ddiv+0xa8>
 8001fe2:	2b1f      	cmp	r3, #31
 8001fe4:	dc00      	bgt.n	8001fe8 <__aeabi_ddiv+0x3cc>
 8001fe6:	e0bf      	b.n	8002168 <__aeabi_ddiv+0x54c>
 8001fe8:	211f      	movs	r1, #31
 8001fea:	4249      	negs	r1, r1
 8001fec:	1a8a      	subs	r2, r1, r2
 8001fee:	4641      	mov	r1, r8
 8001ff0:	40d1      	lsrs	r1, r2
 8001ff2:	000a      	movs	r2, r1
 8001ff4:	2b20      	cmp	r3, #32
 8001ff6:	d004      	beq.n	8002002 <__aeabi_ddiv+0x3e6>
 8001ff8:	4641      	mov	r1, r8
 8001ffa:	4b80      	ldr	r3, [pc, #512]	; (80021fc <__aeabi_ddiv+0x5e0>)
 8001ffc:	445b      	add	r3, fp
 8001ffe:	4099      	lsls	r1, r3
 8002000:	430d      	orrs	r5, r1
 8002002:	1e6b      	subs	r3, r5, #1
 8002004:	419d      	sbcs	r5, r3
 8002006:	2307      	movs	r3, #7
 8002008:	432a      	orrs	r2, r5
 800200a:	001d      	movs	r5, r3
 800200c:	2400      	movs	r4, #0
 800200e:	4015      	ands	r5, r2
 8002010:	4213      	tst	r3, r2
 8002012:	d100      	bne.n	8002016 <__aeabi_ddiv+0x3fa>
 8002014:	e0d4      	b.n	80021c0 <__aeabi_ddiv+0x5a4>
 8002016:	210f      	movs	r1, #15
 8002018:	2300      	movs	r3, #0
 800201a:	4011      	ands	r1, r2
 800201c:	2904      	cmp	r1, #4
 800201e:	d100      	bne.n	8002022 <__aeabi_ddiv+0x406>
 8002020:	e0cb      	b.n	80021ba <__aeabi_ddiv+0x59e>
 8002022:	1d11      	adds	r1, r2, #4
 8002024:	4291      	cmp	r1, r2
 8002026:	4192      	sbcs	r2, r2
 8002028:	4252      	negs	r2, r2
 800202a:	189b      	adds	r3, r3, r2
 800202c:	000a      	movs	r2, r1
 800202e:	0219      	lsls	r1, r3, #8
 8002030:	d400      	bmi.n	8002034 <__aeabi_ddiv+0x418>
 8002032:	e0c2      	b.n	80021ba <__aeabi_ddiv+0x59e>
 8002034:	2301      	movs	r3, #1
 8002036:	2400      	movs	r4, #0
 8002038:	2500      	movs	r5, #0
 800203a:	e646      	b.n	8001cca <__aeabi_ddiv+0xae>
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	4641      	mov	r1, r8
 8002040:	031b      	lsls	r3, r3, #12
 8002042:	4219      	tst	r1, r3
 8002044:	d008      	beq.n	8002058 <__aeabi_ddiv+0x43c>
 8002046:	421c      	tst	r4, r3
 8002048:	d106      	bne.n	8002058 <__aeabi_ddiv+0x43c>
 800204a:	431c      	orrs	r4, r3
 800204c:	0324      	lsls	r4, r4, #12
 800204e:	46ba      	mov	sl, r7
 8002050:	0015      	movs	r5, r2
 8002052:	4b69      	ldr	r3, [pc, #420]	; (80021f8 <__aeabi_ddiv+0x5dc>)
 8002054:	0b24      	lsrs	r4, r4, #12
 8002056:	e638      	b.n	8001cca <__aeabi_ddiv+0xae>
 8002058:	2480      	movs	r4, #128	; 0x80
 800205a:	4643      	mov	r3, r8
 800205c:	0324      	lsls	r4, r4, #12
 800205e:	431c      	orrs	r4, r3
 8002060:	0324      	lsls	r4, r4, #12
 8002062:	46b2      	mov	sl, r6
 8002064:	4b64      	ldr	r3, [pc, #400]	; (80021f8 <__aeabi_ddiv+0x5dc>)
 8002066:	0b24      	lsrs	r4, r4, #12
 8002068:	e62f      	b.n	8001cca <__aeabi_ddiv+0xae>
 800206a:	2b00      	cmp	r3, #0
 800206c:	d100      	bne.n	8002070 <__aeabi_ddiv+0x454>
 800206e:	e703      	b.n	8001e78 <__aeabi_ddiv+0x25c>
 8002070:	19a6      	adds	r6, r4, r6
 8002072:	1e68      	subs	r0, r5, #1
 8002074:	42a6      	cmp	r6, r4
 8002076:	d200      	bcs.n	800207a <__aeabi_ddiv+0x45e>
 8002078:	e08d      	b.n	8002196 <__aeabi_ddiv+0x57a>
 800207a:	428e      	cmp	r6, r1
 800207c:	d200      	bcs.n	8002080 <__aeabi_ddiv+0x464>
 800207e:	e0a3      	b.n	80021c8 <__aeabi_ddiv+0x5ac>
 8002080:	d100      	bne.n	8002084 <__aeabi_ddiv+0x468>
 8002082:	e0b3      	b.n	80021ec <__aeabi_ddiv+0x5d0>
 8002084:	0005      	movs	r5, r0
 8002086:	e6f5      	b.n	8001e74 <__aeabi_ddiv+0x258>
 8002088:	42aa      	cmp	r2, r5
 800208a:	d900      	bls.n	800208e <__aeabi_ddiv+0x472>
 800208c:	e639      	b.n	8001d02 <__aeabi_ddiv+0xe6>
 800208e:	4643      	mov	r3, r8
 8002090:	07de      	lsls	r6, r3, #31
 8002092:	0858      	lsrs	r0, r3, #1
 8002094:	086b      	lsrs	r3, r5, #1
 8002096:	431e      	orrs	r6, r3
 8002098:	07ed      	lsls	r5, r5, #31
 800209a:	e639      	b.n	8001d10 <__aeabi_ddiv+0xf4>
 800209c:	4648      	mov	r0, r9
 800209e:	f001 f937 	bl	8003310 <__clzsi2>
 80020a2:	0001      	movs	r1, r0
 80020a4:	0002      	movs	r2, r0
 80020a6:	3115      	adds	r1, #21
 80020a8:	3220      	adds	r2, #32
 80020aa:	291c      	cmp	r1, #28
 80020ac:	dc00      	bgt.n	80020b0 <__aeabi_ddiv+0x494>
 80020ae:	e72c      	b.n	8001f0a <__aeabi_ddiv+0x2ee>
 80020b0:	464b      	mov	r3, r9
 80020b2:	3808      	subs	r0, #8
 80020b4:	4083      	lsls	r3, r0
 80020b6:	2500      	movs	r5, #0
 80020b8:	4698      	mov	r8, r3
 80020ba:	e732      	b.n	8001f22 <__aeabi_ddiv+0x306>
 80020bc:	f001 f928 	bl	8003310 <__clzsi2>
 80020c0:	0003      	movs	r3, r0
 80020c2:	001a      	movs	r2, r3
 80020c4:	3215      	adds	r2, #21
 80020c6:	3020      	adds	r0, #32
 80020c8:	2a1c      	cmp	r2, #28
 80020ca:	dc00      	bgt.n	80020ce <__aeabi_ddiv+0x4b2>
 80020cc:	e700      	b.n	8001ed0 <__aeabi_ddiv+0x2b4>
 80020ce:	4654      	mov	r4, sl
 80020d0:	3b08      	subs	r3, #8
 80020d2:	2200      	movs	r2, #0
 80020d4:	409c      	lsls	r4, r3
 80020d6:	e705      	b.n	8001ee4 <__aeabi_ddiv+0x2c8>
 80020d8:	1936      	adds	r6, r6, r4
 80020da:	3b01      	subs	r3, #1
 80020dc:	42b4      	cmp	r4, r6
 80020de:	d900      	bls.n	80020e2 <__aeabi_ddiv+0x4c6>
 80020e0:	e6a6      	b.n	8001e30 <__aeabi_ddiv+0x214>
 80020e2:	42b2      	cmp	r2, r6
 80020e4:	d800      	bhi.n	80020e8 <__aeabi_ddiv+0x4cc>
 80020e6:	e6a3      	b.n	8001e30 <__aeabi_ddiv+0x214>
 80020e8:	1e83      	subs	r3, r0, #2
 80020ea:	1936      	adds	r6, r6, r4
 80020ec:	e6a0      	b.n	8001e30 <__aeabi_ddiv+0x214>
 80020ee:	1909      	adds	r1, r1, r4
 80020f0:	3d01      	subs	r5, #1
 80020f2:	428c      	cmp	r4, r1
 80020f4:	d900      	bls.n	80020f8 <__aeabi_ddiv+0x4dc>
 80020f6:	e68d      	b.n	8001e14 <__aeabi_ddiv+0x1f8>
 80020f8:	428a      	cmp	r2, r1
 80020fa:	d800      	bhi.n	80020fe <__aeabi_ddiv+0x4e2>
 80020fc:	e68a      	b.n	8001e14 <__aeabi_ddiv+0x1f8>
 80020fe:	1e85      	subs	r5, r0, #2
 8002100:	1909      	adds	r1, r1, r4
 8002102:	e687      	b.n	8001e14 <__aeabi_ddiv+0x1f8>
 8002104:	230f      	movs	r3, #15
 8002106:	402b      	ands	r3, r5
 8002108:	2b04      	cmp	r3, #4
 800210a:	d100      	bne.n	800210e <__aeabi_ddiv+0x4f2>
 800210c:	e6bc      	b.n	8001e88 <__aeabi_ddiv+0x26c>
 800210e:	2305      	movs	r3, #5
 8002110:	425b      	negs	r3, r3
 8002112:	42ab      	cmp	r3, r5
 8002114:	419b      	sbcs	r3, r3
 8002116:	3504      	adds	r5, #4
 8002118:	425b      	negs	r3, r3
 800211a:	08ed      	lsrs	r5, r5, #3
 800211c:	4498      	add	r8, r3
 800211e:	e6b4      	b.n	8001e8a <__aeabi_ddiv+0x26e>
 8002120:	42af      	cmp	r7, r5
 8002122:	d900      	bls.n	8002126 <__aeabi_ddiv+0x50a>
 8002124:	e660      	b.n	8001de8 <__aeabi_ddiv+0x1cc>
 8002126:	4282      	cmp	r2, r0
 8002128:	d804      	bhi.n	8002134 <__aeabi_ddiv+0x518>
 800212a:	d000      	beq.n	800212e <__aeabi_ddiv+0x512>
 800212c:	e65c      	b.n	8001de8 <__aeabi_ddiv+0x1cc>
 800212e:	42ae      	cmp	r6, r5
 8002130:	d800      	bhi.n	8002134 <__aeabi_ddiv+0x518>
 8002132:	e659      	b.n	8001de8 <__aeabi_ddiv+0x1cc>
 8002134:	2302      	movs	r3, #2
 8002136:	425b      	negs	r3, r3
 8002138:	469c      	mov	ip, r3
 800213a:	9b00      	ldr	r3, [sp, #0]
 800213c:	44e0      	add	r8, ip
 800213e:	469c      	mov	ip, r3
 8002140:	4465      	add	r5, ip
 8002142:	429d      	cmp	r5, r3
 8002144:	419b      	sbcs	r3, r3
 8002146:	425b      	negs	r3, r3
 8002148:	191b      	adds	r3, r3, r4
 800214a:	18c0      	adds	r0, r0, r3
 800214c:	e64d      	b.n	8001dea <__aeabi_ddiv+0x1ce>
 800214e:	428a      	cmp	r2, r1
 8002150:	d800      	bhi.n	8002154 <__aeabi_ddiv+0x538>
 8002152:	e60e      	b.n	8001d72 <__aeabi_ddiv+0x156>
 8002154:	1e83      	subs	r3, r0, #2
 8002156:	1909      	adds	r1, r1, r4
 8002158:	e60b      	b.n	8001d72 <__aeabi_ddiv+0x156>
 800215a:	428a      	cmp	r2, r1
 800215c:	d800      	bhi.n	8002160 <__aeabi_ddiv+0x544>
 800215e:	e5f4      	b.n	8001d4a <__aeabi_ddiv+0x12e>
 8002160:	1e83      	subs	r3, r0, #2
 8002162:	4698      	mov	r8, r3
 8002164:	1909      	adds	r1, r1, r4
 8002166:	e5f0      	b.n	8001d4a <__aeabi_ddiv+0x12e>
 8002168:	4925      	ldr	r1, [pc, #148]	; (8002200 <__aeabi_ddiv+0x5e4>)
 800216a:	0028      	movs	r0, r5
 800216c:	4459      	add	r1, fp
 800216e:	408d      	lsls	r5, r1
 8002170:	4642      	mov	r2, r8
 8002172:	408a      	lsls	r2, r1
 8002174:	1e69      	subs	r1, r5, #1
 8002176:	418d      	sbcs	r5, r1
 8002178:	4641      	mov	r1, r8
 800217a:	40d8      	lsrs	r0, r3
 800217c:	40d9      	lsrs	r1, r3
 800217e:	4302      	orrs	r2, r0
 8002180:	432a      	orrs	r2, r5
 8002182:	000b      	movs	r3, r1
 8002184:	0751      	lsls	r1, r2, #29
 8002186:	d100      	bne.n	800218a <__aeabi_ddiv+0x56e>
 8002188:	e751      	b.n	800202e <__aeabi_ddiv+0x412>
 800218a:	210f      	movs	r1, #15
 800218c:	4011      	ands	r1, r2
 800218e:	2904      	cmp	r1, #4
 8002190:	d000      	beq.n	8002194 <__aeabi_ddiv+0x578>
 8002192:	e746      	b.n	8002022 <__aeabi_ddiv+0x406>
 8002194:	e74b      	b.n	800202e <__aeabi_ddiv+0x412>
 8002196:	0005      	movs	r5, r0
 8002198:	428e      	cmp	r6, r1
 800219a:	d000      	beq.n	800219e <__aeabi_ddiv+0x582>
 800219c:	e66a      	b.n	8001e74 <__aeabi_ddiv+0x258>
 800219e:	9a00      	ldr	r2, [sp, #0]
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d000      	beq.n	80021a6 <__aeabi_ddiv+0x58a>
 80021a4:	e666      	b.n	8001e74 <__aeabi_ddiv+0x258>
 80021a6:	e667      	b.n	8001e78 <__aeabi_ddiv+0x25c>
 80021a8:	4a16      	ldr	r2, [pc, #88]	; (8002204 <__aeabi_ddiv+0x5e8>)
 80021aa:	445a      	add	r2, fp
 80021ac:	2a00      	cmp	r2, #0
 80021ae:	dc00      	bgt.n	80021b2 <__aeabi_ddiv+0x596>
 80021b0:	e710      	b.n	8001fd4 <__aeabi_ddiv+0x3b8>
 80021b2:	2301      	movs	r3, #1
 80021b4:	2500      	movs	r5, #0
 80021b6:	4498      	add	r8, r3
 80021b8:	e667      	b.n	8001e8a <__aeabi_ddiv+0x26e>
 80021ba:	075d      	lsls	r5, r3, #29
 80021bc:	025b      	lsls	r3, r3, #9
 80021be:	0b1c      	lsrs	r4, r3, #12
 80021c0:	08d2      	lsrs	r2, r2, #3
 80021c2:	2300      	movs	r3, #0
 80021c4:	4315      	orrs	r5, r2
 80021c6:	e580      	b.n	8001cca <__aeabi_ddiv+0xae>
 80021c8:	9800      	ldr	r0, [sp, #0]
 80021ca:	3d02      	subs	r5, #2
 80021cc:	0042      	lsls	r2, r0, #1
 80021ce:	4282      	cmp	r2, r0
 80021d0:	41bf      	sbcs	r7, r7
 80021d2:	427f      	negs	r7, r7
 80021d4:	193c      	adds	r4, r7, r4
 80021d6:	1936      	adds	r6, r6, r4
 80021d8:	9200      	str	r2, [sp, #0]
 80021da:	e7dd      	b.n	8002198 <__aeabi_ddiv+0x57c>
 80021dc:	2480      	movs	r4, #128	; 0x80
 80021de:	4643      	mov	r3, r8
 80021e0:	0324      	lsls	r4, r4, #12
 80021e2:	431c      	orrs	r4, r3
 80021e4:	0324      	lsls	r4, r4, #12
 80021e6:	4b04      	ldr	r3, [pc, #16]	; (80021f8 <__aeabi_ddiv+0x5dc>)
 80021e8:	0b24      	lsrs	r4, r4, #12
 80021ea:	e56e      	b.n	8001cca <__aeabi_ddiv+0xae>
 80021ec:	9a00      	ldr	r2, [sp, #0]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d3ea      	bcc.n	80021c8 <__aeabi_ddiv+0x5ac>
 80021f2:	0005      	movs	r5, r0
 80021f4:	e7d3      	b.n	800219e <__aeabi_ddiv+0x582>
 80021f6:	46c0      	nop			; (mov r8, r8)
 80021f8:	000007ff 	.word	0x000007ff
 80021fc:	0000043e 	.word	0x0000043e
 8002200:	0000041e 	.word	0x0000041e
 8002204:	000003ff 	.word	0x000003ff

08002208 <__eqdf2>:
 8002208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800220a:	464e      	mov	r6, r9
 800220c:	4645      	mov	r5, r8
 800220e:	46de      	mov	lr, fp
 8002210:	4657      	mov	r7, sl
 8002212:	4690      	mov	r8, r2
 8002214:	b5e0      	push	{r5, r6, r7, lr}
 8002216:	0017      	movs	r7, r2
 8002218:	031a      	lsls	r2, r3, #12
 800221a:	0b12      	lsrs	r2, r2, #12
 800221c:	0005      	movs	r5, r0
 800221e:	4684      	mov	ip, r0
 8002220:	4819      	ldr	r0, [pc, #100]	; (8002288 <__eqdf2+0x80>)
 8002222:	030e      	lsls	r6, r1, #12
 8002224:	004c      	lsls	r4, r1, #1
 8002226:	4691      	mov	r9, r2
 8002228:	005a      	lsls	r2, r3, #1
 800222a:	0fdb      	lsrs	r3, r3, #31
 800222c:	469b      	mov	fp, r3
 800222e:	0b36      	lsrs	r6, r6, #12
 8002230:	0d64      	lsrs	r4, r4, #21
 8002232:	0fc9      	lsrs	r1, r1, #31
 8002234:	0d52      	lsrs	r2, r2, #21
 8002236:	4284      	cmp	r4, r0
 8002238:	d019      	beq.n	800226e <__eqdf2+0x66>
 800223a:	4282      	cmp	r2, r0
 800223c:	d010      	beq.n	8002260 <__eqdf2+0x58>
 800223e:	2001      	movs	r0, #1
 8002240:	4294      	cmp	r4, r2
 8002242:	d10e      	bne.n	8002262 <__eqdf2+0x5a>
 8002244:	454e      	cmp	r6, r9
 8002246:	d10c      	bne.n	8002262 <__eqdf2+0x5a>
 8002248:	2001      	movs	r0, #1
 800224a:	45c4      	cmp	ip, r8
 800224c:	d109      	bne.n	8002262 <__eqdf2+0x5a>
 800224e:	4559      	cmp	r1, fp
 8002250:	d017      	beq.n	8002282 <__eqdf2+0x7a>
 8002252:	2c00      	cmp	r4, #0
 8002254:	d105      	bne.n	8002262 <__eqdf2+0x5a>
 8002256:	0030      	movs	r0, r6
 8002258:	4328      	orrs	r0, r5
 800225a:	1e43      	subs	r3, r0, #1
 800225c:	4198      	sbcs	r0, r3
 800225e:	e000      	b.n	8002262 <__eqdf2+0x5a>
 8002260:	2001      	movs	r0, #1
 8002262:	bcf0      	pop	{r4, r5, r6, r7}
 8002264:	46bb      	mov	fp, r7
 8002266:	46b2      	mov	sl, r6
 8002268:	46a9      	mov	r9, r5
 800226a:	46a0      	mov	r8, r4
 800226c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800226e:	0033      	movs	r3, r6
 8002270:	2001      	movs	r0, #1
 8002272:	432b      	orrs	r3, r5
 8002274:	d1f5      	bne.n	8002262 <__eqdf2+0x5a>
 8002276:	42a2      	cmp	r2, r4
 8002278:	d1f3      	bne.n	8002262 <__eqdf2+0x5a>
 800227a:	464b      	mov	r3, r9
 800227c:	433b      	orrs	r3, r7
 800227e:	d1f0      	bne.n	8002262 <__eqdf2+0x5a>
 8002280:	e7e2      	b.n	8002248 <__eqdf2+0x40>
 8002282:	2000      	movs	r0, #0
 8002284:	e7ed      	b.n	8002262 <__eqdf2+0x5a>
 8002286:	46c0      	nop			; (mov r8, r8)
 8002288:	000007ff 	.word	0x000007ff

0800228c <__gedf2>:
 800228c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800228e:	4647      	mov	r7, r8
 8002290:	46ce      	mov	lr, r9
 8002292:	0004      	movs	r4, r0
 8002294:	0018      	movs	r0, r3
 8002296:	0016      	movs	r6, r2
 8002298:	031b      	lsls	r3, r3, #12
 800229a:	0b1b      	lsrs	r3, r3, #12
 800229c:	4d2d      	ldr	r5, [pc, #180]	; (8002354 <__gedf2+0xc8>)
 800229e:	004a      	lsls	r2, r1, #1
 80022a0:	4699      	mov	r9, r3
 80022a2:	b580      	push	{r7, lr}
 80022a4:	0043      	lsls	r3, r0, #1
 80022a6:	030f      	lsls	r7, r1, #12
 80022a8:	46a4      	mov	ip, r4
 80022aa:	46b0      	mov	r8, r6
 80022ac:	0b3f      	lsrs	r7, r7, #12
 80022ae:	0d52      	lsrs	r2, r2, #21
 80022b0:	0fc9      	lsrs	r1, r1, #31
 80022b2:	0d5b      	lsrs	r3, r3, #21
 80022b4:	0fc0      	lsrs	r0, r0, #31
 80022b6:	42aa      	cmp	r2, r5
 80022b8:	d021      	beq.n	80022fe <__gedf2+0x72>
 80022ba:	42ab      	cmp	r3, r5
 80022bc:	d013      	beq.n	80022e6 <__gedf2+0x5a>
 80022be:	2a00      	cmp	r2, #0
 80022c0:	d122      	bne.n	8002308 <__gedf2+0x7c>
 80022c2:	433c      	orrs	r4, r7
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d102      	bne.n	80022ce <__gedf2+0x42>
 80022c8:	464d      	mov	r5, r9
 80022ca:	432e      	orrs	r6, r5
 80022cc:	d022      	beq.n	8002314 <__gedf2+0x88>
 80022ce:	2c00      	cmp	r4, #0
 80022d0:	d010      	beq.n	80022f4 <__gedf2+0x68>
 80022d2:	4281      	cmp	r1, r0
 80022d4:	d022      	beq.n	800231c <__gedf2+0x90>
 80022d6:	2002      	movs	r0, #2
 80022d8:	3901      	subs	r1, #1
 80022da:	4008      	ands	r0, r1
 80022dc:	3801      	subs	r0, #1
 80022de:	bcc0      	pop	{r6, r7}
 80022e0:	46b9      	mov	r9, r7
 80022e2:	46b0      	mov	r8, r6
 80022e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022e6:	464d      	mov	r5, r9
 80022e8:	432e      	orrs	r6, r5
 80022ea:	d129      	bne.n	8002340 <__gedf2+0xb4>
 80022ec:	2a00      	cmp	r2, #0
 80022ee:	d1f0      	bne.n	80022d2 <__gedf2+0x46>
 80022f0:	433c      	orrs	r4, r7
 80022f2:	d1ee      	bne.n	80022d2 <__gedf2+0x46>
 80022f4:	2800      	cmp	r0, #0
 80022f6:	d1f2      	bne.n	80022de <__gedf2+0x52>
 80022f8:	2001      	movs	r0, #1
 80022fa:	4240      	negs	r0, r0
 80022fc:	e7ef      	b.n	80022de <__gedf2+0x52>
 80022fe:	003d      	movs	r5, r7
 8002300:	4325      	orrs	r5, r4
 8002302:	d11d      	bne.n	8002340 <__gedf2+0xb4>
 8002304:	4293      	cmp	r3, r2
 8002306:	d0ee      	beq.n	80022e6 <__gedf2+0x5a>
 8002308:	2b00      	cmp	r3, #0
 800230a:	d1e2      	bne.n	80022d2 <__gedf2+0x46>
 800230c:	464c      	mov	r4, r9
 800230e:	4326      	orrs	r6, r4
 8002310:	d1df      	bne.n	80022d2 <__gedf2+0x46>
 8002312:	e7e0      	b.n	80022d6 <__gedf2+0x4a>
 8002314:	2000      	movs	r0, #0
 8002316:	2c00      	cmp	r4, #0
 8002318:	d0e1      	beq.n	80022de <__gedf2+0x52>
 800231a:	e7dc      	b.n	80022d6 <__gedf2+0x4a>
 800231c:	429a      	cmp	r2, r3
 800231e:	dc0a      	bgt.n	8002336 <__gedf2+0xaa>
 8002320:	dbe8      	blt.n	80022f4 <__gedf2+0x68>
 8002322:	454f      	cmp	r7, r9
 8002324:	d8d7      	bhi.n	80022d6 <__gedf2+0x4a>
 8002326:	d00e      	beq.n	8002346 <__gedf2+0xba>
 8002328:	2000      	movs	r0, #0
 800232a:	454f      	cmp	r7, r9
 800232c:	d2d7      	bcs.n	80022de <__gedf2+0x52>
 800232e:	2900      	cmp	r1, #0
 8002330:	d0e2      	beq.n	80022f8 <__gedf2+0x6c>
 8002332:	0008      	movs	r0, r1
 8002334:	e7d3      	b.n	80022de <__gedf2+0x52>
 8002336:	4243      	negs	r3, r0
 8002338:	4158      	adcs	r0, r3
 800233a:	0040      	lsls	r0, r0, #1
 800233c:	3801      	subs	r0, #1
 800233e:	e7ce      	b.n	80022de <__gedf2+0x52>
 8002340:	2002      	movs	r0, #2
 8002342:	4240      	negs	r0, r0
 8002344:	e7cb      	b.n	80022de <__gedf2+0x52>
 8002346:	45c4      	cmp	ip, r8
 8002348:	d8c5      	bhi.n	80022d6 <__gedf2+0x4a>
 800234a:	2000      	movs	r0, #0
 800234c:	45c4      	cmp	ip, r8
 800234e:	d2c6      	bcs.n	80022de <__gedf2+0x52>
 8002350:	e7ed      	b.n	800232e <__gedf2+0xa2>
 8002352:	46c0      	nop			; (mov r8, r8)
 8002354:	000007ff 	.word	0x000007ff

08002358 <__ledf2>:
 8002358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800235a:	4647      	mov	r7, r8
 800235c:	46ce      	mov	lr, r9
 800235e:	0004      	movs	r4, r0
 8002360:	0018      	movs	r0, r3
 8002362:	0016      	movs	r6, r2
 8002364:	031b      	lsls	r3, r3, #12
 8002366:	0b1b      	lsrs	r3, r3, #12
 8002368:	4d2c      	ldr	r5, [pc, #176]	; (800241c <__ledf2+0xc4>)
 800236a:	004a      	lsls	r2, r1, #1
 800236c:	4699      	mov	r9, r3
 800236e:	b580      	push	{r7, lr}
 8002370:	0043      	lsls	r3, r0, #1
 8002372:	030f      	lsls	r7, r1, #12
 8002374:	46a4      	mov	ip, r4
 8002376:	46b0      	mov	r8, r6
 8002378:	0b3f      	lsrs	r7, r7, #12
 800237a:	0d52      	lsrs	r2, r2, #21
 800237c:	0fc9      	lsrs	r1, r1, #31
 800237e:	0d5b      	lsrs	r3, r3, #21
 8002380:	0fc0      	lsrs	r0, r0, #31
 8002382:	42aa      	cmp	r2, r5
 8002384:	d00d      	beq.n	80023a2 <__ledf2+0x4a>
 8002386:	42ab      	cmp	r3, r5
 8002388:	d010      	beq.n	80023ac <__ledf2+0x54>
 800238a:	2a00      	cmp	r2, #0
 800238c:	d127      	bne.n	80023de <__ledf2+0x86>
 800238e:	433c      	orrs	r4, r7
 8002390:	2b00      	cmp	r3, #0
 8002392:	d111      	bne.n	80023b8 <__ledf2+0x60>
 8002394:	464d      	mov	r5, r9
 8002396:	432e      	orrs	r6, r5
 8002398:	d10e      	bne.n	80023b8 <__ledf2+0x60>
 800239a:	2000      	movs	r0, #0
 800239c:	2c00      	cmp	r4, #0
 800239e:	d015      	beq.n	80023cc <__ledf2+0x74>
 80023a0:	e00e      	b.n	80023c0 <__ledf2+0x68>
 80023a2:	003d      	movs	r5, r7
 80023a4:	4325      	orrs	r5, r4
 80023a6:	d110      	bne.n	80023ca <__ledf2+0x72>
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d118      	bne.n	80023de <__ledf2+0x86>
 80023ac:	464d      	mov	r5, r9
 80023ae:	432e      	orrs	r6, r5
 80023b0:	d10b      	bne.n	80023ca <__ledf2+0x72>
 80023b2:	2a00      	cmp	r2, #0
 80023b4:	d102      	bne.n	80023bc <__ledf2+0x64>
 80023b6:	433c      	orrs	r4, r7
 80023b8:	2c00      	cmp	r4, #0
 80023ba:	d00b      	beq.n	80023d4 <__ledf2+0x7c>
 80023bc:	4281      	cmp	r1, r0
 80023be:	d014      	beq.n	80023ea <__ledf2+0x92>
 80023c0:	2002      	movs	r0, #2
 80023c2:	3901      	subs	r1, #1
 80023c4:	4008      	ands	r0, r1
 80023c6:	3801      	subs	r0, #1
 80023c8:	e000      	b.n	80023cc <__ledf2+0x74>
 80023ca:	2002      	movs	r0, #2
 80023cc:	bcc0      	pop	{r6, r7}
 80023ce:	46b9      	mov	r9, r7
 80023d0:	46b0      	mov	r8, r6
 80023d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023d4:	2800      	cmp	r0, #0
 80023d6:	d1f9      	bne.n	80023cc <__ledf2+0x74>
 80023d8:	2001      	movs	r0, #1
 80023da:	4240      	negs	r0, r0
 80023dc:	e7f6      	b.n	80023cc <__ledf2+0x74>
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1ec      	bne.n	80023bc <__ledf2+0x64>
 80023e2:	464c      	mov	r4, r9
 80023e4:	4326      	orrs	r6, r4
 80023e6:	d1e9      	bne.n	80023bc <__ledf2+0x64>
 80023e8:	e7ea      	b.n	80023c0 <__ledf2+0x68>
 80023ea:	429a      	cmp	r2, r3
 80023ec:	dd04      	ble.n	80023f8 <__ledf2+0xa0>
 80023ee:	4243      	negs	r3, r0
 80023f0:	4158      	adcs	r0, r3
 80023f2:	0040      	lsls	r0, r0, #1
 80023f4:	3801      	subs	r0, #1
 80023f6:	e7e9      	b.n	80023cc <__ledf2+0x74>
 80023f8:	429a      	cmp	r2, r3
 80023fa:	dbeb      	blt.n	80023d4 <__ledf2+0x7c>
 80023fc:	454f      	cmp	r7, r9
 80023fe:	d8df      	bhi.n	80023c0 <__ledf2+0x68>
 8002400:	d006      	beq.n	8002410 <__ledf2+0xb8>
 8002402:	2000      	movs	r0, #0
 8002404:	454f      	cmp	r7, r9
 8002406:	d2e1      	bcs.n	80023cc <__ledf2+0x74>
 8002408:	2900      	cmp	r1, #0
 800240a:	d0e5      	beq.n	80023d8 <__ledf2+0x80>
 800240c:	0008      	movs	r0, r1
 800240e:	e7dd      	b.n	80023cc <__ledf2+0x74>
 8002410:	45c4      	cmp	ip, r8
 8002412:	d8d5      	bhi.n	80023c0 <__ledf2+0x68>
 8002414:	2000      	movs	r0, #0
 8002416:	45c4      	cmp	ip, r8
 8002418:	d2d8      	bcs.n	80023cc <__ledf2+0x74>
 800241a:	e7f5      	b.n	8002408 <__ledf2+0xb0>
 800241c:	000007ff 	.word	0x000007ff

08002420 <__aeabi_dmul>:
 8002420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002422:	4657      	mov	r7, sl
 8002424:	464e      	mov	r6, r9
 8002426:	4645      	mov	r5, r8
 8002428:	46de      	mov	lr, fp
 800242a:	b5e0      	push	{r5, r6, r7, lr}
 800242c:	4698      	mov	r8, r3
 800242e:	030c      	lsls	r4, r1, #12
 8002430:	004b      	lsls	r3, r1, #1
 8002432:	0006      	movs	r6, r0
 8002434:	4692      	mov	sl, r2
 8002436:	b087      	sub	sp, #28
 8002438:	0b24      	lsrs	r4, r4, #12
 800243a:	0d5b      	lsrs	r3, r3, #21
 800243c:	0fcf      	lsrs	r7, r1, #31
 800243e:	2b00      	cmp	r3, #0
 8002440:	d100      	bne.n	8002444 <__aeabi_dmul+0x24>
 8002442:	e15c      	b.n	80026fe <__aeabi_dmul+0x2de>
 8002444:	4ad9      	ldr	r2, [pc, #868]	; (80027ac <__aeabi_dmul+0x38c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d100      	bne.n	800244c <__aeabi_dmul+0x2c>
 800244a:	e175      	b.n	8002738 <__aeabi_dmul+0x318>
 800244c:	0f42      	lsrs	r2, r0, #29
 800244e:	00e4      	lsls	r4, r4, #3
 8002450:	4314      	orrs	r4, r2
 8002452:	2280      	movs	r2, #128	; 0x80
 8002454:	0412      	lsls	r2, r2, #16
 8002456:	4314      	orrs	r4, r2
 8002458:	4ad5      	ldr	r2, [pc, #852]	; (80027b0 <__aeabi_dmul+0x390>)
 800245a:	00c5      	lsls	r5, r0, #3
 800245c:	4694      	mov	ip, r2
 800245e:	4463      	add	r3, ip
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	2300      	movs	r3, #0
 8002464:	4699      	mov	r9, r3
 8002466:	469b      	mov	fp, r3
 8002468:	4643      	mov	r3, r8
 800246a:	4642      	mov	r2, r8
 800246c:	031e      	lsls	r6, r3, #12
 800246e:	0fd2      	lsrs	r2, r2, #31
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	4650      	mov	r0, sl
 8002474:	4690      	mov	r8, r2
 8002476:	0b36      	lsrs	r6, r6, #12
 8002478:	0d5b      	lsrs	r3, r3, #21
 800247a:	d100      	bne.n	800247e <__aeabi_dmul+0x5e>
 800247c:	e120      	b.n	80026c0 <__aeabi_dmul+0x2a0>
 800247e:	4acb      	ldr	r2, [pc, #812]	; (80027ac <__aeabi_dmul+0x38c>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d100      	bne.n	8002486 <__aeabi_dmul+0x66>
 8002484:	e162      	b.n	800274c <__aeabi_dmul+0x32c>
 8002486:	49ca      	ldr	r1, [pc, #808]	; (80027b0 <__aeabi_dmul+0x390>)
 8002488:	0f42      	lsrs	r2, r0, #29
 800248a:	468c      	mov	ip, r1
 800248c:	9900      	ldr	r1, [sp, #0]
 800248e:	4463      	add	r3, ip
 8002490:	00f6      	lsls	r6, r6, #3
 8002492:	468c      	mov	ip, r1
 8002494:	4316      	orrs	r6, r2
 8002496:	2280      	movs	r2, #128	; 0x80
 8002498:	449c      	add	ip, r3
 800249a:	0412      	lsls	r2, r2, #16
 800249c:	4663      	mov	r3, ip
 800249e:	4316      	orrs	r6, r2
 80024a0:	00c2      	lsls	r2, r0, #3
 80024a2:	2000      	movs	r0, #0
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	9900      	ldr	r1, [sp, #0]
 80024a8:	4643      	mov	r3, r8
 80024aa:	3101      	adds	r1, #1
 80024ac:	468c      	mov	ip, r1
 80024ae:	4649      	mov	r1, r9
 80024b0:	407b      	eors	r3, r7
 80024b2:	9301      	str	r3, [sp, #4]
 80024b4:	290f      	cmp	r1, #15
 80024b6:	d826      	bhi.n	8002506 <__aeabi_dmul+0xe6>
 80024b8:	4bbe      	ldr	r3, [pc, #760]	; (80027b4 <__aeabi_dmul+0x394>)
 80024ba:	0089      	lsls	r1, r1, #2
 80024bc:	5859      	ldr	r1, [r3, r1]
 80024be:	468f      	mov	pc, r1
 80024c0:	4643      	mov	r3, r8
 80024c2:	9301      	str	r3, [sp, #4]
 80024c4:	0034      	movs	r4, r6
 80024c6:	0015      	movs	r5, r2
 80024c8:	4683      	mov	fp, r0
 80024ca:	465b      	mov	r3, fp
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d016      	beq.n	80024fe <__aeabi_dmul+0xde>
 80024d0:	2b03      	cmp	r3, #3
 80024d2:	d100      	bne.n	80024d6 <__aeabi_dmul+0xb6>
 80024d4:	e203      	b.n	80028de <__aeabi_dmul+0x4be>
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d000      	beq.n	80024dc <__aeabi_dmul+0xbc>
 80024da:	e0cd      	b.n	8002678 <__aeabi_dmul+0x258>
 80024dc:	2200      	movs	r2, #0
 80024de:	2400      	movs	r4, #0
 80024e0:	2500      	movs	r5, #0
 80024e2:	9b01      	ldr	r3, [sp, #4]
 80024e4:	0512      	lsls	r2, r2, #20
 80024e6:	4322      	orrs	r2, r4
 80024e8:	07db      	lsls	r3, r3, #31
 80024ea:	431a      	orrs	r2, r3
 80024ec:	0028      	movs	r0, r5
 80024ee:	0011      	movs	r1, r2
 80024f0:	b007      	add	sp, #28
 80024f2:	bcf0      	pop	{r4, r5, r6, r7}
 80024f4:	46bb      	mov	fp, r7
 80024f6:	46b2      	mov	sl, r6
 80024f8:	46a9      	mov	r9, r5
 80024fa:	46a0      	mov	r8, r4
 80024fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024fe:	2400      	movs	r4, #0
 8002500:	2500      	movs	r5, #0
 8002502:	4aaa      	ldr	r2, [pc, #680]	; (80027ac <__aeabi_dmul+0x38c>)
 8002504:	e7ed      	b.n	80024e2 <__aeabi_dmul+0xc2>
 8002506:	0c28      	lsrs	r0, r5, #16
 8002508:	042d      	lsls	r5, r5, #16
 800250a:	0c2d      	lsrs	r5, r5, #16
 800250c:	002b      	movs	r3, r5
 800250e:	0c11      	lsrs	r1, r2, #16
 8002510:	0412      	lsls	r2, r2, #16
 8002512:	0c12      	lsrs	r2, r2, #16
 8002514:	4353      	muls	r3, r2
 8002516:	4698      	mov	r8, r3
 8002518:	0013      	movs	r3, r2
 800251a:	002f      	movs	r7, r5
 800251c:	4343      	muls	r3, r0
 800251e:	4699      	mov	r9, r3
 8002520:	434f      	muls	r7, r1
 8002522:	444f      	add	r7, r9
 8002524:	46bb      	mov	fp, r7
 8002526:	4647      	mov	r7, r8
 8002528:	000b      	movs	r3, r1
 800252a:	0c3f      	lsrs	r7, r7, #16
 800252c:	46ba      	mov	sl, r7
 800252e:	4343      	muls	r3, r0
 8002530:	44da      	add	sl, fp
 8002532:	9302      	str	r3, [sp, #8]
 8002534:	45d1      	cmp	r9, sl
 8002536:	d904      	bls.n	8002542 <__aeabi_dmul+0x122>
 8002538:	2780      	movs	r7, #128	; 0x80
 800253a:	027f      	lsls	r7, r7, #9
 800253c:	46b9      	mov	r9, r7
 800253e:	444b      	add	r3, r9
 8002540:	9302      	str	r3, [sp, #8]
 8002542:	4653      	mov	r3, sl
 8002544:	0c1b      	lsrs	r3, r3, #16
 8002546:	469b      	mov	fp, r3
 8002548:	4653      	mov	r3, sl
 800254a:	041f      	lsls	r7, r3, #16
 800254c:	4643      	mov	r3, r8
 800254e:	041b      	lsls	r3, r3, #16
 8002550:	0c1b      	lsrs	r3, r3, #16
 8002552:	4698      	mov	r8, r3
 8002554:	003b      	movs	r3, r7
 8002556:	4443      	add	r3, r8
 8002558:	9304      	str	r3, [sp, #16]
 800255a:	0c33      	lsrs	r3, r6, #16
 800255c:	0436      	lsls	r6, r6, #16
 800255e:	0c36      	lsrs	r6, r6, #16
 8002560:	4698      	mov	r8, r3
 8002562:	0033      	movs	r3, r6
 8002564:	4343      	muls	r3, r0
 8002566:	4699      	mov	r9, r3
 8002568:	4643      	mov	r3, r8
 800256a:	4343      	muls	r3, r0
 800256c:	002f      	movs	r7, r5
 800256e:	469a      	mov	sl, r3
 8002570:	4643      	mov	r3, r8
 8002572:	4377      	muls	r7, r6
 8002574:	435d      	muls	r5, r3
 8002576:	0c38      	lsrs	r0, r7, #16
 8002578:	444d      	add	r5, r9
 800257a:	1945      	adds	r5, r0, r5
 800257c:	45a9      	cmp	r9, r5
 800257e:	d903      	bls.n	8002588 <__aeabi_dmul+0x168>
 8002580:	2380      	movs	r3, #128	; 0x80
 8002582:	025b      	lsls	r3, r3, #9
 8002584:	4699      	mov	r9, r3
 8002586:	44ca      	add	sl, r9
 8002588:	043f      	lsls	r7, r7, #16
 800258a:	0c28      	lsrs	r0, r5, #16
 800258c:	0c3f      	lsrs	r7, r7, #16
 800258e:	042d      	lsls	r5, r5, #16
 8002590:	19ed      	adds	r5, r5, r7
 8002592:	0c27      	lsrs	r7, r4, #16
 8002594:	0424      	lsls	r4, r4, #16
 8002596:	0c24      	lsrs	r4, r4, #16
 8002598:	0003      	movs	r3, r0
 800259a:	0020      	movs	r0, r4
 800259c:	4350      	muls	r0, r2
 800259e:	437a      	muls	r2, r7
 80025a0:	4691      	mov	r9, r2
 80025a2:	003a      	movs	r2, r7
 80025a4:	4453      	add	r3, sl
 80025a6:	9305      	str	r3, [sp, #20]
 80025a8:	0c03      	lsrs	r3, r0, #16
 80025aa:	469a      	mov	sl, r3
 80025ac:	434a      	muls	r2, r1
 80025ae:	4361      	muls	r1, r4
 80025b0:	4449      	add	r1, r9
 80025b2:	4451      	add	r1, sl
 80025b4:	44ab      	add	fp, r5
 80025b6:	4589      	cmp	r9, r1
 80025b8:	d903      	bls.n	80025c2 <__aeabi_dmul+0x1a2>
 80025ba:	2380      	movs	r3, #128	; 0x80
 80025bc:	025b      	lsls	r3, r3, #9
 80025be:	4699      	mov	r9, r3
 80025c0:	444a      	add	r2, r9
 80025c2:	0400      	lsls	r0, r0, #16
 80025c4:	0c0b      	lsrs	r3, r1, #16
 80025c6:	0c00      	lsrs	r0, r0, #16
 80025c8:	0409      	lsls	r1, r1, #16
 80025ca:	1809      	adds	r1, r1, r0
 80025cc:	0020      	movs	r0, r4
 80025ce:	4699      	mov	r9, r3
 80025d0:	4643      	mov	r3, r8
 80025d2:	4370      	muls	r0, r6
 80025d4:	435c      	muls	r4, r3
 80025d6:	437e      	muls	r6, r7
 80025d8:	435f      	muls	r7, r3
 80025da:	0c03      	lsrs	r3, r0, #16
 80025dc:	4698      	mov	r8, r3
 80025de:	19a4      	adds	r4, r4, r6
 80025e0:	4444      	add	r4, r8
 80025e2:	444a      	add	r2, r9
 80025e4:	9703      	str	r7, [sp, #12]
 80025e6:	42a6      	cmp	r6, r4
 80025e8:	d904      	bls.n	80025f4 <__aeabi_dmul+0x1d4>
 80025ea:	2380      	movs	r3, #128	; 0x80
 80025ec:	025b      	lsls	r3, r3, #9
 80025ee:	4698      	mov	r8, r3
 80025f0:	4447      	add	r7, r8
 80025f2:	9703      	str	r7, [sp, #12]
 80025f4:	0423      	lsls	r3, r4, #16
 80025f6:	9e02      	ldr	r6, [sp, #8]
 80025f8:	469a      	mov	sl, r3
 80025fa:	9b05      	ldr	r3, [sp, #20]
 80025fc:	445e      	add	r6, fp
 80025fe:	4698      	mov	r8, r3
 8002600:	42ae      	cmp	r6, r5
 8002602:	41ad      	sbcs	r5, r5
 8002604:	1876      	adds	r6, r6, r1
 8002606:	428e      	cmp	r6, r1
 8002608:	4189      	sbcs	r1, r1
 800260a:	0400      	lsls	r0, r0, #16
 800260c:	0c00      	lsrs	r0, r0, #16
 800260e:	4450      	add	r0, sl
 8002610:	4440      	add	r0, r8
 8002612:	426d      	negs	r5, r5
 8002614:	1947      	adds	r7, r0, r5
 8002616:	46b8      	mov	r8, r7
 8002618:	4693      	mov	fp, r2
 800261a:	4249      	negs	r1, r1
 800261c:	4689      	mov	r9, r1
 800261e:	44c3      	add	fp, r8
 8002620:	44d9      	add	r9, fp
 8002622:	4298      	cmp	r0, r3
 8002624:	4180      	sbcs	r0, r0
 8002626:	45a8      	cmp	r8, r5
 8002628:	41ad      	sbcs	r5, r5
 800262a:	4593      	cmp	fp, r2
 800262c:	4192      	sbcs	r2, r2
 800262e:	4589      	cmp	r9, r1
 8002630:	4189      	sbcs	r1, r1
 8002632:	426d      	negs	r5, r5
 8002634:	4240      	negs	r0, r0
 8002636:	4328      	orrs	r0, r5
 8002638:	0c24      	lsrs	r4, r4, #16
 800263a:	4252      	negs	r2, r2
 800263c:	4249      	negs	r1, r1
 800263e:	430a      	orrs	r2, r1
 8002640:	9b03      	ldr	r3, [sp, #12]
 8002642:	1900      	adds	r0, r0, r4
 8002644:	1880      	adds	r0, r0, r2
 8002646:	18c7      	adds	r7, r0, r3
 8002648:	464b      	mov	r3, r9
 800264a:	0ddc      	lsrs	r4, r3, #23
 800264c:	9b04      	ldr	r3, [sp, #16]
 800264e:	0275      	lsls	r5, r6, #9
 8002650:	431d      	orrs	r5, r3
 8002652:	1e6a      	subs	r2, r5, #1
 8002654:	4195      	sbcs	r5, r2
 8002656:	464b      	mov	r3, r9
 8002658:	0df6      	lsrs	r6, r6, #23
 800265a:	027f      	lsls	r7, r7, #9
 800265c:	4335      	orrs	r5, r6
 800265e:	025a      	lsls	r2, r3, #9
 8002660:	433c      	orrs	r4, r7
 8002662:	4315      	orrs	r5, r2
 8002664:	01fb      	lsls	r3, r7, #7
 8002666:	d400      	bmi.n	800266a <__aeabi_dmul+0x24a>
 8002668:	e11c      	b.n	80028a4 <__aeabi_dmul+0x484>
 800266a:	2101      	movs	r1, #1
 800266c:	086a      	lsrs	r2, r5, #1
 800266e:	400d      	ands	r5, r1
 8002670:	4315      	orrs	r5, r2
 8002672:	07e2      	lsls	r2, r4, #31
 8002674:	4315      	orrs	r5, r2
 8002676:	0864      	lsrs	r4, r4, #1
 8002678:	494f      	ldr	r1, [pc, #316]	; (80027b8 <__aeabi_dmul+0x398>)
 800267a:	4461      	add	r1, ip
 800267c:	2900      	cmp	r1, #0
 800267e:	dc00      	bgt.n	8002682 <__aeabi_dmul+0x262>
 8002680:	e0b0      	b.n	80027e4 <__aeabi_dmul+0x3c4>
 8002682:	076b      	lsls	r3, r5, #29
 8002684:	d009      	beq.n	800269a <__aeabi_dmul+0x27a>
 8002686:	220f      	movs	r2, #15
 8002688:	402a      	ands	r2, r5
 800268a:	2a04      	cmp	r2, #4
 800268c:	d005      	beq.n	800269a <__aeabi_dmul+0x27a>
 800268e:	1d2a      	adds	r2, r5, #4
 8002690:	42aa      	cmp	r2, r5
 8002692:	41ad      	sbcs	r5, r5
 8002694:	426d      	negs	r5, r5
 8002696:	1964      	adds	r4, r4, r5
 8002698:	0015      	movs	r5, r2
 800269a:	01e3      	lsls	r3, r4, #7
 800269c:	d504      	bpl.n	80026a8 <__aeabi_dmul+0x288>
 800269e:	2180      	movs	r1, #128	; 0x80
 80026a0:	4a46      	ldr	r2, [pc, #280]	; (80027bc <__aeabi_dmul+0x39c>)
 80026a2:	00c9      	lsls	r1, r1, #3
 80026a4:	4014      	ands	r4, r2
 80026a6:	4461      	add	r1, ip
 80026a8:	4a45      	ldr	r2, [pc, #276]	; (80027c0 <__aeabi_dmul+0x3a0>)
 80026aa:	4291      	cmp	r1, r2
 80026ac:	dd00      	ble.n	80026b0 <__aeabi_dmul+0x290>
 80026ae:	e726      	b.n	80024fe <__aeabi_dmul+0xde>
 80026b0:	0762      	lsls	r2, r4, #29
 80026b2:	08ed      	lsrs	r5, r5, #3
 80026b4:	0264      	lsls	r4, r4, #9
 80026b6:	0549      	lsls	r1, r1, #21
 80026b8:	4315      	orrs	r5, r2
 80026ba:	0b24      	lsrs	r4, r4, #12
 80026bc:	0d4a      	lsrs	r2, r1, #21
 80026be:	e710      	b.n	80024e2 <__aeabi_dmul+0xc2>
 80026c0:	4652      	mov	r2, sl
 80026c2:	4332      	orrs	r2, r6
 80026c4:	d100      	bne.n	80026c8 <__aeabi_dmul+0x2a8>
 80026c6:	e07f      	b.n	80027c8 <__aeabi_dmul+0x3a8>
 80026c8:	2e00      	cmp	r6, #0
 80026ca:	d100      	bne.n	80026ce <__aeabi_dmul+0x2ae>
 80026cc:	e0dc      	b.n	8002888 <__aeabi_dmul+0x468>
 80026ce:	0030      	movs	r0, r6
 80026d0:	f000 fe1e 	bl	8003310 <__clzsi2>
 80026d4:	0002      	movs	r2, r0
 80026d6:	3a0b      	subs	r2, #11
 80026d8:	231d      	movs	r3, #29
 80026da:	0001      	movs	r1, r0
 80026dc:	1a9b      	subs	r3, r3, r2
 80026de:	4652      	mov	r2, sl
 80026e0:	3908      	subs	r1, #8
 80026e2:	40da      	lsrs	r2, r3
 80026e4:	408e      	lsls	r6, r1
 80026e6:	4316      	orrs	r6, r2
 80026e8:	4652      	mov	r2, sl
 80026ea:	408a      	lsls	r2, r1
 80026ec:	9b00      	ldr	r3, [sp, #0]
 80026ee:	4935      	ldr	r1, [pc, #212]	; (80027c4 <__aeabi_dmul+0x3a4>)
 80026f0:	1a18      	subs	r0, r3, r0
 80026f2:	0003      	movs	r3, r0
 80026f4:	468c      	mov	ip, r1
 80026f6:	4463      	add	r3, ip
 80026f8:	2000      	movs	r0, #0
 80026fa:	9300      	str	r3, [sp, #0]
 80026fc:	e6d3      	b.n	80024a6 <__aeabi_dmul+0x86>
 80026fe:	0025      	movs	r5, r4
 8002700:	4305      	orrs	r5, r0
 8002702:	d04a      	beq.n	800279a <__aeabi_dmul+0x37a>
 8002704:	2c00      	cmp	r4, #0
 8002706:	d100      	bne.n	800270a <__aeabi_dmul+0x2ea>
 8002708:	e0b0      	b.n	800286c <__aeabi_dmul+0x44c>
 800270a:	0020      	movs	r0, r4
 800270c:	f000 fe00 	bl	8003310 <__clzsi2>
 8002710:	0001      	movs	r1, r0
 8002712:	0002      	movs	r2, r0
 8002714:	390b      	subs	r1, #11
 8002716:	231d      	movs	r3, #29
 8002718:	0010      	movs	r0, r2
 800271a:	1a5b      	subs	r3, r3, r1
 800271c:	0031      	movs	r1, r6
 800271e:	0035      	movs	r5, r6
 8002720:	3808      	subs	r0, #8
 8002722:	4084      	lsls	r4, r0
 8002724:	40d9      	lsrs	r1, r3
 8002726:	4085      	lsls	r5, r0
 8002728:	430c      	orrs	r4, r1
 800272a:	4826      	ldr	r0, [pc, #152]	; (80027c4 <__aeabi_dmul+0x3a4>)
 800272c:	1a83      	subs	r3, r0, r2
 800272e:	9300      	str	r3, [sp, #0]
 8002730:	2300      	movs	r3, #0
 8002732:	4699      	mov	r9, r3
 8002734:	469b      	mov	fp, r3
 8002736:	e697      	b.n	8002468 <__aeabi_dmul+0x48>
 8002738:	0005      	movs	r5, r0
 800273a:	4325      	orrs	r5, r4
 800273c:	d126      	bne.n	800278c <__aeabi_dmul+0x36c>
 800273e:	2208      	movs	r2, #8
 8002740:	9300      	str	r3, [sp, #0]
 8002742:	2302      	movs	r3, #2
 8002744:	2400      	movs	r4, #0
 8002746:	4691      	mov	r9, r2
 8002748:	469b      	mov	fp, r3
 800274a:	e68d      	b.n	8002468 <__aeabi_dmul+0x48>
 800274c:	4652      	mov	r2, sl
 800274e:	9b00      	ldr	r3, [sp, #0]
 8002750:	4332      	orrs	r2, r6
 8002752:	d110      	bne.n	8002776 <__aeabi_dmul+0x356>
 8002754:	4915      	ldr	r1, [pc, #84]	; (80027ac <__aeabi_dmul+0x38c>)
 8002756:	2600      	movs	r6, #0
 8002758:	468c      	mov	ip, r1
 800275a:	4463      	add	r3, ip
 800275c:	4649      	mov	r1, r9
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	2302      	movs	r3, #2
 8002762:	4319      	orrs	r1, r3
 8002764:	4689      	mov	r9, r1
 8002766:	2002      	movs	r0, #2
 8002768:	e69d      	b.n	80024a6 <__aeabi_dmul+0x86>
 800276a:	465b      	mov	r3, fp
 800276c:	9701      	str	r7, [sp, #4]
 800276e:	2b02      	cmp	r3, #2
 8002770:	d000      	beq.n	8002774 <__aeabi_dmul+0x354>
 8002772:	e6ad      	b.n	80024d0 <__aeabi_dmul+0xb0>
 8002774:	e6c3      	b.n	80024fe <__aeabi_dmul+0xde>
 8002776:	4a0d      	ldr	r2, [pc, #52]	; (80027ac <__aeabi_dmul+0x38c>)
 8002778:	2003      	movs	r0, #3
 800277a:	4694      	mov	ip, r2
 800277c:	4463      	add	r3, ip
 800277e:	464a      	mov	r2, r9
 8002780:	9300      	str	r3, [sp, #0]
 8002782:	2303      	movs	r3, #3
 8002784:	431a      	orrs	r2, r3
 8002786:	4691      	mov	r9, r2
 8002788:	4652      	mov	r2, sl
 800278a:	e68c      	b.n	80024a6 <__aeabi_dmul+0x86>
 800278c:	220c      	movs	r2, #12
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	2303      	movs	r3, #3
 8002792:	0005      	movs	r5, r0
 8002794:	4691      	mov	r9, r2
 8002796:	469b      	mov	fp, r3
 8002798:	e666      	b.n	8002468 <__aeabi_dmul+0x48>
 800279a:	2304      	movs	r3, #4
 800279c:	4699      	mov	r9, r3
 800279e:	2300      	movs	r3, #0
 80027a0:	9300      	str	r3, [sp, #0]
 80027a2:	3301      	adds	r3, #1
 80027a4:	2400      	movs	r4, #0
 80027a6:	469b      	mov	fp, r3
 80027a8:	e65e      	b.n	8002468 <__aeabi_dmul+0x48>
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	000007ff 	.word	0x000007ff
 80027b0:	fffffc01 	.word	0xfffffc01
 80027b4:	0800d8e0 	.word	0x0800d8e0
 80027b8:	000003ff 	.word	0x000003ff
 80027bc:	feffffff 	.word	0xfeffffff
 80027c0:	000007fe 	.word	0x000007fe
 80027c4:	fffffc0d 	.word	0xfffffc0d
 80027c8:	4649      	mov	r1, r9
 80027ca:	2301      	movs	r3, #1
 80027cc:	4319      	orrs	r1, r3
 80027ce:	4689      	mov	r9, r1
 80027d0:	2600      	movs	r6, #0
 80027d2:	2001      	movs	r0, #1
 80027d4:	e667      	b.n	80024a6 <__aeabi_dmul+0x86>
 80027d6:	2300      	movs	r3, #0
 80027d8:	2480      	movs	r4, #128	; 0x80
 80027da:	2500      	movs	r5, #0
 80027dc:	4a43      	ldr	r2, [pc, #268]	; (80028ec <__aeabi_dmul+0x4cc>)
 80027de:	9301      	str	r3, [sp, #4]
 80027e0:	0324      	lsls	r4, r4, #12
 80027e2:	e67e      	b.n	80024e2 <__aeabi_dmul+0xc2>
 80027e4:	2001      	movs	r0, #1
 80027e6:	1a40      	subs	r0, r0, r1
 80027e8:	2838      	cmp	r0, #56	; 0x38
 80027ea:	dd00      	ble.n	80027ee <__aeabi_dmul+0x3ce>
 80027ec:	e676      	b.n	80024dc <__aeabi_dmul+0xbc>
 80027ee:	281f      	cmp	r0, #31
 80027f0:	dd5b      	ble.n	80028aa <__aeabi_dmul+0x48a>
 80027f2:	221f      	movs	r2, #31
 80027f4:	0023      	movs	r3, r4
 80027f6:	4252      	negs	r2, r2
 80027f8:	1a51      	subs	r1, r2, r1
 80027fa:	40cb      	lsrs	r3, r1
 80027fc:	0019      	movs	r1, r3
 80027fe:	2820      	cmp	r0, #32
 8002800:	d003      	beq.n	800280a <__aeabi_dmul+0x3ea>
 8002802:	4a3b      	ldr	r2, [pc, #236]	; (80028f0 <__aeabi_dmul+0x4d0>)
 8002804:	4462      	add	r2, ip
 8002806:	4094      	lsls	r4, r2
 8002808:	4325      	orrs	r5, r4
 800280a:	1e6a      	subs	r2, r5, #1
 800280c:	4195      	sbcs	r5, r2
 800280e:	002a      	movs	r2, r5
 8002810:	430a      	orrs	r2, r1
 8002812:	2107      	movs	r1, #7
 8002814:	000d      	movs	r5, r1
 8002816:	2400      	movs	r4, #0
 8002818:	4015      	ands	r5, r2
 800281a:	4211      	tst	r1, r2
 800281c:	d05b      	beq.n	80028d6 <__aeabi_dmul+0x4b6>
 800281e:	210f      	movs	r1, #15
 8002820:	2400      	movs	r4, #0
 8002822:	4011      	ands	r1, r2
 8002824:	2904      	cmp	r1, #4
 8002826:	d053      	beq.n	80028d0 <__aeabi_dmul+0x4b0>
 8002828:	1d11      	adds	r1, r2, #4
 800282a:	4291      	cmp	r1, r2
 800282c:	4192      	sbcs	r2, r2
 800282e:	4252      	negs	r2, r2
 8002830:	18a4      	adds	r4, r4, r2
 8002832:	000a      	movs	r2, r1
 8002834:	0223      	lsls	r3, r4, #8
 8002836:	d54b      	bpl.n	80028d0 <__aeabi_dmul+0x4b0>
 8002838:	2201      	movs	r2, #1
 800283a:	2400      	movs	r4, #0
 800283c:	2500      	movs	r5, #0
 800283e:	e650      	b.n	80024e2 <__aeabi_dmul+0xc2>
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	031b      	lsls	r3, r3, #12
 8002844:	421c      	tst	r4, r3
 8002846:	d009      	beq.n	800285c <__aeabi_dmul+0x43c>
 8002848:	421e      	tst	r6, r3
 800284a:	d107      	bne.n	800285c <__aeabi_dmul+0x43c>
 800284c:	4333      	orrs	r3, r6
 800284e:	031c      	lsls	r4, r3, #12
 8002850:	4643      	mov	r3, r8
 8002852:	0015      	movs	r5, r2
 8002854:	0b24      	lsrs	r4, r4, #12
 8002856:	4a25      	ldr	r2, [pc, #148]	; (80028ec <__aeabi_dmul+0x4cc>)
 8002858:	9301      	str	r3, [sp, #4]
 800285a:	e642      	b.n	80024e2 <__aeabi_dmul+0xc2>
 800285c:	2280      	movs	r2, #128	; 0x80
 800285e:	0312      	lsls	r2, r2, #12
 8002860:	4314      	orrs	r4, r2
 8002862:	0324      	lsls	r4, r4, #12
 8002864:	4a21      	ldr	r2, [pc, #132]	; (80028ec <__aeabi_dmul+0x4cc>)
 8002866:	0b24      	lsrs	r4, r4, #12
 8002868:	9701      	str	r7, [sp, #4]
 800286a:	e63a      	b.n	80024e2 <__aeabi_dmul+0xc2>
 800286c:	f000 fd50 	bl	8003310 <__clzsi2>
 8002870:	0001      	movs	r1, r0
 8002872:	0002      	movs	r2, r0
 8002874:	3115      	adds	r1, #21
 8002876:	3220      	adds	r2, #32
 8002878:	291c      	cmp	r1, #28
 800287a:	dc00      	bgt.n	800287e <__aeabi_dmul+0x45e>
 800287c:	e74b      	b.n	8002716 <__aeabi_dmul+0x2f6>
 800287e:	0034      	movs	r4, r6
 8002880:	3808      	subs	r0, #8
 8002882:	2500      	movs	r5, #0
 8002884:	4084      	lsls	r4, r0
 8002886:	e750      	b.n	800272a <__aeabi_dmul+0x30a>
 8002888:	f000 fd42 	bl	8003310 <__clzsi2>
 800288c:	0003      	movs	r3, r0
 800288e:	001a      	movs	r2, r3
 8002890:	3215      	adds	r2, #21
 8002892:	3020      	adds	r0, #32
 8002894:	2a1c      	cmp	r2, #28
 8002896:	dc00      	bgt.n	800289a <__aeabi_dmul+0x47a>
 8002898:	e71e      	b.n	80026d8 <__aeabi_dmul+0x2b8>
 800289a:	4656      	mov	r6, sl
 800289c:	3b08      	subs	r3, #8
 800289e:	2200      	movs	r2, #0
 80028a0:	409e      	lsls	r6, r3
 80028a2:	e723      	b.n	80026ec <__aeabi_dmul+0x2cc>
 80028a4:	9b00      	ldr	r3, [sp, #0]
 80028a6:	469c      	mov	ip, r3
 80028a8:	e6e6      	b.n	8002678 <__aeabi_dmul+0x258>
 80028aa:	4912      	ldr	r1, [pc, #72]	; (80028f4 <__aeabi_dmul+0x4d4>)
 80028ac:	0022      	movs	r2, r4
 80028ae:	4461      	add	r1, ip
 80028b0:	002e      	movs	r6, r5
 80028b2:	408d      	lsls	r5, r1
 80028b4:	408a      	lsls	r2, r1
 80028b6:	40c6      	lsrs	r6, r0
 80028b8:	1e69      	subs	r1, r5, #1
 80028ba:	418d      	sbcs	r5, r1
 80028bc:	4332      	orrs	r2, r6
 80028be:	432a      	orrs	r2, r5
 80028c0:	40c4      	lsrs	r4, r0
 80028c2:	0753      	lsls	r3, r2, #29
 80028c4:	d0b6      	beq.n	8002834 <__aeabi_dmul+0x414>
 80028c6:	210f      	movs	r1, #15
 80028c8:	4011      	ands	r1, r2
 80028ca:	2904      	cmp	r1, #4
 80028cc:	d1ac      	bne.n	8002828 <__aeabi_dmul+0x408>
 80028ce:	e7b1      	b.n	8002834 <__aeabi_dmul+0x414>
 80028d0:	0765      	lsls	r5, r4, #29
 80028d2:	0264      	lsls	r4, r4, #9
 80028d4:	0b24      	lsrs	r4, r4, #12
 80028d6:	08d2      	lsrs	r2, r2, #3
 80028d8:	4315      	orrs	r5, r2
 80028da:	2200      	movs	r2, #0
 80028dc:	e601      	b.n	80024e2 <__aeabi_dmul+0xc2>
 80028de:	2280      	movs	r2, #128	; 0x80
 80028e0:	0312      	lsls	r2, r2, #12
 80028e2:	4314      	orrs	r4, r2
 80028e4:	0324      	lsls	r4, r4, #12
 80028e6:	4a01      	ldr	r2, [pc, #4]	; (80028ec <__aeabi_dmul+0x4cc>)
 80028e8:	0b24      	lsrs	r4, r4, #12
 80028ea:	e5fa      	b.n	80024e2 <__aeabi_dmul+0xc2>
 80028ec:	000007ff 	.word	0x000007ff
 80028f0:	0000043e 	.word	0x0000043e
 80028f4:	0000041e 	.word	0x0000041e

080028f8 <__aeabi_dsub>:
 80028f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028fa:	4657      	mov	r7, sl
 80028fc:	464e      	mov	r6, r9
 80028fe:	4645      	mov	r5, r8
 8002900:	46de      	mov	lr, fp
 8002902:	b5e0      	push	{r5, r6, r7, lr}
 8002904:	001e      	movs	r6, r3
 8002906:	0017      	movs	r7, r2
 8002908:	004a      	lsls	r2, r1, #1
 800290a:	030b      	lsls	r3, r1, #12
 800290c:	0d52      	lsrs	r2, r2, #21
 800290e:	0a5b      	lsrs	r3, r3, #9
 8002910:	4690      	mov	r8, r2
 8002912:	0f42      	lsrs	r2, r0, #29
 8002914:	431a      	orrs	r2, r3
 8002916:	0fcd      	lsrs	r5, r1, #31
 8002918:	4ccd      	ldr	r4, [pc, #820]	; (8002c50 <__aeabi_dsub+0x358>)
 800291a:	0331      	lsls	r1, r6, #12
 800291c:	00c3      	lsls	r3, r0, #3
 800291e:	4694      	mov	ip, r2
 8002920:	0070      	lsls	r0, r6, #1
 8002922:	0f7a      	lsrs	r2, r7, #29
 8002924:	0a49      	lsrs	r1, r1, #9
 8002926:	00ff      	lsls	r7, r7, #3
 8002928:	469a      	mov	sl, r3
 800292a:	46b9      	mov	r9, r7
 800292c:	0d40      	lsrs	r0, r0, #21
 800292e:	0ff6      	lsrs	r6, r6, #31
 8002930:	4311      	orrs	r1, r2
 8002932:	42a0      	cmp	r0, r4
 8002934:	d100      	bne.n	8002938 <__aeabi_dsub+0x40>
 8002936:	e0b1      	b.n	8002a9c <__aeabi_dsub+0x1a4>
 8002938:	2201      	movs	r2, #1
 800293a:	4056      	eors	r6, r2
 800293c:	46b3      	mov	fp, r6
 800293e:	42b5      	cmp	r5, r6
 8002940:	d100      	bne.n	8002944 <__aeabi_dsub+0x4c>
 8002942:	e088      	b.n	8002a56 <__aeabi_dsub+0x15e>
 8002944:	4642      	mov	r2, r8
 8002946:	1a12      	subs	r2, r2, r0
 8002948:	2a00      	cmp	r2, #0
 800294a:	dc00      	bgt.n	800294e <__aeabi_dsub+0x56>
 800294c:	e0ae      	b.n	8002aac <__aeabi_dsub+0x1b4>
 800294e:	2800      	cmp	r0, #0
 8002950:	d100      	bne.n	8002954 <__aeabi_dsub+0x5c>
 8002952:	e0c1      	b.n	8002ad8 <__aeabi_dsub+0x1e0>
 8002954:	48be      	ldr	r0, [pc, #760]	; (8002c50 <__aeabi_dsub+0x358>)
 8002956:	4580      	cmp	r8, r0
 8002958:	d100      	bne.n	800295c <__aeabi_dsub+0x64>
 800295a:	e151      	b.n	8002c00 <__aeabi_dsub+0x308>
 800295c:	2080      	movs	r0, #128	; 0x80
 800295e:	0400      	lsls	r0, r0, #16
 8002960:	4301      	orrs	r1, r0
 8002962:	2a38      	cmp	r2, #56	; 0x38
 8002964:	dd00      	ble.n	8002968 <__aeabi_dsub+0x70>
 8002966:	e17b      	b.n	8002c60 <__aeabi_dsub+0x368>
 8002968:	2a1f      	cmp	r2, #31
 800296a:	dd00      	ble.n	800296e <__aeabi_dsub+0x76>
 800296c:	e1ee      	b.n	8002d4c <__aeabi_dsub+0x454>
 800296e:	2020      	movs	r0, #32
 8002970:	003e      	movs	r6, r7
 8002972:	1a80      	subs	r0, r0, r2
 8002974:	000c      	movs	r4, r1
 8002976:	40d6      	lsrs	r6, r2
 8002978:	40d1      	lsrs	r1, r2
 800297a:	4087      	lsls	r7, r0
 800297c:	4662      	mov	r2, ip
 800297e:	4084      	lsls	r4, r0
 8002980:	1a52      	subs	r2, r2, r1
 8002982:	1e78      	subs	r0, r7, #1
 8002984:	4187      	sbcs	r7, r0
 8002986:	4694      	mov	ip, r2
 8002988:	4334      	orrs	r4, r6
 800298a:	4327      	orrs	r7, r4
 800298c:	1bdc      	subs	r4, r3, r7
 800298e:	42a3      	cmp	r3, r4
 8002990:	419b      	sbcs	r3, r3
 8002992:	4662      	mov	r2, ip
 8002994:	425b      	negs	r3, r3
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	4699      	mov	r9, r3
 800299a:	464b      	mov	r3, r9
 800299c:	021b      	lsls	r3, r3, #8
 800299e:	d400      	bmi.n	80029a2 <__aeabi_dsub+0xaa>
 80029a0:	e118      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 80029a2:	464b      	mov	r3, r9
 80029a4:	0258      	lsls	r0, r3, #9
 80029a6:	0a43      	lsrs	r3, r0, #9
 80029a8:	4699      	mov	r9, r3
 80029aa:	464b      	mov	r3, r9
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d100      	bne.n	80029b2 <__aeabi_dsub+0xba>
 80029b0:	e137      	b.n	8002c22 <__aeabi_dsub+0x32a>
 80029b2:	4648      	mov	r0, r9
 80029b4:	f000 fcac 	bl	8003310 <__clzsi2>
 80029b8:	0001      	movs	r1, r0
 80029ba:	3908      	subs	r1, #8
 80029bc:	2320      	movs	r3, #32
 80029be:	0022      	movs	r2, r4
 80029c0:	4648      	mov	r0, r9
 80029c2:	1a5b      	subs	r3, r3, r1
 80029c4:	40da      	lsrs	r2, r3
 80029c6:	4088      	lsls	r0, r1
 80029c8:	408c      	lsls	r4, r1
 80029ca:	4643      	mov	r3, r8
 80029cc:	4310      	orrs	r0, r2
 80029ce:	4588      	cmp	r8, r1
 80029d0:	dd00      	ble.n	80029d4 <__aeabi_dsub+0xdc>
 80029d2:	e136      	b.n	8002c42 <__aeabi_dsub+0x34a>
 80029d4:	1ac9      	subs	r1, r1, r3
 80029d6:	1c4b      	adds	r3, r1, #1
 80029d8:	2b1f      	cmp	r3, #31
 80029da:	dd00      	ble.n	80029de <__aeabi_dsub+0xe6>
 80029dc:	e0ea      	b.n	8002bb4 <__aeabi_dsub+0x2bc>
 80029de:	2220      	movs	r2, #32
 80029e0:	0026      	movs	r6, r4
 80029e2:	1ad2      	subs	r2, r2, r3
 80029e4:	0001      	movs	r1, r0
 80029e6:	4094      	lsls	r4, r2
 80029e8:	40de      	lsrs	r6, r3
 80029ea:	40d8      	lsrs	r0, r3
 80029ec:	2300      	movs	r3, #0
 80029ee:	4091      	lsls	r1, r2
 80029f0:	1e62      	subs	r2, r4, #1
 80029f2:	4194      	sbcs	r4, r2
 80029f4:	4681      	mov	r9, r0
 80029f6:	4698      	mov	r8, r3
 80029f8:	4331      	orrs	r1, r6
 80029fa:	430c      	orrs	r4, r1
 80029fc:	0763      	lsls	r3, r4, #29
 80029fe:	d009      	beq.n	8002a14 <__aeabi_dsub+0x11c>
 8002a00:	230f      	movs	r3, #15
 8002a02:	4023      	ands	r3, r4
 8002a04:	2b04      	cmp	r3, #4
 8002a06:	d005      	beq.n	8002a14 <__aeabi_dsub+0x11c>
 8002a08:	1d23      	adds	r3, r4, #4
 8002a0a:	42a3      	cmp	r3, r4
 8002a0c:	41a4      	sbcs	r4, r4
 8002a0e:	4264      	negs	r4, r4
 8002a10:	44a1      	add	r9, r4
 8002a12:	001c      	movs	r4, r3
 8002a14:	464b      	mov	r3, r9
 8002a16:	021b      	lsls	r3, r3, #8
 8002a18:	d400      	bmi.n	8002a1c <__aeabi_dsub+0x124>
 8002a1a:	e0de      	b.n	8002bda <__aeabi_dsub+0x2e2>
 8002a1c:	4641      	mov	r1, r8
 8002a1e:	4b8c      	ldr	r3, [pc, #560]	; (8002c50 <__aeabi_dsub+0x358>)
 8002a20:	3101      	adds	r1, #1
 8002a22:	4299      	cmp	r1, r3
 8002a24:	d100      	bne.n	8002a28 <__aeabi_dsub+0x130>
 8002a26:	e0e7      	b.n	8002bf8 <__aeabi_dsub+0x300>
 8002a28:	464b      	mov	r3, r9
 8002a2a:	488a      	ldr	r0, [pc, #552]	; (8002c54 <__aeabi_dsub+0x35c>)
 8002a2c:	08e4      	lsrs	r4, r4, #3
 8002a2e:	4003      	ands	r3, r0
 8002a30:	0018      	movs	r0, r3
 8002a32:	0549      	lsls	r1, r1, #21
 8002a34:	075b      	lsls	r3, r3, #29
 8002a36:	0240      	lsls	r0, r0, #9
 8002a38:	4323      	orrs	r3, r4
 8002a3a:	0d4a      	lsrs	r2, r1, #21
 8002a3c:	0b04      	lsrs	r4, r0, #12
 8002a3e:	0512      	lsls	r2, r2, #20
 8002a40:	07ed      	lsls	r5, r5, #31
 8002a42:	4322      	orrs	r2, r4
 8002a44:	432a      	orrs	r2, r5
 8002a46:	0018      	movs	r0, r3
 8002a48:	0011      	movs	r1, r2
 8002a4a:	bcf0      	pop	{r4, r5, r6, r7}
 8002a4c:	46bb      	mov	fp, r7
 8002a4e:	46b2      	mov	sl, r6
 8002a50:	46a9      	mov	r9, r5
 8002a52:	46a0      	mov	r8, r4
 8002a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a56:	4642      	mov	r2, r8
 8002a58:	1a12      	subs	r2, r2, r0
 8002a5a:	2a00      	cmp	r2, #0
 8002a5c:	dd52      	ble.n	8002b04 <__aeabi_dsub+0x20c>
 8002a5e:	2800      	cmp	r0, #0
 8002a60:	d100      	bne.n	8002a64 <__aeabi_dsub+0x16c>
 8002a62:	e09c      	b.n	8002b9e <__aeabi_dsub+0x2a6>
 8002a64:	45a0      	cmp	r8, r4
 8002a66:	d100      	bne.n	8002a6a <__aeabi_dsub+0x172>
 8002a68:	e0ca      	b.n	8002c00 <__aeabi_dsub+0x308>
 8002a6a:	2080      	movs	r0, #128	; 0x80
 8002a6c:	0400      	lsls	r0, r0, #16
 8002a6e:	4301      	orrs	r1, r0
 8002a70:	2a38      	cmp	r2, #56	; 0x38
 8002a72:	dd00      	ble.n	8002a76 <__aeabi_dsub+0x17e>
 8002a74:	e149      	b.n	8002d0a <__aeabi_dsub+0x412>
 8002a76:	2a1f      	cmp	r2, #31
 8002a78:	dc00      	bgt.n	8002a7c <__aeabi_dsub+0x184>
 8002a7a:	e197      	b.n	8002dac <__aeabi_dsub+0x4b4>
 8002a7c:	0010      	movs	r0, r2
 8002a7e:	000e      	movs	r6, r1
 8002a80:	3820      	subs	r0, #32
 8002a82:	40c6      	lsrs	r6, r0
 8002a84:	2a20      	cmp	r2, #32
 8002a86:	d004      	beq.n	8002a92 <__aeabi_dsub+0x19a>
 8002a88:	2040      	movs	r0, #64	; 0x40
 8002a8a:	1a82      	subs	r2, r0, r2
 8002a8c:	4091      	lsls	r1, r2
 8002a8e:	430f      	orrs	r7, r1
 8002a90:	46b9      	mov	r9, r7
 8002a92:	464c      	mov	r4, r9
 8002a94:	1e62      	subs	r2, r4, #1
 8002a96:	4194      	sbcs	r4, r2
 8002a98:	4334      	orrs	r4, r6
 8002a9a:	e13a      	b.n	8002d12 <__aeabi_dsub+0x41a>
 8002a9c:	000a      	movs	r2, r1
 8002a9e:	433a      	orrs	r2, r7
 8002aa0:	d028      	beq.n	8002af4 <__aeabi_dsub+0x1fc>
 8002aa2:	46b3      	mov	fp, r6
 8002aa4:	42b5      	cmp	r5, r6
 8002aa6:	d02b      	beq.n	8002b00 <__aeabi_dsub+0x208>
 8002aa8:	4a6b      	ldr	r2, [pc, #428]	; (8002c58 <__aeabi_dsub+0x360>)
 8002aaa:	4442      	add	r2, r8
 8002aac:	2a00      	cmp	r2, #0
 8002aae:	d05d      	beq.n	8002b6c <__aeabi_dsub+0x274>
 8002ab0:	4642      	mov	r2, r8
 8002ab2:	4644      	mov	r4, r8
 8002ab4:	1a82      	subs	r2, r0, r2
 8002ab6:	2c00      	cmp	r4, #0
 8002ab8:	d000      	beq.n	8002abc <__aeabi_dsub+0x1c4>
 8002aba:	e0f5      	b.n	8002ca8 <__aeabi_dsub+0x3b0>
 8002abc:	4665      	mov	r5, ip
 8002abe:	431d      	orrs	r5, r3
 8002ac0:	d100      	bne.n	8002ac4 <__aeabi_dsub+0x1cc>
 8002ac2:	e19c      	b.n	8002dfe <__aeabi_dsub+0x506>
 8002ac4:	1e55      	subs	r5, r2, #1
 8002ac6:	2a01      	cmp	r2, #1
 8002ac8:	d100      	bne.n	8002acc <__aeabi_dsub+0x1d4>
 8002aca:	e1fb      	b.n	8002ec4 <__aeabi_dsub+0x5cc>
 8002acc:	4c60      	ldr	r4, [pc, #384]	; (8002c50 <__aeabi_dsub+0x358>)
 8002ace:	42a2      	cmp	r2, r4
 8002ad0:	d100      	bne.n	8002ad4 <__aeabi_dsub+0x1dc>
 8002ad2:	e1bd      	b.n	8002e50 <__aeabi_dsub+0x558>
 8002ad4:	002a      	movs	r2, r5
 8002ad6:	e0f0      	b.n	8002cba <__aeabi_dsub+0x3c2>
 8002ad8:	0008      	movs	r0, r1
 8002ada:	4338      	orrs	r0, r7
 8002adc:	d100      	bne.n	8002ae0 <__aeabi_dsub+0x1e8>
 8002ade:	e0c3      	b.n	8002c68 <__aeabi_dsub+0x370>
 8002ae0:	1e50      	subs	r0, r2, #1
 8002ae2:	2a01      	cmp	r2, #1
 8002ae4:	d100      	bne.n	8002ae8 <__aeabi_dsub+0x1f0>
 8002ae6:	e1a8      	b.n	8002e3a <__aeabi_dsub+0x542>
 8002ae8:	4c59      	ldr	r4, [pc, #356]	; (8002c50 <__aeabi_dsub+0x358>)
 8002aea:	42a2      	cmp	r2, r4
 8002aec:	d100      	bne.n	8002af0 <__aeabi_dsub+0x1f8>
 8002aee:	e087      	b.n	8002c00 <__aeabi_dsub+0x308>
 8002af0:	0002      	movs	r2, r0
 8002af2:	e736      	b.n	8002962 <__aeabi_dsub+0x6a>
 8002af4:	2201      	movs	r2, #1
 8002af6:	4056      	eors	r6, r2
 8002af8:	46b3      	mov	fp, r6
 8002afa:	42b5      	cmp	r5, r6
 8002afc:	d000      	beq.n	8002b00 <__aeabi_dsub+0x208>
 8002afe:	e721      	b.n	8002944 <__aeabi_dsub+0x4c>
 8002b00:	4a55      	ldr	r2, [pc, #340]	; (8002c58 <__aeabi_dsub+0x360>)
 8002b02:	4442      	add	r2, r8
 8002b04:	2a00      	cmp	r2, #0
 8002b06:	d100      	bne.n	8002b0a <__aeabi_dsub+0x212>
 8002b08:	e0b5      	b.n	8002c76 <__aeabi_dsub+0x37e>
 8002b0a:	4642      	mov	r2, r8
 8002b0c:	4644      	mov	r4, r8
 8002b0e:	1a82      	subs	r2, r0, r2
 8002b10:	2c00      	cmp	r4, #0
 8002b12:	d100      	bne.n	8002b16 <__aeabi_dsub+0x21e>
 8002b14:	e138      	b.n	8002d88 <__aeabi_dsub+0x490>
 8002b16:	4e4e      	ldr	r6, [pc, #312]	; (8002c50 <__aeabi_dsub+0x358>)
 8002b18:	42b0      	cmp	r0, r6
 8002b1a:	d100      	bne.n	8002b1e <__aeabi_dsub+0x226>
 8002b1c:	e1de      	b.n	8002edc <__aeabi_dsub+0x5e4>
 8002b1e:	2680      	movs	r6, #128	; 0x80
 8002b20:	4664      	mov	r4, ip
 8002b22:	0436      	lsls	r6, r6, #16
 8002b24:	4334      	orrs	r4, r6
 8002b26:	46a4      	mov	ip, r4
 8002b28:	2a38      	cmp	r2, #56	; 0x38
 8002b2a:	dd00      	ble.n	8002b2e <__aeabi_dsub+0x236>
 8002b2c:	e196      	b.n	8002e5c <__aeabi_dsub+0x564>
 8002b2e:	2a1f      	cmp	r2, #31
 8002b30:	dd00      	ble.n	8002b34 <__aeabi_dsub+0x23c>
 8002b32:	e224      	b.n	8002f7e <__aeabi_dsub+0x686>
 8002b34:	2620      	movs	r6, #32
 8002b36:	1ab4      	subs	r4, r6, r2
 8002b38:	46a2      	mov	sl, r4
 8002b3a:	4664      	mov	r4, ip
 8002b3c:	4656      	mov	r6, sl
 8002b3e:	40b4      	lsls	r4, r6
 8002b40:	46a1      	mov	r9, r4
 8002b42:	001c      	movs	r4, r3
 8002b44:	464e      	mov	r6, r9
 8002b46:	40d4      	lsrs	r4, r2
 8002b48:	4326      	orrs	r6, r4
 8002b4a:	0034      	movs	r4, r6
 8002b4c:	4656      	mov	r6, sl
 8002b4e:	40b3      	lsls	r3, r6
 8002b50:	1e5e      	subs	r6, r3, #1
 8002b52:	41b3      	sbcs	r3, r6
 8002b54:	431c      	orrs	r4, r3
 8002b56:	4663      	mov	r3, ip
 8002b58:	40d3      	lsrs	r3, r2
 8002b5a:	18c9      	adds	r1, r1, r3
 8002b5c:	19e4      	adds	r4, r4, r7
 8002b5e:	42bc      	cmp	r4, r7
 8002b60:	41bf      	sbcs	r7, r7
 8002b62:	427f      	negs	r7, r7
 8002b64:	46b9      	mov	r9, r7
 8002b66:	4680      	mov	r8, r0
 8002b68:	4489      	add	r9, r1
 8002b6a:	e0d8      	b.n	8002d1e <__aeabi_dsub+0x426>
 8002b6c:	4640      	mov	r0, r8
 8002b6e:	4c3b      	ldr	r4, [pc, #236]	; (8002c5c <__aeabi_dsub+0x364>)
 8002b70:	3001      	adds	r0, #1
 8002b72:	4220      	tst	r0, r4
 8002b74:	d000      	beq.n	8002b78 <__aeabi_dsub+0x280>
 8002b76:	e0b4      	b.n	8002ce2 <__aeabi_dsub+0x3ea>
 8002b78:	4640      	mov	r0, r8
 8002b7a:	2800      	cmp	r0, #0
 8002b7c:	d000      	beq.n	8002b80 <__aeabi_dsub+0x288>
 8002b7e:	e144      	b.n	8002e0a <__aeabi_dsub+0x512>
 8002b80:	4660      	mov	r0, ip
 8002b82:	4318      	orrs	r0, r3
 8002b84:	d100      	bne.n	8002b88 <__aeabi_dsub+0x290>
 8002b86:	e190      	b.n	8002eaa <__aeabi_dsub+0x5b2>
 8002b88:	0008      	movs	r0, r1
 8002b8a:	4338      	orrs	r0, r7
 8002b8c:	d000      	beq.n	8002b90 <__aeabi_dsub+0x298>
 8002b8e:	e1aa      	b.n	8002ee6 <__aeabi_dsub+0x5ee>
 8002b90:	4661      	mov	r1, ip
 8002b92:	08db      	lsrs	r3, r3, #3
 8002b94:	0749      	lsls	r1, r1, #29
 8002b96:	430b      	orrs	r3, r1
 8002b98:	4661      	mov	r1, ip
 8002b9a:	08cc      	lsrs	r4, r1, #3
 8002b9c:	e027      	b.n	8002bee <__aeabi_dsub+0x2f6>
 8002b9e:	0008      	movs	r0, r1
 8002ba0:	4338      	orrs	r0, r7
 8002ba2:	d061      	beq.n	8002c68 <__aeabi_dsub+0x370>
 8002ba4:	1e50      	subs	r0, r2, #1
 8002ba6:	2a01      	cmp	r2, #1
 8002ba8:	d100      	bne.n	8002bac <__aeabi_dsub+0x2b4>
 8002baa:	e139      	b.n	8002e20 <__aeabi_dsub+0x528>
 8002bac:	42a2      	cmp	r2, r4
 8002bae:	d027      	beq.n	8002c00 <__aeabi_dsub+0x308>
 8002bb0:	0002      	movs	r2, r0
 8002bb2:	e75d      	b.n	8002a70 <__aeabi_dsub+0x178>
 8002bb4:	0002      	movs	r2, r0
 8002bb6:	391f      	subs	r1, #31
 8002bb8:	40ca      	lsrs	r2, r1
 8002bba:	0011      	movs	r1, r2
 8002bbc:	2b20      	cmp	r3, #32
 8002bbe:	d003      	beq.n	8002bc8 <__aeabi_dsub+0x2d0>
 8002bc0:	2240      	movs	r2, #64	; 0x40
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	4098      	lsls	r0, r3
 8002bc6:	4304      	orrs	r4, r0
 8002bc8:	1e63      	subs	r3, r4, #1
 8002bca:	419c      	sbcs	r4, r3
 8002bcc:	2300      	movs	r3, #0
 8002bce:	4699      	mov	r9, r3
 8002bd0:	4698      	mov	r8, r3
 8002bd2:	430c      	orrs	r4, r1
 8002bd4:	0763      	lsls	r3, r4, #29
 8002bd6:	d000      	beq.n	8002bda <__aeabi_dsub+0x2e2>
 8002bd8:	e712      	b.n	8002a00 <__aeabi_dsub+0x108>
 8002bda:	464b      	mov	r3, r9
 8002bdc:	464a      	mov	r2, r9
 8002bde:	08e4      	lsrs	r4, r4, #3
 8002be0:	075b      	lsls	r3, r3, #29
 8002be2:	4323      	orrs	r3, r4
 8002be4:	08d4      	lsrs	r4, r2, #3
 8002be6:	4642      	mov	r2, r8
 8002be8:	4919      	ldr	r1, [pc, #100]	; (8002c50 <__aeabi_dsub+0x358>)
 8002bea:	428a      	cmp	r2, r1
 8002bec:	d00e      	beq.n	8002c0c <__aeabi_dsub+0x314>
 8002bee:	0324      	lsls	r4, r4, #12
 8002bf0:	0552      	lsls	r2, r2, #21
 8002bf2:	0b24      	lsrs	r4, r4, #12
 8002bf4:	0d52      	lsrs	r2, r2, #21
 8002bf6:	e722      	b.n	8002a3e <__aeabi_dsub+0x146>
 8002bf8:	000a      	movs	r2, r1
 8002bfa:	2400      	movs	r4, #0
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	e71e      	b.n	8002a3e <__aeabi_dsub+0x146>
 8002c00:	08db      	lsrs	r3, r3, #3
 8002c02:	4662      	mov	r2, ip
 8002c04:	0752      	lsls	r2, r2, #29
 8002c06:	4313      	orrs	r3, r2
 8002c08:	4662      	mov	r2, ip
 8002c0a:	08d4      	lsrs	r4, r2, #3
 8002c0c:	001a      	movs	r2, r3
 8002c0e:	4322      	orrs	r2, r4
 8002c10:	d100      	bne.n	8002c14 <__aeabi_dsub+0x31c>
 8002c12:	e1fc      	b.n	800300e <__aeabi_dsub+0x716>
 8002c14:	2280      	movs	r2, #128	; 0x80
 8002c16:	0312      	lsls	r2, r2, #12
 8002c18:	4314      	orrs	r4, r2
 8002c1a:	0324      	lsls	r4, r4, #12
 8002c1c:	4a0c      	ldr	r2, [pc, #48]	; (8002c50 <__aeabi_dsub+0x358>)
 8002c1e:	0b24      	lsrs	r4, r4, #12
 8002c20:	e70d      	b.n	8002a3e <__aeabi_dsub+0x146>
 8002c22:	0020      	movs	r0, r4
 8002c24:	f000 fb74 	bl	8003310 <__clzsi2>
 8002c28:	0001      	movs	r1, r0
 8002c2a:	3118      	adds	r1, #24
 8002c2c:	291f      	cmp	r1, #31
 8002c2e:	dc00      	bgt.n	8002c32 <__aeabi_dsub+0x33a>
 8002c30:	e6c4      	b.n	80029bc <__aeabi_dsub+0xc4>
 8002c32:	3808      	subs	r0, #8
 8002c34:	4084      	lsls	r4, r0
 8002c36:	4643      	mov	r3, r8
 8002c38:	0020      	movs	r0, r4
 8002c3a:	2400      	movs	r4, #0
 8002c3c:	4588      	cmp	r8, r1
 8002c3e:	dc00      	bgt.n	8002c42 <__aeabi_dsub+0x34a>
 8002c40:	e6c8      	b.n	80029d4 <__aeabi_dsub+0xdc>
 8002c42:	4a04      	ldr	r2, [pc, #16]	; (8002c54 <__aeabi_dsub+0x35c>)
 8002c44:	1a5b      	subs	r3, r3, r1
 8002c46:	4010      	ands	r0, r2
 8002c48:	4698      	mov	r8, r3
 8002c4a:	4681      	mov	r9, r0
 8002c4c:	e6d6      	b.n	80029fc <__aeabi_dsub+0x104>
 8002c4e:	46c0      	nop			; (mov r8, r8)
 8002c50:	000007ff 	.word	0x000007ff
 8002c54:	ff7fffff 	.word	0xff7fffff
 8002c58:	fffff801 	.word	0xfffff801
 8002c5c:	000007fe 	.word	0x000007fe
 8002c60:	430f      	orrs	r7, r1
 8002c62:	1e7a      	subs	r2, r7, #1
 8002c64:	4197      	sbcs	r7, r2
 8002c66:	e691      	b.n	800298c <__aeabi_dsub+0x94>
 8002c68:	4661      	mov	r1, ip
 8002c6a:	08db      	lsrs	r3, r3, #3
 8002c6c:	0749      	lsls	r1, r1, #29
 8002c6e:	430b      	orrs	r3, r1
 8002c70:	4661      	mov	r1, ip
 8002c72:	08cc      	lsrs	r4, r1, #3
 8002c74:	e7b8      	b.n	8002be8 <__aeabi_dsub+0x2f0>
 8002c76:	4640      	mov	r0, r8
 8002c78:	4cd3      	ldr	r4, [pc, #844]	; (8002fc8 <__aeabi_dsub+0x6d0>)
 8002c7a:	3001      	adds	r0, #1
 8002c7c:	4220      	tst	r0, r4
 8002c7e:	d000      	beq.n	8002c82 <__aeabi_dsub+0x38a>
 8002c80:	e0a2      	b.n	8002dc8 <__aeabi_dsub+0x4d0>
 8002c82:	4640      	mov	r0, r8
 8002c84:	2800      	cmp	r0, #0
 8002c86:	d000      	beq.n	8002c8a <__aeabi_dsub+0x392>
 8002c88:	e101      	b.n	8002e8e <__aeabi_dsub+0x596>
 8002c8a:	4660      	mov	r0, ip
 8002c8c:	4318      	orrs	r0, r3
 8002c8e:	d100      	bne.n	8002c92 <__aeabi_dsub+0x39a>
 8002c90:	e15e      	b.n	8002f50 <__aeabi_dsub+0x658>
 8002c92:	0008      	movs	r0, r1
 8002c94:	4338      	orrs	r0, r7
 8002c96:	d000      	beq.n	8002c9a <__aeabi_dsub+0x3a2>
 8002c98:	e15f      	b.n	8002f5a <__aeabi_dsub+0x662>
 8002c9a:	4661      	mov	r1, ip
 8002c9c:	08db      	lsrs	r3, r3, #3
 8002c9e:	0749      	lsls	r1, r1, #29
 8002ca0:	430b      	orrs	r3, r1
 8002ca2:	4661      	mov	r1, ip
 8002ca4:	08cc      	lsrs	r4, r1, #3
 8002ca6:	e7a2      	b.n	8002bee <__aeabi_dsub+0x2f6>
 8002ca8:	4dc8      	ldr	r5, [pc, #800]	; (8002fcc <__aeabi_dsub+0x6d4>)
 8002caa:	42a8      	cmp	r0, r5
 8002cac:	d100      	bne.n	8002cb0 <__aeabi_dsub+0x3b8>
 8002cae:	e0cf      	b.n	8002e50 <__aeabi_dsub+0x558>
 8002cb0:	2580      	movs	r5, #128	; 0x80
 8002cb2:	4664      	mov	r4, ip
 8002cb4:	042d      	lsls	r5, r5, #16
 8002cb6:	432c      	orrs	r4, r5
 8002cb8:	46a4      	mov	ip, r4
 8002cba:	2a38      	cmp	r2, #56	; 0x38
 8002cbc:	dc56      	bgt.n	8002d6c <__aeabi_dsub+0x474>
 8002cbe:	2a1f      	cmp	r2, #31
 8002cc0:	dd00      	ble.n	8002cc4 <__aeabi_dsub+0x3cc>
 8002cc2:	e0d1      	b.n	8002e68 <__aeabi_dsub+0x570>
 8002cc4:	2520      	movs	r5, #32
 8002cc6:	001e      	movs	r6, r3
 8002cc8:	1aad      	subs	r5, r5, r2
 8002cca:	4664      	mov	r4, ip
 8002ccc:	40ab      	lsls	r3, r5
 8002cce:	40ac      	lsls	r4, r5
 8002cd0:	40d6      	lsrs	r6, r2
 8002cd2:	1e5d      	subs	r5, r3, #1
 8002cd4:	41ab      	sbcs	r3, r5
 8002cd6:	4334      	orrs	r4, r6
 8002cd8:	4323      	orrs	r3, r4
 8002cda:	4664      	mov	r4, ip
 8002cdc:	40d4      	lsrs	r4, r2
 8002cde:	1b09      	subs	r1, r1, r4
 8002ce0:	e049      	b.n	8002d76 <__aeabi_dsub+0x47e>
 8002ce2:	4660      	mov	r0, ip
 8002ce4:	1bdc      	subs	r4, r3, r7
 8002ce6:	1a46      	subs	r6, r0, r1
 8002ce8:	42a3      	cmp	r3, r4
 8002cea:	4180      	sbcs	r0, r0
 8002cec:	4240      	negs	r0, r0
 8002cee:	4681      	mov	r9, r0
 8002cf0:	0030      	movs	r0, r6
 8002cf2:	464e      	mov	r6, r9
 8002cf4:	1b80      	subs	r0, r0, r6
 8002cf6:	4681      	mov	r9, r0
 8002cf8:	0200      	lsls	r0, r0, #8
 8002cfa:	d476      	bmi.n	8002dea <__aeabi_dsub+0x4f2>
 8002cfc:	464b      	mov	r3, r9
 8002cfe:	4323      	orrs	r3, r4
 8002d00:	d000      	beq.n	8002d04 <__aeabi_dsub+0x40c>
 8002d02:	e652      	b.n	80029aa <__aeabi_dsub+0xb2>
 8002d04:	2400      	movs	r4, #0
 8002d06:	2500      	movs	r5, #0
 8002d08:	e771      	b.n	8002bee <__aeabi_dsub+0x2f6>
 8002d0a:	4339      	orrs	r1, r7
 8002d0c:	000c      	movs	r4, r1
 8002d0e:	1e62      	subs	r2, r4, #1
 8002d10:	4194      	sbcs	r4, r2
 8002d12:	18e4      	adds	r4, r4, r3
 8002d14:	429c      	cmp	r4, r3
 8002d16:	419b      	sbcs	r3, r3
 8002d18:	425b      	negs	r3, r3
 8002d1a:	4463      	add	r3, ip
 8002d1c:	4699      	mov	r9, r3
 8002d1e:	464b      	mov	r3, r9
 8002d20:	021b      	lsls	r3, r3, #8
 8002d22:	d400      	bmi.n	8002d26 <__aeabi_dsub+0x42e>
 8002d24:	e756      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 8002d26:	2301      	movs	r3, #1
 8002d28:	469c      	mov	ip, r3
 8002d2a:	4ba8      	ldr	r3, [pc, #672]	; (8002fcc <__aeabi_dsub+0x6d4>)
 8002d2c:	44e0      	add	r8, ip
 8002d2e:	4598      	cmp	r8, r3
 8002d30:	d038      	beq.n	8002da4 <__aeabi_dsub+0x4ac>
 8002d32:	464b      	mov	r3, r9
 8002d34:	48a6      	ldr	r0, [pc, #664]	; (8002fd0 <__aeabi_dsub+0x6d8>)
 8002d36:	2201      	movs	r2, #1
 8002d38:	4003      	ands	r3, r0
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	0863      	lsrs	r3, r4, #1
 8002d3e:	4014      	ands	r4, r2
 8002d40:	431c      	orrs	r4, r3
 8002d42:	07c3      	lsls	r3, r0, #31
 8002d44:	431c      	orrs	r4, r3
 8002d46:	0843      	lsrs	r3, r0, #1
 8002d48:	4699      	mov	r9, r3
 8002d4a:	e657      	b.n	80029fc <__aeabi_dsub+0x104>
 8002d4c:	0010      	movs	r0, r2
 8002d4e:	000e      	movs	r6, r1
 8002d50:	3820      	subs	r0, #32
 8002d52:	40c6      	lsrs	r6, r0
 8002d54:	2a20      	cmp	r2, #32
 8002d56:	d004      	beq.n	8002d62 <__aeabi_dsub+0x46a>
 8002d58:	2040      	movs	r0, #64	; 0x40
 8002d5a:	1a82      	subs	r2, r0, r2
 8002d5c:	4091      	lsls	r1, r2
 8002d5e:	430f      	orrs	r7, r1
 8002d60:	46b9      	mov	r9, r7
 8002d62:	464f      	mov	r7, r9
 8002d64:	1e7a      	subs	r2, r7, #1
 8002d66:	4197      	sbcs	r7, r2
 8002d68:	4337      	orrs	r7, r6
 8002d6a:	e60f      	b.n	800298c <__aeabi_dsub+0x94>
 8002d6c:	4662      	mov	r2, ip
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	0013      	movs	r3, r2
 8002d72:	1e5a      	subs	r2, r3, #1
 8002d74:	4193      	sbcs	r3, r2
 8002d76:	1afc      	subs	r4, r7, r3
 8002d78:	42a7      	cmp	r7, r4
 8002d7a:	41bf      	sbcs	r7, r7
 8002d7c:	427f      	negs	r7, r7
 8002d7e:	1bcb      	subs	r3, r1, r7
 8002d80:	4699      	mov	r9, r3
 8002d82:	465d      	mov	r5, fp
 8002d84:	4680      	mov	r8, r0
 8002d86:	e608      	b.n	800299a <__aeabi_dsub+0xa2>
 8002d88:	4666      	mov	r6, ip
 8002d8a:	431e      	orrs	r6, r3
 8002d8c:	d100      	bne.n	8002d90 <__aeabi_dsub+0x498>
 8002d8e:	e0be      	b.n	8002f0e <__aeabi_dsub+0x616>
 8002d90:	1e56      	subs	r6, r2, #1
 8002d92:	2a01      	cmp	r2, #1
 8002d94:	d100      	bne.n	8002d98 <__aeabi_dsub+0x4a0>
 8002d96:	e109      	b.n	8002fac <__aeabi_dsub+0x6b4>
 8002d98:	4c8c      	ldr	r4, [pc, #560]	; (8002fcc <__aeabi_dsub+0x6d4>)
 8002d9a:	42a2      	cmp	r2, r4
 8002d9c:	d100      	bne.n	8002da0 <__aeabi_dsub+0x4a8>
 8002d9e:	e119      	b.n	8002fd4 <__aeabi_dsub+0x6dc>
 8002da0:	0032      	movs	r2, r6
 8002da2:	e6c1      	b.n	8002b28 <__aeabi_dsub+0x230>
 8002da4:	4642      	mov	r2, r8
 8002da6:	2400      	movs	r4, #0
 8002da8:	2300      	movs	r3, #0
 8002daa:	e648      	b.n	8002a3e <__aeabi_dsub+0x146>
 8002dac:	2020      	movs	r0, #32
 8002dae:	000c      	movs	r4, r1
 8002db0:	1a80      	subs	r0, r0, r2
 8002db2:	003e      	movs	r6, r7
 8002db4:	4087      	lsls	r7, r0
 8002db6:	4084      	lsls	r4, r0
 8002db8:	40d6      	lsrs	r6, r2
 8002dba:	1e78      	subs	r0, r7, #1
 8002dbc:	4187      	sbcs	r7, r0
 8002dbe:	40d1      	lsrs	r1, r2
 8002dc0:	4334      	orrs	r4, r6
 8002dc2:	433c      	orrs	r4, r7
 8002dc4:	448c      	add	ip, r1
 8002dc6:	e7a4      	b.n	8002d12 <__aeabi_dsub+0x41a>
 8002dc8:	4a80      	ldr	r2, [pc, #512]	; (8002fcc <__aeabi_dsub+0x6d4>)
 8002dca:	4290      	cmp	r0, r2
 8002dcc:	d100      	bne.n	8002dd0 <__aeabi_dsub+0x4d8>
 8002dce:	e0e9      	b.n	8002fa4 <__aeabi_dsub+0x6ac>
 8002dd0:	19df      	adds	r7, r3, r7
 8002dd2:	429f      	cmp	r7, r3
 8002dd4:	419b      	sbcs	r3, r3
 8002dd6:	4461      	add	r1, ip
 8002dd8:	425b      	negs	r3, r3
 8002dda:	18c9      	adds	r1, r1, r3
 8002ddc:	07cc      	lsls	r4, r1, #31
 8002dde:	087f      	lsrs	r7, r7, #1
 8002de0:	084b      	lsrs	r3, r1, #1
 8002de2:	4699      	mov	r9, r3
 8002de4:	4680      	mov	r8, r0
 8002de6:	433c      	orrs	r4, r7
 8002de8:	e6f4      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 8002dea:	1afc      	subs	r4, r7, r3
 8002dec:	42a7      	cmp	r7, r4
 8002dee:	41bf      	sbcs	r7, r7
 8002df0:	4663      	mov	r3, ip
 8002df2:	427f      	negs	r7, r7
 8002df4:	1ac9      	subs	r1, r1, r3
 8002df6:	1bcb      	subs	r3, r1, r7
 8002df8:	4699      	mov	r9, r3
 8002dfa:	465d      	mov	r5, fp
 8002dfc:	e5d5      	b.n	80029aa <__aeabi_dsub+0xb2>
 8002dfe:	08ff      	lsrs	r7, r7, #3
 8002e00:	074b      	lsls	r3, r1, #29
 8002e02:	465d      	mov	r5, fp
 8002e04:	433b      	orrs	r3, r7
 8002e06:	08cc      	lsrs	r4, r1, #3
 8002e08:	e6ee      	b.n	8002be8 <__aeabi_dsub+0x2f0>
 8002e0a:	4662      	mov	r2, ip
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	d000      	beq.n	8002e12 <__aeabi_dsub+0x51a>
 8002e10:	e082      	b.n	8002f18 <__aeabi_dsub+0x620>
 8002e12:	000b      	movs	r3, r1
 8002e14:	433b      	orrs	r3, r7
 8002e16:	d11b      	bne.n	8002e50 <__aeabi_dsub+0x558>
 8002e18:	2480      	movs	r4, #128	; 0x80
 8002e1a:	2500      	movs	r5, #0
 8002e1c:	0324      	lsls	r4, r4, #12
 8002e1e:	e6f9      	b.n	8002c14 <__aeabi_dsub+0x31c>
 8002e20:	19dc      	adds	r4, r3, r7
 8002e22:	429c      	cmp	r4, r3
 8002e24:	419b      	sbcs	r3, r3
 8002e26:	4461      	add	r1, ip
 8002e28:	4689      	mov	r9, r1
 8002e2a:	425b      	negs	r3, r3
 8002e2c:	4499      	add	r9, r3
 8002e2e:	464b      	mov	r3, r9
 8002e30:	021b      	lsls	r3, r3, #8
 8002e32:	d444      	bmi.n	8002ebe <__aeabi_dsub+0x5c6>
 8002e34:	2301      	movs	r3, #1
 8002e36:	4698      	mov	r8, r3
 8002e38:	e6cc      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 8002e3a:	1bdc      	subs	r4, r3, r7
 8002e3c:	4662      	mov	r2, ip
 8002e3e:	42a3      	cmp	r3, r4
 8002e40:	419b      	sbcs	r3, r3
 8002e42:	1a51      	subs	r1, r2, r1
 8002e44:	425b      	negs	r3, r3
 8002e46:	1acb      	subs	r3, r1, r3
 8002e48:	4699      	mov	r9, r3
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	4698      	mov	r8, r3
 8002e4e:	e5a4      	b.n	800299a <__aeabi_dsub+0xa2>
 8002e50:	08ff      	lsrs	r7, r7, #3
 8002e52:	074b      	lsls	r3, r1, #29
 8002e54:	465d      	mov	r5, fp
 8002e56:	433b      	orrs	r3, r7
 8002e58:	08cc      	lsrs	r4, r1, #3
 8002e5a:	e6d7      	b.n	8002c0c <__aeabi_dsub+0x314>
 8002e5c:	4662      	mov	r2, ip
 8002e5e:	431a      	orrs	r2, r3
 8002e60:	0014      	movs	r4, r2
 8002e62:	1e63      	subs	r3, r4, #1
 8002e64:	419c      	sbcs	r4, r3
 8002e66:	e679      	b.n	8002b5c <__aeabi_dsub+0x264>
 8002e68:	0015      	movs	r5, r2
 8002e6a:	4664      	mov	r4, ip
 8002e6c:	3d20      	subs	r5, #32
 8002e6e:	40ec      	lsrs	r4, r5
 8002e70:	46a0      	mov	r8, r4
 8002e72:	2a20      	cmp	r2, #32
 8002e74:	d005      	beq.n	8002e82 <__aeabi_dsub+0x58a>
 8002e76:	2540      	movs	r5, #64	; 0x40
 8002e78:	4664      	mov	r4, ip
 8002e7a:	1aaa      	subs	r2, r5, r2
 8002e7c:	4094      	lsls	r4, r2
 8002e7e:	4323      	orrs	r3, r4
 8002e80:	469a      	mov	sl, r3
 8002e82:	4654      	mov	r4, sl
 8002e84:	1e63      	subs	r3, r4, #1
 8002e86:	419c      	sbcs	r4, r3
 8002e88:	4643      	mov	r3, r8
 8002e8a:	4323      	orrs	r3, r4
 8002e8c:	e773      	b.n	8002d76 <__aeabi_dsub+0x47e>
 8002e8e:	4662      	mov	r2, ip
 8002e90:	431a      	orrs	r2, r3
 8002e92:	d023      	beq.n	8002edc <__aeabi_dsub+0x5e4>
 8002e94:	000a      	movs	r2, r1
 8002e96:	433a      	orrs	r2, r7
 8002e98:	d000      	beq.n	8002e9c <__aeabi_dsub+0x5a4>
 8002e9a:	e0a0      	b.n	8002fde <__aeabi_dsub+0x6e6>
 8002e9c:	4662      	mov	r2, ip
 8002e9e:	08db      	lsrs	r3, r3, #3
 8002ea0:	0752      	lsls	r2, r2, #29
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	4662      	mov	r2, ip
 8002ea6:	08d4      	lsrs	r4, r2, #3
 8002ea8:	e6b0      	b.n	8002c0c <__aeabi_dsub+0x314>
 8002eaa:	000b      	movs	r3, r1
 8002eac:	433b      	orrs	r3, r7
 8002eae:	d100      	bne.n	8002eb2 <__aeabi_dsub+0x5ba>
 8002eb0:	e728      	b.n	8002d04 <__aeabi_dsub+0x40c>
 8002eb2:	08ff      	lsrs	r7, r7, #3
 8002eb4:	074b      	lsls	r3, r1, #29
 8002eb6:	465d      	mov	r5, fp
 8002eb8:	433b      	orrs	r3, r7
 8002eba:	08cc      	lsrs	r4, r1, #3
 8002ebc:	e697      	b.n	8002bee <__aeabi_dsub+0x2f6>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	4698      	mov	r8, r3
 8002ec2:	e736      	b.n	8002d32 <__aeabi_dsub+0x43a>
 8002ec4:	1afc      	subs	r4, r7, r3
 8002ec6:	42a7      	cmp	r7, r4
 8002ec8:	41bf      	sbcs	r7, r7
 8002eca:	4663      	mov	r3, ip
 8002ecc:	427f      	negs	r7, r7
 8002ece:	1ac9      	subs	r1, r1, r3
 8002ed0:	1bcb      	subs	r3, r1, r7
 8002ed2:	4699      	mov	r9, r3
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	465d      	mov	r5, fp
 8002ed8:	4698      	mov	r8, r3
 8002eda:	e55e      	b.n	800299a <__aeabi_dsub+0xa2>
 8002edc:	074b      	lsls	r3, r1, #29
 8002ede:	08ff      	lsrs	r7, r7, #3
 8002ee0:	433b      	orrs	r3, r7
 8002ee2:	08cc      	lsrs	r4, r1, #3
 8002ee4:	e692      	b.n	8002c0c <__aeabi_dsub+0x314>
 8002ee6:	1bdc      	subs	r4, r3, r7
 8002ee8:	4660      	mov	r0, ip
 8002eea:	42a3      	cmp	r3, r4
 8002eec:	41b6      	sbcs	r6, r6
 8002eee:	1a40      	subs	r0, r0, r1
 8002ef0:	4276      	negs	r6, r6
 8002ef2:	1b80      	subs	r0, r0, r6
 8002ef4:	4681      	mov	r9, r0
 8002ef6:	0200      	lsls	r0, r0, #8
 8002ef8:	d560      	bpl.n	8002fbc <__aeabi_dsub+0x6c4>
 8002efa:	1afc      	subs	r4, r7, r3
 8002efc:	42a7      	cmp	r7, r4
 8002efe:	41bf      	sbcs	r7, r7
 8002f00:	4663      	mov	r3, ip
 8002f02:	427f      	negs	r7, r7
 8002f04:	1ac9      	subs	r1, r1, r3
 8002f06:	1bcb      	subs	r3, r1, r7
 8002f08:	4699      	mov	r9, r3
 8002f0a:	465d      	mov	r5, fp
 8002f0c:	e576      	b.n	80029fc <__aeabi_dsub+0x104>
 8002f0e:	08ff      	lsrs	r7, r7, #3
 8002f10:	074b      	lsls	r3, r1, #29
 8002f12:	433b      	orrs	r3, r7
 8002f14:	08cc      	lsrs	r4, r1, #3
 8002f16:	e667      	b.n	8002be8 <__aeabi_dsub+0x2f0>
 8002f18:	000a      	movs	r2, r1
 8002f1a:	08db      	lsrs	r3, r3, #3
 8002f1c:	433a      	orrs	r2, r7
 8002f1e:	d100      	bne.n	8002f22 <__aeabi_dsub+0x62a>
 8002f20:	e66f      	b.n	8002c02 <__aeabi_dsub+0x30a>
 8002f22:	4662      	mov	r2, ip
 8002f24:	0752      	lsls	r2, r2, #29
 8002f26:	4313      	orrs	r3, r2
 8002f28:	4662      	mov	r2, ip
 8002f2a:	08d4      	lsrs	r4, r2, #3
 8002f2c:	2280      	movs	r2, #128	; 0x80
 8002f2e:	0312      	lsls	r2, r2, #12
 8002f30:	4214      	tst	r4, r2
 8002f32:	d007      	beq.n	8002f44 <__aeabi_dsub+0x64c>
 8002f34:	08c8      	lsrs	r0, r1, #3
 8002f36:	4210      	tst	r0, r2
 8002f38:	d104      	bne.n	8002f44 <__aeabi_dsub+0x64c>
 8002f3a:	465d      	mov	r5, fp
 8002f3c:	0004      	movs	r4, r0
 8002f3e:	08fb      	lsrs	r3, r7, #3
 8002f40:	0749      	lsls	r1, r1, #29
 8002f42:	430b      	orrs	r3, r1
 8002f44:	0f5a      	lsrs	r2, r3, #29
 8002f46:	00db      	lsls	r3, r3, #3
 8002f48:	08db      	lsrs	r3, r3, #3
 8002f4a:	0752      	lsls	r2, r2, #29
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	e65d      	b.n	8002c0c <__aeabi_dsub+0x314>
 8002f50:	074b      	lsls	r3, r1, #29
 8002f52:	08ff      	lsrs	r7, r7, #3
 8002f54:	433b      	orrs	r3, r7
 8002f56:	08cc      	lsrs	r4, r1, #3
 8002f58:	e649      	b.n	8002bee <__aeabi_dsub+0x2f6>
 8002f5a:	19dc      	adds	r4, r3, r7
 8002f5c:	429c      	cmp	r4, r3
 8002f5e:	419b      	sbcs	r3, r3
 8002f60:	4461      	add	r1, ip
 8002f62:	4689      	mov	r9, r1
 8002f64:	425b      	negs	r3, r3
 8002f66:	4499      	add	r9, r3
 8002f68:	464b      	mov	r3, r9
 8002f6a:	021b      	lsls	r3, r3, #8
 8002f6c:	d400      	bmi.n	8002f70 <__aeabi_dsub+0x678>
 8002f6e:	e631      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 8002f70:	464a      	mov	r2, r9
 8002f72:	4b17      	ldr	r3, [pc, #92]	; (8002fd0 <__aeabi_dsub+0x6d8>)
 8002f74:	401a      	ands	r2, r3
 8002f76:	2301      	movs	r3, #1
 8002f78:	4691      	mov	r9, r2
 8002f7a:	4698      	mov	r8, r3
 8002f7c:	e62a      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 8002f7e:	0016      	movs	r6, r2
 8002f80:	4664      	mov	r4, ip
 8002f82:	3e20      	subs	r6, #32
 8002f84:	40f4      	lsrs	r4, r6
 8002f86:	46a0      	mov	r8, r4
 8002f88:	2a20      	cmp	r2, #32
 8002f8a:	d005      	beq.n	8002f98 <__aeabi_dsub+0x6a0>
 8002f8c:	2640      	movs	r6, #64	; 0x40
 8002f8e:	4664      	mov	r4, ip
 8002f90:	1ab2      	subs	r2, r6, r2
 8002f92:	4094      	lsls	r4, r2
 8002f94:	4323      	orrs	r3, r4
 8002f96:	469a      	mov	sl, r3
 8002f98:	4654      	mov	r4, sl
 8002f9a:	1e63      	subs	r3, r4, #1
 8002f9c:	419c      	sbcs	r4, r3
 8002f9e:	4643      	mov	r3, r8
 8002fa0:	431c      	orrs	r4, r3
 8002fa2:	e5db      	b.n	8002b5c <__aeabi_dsub+0x264>
 8002fa4:	0002      	movs	r2, r0
 8002fa6:	2400      	movs	r4, #0
 8002fa8:	2300      	movs	r3, #0
 8002faa:	e548      	b.n	8002a3e <__aeabi_dsub+0x146>
 8002fac:	19dc      	adds	r4, r3, r7
 8002fae:	42bc      	cmp	r4, r7
 8002fb0:	41bf      	sbcs	r7, r7
 8002fb2:	4461      	add	r1, ip
 8002fb4:	4689      	mov	r9, r1
 8002fb6:	427f      	negs	r7, r7
 8002fb8:	44b9      	add	r9, r7
 8002fba:	e738      	b.n	8002e2e <__aeabi_dsub+0x536>
 8002fbc:	464b      	mov	r3, r9
 8002fbe:	4323      	orrs	r3, r4
 8002fc0:	d100      	bne.n	8002fc4 <__aeabi_dsub+0x6cc>
 8002fc2:	e69f      	b.n	8002d04 <__aeabi_dsub+0x40c>
 8002fc4:	e606      	b.n	8002bd4 <__aeabi_dsub+0x2dc>
 8002fc6:	46c0      	nop			; (mov r8, r8)
 8002fc8:	000007fe 	.word	0x000007fe
 8002fcc:	000007ff 	.word	0x000007ff
 8002fd0:	ff7fffff 	.word	0xff7fffff
 8002fd4:	08ff      	lsrs	r7, r7, #3
 8002fd6:	074b      	lsls	r3, r1, #29
 8002fd8:	433b      	orrs	r3, r7
 8002fda:	08cc      	lsrs	r4, r1, #3
 8002fdc:	e616      	b.n	8002c0c <__aeabi_dsub+0x314>
 8002fde:	4662      	mov	r2, ip
 8002fe0:	08db      	lsrs	r3, r3, #3
 8002fe2:	0752      	lsls	r2, r2, #29
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	4662      	mov	r2, ip
 8002fe8:	08d4      	lsrs	r4, r2, #3
 8002fea:	2280      	movs	r2, #128	; 0x80
 8002fec:	0312      	lsls	r2, r2, #12
 8002fee:	4214      	tst	r4, r2
 8002ff0:	d007      	beq.n	8003002 <__aeabi_dsub+0x70a>
 8002ff2:	08c8      	lsrs	r0, r1, #3
 8002ff4:	4210      	tst	r0, r2
 8002ff6:	d104      	bne.n	8003002 <__aeabi_dsub+0x70a>
 8002ff8:	465d      	mov	r5, fp
 8002ffa:	0004      	movs	r4, r0
 8002ffc:	08fb      	lsrs	r3, r7, #3
 8002ffe:	0749      	lsls	r1, r1, #29
 8003000:	430b      	orrs	r3, r1
 8003002:	0f5a      	lsrs	r2, r3, #29
 8003004:	00db      	lsls	r3, r3, #3
 8003006:	0752      	lsls	r2, r2, #29
 8003008:	08db      	lsrs	r3, r3, #3
 800300a:	4313      	orrs	r3, r2
 800300c:	e5fe      	b.n	8002c0c <__aeabi_dsub+0x314>
 800300e:	2300      	movs	r3, #0
 8003010:	4a01      	ldr	r2, [pc, #4]	; (8003018 <__aeabi_dsub+0x720>)
 8003012:	001c      	movs	r4, r3
 8003014:	e513      	b.n	8002a3e <__aeabi_dsub+0x146>
 8003016:	46c0      	nop			; (mov r8, r8)
 8003018:	000007ff 	.word	0x000007ff

0800301c <__aeabi_dcmpun>:
 800301c:	b570      	push	{r4, r5, r6, lr}
 800301e:	0005      	movs	r5, r0
 8003020:	480c      	ldr	r0, [pc, #48]	; (8003054 <__aeabi_dcmpun+0x38>)
 8003022:	031c      	lsls	r4, r3, #12
 8003024:	0016      	movs	r6, r2
 8003026:	005b      	lsls	r3, r3, #1
 8003028:	030a      	lsls	r2, r1, #12
 800302a:	0049      	lsls	r1, r1, #1
 800302c:	0b12      	lsrs	r2, r2, #12
 800302e:	0d49      	lsrs	r1, r1, #21
 8003030:	0b24      	lsrs	r4, r4, #12
 8003032:	0d5b      	lsrs	r3, r3, #21
 8003034:	4281      	cmp	r1, r0
 8003036:	d008      	beq.n	800304a <__aeabi_dcmpun+0x2e>
 8003038:	4a06      	ldr	r2, [pc, #24]	; (8003054 <__aeabi_dcmpun+0x38>)
 800303a:	2000      	movs	r0, #0
 800303c:	4293      	cmp	r3, r2
 800303e:	d103      	bne.n	8003048 <__aeabi_dcmpun+0x2c>
 8003040:	0020      	movs	r0, r4
 8003042:	4330      	orrs	r0, r6
 8003044:	1e43      	subs	r3, r0, #1
 8003046:	4198      	sbcs	r0, r3
 8003048:	bd70      	pop	{r4, r5, r6, pc}
 800304a:	2001      	movs	r0, #1
 800304c:	432a      	orrs	r2, r5
 800304e:	d1fb      	bne.n	8003048 <__aeabi_dcmpun+0x2c>
 8003050:	e7f2      	b.n	8003038 <__aeabi_dcmpun+0x1c>
 8003052:	46c0      	nop			; (mov r8, r8)
 8003054:	000007ff 	.word	0x000007ff

08003058 <__aeabi_d2iz>:
 8003058:	000a      	movs	r2, r1
 800305a:	b530      	push	{r4, r5, lr}
 800305c:	4c13      	ldr	r4, [pc, #76]	; (80030ac <__aeabi_d2iz+0x54>)
 800305e:	0053      	lsls	r3, r2, #1
 8003060:	0309      	lsls	r1, r1, #12
 8003062:	0005      	movs	r5, r0
 8003064:	0b09      	lsrs	r1, r1, #12
 8003066:	2000      	movs	r0, #0
 8003068:	0d5b      	lsrs	r3, r3, #21
 800306a:	0fd2      	lsrs	r2, r2, #31
 800306c:	42a3      	cmp	r3, r4
 800306e:	dd04      	ble.n	800307a <__aeabi_d2iz+0x22>
 8003070:	480f      	ldr	r0, [pc, #60]	; (80030b0 <__aeabi_d2iz+0x58>)
 8003072:	4283      	cmp	r3, r0
 8003074:	dd02      	ble.n	800307c <__aeabi_d2iz+0x24>
 8003076:	4b0f      	ldr	r3, [pc, #60]	; (80030b4 <__aeabi_d2iz+0x5c>)
 8003078:	18d0      	adds	r0, r2, r3
 800307a:	bd30      	pop	{r4, r5, pc}
 800307c:	2080      	movs	r0, #128	; 0x80
 800307e:	0340      	lsls	r0, r0, #13
 8003080:	4301      	orrs	r1, r0
 8003082:	480d      	ldr	r0, [pc, #52]	; (80030b8 <__aeabi_d2iz+0x60>)
 8003084:	1ac0      	subs	r0, r0, r3
 8003086:	281f      	cmp	r0, #31
 8003088:	dd08      	ble.n	800309c <__aeabi_d2iz+0x44>
 800308a:	480c      	ldr	r0, [pc, #48]	; (80030bc <__aeabi_d2iz+0x64>)
 800308c:	1ac3      	subs	r3, r0, r3
 800308e:	40d9      	lsrs	r1, r3
 8003090:	000b      	movs	r3, r1
 8003092:	4258      	negs	r0, r3
 8003094:	2a00      	cmp	r2, #0
 8003096:	d1f0      	bne.n	800307a <__aeabi_d2iz+0x22>
 8003098:	0018      	movs	r0, r3
 800309a:	e7ee      	b.n	800307a <__aeabi_d2iz+0x22>
 800309c:	4c08      	ldr	r4, [pc, #32]	; (80030c0 <__aeabi_d2iz+0x68>)
 800309e:	40c5      	lsrs	r5, r0
 80030a0:	46a4      	mov	ip, r4
 80030a2:	4463      	add	r3, ip
 80030a4:	4099      	lsls	r1, r3
 80030a6:	000b      	movs	r3, r1
 80030a8:	432b      	orrs	r3, r5
 80030aa:	e7f2      	b.n	8003092 <__aeabi_d2iz+0x3a>
 80030ac:	000003fe 	.word	0x000003fe
 80030b0:	0000041d 	.word	0x0000041d
 80030b4:	7fffffff 	.word	0x7fffffff
 80030b8:	00000433 	.word	0x00000433
 80030bc:	00000413 	.word	0x00000413
 80030c0:	fffffbed 	.word	0xfffffbed

080030c4 <__aeabi_i2d>:
 80030c4:	b570      	push	{r4, r5, r6, lr}
 80030c6:	2800      	cmp	r0, #0
 80030c8:	d016      	beq.n	80030f8 <__aeabi_i2d+0x34>
 80030ca:	17c3      	asrs	r3, r0, #31
 80030cc:	18c5      	adds	r5, r0, r3
 80030ce:	405d      	eors	r5, r3
 80030d0:	0fc4      	lsrs	r4, r0, #31
 80030d2:	0028      	movs	r0, r5
 80030d4:	f000 f91c 	bl	8003310 <__clzsi2>
 80030d8:	4a11      	ldr	r2, [pc, #68]	; (8003120 <__aeabi_i2d+0x5c>)
 80030da:	1a12      	subs	r2, r2, r0
 80030dc:	280a      	cmp	r0, #10
 80030de:	dc16      	bgt.n	800310e <__aeabi_i2d+0x4a>
 80030e0:	0003      	movs	r3, r0
 80030e2:	002e      	movs	r6, r5
 80030e4:	3315      	adds	r3, #21
 80030e6:	409e      	lsls	r6, r3
 80030e8:	230b      	movs	r3, #11
 80030ea:	1a18      	subs	r0, r3, r0
 80030ec:	40c5      	lsrs	r5, r0
 80030ee:	0552      	lsls	r2, r2, #21
 80030f0:	032d      	lsls	r5, r5, #12
 80030f2:	0b2d      	lsrs	r5, r5, #12
 80030f4:	0d53      	lsrs	r3, r2, #21
 80030f6:	e003      	b.n	8003100 <__aeabi_i2d+0x3c>
 80030f8:	2400      	movs	r4, #0
 80030fa:	2300      	movs	r3, #0
 80030fc:	2500      	movs	r5, #0
 80030fe:	2600      	movs	r6, #0
 8003100:	051b      	lsls	r3, r3, #20
 8003102:	432b      	orrs	r3, r5
 8003104:	07e4      	lsls	r4, r4, #31
 8003106:	4323      	orrs	r3, r4
 8003108:	0030      	movs	r0, r6
 800310a:	0019      	movs	r1, r3
 800310c:	bd70      	pop	{r4, r5, r6, pc}
 800310e:	380b      	subs	r0, #11
 8003110:	4085      	lsls	r5, r0
 8003112:	0552      	lsls	r2, r2, #21
 8003114:	032d      	lsls	r5, r5, #12
 8003116:	2600      	movs	r6, #0
 8003118:	0b2d      	lsrs	r5, r5, #12
 800311a:	0d53      	lsrs	r3, r2, #21
 800311c:	e7f0      	b.n	8003100 <__aeabi_i2d+0x3c>
 800311e:	46c0      	nop			; (mov r8, r8)
 8003120:	0000041e 	.word	0x0000041e

08003124 <__aeabi_ui2d>:
 8003124:	b510      	push	{r4, lr}
 8003126:	1e04      	subs	r4, r0, #0
 8003128:	d010      	beq.n	800314c <__aeabi_ui2d+0x28>
 800312a:	f000 f8f1 	bl	8003310 <__clzsi2>
 800312e:	4b0f      	ldr	r3, [pc, #60]	; (800316c <__aeabi_ui2d+0x48>)
 8003130:	1a1b      	subs	r3, r3, r0
 8003132:	280a      	cmp	r0, #10
 8003134:	dc11      	bgt.n	800315a <__aeabi_ui2d+0x36>
 8003136:	220b      	movs	r2, #11
 8003138:	0021      	movs	r1, r4
 800313a:	1a12      	subs	r2, r2, r0
 800313c:	40d1      	lsrs	r1, r2
 800313e:	3015      	adds	r0, #21
 8003140:	030a      	lsls	r2, r1, #12
 8003142:	055b      	lsls	r3, r3, #21
 8003144:	4084      	lsls	r4, r0
 8003146:	0b12      	lsrs	r2, r2, #12
 8003148:	0d5b      	lsrs	r3, r3, #21
 800314a:	e001      	b.n	8003150 <__aeabi_ui2d+0x2c>
 800314c:	2300      	movs	r3, #0
 800314e:	2200      	movs	r2, #0
 8003150:	051b      	lsls	r3, r3, #20
 8003152:	4313      	orrs	r3, r2
 8003154:	0020      	movs	r0, r4
 8003156:	0019      	movs	r1, r3
 8003158:	bd10      	pop	{r4, pc}
 800315a:	0022      	movs	r2, r4
 800315c:	380b      	subs	r0, #11
 800315e:	4082      	lsls	r2, r0
 8003160:	055b      	lsls	r3, r3, #21
 8003162:	0312      	lsls	r2, r2, #12
 8003164:	2400      	movs	r4, #0
 8003166:	0b12      	lsrs	r2, r2, #12
 8003168:	0d5b      	lsrs	r3, r3, #21
 800316a:	e7f1      	b.n	8003150 <__aeabi_ui2d+0x2c>
 800316c:	0000041e 	.word	0x0000041e

08003170 <__aeabi_f2d>:
 8003170:	b570      	push	{r4, r5, r6, lr}
 8003172:	0043      	lsls	r3, r0, #1
 8003174:	0246      	lsls	r6, r0, #9
 8003176:	0fc4      	lsrs	r4, r0, #31
 8003178:	20fe      	movs	r0, #254	; 0xfe
 800317a:	0e1b      	lsrs	r3, r3, #24
 800317c:	1c59      	adds	r1, r3, #1
 800317e:	0a75      	lsrs	r5, r6, #9
 8003180:	4208      	tst	r0, r1
 8003182:	d00c      	beq.n	800319e <__aeabi_f2d+0x2e>
 8003184:	22e0      	movs	r2, #224	; 0xe0
 8003186:	0092      	lsls	r2, r2, #2
 8003188:	4694      	mov	ip, r2
 800318a:	076d      	lsls	r5, r5, #29
 800318c:	0b36      	lsrs	r6, r6, #12
 800318e:	4463      	add	r3, ip
 8003190:	051b      	lsls	r3, r3, #20
 8003192:	4333      	orrs	r3, r6
 8003194:	07e4      	lsls	r4, r4, #31
 8003196:	4323      	orrs	r3, r4
 8003198:	0028      	movs	r0, r5
 800319a:	0019      	movs	r1, r3
 800319c:	bd70      	pop	{r4, r5, r6, pc}
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d114      	bne.n	80031cc <__aeabi_f2d+0x5c>
 80031a2:	2d00      	cmp	r5, #0
 80031a4:	d01b      	beq.n	80031de <__aeabi_f2d+0x6e>
 80031a6:	0028      	movs	r0, r5
 80031a8:	f000 f8b2 	bl	8003310 <__clzsi2>
 80031ac:	280a      	cmp	r0, #10
 80031ae:	dc1c      	bgt.n	80031ea <__aeabi_f2d+0x7a>
 80031b0:	230b      	movs	r3, #11
 80031b2:	002e      	movs	r6, r5
 80031b4:	1a1b      	subs	r3, r3, r0
 80031b6:	40de      	lsrs	r6, r3
 80031b8:	0003      	movs	r3, r0
 80031ba:	3315      	adds	r3, #21
 80031bc:	409d      	lsls	r5, r3
 80031be:	4a0e      	ldr	r2, [pc, #56]	; (80031f8 <__aeabi_f2d+0x88>)
 80031c0:	0336      	lsls	r6, r6, #12
 80031c2:	1a12      	subs	r2, r2, r0
 80031c4:	0552      	lsls	r2, r2, #21
 80031c6:	0b36      	lsrs	r6, r6, #12
 80031c8:	0d53      	lsrs	r3, r2, #21
 80031ca:	e7e1      	b.n	8003190 <__aeabi_f2d+0x20>
 80031cc:	2d00      	cmp	r5, #0
 80031ce:	d009      	beq.n	80031e4 <__aeabi_f2d+0x74>
 80031d0:	2280      	movs	r2, #128	; 0x80
 80031d2:	0b36      	lsrs	r6, r6, #12
 80031d4:	0312      	lsls	r2, r2, #12
 80031d6:	4b09      	ldr	r3, [pc, #36]	; (80031fc <__aeabi_f2d+0x8c>)
 80031d8:	076d      	lsls	r5, r5, #29
 80031da:	4316      	orrs	r6, r2
 80031dc:	e7d8      	b.n	8003190 <__aeabi_f2d+0x20>
 80031de:	2300      	movs	r3, #0
 80031e0:	2600      	movs	r6, #0
 80031e2:	e7d5      	b.n	8003190 <__aeabi_f2d+0x20>
 80031e4:	2600      	movs	r6, #0
 80031e6:	4b05      	ldr	r3, [pc, #20]	; (80031fc <__aeabi_f2d+0x8c>)
 80031e8:	e7d2      	b.n	8003190 <__aeabi_f2d+0x20>
 80031ea:	0003      	movs	r3, r0
 80031ec:	3b0b      	subs	r3, #11
 80031ee:	409d      	lsls	r5, r3
 80031f0:	002e      	movs	r6, r5
 80031f2:	2500      	movs	r5, #0
 80031f4:	e7e3      	b.n	80031be <__aeabi_f2d+0x4e>
 80031f6:	46c0      	nop			; (mov r8, r8)
 80031f8:	00000389 	.word	0x00000389
 80031fc:	000007ff 	.word	0x000007ff

08003200 <__aeabi_d2f>:
 8003200:	0002      	movs	r2, r0
 8003202:	004b      	lsls	r3, r1, #1
 8003204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003206:	0d5b      	lsrs	r3, r3, #21
 8003208:	030c      	lsls	r4, r1, #12
 800320a:	4e3d      	ldr	r6, [pc, #244]	; (8003300 <__aeabi_d2f+0x100>)
 800320c:	0a64      	lsrs	r4, r4, #9
 800320e:	0f40      	lsrs	r0, r0, #29
 8003210:	1c5f      	adds	r7, r3, #1
 8003212:	0fc9      	lsrs	r1, r1, #31
 8003214:	4304      	orrs	r4, r0
 8003216:	00d5      	lsls	r5, r2, #3
 8003218:	4237      	tst	r7, r6
 800321a:	d00a      	beq.n	8003232 <__aeabi_d2f+0x32>
 800321c:	4839      	ldr	r0, [pc, #228]	; (8003304 <__aeabi_d2f+0x104>)
 800321e:	181e      	adds	r6, r3, r0
 8003220:	2efe      	cmp	r6, #254	; 0xfe
 8003222:	dd16      	ble.n	8003252 <__aeabi_d2f+0x52>
 8003224:	20ff      	movs	r0, #255	; 0xff
 8003226:	2400      	movs	r4, #0
 8003228:	05c0      	lsls	r0, r0, #23
 800322a:	4320      	orrs	r0, r4
 800322c:	07c9      	lsls	r1, r1, #31
 800322e:	4308      	orrs	r0, r1
 8003230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003232:	2b00      	cmp	r3, #0
 8003234:	d106      	bne.n	8003244 <__aeabi_d2f+0x44>
 8003236:	432c      	orrs	r4, r5
 8003238:	d026      	beq.n	8003288 <__aeabi_d2f+0x88>
 800323a:	2205      	movs	r2, #5
 800323c:	0192      	lsls	r2, r2, #6
 800323e:	0a54      	lsrs	r4, r2, #9
 8003240:	b2d8      	uxtb	r0, r3
 8003242:	e7f1      	b.n	8003228 <__aeabi_d2f+0x28>
 8003244:	4325      	orrs	r5, r4
 8003246:	d0ed      	beq.n	8003224 <__aeabi_d2f+0x24>
 8003248:	2080      	movs	r0, #128	; 0x80
 800324a:	03c0      	lsls	r0, r0, #15
 800324c:	4304      	orrs	r4, r0
 800324e:	20ff      	movs	r0, #255	; 0xff
 8003250:	e7ea      	b.n	8003228 <__aeabi_d2f+0x28>
 8003252:	2e00      	cmp	r6, #0
 8003254:	dd1b      	ble.n	800328e <__aeabi_d2f+0x8e>
 8003256:	0192      	lsls	r2, r2, #6
 8003258:	1e53      	subs	r3, r2, #1
 800325a:	419a      	sbcs	r2, r3
 800325c:	00e4      	lsls	r4, r4, #3
 800325e:	0f6d      	lsrs	r5, r5, #29
 8003260:	4322      	orrs	r2, r4
 8003262:	432a      	orrs	r2, r5
 8003264:	0753      	lsls	r3, r2, #29
 8003266:	d048      	beq.n	80032fa <__aeabi_d2f+0xfa>
 8003268:	230f      	movs	r3, #15
 800326a:	4013      	ands	r3, r2
 800326c:	2b04      	cmp	r3, #4
 800326e:	d000      	beq.n	8003272 <__aeabi_d2f+0x72>
 8003270:	3204      	adds	r2, #4
 8003272:	2380      	movs	r3, #128	; 0x80
 8003274:	04db      	lsls	r3, r3, #19
 8003276:	4013      	ands	r3, r2
 8003278:	d03f      	beq.n	80032fa <__aeabi_d2f+0xfa>
 800327a:	1c70      	adds	r0, r6, #1
 800327c:	2efe      	cmp	r6, #254	; 0xfe
 800327e:	d0d1      	beq.n	8003224 <__aeabi_d2f+0x24>
 8003280:	0192      	lsls	r2, r2, #6
 8003282:	0a54      	lsrs	r4, r2, #9
 8003284:	b2c0      	uxtb	r0, r0
 8003286:	e7cf      	b.n	8003228 <__aeabi_d2f+0x28>
 8003288:	2000      	movs	r0, #0
 800328a:	2400      	movs	r4, #0
 800328c:	e7cc      	b.n	8003228 <__aeabi_d2f+0x28>
 800328e:	0032      	movs	r2, r6
 8003290:	3217      	adds	r2, #23
 8003292:	db22      	blt.n	80032da <__aeabi_d2f+0xda>
 8003294:	2080      	movs	r0, #128	; 0x80
 8003296:	0400      	lsls	r0, r0, #16
 8003298:	4320      	orrs	r0, r4
 800329a:	241e      	movs	r4, #30
 800329c:	1ba4      	subs	r4, r4, r6
 800329e:	2c1f      	cmp	r4, #31
 80032a0:	dd1d      	ble.n	80032de <__aeabi_d2f+0xde>
 80032a2:	2202      	movs	r2, #2
 80032a4:	4252      	negs	r2, r2
 80032a6:	1b96      	subs	r6, r2, r6
 80032a8:	0002      	movs	r2, r0
 80032aa:	40f2      	lsrs	r2, r6
 80032ac:	0016      	movs	r6, r2
 80032ae:	2c20      	cmp	r4, #32
 80032b0:	d004      	beq.n	80032bc <__aeabi_d2f+0xbc>
 80032b2:	4a15      	ldr	r2, [pc, #84]	; (8003308 <__aeabi_d2f+0x108>)
 80032b4:	4694      	mov	ip, r2
 80032b6:	4463      	add	r3, ip
 80032b8:	4098      	lsls	r0, r3
 80032ba:	4305      	orrs	r5, r0
 80032bc:	002a      	movs	r2, r5
 80032be:	1e53      	subs	r3, r2, #1
 80032c0:	419a      	sbcs	r2, r3
 80032c2:	4332      	orrs	r2, r6
 80032c4:	2600      	movs	r6, #0
 80032c6:	0753      	lsls	r3, r2, #29
 80032c8:	d1ce      	bne.n	8003268 <__aeabi_d2f+0x68>
 80032ca:	2480      	movs	r4, #128	; 0x80
 80032cc:	0013      	movs	r3, r2
 80032ce:	04e4      	lsls	r4, r4, #19
 80032d0:	2001      	movs	r0, #1
 80032d2:	4023      	ands	r3, r4
 80032d4:	4222      	tst	r2, r4
 80032d6:	d1d3      	bne.n	8003280 <__aeabi_d2f+0x80>
 80032d8:	e7b0      	b.n	800323c <__aeabi_d2f+0x3c>
 80032da:	2300      	movs	r3, #0
 80032dc:	e7ad      	b.n	800323a <__aeabi_d2f+0x3a>
 80032de:	4a0b      	ldr	r2, [pc, #44]	; (800330c <__aeabi_d2f+0x10c>)
 80032e0:	4694      	mov	ip, r2
 80032e2:	002a      	movs	r2, r5
 80032e4:	40e2      	lsrs	r2, r4
 80032e6:	0014      	movs	r4, r2
 80032e8:	002a      	movs	r2, r5
 80032ea:	4463      	add	r3, ip
 80032ec:	409a      	lsls	r2, r3
 80032ee:	4098      	lsls	r0, r3
 80032f0:	1e55      	subs	r5, r2, #1
 80032f2:	41aa      	sbcs	r2, r5
 80032f4:	4302      	orrs	r2, r0
 80032f6:	4322      	orrs	r2, r4
 80032f8:	e7e4      	b.n	80032c4 <__aeabi_d2f+0xc4>
 80032fa:	0033      	movs	r3, r6
 80032fc:	e79e      	b.n	800323c <__aeabi_d2f+0x3c>
 80032fe:	46c0      	nop			; (mov r8, r8)
 8003300:	000007fe 	.word	0x000007fe
 8003304:	fffffc80 	.word	0xfffffc80
 8003308:	fffffca2 	.word	0xfffffca2
 800330c:	fffffc82 	.word	0xfffffc82

08003310 <__clzsi2>:
 8003310:	211c      	movs	r1, #28
 8003312:	2301      	movs	r3, #1
 8003314:	041b      	lsls	r3, r3, #16
 8003316:	4298      	cmp	r0, r3
 8003318:	d301      	bcc.n	800331e <__clzsi2+0xe>
 800331a:	0c00      	lsrs	r0, r0, #16
 800331c:	3910      	subs	r1, #16
 800331e:	0a1b      	lsrs	r3, r3, #8
 8003320:	4298      	cmp	r0, r3
 8003322:	d301      	bcc.n	8003328 <__clzsi2+0x18>
 8003324:	0a00      	lsrs	r0, r0, #8
 8003326:	3908      	subs	r1, #8
 8003328:	091b      	lsrs	r3, r3, #4
 800332a:	4298      	cmp	r0, r3
 800332c:	d301      	bcc.n	8003332 <__clzsi2+0x22>
 800332e:	0900      	lsrs	r0, r0, #4
 8003330:	3904      	subs	r1, #4
 8003332:	a202      	add	r2, pc, #8	; (adr r2, 800333c <__clzsi2+0x2c>)
 8003334:	5c10      	ldrb	r0, [r2, r0]
 8003336:	1840      	adds	r0, r0, r1
 8003338:	4770      	bx	lr
 800333a:	46c0      	nop			; (mov r8, r8)
 800333c:	02020304 	.word	0x02020304
 8003340:	01010101 	.word	0x01010101
	...

0800334c <__clzdi2>:
 800334c:	b510      	push	{r4, lr}
 800334e:	2900      	cmp	r1, #0
 8003350:	d103      	bne.n	800335a <__clzdi2+0xe>
 8003352:	f7ff ffdd 	bl	8003310 <__clzsi2>
 8003356:	3020      	adds	r0, #32
 8003358:	e002      	b.n	8003360 <__clzdi2+0x14>
 800335a:	0008      	movs	r0, r1
 800335c:	f7ff ffd8 	bl	8003310 <__clzsi2>
 8003360:	bd10      	pop	{r4, pc}
 8003362:	46c0      	nop			; (mov r8, r8)

08003364 <new_adc_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hadc is the adc and _total_ranks are the total ranks.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ADCSensor object
ADCSensor *new_adc_sensor(ADC_HandleTypeDef *hadc, uint8_t _total_ranks) {
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	000a      	movs	r2, r1
 800336e:	1cfb      	adds	r3, r7, #3
 8003370:	701a      	strb	r2, [r3, #0]
    ADCSensor *adc_sensor = (ADCSensor*) malloc(sizeof(ADCSensor));
 8003372:	2030      	movs	r0, #48	; 0x30
 8003374:	f005 fce2 	bl	8008d3c <malloc>
 8003378:	0003      	movs	r3, r0
 800337a:	60bb      	str	r3, [r7, #8]
    adc_sensor->adc = hadc;
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	601a      	str	r2, [r3, #0]
    adc_sensor->total_ranks = _total_ranks;
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	1cfa      	adds	r2, r7, #3
 8003386:	7812      	ldrb	r2, [r2, #0]
 8003388:	711a      	strb	r2, [r3, #4]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 800338a:	230f      	movs	r3, #15
 800338c:	18fb      	adds	r3, r7, r3
 800338e:	2200      	movs	r2, #0
 8003390:	701a      	strb	r2, [r3, #0]
 8003392:	e00d      	b.n	80033b0 <new_adc_sensor+0x4c>
        adc_sensor->values[i] = 0;
 8003394:	210f      	movs	r1, #15
 8003396:	187b      	adds	r3, r7, r1
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	68ba      	ldr	r2, [r7, #8]
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	18d3      	adds	r3, r2, r3
 80033a0:	3306      	adds	r3, #6
 80033a2:	2200      	movs	r2, #0
 80033a4:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 80033a6:	187b      	adds	r3, r7, r1
 80033a8:	187a      	adds	r2, r7, r1
 80033aa:	7812      	ldrb	r2, [r2, #0]
 80033ac:	3201      	adds	r2, #1
 80033ae:	701a      	strb	r2, [r3, #0]
 80033b0:	230f      	movs	r3, #15
 80033b2:	18fa      	adds	r2, r7, r3
 80033b4:	1cfb      	adds	r3, r7, #3
 80033b6:	7812      	ldrb	r2, [r2, #0]
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d3ea      	bcc.n	8003394 <new_adc_sensor+0x30>
    }
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 80033be:	230e      	movs	r3, #14
 80033c0:	18fb      	adds	r3, r7, r3
 80033c2:	2200      	movs	r2, #0
 80033c4:	701a      	strb	r2, [r3, #0]
 80033c6:	e00e      	b.n	80033e6 <new_adc_sensor+0x82>
		adc_sensor->buffer[i] = 0;
 80033c8:	210e      	movs	r1, #14
 80033ca:	187b      	adds	r3, r7, r1
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	68ba      	ldr	r2, [r7, #8]
 80033d0:	330c      	adds	r3, #12
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	18d3      	adds	r3, r2, r3
 80033d6:	3302      	adds	r3, #2
 80033d8:	2200      	movs	r2, #0
 80033da:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 80033dc:	187b      	adds	r3, r7, r1
 80033de:	187a      	adds	r2, r7, r1
 80033e0:	7812      	ldrb	r2, [r2, #0]
 80033e2:	3201      	adds	r2, #1
 80033e4:	701a      	strb	r2, [r3, #0]
 80033e6:	230e      	movs	r3, #14
 80033e8:	18fa      	adds	r2, r7, r3
 80033ea:	1cfb      	adds	r3, r7, #3
 80033ec:	7812      	ldrb	r2, [r2, #0]
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d3e9      	bcc.n	80033c8 <new_adc_sensor+0x64>
	}
    return adc_sensor;
 80033f4:	68bb      	ldr	r3, [r7, #8]
}
 80033f6:	0018      	movs	r0, r3
 80033f8:	46bd      	mov	sp, r7
 80033fa:	b004      	add	sp, #16
 80033fc:	bd80      	pop	{r7, pc}

080033fe <init_adc_sensor>:

// REQUIRES: adc_sensor is an ADCSensor object
// MODIFIES: values
// EFFECTS: Initializes the ADC sensor
void init_adc_sensor(ADCSensor *adc_sensor) {
 80033fe:	b580      	push	{r7, lr}
 8003400:	b082      	sub	sp, #8
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(adc_sensor->adc, adc_sensor->buffer, adc_sensor->total_ranks);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6818      	ldr	r0, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	331a      	adds	r3, #26
 800340e:	0019      	movs	r1, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	791b      	ldrb	r3, [r3, #4]
 8003414:	001a      	movs	r2, r3
 8003416:	f001 feb9 	bl	800518c <HAL_ADC_Start_DMA>
}
 800341a:	46c0      	nop			; (mov r8, r8)
 800341c:	46bd      	mov	sp, r7
 800341e:	b002      	add	sp, #8
 8003420:	bd80      	pop	{r7, pc}

08003422 <get_adc_sensor_value>:

// REQUIRES: adc_sensor is an ADCSensor object and rank is the index
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value of trigger.
// Expect an integer between 0 and 4096.
uint16_t get_adc_sensor_value(ADCSensor *adc_sensor, uint8_t rank) {
 8003422:	b580      	push	{r7, lr}
 8003424:	b082      	sub	sp, #8
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
 800342a:	000a      	movs	r2, r1
 800342c:	1cfb      	adds	r3, r7, #3
 800342e:	701a      	strb	r2, [r3, #0]
    return adc_sensor->values[rank];
 8003430:	1cfb      	adds	r3, r7, #3
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	18d3      	adds	r3, r2, r3
 800343a:	3306      	adds	r3, #6
 800343c:	881b      	ldrh	r3, [r3, #0]
}
 800343e:	0018      	movs	r0, r3
 8003440:	46bd      	mov	sp, r7
 8003442:	b002      	add	sp, #8
 8003444:	bd80      	pop	{r7, pc}

08003446 <update_adc_sensor_values>:

// REQUIRES: adc_sensor is an ADCSensor object
// MODIFIES: values
// EFFECTS: Updates the stored value of value.
void update_adc_sensor_values(ADCSensor *adc_sensor) {
 8003446:	b580      	push	{r7, lr}
 8003448:	b082      	sub	sp, #8
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
	memcpy(adc_sensor->values, adc_sensor->buffer, adc_sensor->total_ranks * sizeof(uint16_t));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	1d98      	adds	r0, r3, #6
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	331a      	adds	r3, #26
 8003456:	0019      	movs	r1, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	791b      	ldrb	r3, [r3, #4]
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	001a      	movs	r2, r3
 8003460:	f005 fc76 	bl	8008d50 <memcpy>
}
 8003464:	46c0      	nop			; (mov r8, r8)
 8003466:	46bd      	mov	sp, r7
 8003468:	b002      	add	sp, #8
 800346a:	bd80      	pop	{r7, pc}

0800346c <new_battery_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created BatterySensor object
BatterySensor *new_battery_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	000a      	movs	r2, r1
 8003476:	1cfb      	adds	r3, r7, #3
 8003478:	701a      	strb	r2, [r3, #0]
	BatterySensor *battery_sensor = (BatterySensor*) malloc(sizeof(BatterySensor));
 800347a:	2008      	movs	r0, #8
 800347c:	f005 fc5e 	bl	8008d3c <malloc>
 8003480:	0003      	movs	r3, r0
 8003482:	60fb      	str	r3, [r7, #12]
	battery_sensor->adc_sensor = _adc_sensor;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	601a      	str	r2, [r3, #0]
	battery_sensor->rank = _rank;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	1cfa      	adds	r2, r7, #3
 800348e:	7812      	ldrb	r2, [r2, #0]
 8003490:	711a      	strb	r2, [r3, #4]
	return battery_sensor;
 8003492:	68fb      	ldr	r3, [r7, #12]
}
 8003494:	0018      	movs	r0, r3
 8003496:	46bd      	mov	sp, r7
 8003498:	b004      	add	sp, #16
 800349a:	bd80      	pop	{r7, pc}

0800349c <get_battery_sensor_data>:

// REQUIRES: ForceSensor is a force_sensor object
// MODIFIES: nothing
// EFFECTS: Returns the currently stored value battery sensor data.
float get_battery_sensor_data(BatterySensor *battery_sensor) {
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
    uint32_t raw_value = get_adc_sensor_value(battery_sensor->adc_sensor, battery_sensor->rank);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	791b      	ldrb	r3, [r3, #4]
 80034ac:	0019      	movs	r1, r3
 80034ae:	0010      	movs	r0, r2
 80034b0:	f7ff ffb7 	bl	8003422 <get_adc_sensor_value>
 80034b4:	0003      	movs	r3, r0
 80034b6:	60fb      	str	r3, [r7, #12]
    float voltage = raw_value * 3.3f / 4096.0;
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f7fe f831 	bl	8001520 <__aeabi_ui2f>
 80034be:	1c03      	adds	r3, r0, #0
 80034c0:	4916      	ldr	r1, [pc, #88]	; (800351c <get_battery_sensor_data+0x80>)
 80034c2:	1c18      	adds	r0, r3, #0
 80034c4:	f7fd fcea 	bl	8000e9c <__aeabi_fmul>
 80034c8:	1c03      	adds	r3, r0, #0
 80034ca:	218b      	movs	r1, #139	; 0x8b
 80034cc:	05c9      	lsls	r1, r1, #23
 80034ce:	1c18      	adds	r0, r3, #0
 80034d0:	f7fd fb1c 	bl	8000b0c <__aeabi_fdiv>
 80034d4:	1c03      	adds	r3, r0, #0
 80034d6:	60bb      	str	r3, [r7, #8]
    if (voltage > BATTERY_SENSOR_FIVE_BATTERY) {
 80034d8:	4911      	ldr	r1, [pc, #68]	; (8003520 <get_battery_sensor_data+0x84>)
 80034da:	68b8      	ldr	r0, [r7, #8]
 80034dc:	f7fd f808 	bl	80004f0 <__aeabi_fcmpgt>
 80034e0:	1e03      	subs	r3, r0, #0
 80034e2:	d001      	beq.n	80034e8 <get_battery_sensor_data+0x4c>
    	return 5;
 80034e4:	4b0f      	ldr	r3, [pc, #60]	; (8003524 <get_battery_sensor_data+0x88>)
 80034e6:	e014      	b.n	8003512 <get_battery_sensor_data+0x76>
    }
    else if (voltage > BATTERY_SENSOR_THREE_BATTERY) {
 80034e8:	490f      	ldr	r1, [pc, #60]	; (8003528 <get_battery_sensor_data+0x8c>)
 80034ea:	68b8      	ldr	r0, [r7, #8]
 80034ec:	f7fd f800 	bl	80004f0 <__aeabi_fcmpgt>
 80034f0:	1e03      	subs	r3, r0, #0
 80034f2:	d001      	beq.n	80034f8 <get_battery_sensor_data+0x5c>
    	return 3;
 80034f4:	4b0d      	ldr	r3, [pc, #52]	; (800352c <get_battery_sensor_data+0x90>)
 80034f6:	e00c      	b.n	8003512 <get_battery_sensor_data+0x76>
    }
    else if (voltage > BATTERY_SENSOR_ONE_BATTERY) {
 80034f8:	68b8      	ldr	r0, [r7, #8]
 80034fa:	f7ff fe39 	bl	8003170 <__aeabi_f2d>
 80034fe:	4a0c      	ldr	r2, [pc, #48]	; (8003530 <get_battery_sensor_data+0x94>)
 8003500:	4b0c      	ldr	r3, [pc, #48]	; (8003534 <get_battery_sensor_data+0x98>)
 8003502:	f7fc ffbb 	bl	800047c <__aeabi_dcmpgt>
 8003506:	1e03      	subs	r3, r0, #0
 8003508:	d002      	beq.n	8003510 <get_battery_sensor_data+0x74>
    	return 1;
 800350a:	23fe      	movs	r3, #254	; 0xfe
 800350c:	059b      	lsls	r3, r3, #22
 800350e:	e000      	b.n	8003512 <get_battery_sensor_data+0x76>
    }
    return 0;
 8003510:	2300      	movs	r3, #0
}
 8003512:	1c18      	adds	r0, r3, #0
 8003514:	46bd      	mov	sp, r7
 8003516:	b004      	add	sp, #16
 8003518:	bd80      	pop	{r7, pc}
 800351a:	46c0      	nop			; (mov r8, r8)
 800351c:	40533333 	.word	0x40533333
 8003520:	3fd9999a 	.word	0x3fd9999a
 8003524:	40a00000 	.word	0x40a00000
 8003528:	3fb33333 	.word	0x3fb33333
 800352c:	40400000 	.word	0x40400000
 8003530:	cccccccd 	.word	0xcccccccd
 8003534:	3feccccc 	.word	0x3feccccc

08003538 <new_wireless>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: huart is a UART channel
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Wireless object
Wireless *new_wireless(UART_HandleTypeDef *huart) {
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
	Wireless *wireless = (Wireless*) malloc(sizeof(Wireless));
 8003540:	2018      	movs	r0, #24
 8003542:	f005 fbfb 	bl	8008d3c <malloc>
 8003546:	0003      	movs	r3, r0
 8003548:	60fb      	str	r3, [r7, #12]
	wireless->uart = huart;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	601a      	str	r2, [r3, #0]
	return wireless;
 8003550:	68fb      	ldr	r3, [r7, #12]
}
 8003552:	0018      	movs	r0, r3
 8003554:	46bd      	mov	sp, r7
 8003556:	b004      	add	sp, #16
 8003558:	bd80      	pop	{r7, pc}
	...

0800355c <refresh_wireless_status>:

// REQUIRES: wireless is a Wireless object
// MODIFIES: Nothing
// EFFECTS: Increases ms_since_comms.
// Assumes function is called every 2 ms
void refresh_wireless_status(Wireless *wireless) {
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
	wireless->ms_since_comms = wireless->ms_since_comms >= TIME_INDICATING_WIRELESS_COMMS_LOST_MS ?
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	695b      	ldr	r3, [r3, #20]
			TIME_INDICATING_WIRELESS_COMMS_LOST_MS : wireless->ms_since_comms + 2;
 8003568:	4a06      	ldr	r2, [pc, #24]	; (8003584 <refresh_wireless_status+0x28>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d803      	bhi.n	8003576 <refresh_wireless_status+0x1a>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	1c9a      	adds	r2, r3, #2
 8003574:	e000      	b.n	8003578 <refresh_wireless_status+0x1c>
 8003576:	4a04      	ldr	r2, [pc, #16]	; (8003588 <refresh_wireless_status+0x2c>)
	wireless->ms_since_comms = wireless->ms_since_comms >= TIME_INDICATING_WIRELESS_COMMS_LOST_MS ?
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	615a      	str	r2, [r3, #20]
}
 800357c:	46c0      	nop			; (mov r8, r8)
 800357e:	46bd      	mov	sp, r7
 8003580:	b002      	add	sp, #8
 8003582:	bd80      	pop	{r7, pc}
 8003584:	00000bb7 	.word	0x00000bb7
 8003588:	00000bb8 	.word	0x00000bb8

0800358c <send_wireless_speed>:

// REQUIRES: wireless is a Wireless object
// and speed is the speed data
// MODIFIES: Nothing
// EFFECTS: Sends speed data over wireless
void send_wireless_speed(Wireless *wireless, int speed) {
 800358c:	b590      	push	{r4, r7, lr}
 800358e:	b087      	sub	sp, #28
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
	char string[sizeof(wireless->uart_buffer)];
	sprintf((char *)string, "S%iES%iE", speed, speed);
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	4907      	ldr	r1, [pc, #28]	; (80035b8 <send_wireless_speed+0x2c>)
 800359c:	240c      	movs	r4, #12
 800359e:	1938      	adds	r0, r7, r4
 80035a0:	f006 fb56 	bl	8009c50 <siprintf>
	send_wireless_string_10(wireless, string);
 80035a4:	193a      	adds	r2, r7, r4
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	0011      	movs	r1, r2
 80035aa:	0018      	movs	r0, r3
 80035ac:	f000 f8df 	bl	800376e <send_wireless_string_10>
}
 80035b0:	46c0      	nop			; (mov r8, r8)
 80035b2:	46bd      	mov	sp, r7
 80035b4:	b007      	add	sp, #28
 80035b6:	bd90      	pop	{r4, r7, pc}
 80035b8:	0800d7c8 	.word	0x0800d7c8

080035bc <send_wireless_battery_data>:

// REQUIRES: wireless is a Wireless object
// and battery_data is the battery data
// MODIFIES: Nothing
// EFFECTS: Sends battery data over wireless
void send_wireless_battery_data(Wireless *wireless, int battery_data) {
 80035bc:	b590      	push	{r4, r7, lr}
 80035be:	b087      	sub	sp, #28
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
	char string[sizeof(wireless->uart_buffer)];
	sprintf((char *)string, "B%iEB%iE", battery_data, battery_data);
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	4907      	ldr	r1, [pc, #28]	; (80035e8 <send_wireless_battery_data+0x2c>)
 80035cc:	240c      	movs	r4, #12
 80035ce:	1938      	adds	r0, r7, r4
 80035d0:	f006 fb3e 	bl	8009c50 <siprintf>
	send_wireless_string_10(wireless, string);
 80035d4:	193a      	adds	r2, r7, r4
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	0011      	movs	r1, r2
 80035da:	0018      	movs	r0, r3
 80035dc:	f000 f8c7 	bl	800376e <send_wireless_string_10>
}
 80035e0:	46c0      	nop			; (mov r8, r8)
 80035e2:	46bd      	mov	sp, r7
 80035e4:	b007      	add	sp, #28
 80035e6:	bd90      	pop	{r4, r7, pc}
 80035e8:	0800d7d4 	.word	0x0800d7d4

080035ec <parse_wireless_message>:

// REQUIRES: wireless and display are objects
// MODIFIES: Nothing
// EFFECTS: Attempts to parse data based on wireless buffer and returns true if success
bool parse_wireless_message(Wireless *wireless, Skater* skater, Joint* joint, char start_char) {
 80035ec:	b590      	push	{r4, r7, lr}
 80035ee:	b08d      	sub	sp, #52	; 0x34
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
 80035f8:	001a      	movs	r2, r3
 80035fa:	1cfb      	adds	r3, r7, #3
 80035fc:	701a      	strb	r2, [r3, #0]
	int start_of_transmit = -1;
 80035fe:	2301      	movs	r3, #1
 8003600:	425b      	negs	r3, r3
 8003602:	62fb      	str	r3, [r7, #44]	; 0x2c
	int end_of_transmit = -1;
 8003604:	2301      	movs	r3, #1
 8003606:	425b      	negs	r3, r3
 8003608:	62bb      	str	r3, [r7, #40]	; 0x28
	for (int i = 0; i < sizeof(wireless->uart_buffer) - 1; ++i) {
 800360a:	2300      	movs	r3, #0
 800360c:	627b      	str	r3, [r7, #36]	; 0x24
 800360e:	e01c      	b.n	800364a <parse_wireless_message+0x5e>
		if (wireless->uart_buffer[i] == start_char && isdigit((unsigned char)wireless->uart_buffer[i + 1])) {
 8003610:	68fa      	ldr	r2, [r7, #12]
 8003612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003614:	18d3      	adds	r3, r2, r3
 8003616:	3304      	adds	r3, #4
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	1cfa      	adds	r2, r7, #3
 800361c:	7812      	ldrb	r2, [r2, #0]
 800361e:	429a      	cmp	r2, r3
 8003620:	d110      	bne.n	8003644 <parse_wireless_message+0x58>
 8003622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003624:	3301      	adds	r3, #1
 8003626:	68fa      	ldr	r2, [r7, #12]
 8003628:	18d3      	adds	r3, r2, r3
 800362a:	791b      	ldrb	r3, [r3, #4]
 800362c:	1c5a      	adds	r2, r3, #1
 800362e:	4b2c      	ldr	r3, [pc, #176]	; (80036e0 <parse_wireless_message+0xf4>)
 8003630:	18d3      	adds	r3, r2, r3
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	001a      	movs	r2, r3
 8003636:	2304      	movs	r3, #4
 8003638:	4013      	ands	r3, r2
 800363a:	d003      	beq.n	8003644 <parse_wireless_message+0x58>
			start_of_transmit = i + 1;
 800363c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363e:	3301      	adds	r3, #1
 8003640:	62fb      	str	r3, [r7, #44]	; 0x2c
			break;
 8003642:	e005      	b.n	8003650 <parse_wireless_message+0x64>
	for (int i = 0; i < sizeof(wireless->uart_buffer) - 1; ++i) {
 8003644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003646:	3301      	adds	r3, #1
 8003648:	627b      	str	r3, [r7, #36]	; 0x24
 800364a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364c:	2b08      	cmp	r3, #8
 800364e:	d9df      	bls.n	8003610 <parse_wireless_message+0x24>
		}
	}
	if (start_of_transmit == -1) return false;
 8003650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003652:	3301      	adds	r3, #1
 8003654:	d101      	bne.n	800365a <parse_wireless_message+0x6e>
 8003656:	2300      	movs	r3, #0
 8003658:	e03e      	b.n	80036d8 <parse_wireless_message+0xec>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 800365a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800365c:	623b      	str	r3, [r7, #32]
 800365e:	e01b      	b.n	8003698 <parse_wireless_message+0xac>
		if (wireless->uart_buffer[i] == 'E') {
 8003660:	68fa      	ldr	r2, [r7, #12]
 8003662:	6a3b      	ldr	r3, [r7, #32]
 8003664:	18d3      	adds	r3, r2, r3
 8003666:	3304      	adds	r3, #4
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b45      	cmp	r3, #69	; 0x45
 800366c:	d102      	bne.n	8003674 <parse_wireless_message+0x88>
			end_of_transmit = i;
 800366e:	6a3b      	ldr	r3, [r7, #32]
 8003670:	62bb      	str	r3, [r7, #40]	; 0x28
			break;
 8003672:	e014      	b.n	800369e <parse_wireless_message+0xb2>
		}
		else {
			if (!isdigit(wireless->uart_buffer[i])) return false;
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	6a3b      	ldr	r3, [r7, #32]
 8003678:	18d3      	adds	r3, r2, r3
 800367a:	3304      	adds	r3, #4
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	1c5a      	adds	r2, r3, #1
 8003680:	4b17      	ldr	r3, [pc, #92]	; (80036e0 <parse_wireless_message+0xf4>)
 8003682:	18d3      	adds	r3, r2, r3
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	001a      	movs	r2, r3
 8003688:	2304      	movs	r3, #4
 800368a:	4013      	ands	r3, r2
 800368c:	d101      	bne.n	8003692 <parse_wireless_message+0xa6>
 800368e:	2300      	movs	r3, #0
 8003690:	e022      	b.n	80036d8 <parse_wireless_message+0xec>
	for (int i = start_of_transmit; i < sizeof(wireless->uart_buffer); ++i) {
 8003692:	6a3b      	ldr	r3, [r7, #32]
 8003694:	3301      	adds	r3, #1
 8003696:	623b      	str	r3, [r7, #32]
 8003698:	6a3b      	ldr	r3, [r7, #32]
 800369a:	2b09      	cmp	r3, #9
 800369c:	d9e0      	bls.n	8003660 <parse_wireless_message+0x74>
		}
	}
	if (end_of_transmit == -1) return false;
 800369e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a0:	3301      	adds	r3, #1
 80036a2:	d101      	bne.n	80036a8 <parse_wireless_message+0xbc>
 80036a4:	2300      	movs	r3, #0
 80036a6:	e017      	b.n	80036d8 <parse_wireless_message+0xec>

	char contents_string[5];
	int length = end_of_transmit - start_of_transmit;
 80036a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	61fb      	str	r3, [r7, #28]
	memcpy(contents_string, wireless->uart_buffer + start_of_transmit, length);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	1d1a      	adds	r2, r3, #4
 80036b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036b6:	18d1      	adds	r1, r2, r3
 80036b8:	69fa      	ldr	r2, [r7, #28]
 80036ba:	2410      	movs	r4, #16
 80036bc:	193b      	adds	r3, r7, r4
 80036be:	0018      	movs	r0, r3
 80036c0:	f005 fb46 	bl	8008d50 <memcpy>

	int content = atoi(contents_string);
 80036c4:	193b      	adds	r3, r7, r4
 80036c6:	0018      	movs	r0, r3
 80036c8:	f005 fb08 	bl	8008cdc <atoi>
 80036cc:	0003      	movs	r3, r0
 80036ce:	61bb      	str	r3, [r7, #24]

	wireless->message_contents = content;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	611a      	str	r2, [r3, #16]

	return true;
 80036d6:	2301      	movs	r3, #1
}
 80036d8:	0018      	movs	r0, r3
 80036da:	46bd      	mov	sp, r7
 80036dc:	b00d      	add	sp, #52	; 0x34
 80036de:	bd90      	pop	{r4, r7, pc}
 80036e0:	0800d9a8 	.word	0x0800d9a8

080036e4 <receive_wireless>:

// REQUIRES: wireless, skater, and joint are objects
// MODIFIES: Nothing
// EFFECTS: Receives the wireless angle and changes the joint angle if skater is on the board
void receive_wireless(Wireless *wireless, Skater* skater, Joint* joint) {
 80036e4:	b5b0      	push	{r4, r5, r7, lr}
 80036e6:	b086      	sub	sp, #24
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
//	for (int i = 0; i < 10; ++i) {
//		wireless->uart_buffer[i] = 0;
//	}
//	HAL_Delay(10);
	HAL_UART_Receive_DMA(wireless->uart, (uint8_t *)wireless->uart_buffer, sizeof(wireless->uart_buffer));
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6818      	ldr	r0, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	3304      	adds	r3, #4
 80036f8:	220a      	movs	r2, #10
 80036fa:	0019      	movs	r1, r3
 80036fc:	f004 fad0 	bl	8007ca0 <HAL_UART_Receive_DMA>
//	HAL_Delay(10);
	bool target_success =  parse_wireless_message(wireless, skater, joint, 'T');
 8003700:	2517      	movs	r5, #23
 8003702:	197c      	adds	r4, r7, r5
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	68b9      	ldr	r1, [r7, #8]
 8003708:	68f8      	ldr	r0, [r7, #12]
 800370a:	2354      	movs	r3, #84	; 0x54
 800370c:	f7ff ff6e 	bl	80035ec <parse_wireless_message>
 8003710:	0003      	movs	r3, r0
 8003712:	7023      	strb	r3, [r4, #0]
	if (target_success) {
 8003714:	197b      	adds	r3, r7, r5
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d025      	beq.n	8003768 <receive_wireless+0x84>
		wireless->ms_since_comms = 0;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	615a      	str	r2, [r3, #20]
		bool is_skater_here = !is_skater_gone(skater);
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	0018      	movs	r0, r3
 8003726:	f000 fe61 	bl	80043ec <is_skater_gone>
 800372a:	0003      	movs	r3, r0
 800372c:	1e5a      	subs	r2, r3, #1
 800372e:	4193      	sbcs	r3, r2
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2201      	movs	r2, #1
 8003734:	4053      	eors	r3, r2
 8003736:	b2db      	uxtb	r3, r3
 8003738:	001a      	movs	r2, r3
 800373a:	2016      	movs	r0, #22
 800373c:	183b      	adds	r3, r7, r0
 800373e:	701a      	strb	r2, [r3, #0]
 8003740:	781a      	ldrb	r2, [r3, #0]
 8003742:	2101      	movs	r1, #1
 8003744:	400a      	ands	r2, r1
 8003746:	701a      	strb	r2, [r3, #0]
		if (is_skater_here) {
 8003748:	183b      	adds	r3, r7, r0
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00a      	beq.n	8003766 <receive_wireless+0x82>
			set_joint_target(joint, (float)wireless->message_contents);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	0018      	movs	r0, r3
 8003756:	f7fd fe95 	bl	8001484 <__aeabi_i2f>
 800375a:	1c02      	adds	r2, r0, #0
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	1c11      	adds	r1, r2, #0
 8003760:	0018      	movs	r0, r3
 8003762:	f000 f8e5 	bl	8003930 <set_joint_target>
		}
		return;
 8003766:	46c0      	nop			; (mov r8, r8)
	}
}
 8003768:	46bd      	mov	sp, r7
 800376a:	b006      	add	sp, #24
 800376c:	bdb0      	pop	{r4, r5, r7, pc}

0800376e <send_wireless_string_10>:

// REQUIRES: wireless is a Wireless object
// and string is an array of 10 characters.
// MODIFIES: Nothing
// EFFECTS: Sends the character array over wireless
void send_wireless_string_10(Wireless *wireless, char string[10]) {
 800376e:	b580      	push	{r7, lr}
 8003770:	b082      	sub	sp, #8
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
 8003776:	6039      	str	r1, [r7, #0]
	HAL_Delay(50);
 8003778:	2032      	movs	r0, #50	; 0x32
 800377a:	f001 f9f3 	bl	8004b64 <HAL_Delay>
	HAL_UART_Transmit(wireless->uart, (uint8_t *)string, sizeof(wireless->uart_buffer), 200);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6818      	ldr	r0, [r3, #0]
 8003782:	6839      	ldr	r1, [r7, #0]
 8003784:	23c8      	movs	r3, #200	; 0xc8
 8003786:	220a      	movs	r2, #10
 8003788:	f004 f9ee 	bl	8007b68 <HAL_UART_Transmit>
	HAL_Delay(50);
 800378c:	2032      	movs	r0, #50	; 0x32
 800378e:	f001 f9e9 	bl	8004b64 <HAL_Delay>
}
 8003792:	46c0      	nop			; (mov r8, r8)
 8003794:	46bd      	mov	sp, r7
 8003796:	b002      	add	sp, #8
 8003798:	bd80      	pop	{r7, pc}

0800379a <new_force_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ForceSensor object
ForceSensor *new_force_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 800379a:	b580      	push	{r7, lr}
 800379c:	b084      	sub	sp, #16
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
 80037a2:	000a      	movs	r2, r1
 80037a4:	1cfb      	adds	r3, r7, #3
 80037a6:	701a      	strb	r2, [r3, #0]
    ForceSensor *force_sensor = (ForceSensor*) malloc(sizeof(ForceSensor));
 80037a8:	2008      	movs	r0, #8
 80037aa:	f005 fac7 	bl	8008d3c <malloc>
 80037ae:	0003      	movs	r3, r0
 80037b0:	60fb      	str	r3, [r7, #12]
	force_sensor->adc_sensor = _adc_sensor;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	601a      	str	r2, [r3, #0]
    force_sensor->rank = _rank;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	1cfa      	adds	r2, r7, #3
 80037bc:	7812      	ldrb	r2, [r2, #0]
 80037be:	711a      	strb	r2, [r3, #4]
	return force_sensor;
 80037c0:	68fb      	ldr	r3, [r7, #12]
}
 80037c2:	0018      	movs	r0, r3
 80037c4:	46bd      	mov	sp, r7
 80037c6:	b004      	add	sp, #16
 80037c8:	bd80      	pop	{r7, pc}

080037ca <new_imu_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hi2c is the i2c channel
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created IMU object
IMU *new_imu_sensor(I2C_HandleTypeDef *hi2c) {
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b084      	sub	sp, #16
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
    IMU *imu = (IMU*) malloc(sizeof(IMU));
 80037d2:	2004      	movs	r0, #4
 80037d4:	f005 fab2 	bl	8008d3c <malloc>
 80037d8:	0003      	movs	r3, r0
 80037da:	60fb      	str	r3, [r7, #12]
	imu->i2c = hi2c;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	601a      	str	r2, [r3, #0]
	return imu;
 80037e2:	68fb      	ldr	r3, [r7, #12]
}
 80037e4:	0018      	movs	r0, r3
 80037e6:	46bd      	mov	sp, r7
 80037e8:	b004      	add	sp, #16
 80037ea:	bd80      	pop	{r7, pc}

080037ec <new_interrupt_timer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _timer corresponds to timer
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created InterruptTimer object
InterruptTimer *new_interrupt_timer(TIM_HandleTypeDef *_timer) {
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	InterruptTimer *interrupt_timer = (InterruptTimer*) malloc(sizeof(InterruptTimer));
 80037f4:	2004      	movs	r0, #4
 80037f6:	f005 faa1 	bl	8008d3c <malloc>
 80037fa:	0003      	movs	r3, r0
 80037fc:	60fb      	str	r3, [r7, #12]
	interrupt_timer->timer = _timer;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	601a      	str	r2, [r3, #0]
	return interrupt_timer;
 8003804:	68fb      	ldr	r3, [r7, #12]
}
 8003806:	0018      	movs	r0, r3
 8003808:	46bd      	mov	sp, r7
 800380a:	b004      	add	sp, #16
 800380c:	bd80      	pop	{r7, pc}

0800380e <start_interrupt_timer>:

// REQUIRES: interrupt_timer is an InterruptTimer object
// MODIFIES: nothing
// EFFECTS: Enables interrupts for the interrupt timer
void start_interrupt_timer(InterruptTimer *interrupt_timer) {
 800380e:	b580      	push	{r7, lr}
 8003810:	b082      	sub	sp, #8
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(interrupt_timer->timer);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	0018      	movs	r0, r3
 800381c:	f003 fd40 	bl	80072a0 <HAL_TIM_Base_Start_IT>
}
 8003820:	46c0      	nop			; (mov r8, r8)
 8003822:	46bd      	mov	sp, r7
 8003824:	b002      	add	sp, #8
 8003826:	bd80      	pop	{r7, pc}

08003828 <new_joint>:
// REQUIRES: _motor is a Motor object,
// _potentiometer is a Potentiometer object,
// and _limit_switch_pin is a PinData object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Joint object
Joint *new_joint(Motor* _motor, Potentiometer* _potentiometer, PinData* _limit_switch_pin) {
 8003828:	b580      	push	{r7, lr}
 800382a:	b086      	sub	sp, #24
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	607a      	str	r2, [r7, #4]
	Joint *joint = (Joint*) malloc(sizeof(Joint));
 8003834:	201c      	movs	r0, #28
 8003836:	f005 fa81 	bl	8008d3c <malloc>
 800383a:	0003      	movs	r3, r0
 800383c:	617b      	str	r3, [r7, #20]
	joint->motor = _motor;
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	601a      	str	r2, [r3, #0]
    joint->potentiometer = _potentiometer;
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	68ba      	ldr	r2, [r7, #8]
 8003848:	605a      	str	r2, [r3, #4]
    joint->limit_switch_pin = _limit_switch_pin;
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	609a      	str	r2, [r3, #8]
    joint->potentiometer_value_at_rest_offset = 0;
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	2200      	movs	r2, #0
 8003854:	60da      	str	r2, [r3, #12]
    joint->current_angle_degrees = 0.0f;
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	2200      	movs	r2, #0
 800385a:	611a      	str	r2, [r3, #16]
    joint->desired_angle_degrees = 0.0f;
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	2200      	movs	r2, #0
 8003860:	615a      	str	r2, [r3, #20]
	joint->is_calibrated = false;
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	2200      	movs	r2, #0
 8003866:	761a      	strb	r2, [r3, #24]
	joint->is_limit_switch_activated = true;
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	2201      	movs	r2, #1
 800386c:	765a      	strb	r2, [r3, #25]
	return joint;
 800386e:	697b      	ldr	r3, [r7, #20]
}
 8003870:	0018      	movs	r0, r3
 8003872:	46bd      	mov	sp, r7
 8003874:	b006      	add	sp, #24
 8003876:	bd80      	pop	{r7, pc}

08003878 <move_joint_to_target>:

// REQUIRES: joint is a Joint object
// and target is a float
// MODIFIES: Nothing
// EFFECTS: Moves the motor based on current angle and desired angle
void move_joint_to_target(Joint *joint) {
 8003878:	b590      	push	{r4, r7, lr}
 800387a:	b087      	sub	sp, #28
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
	float difference_degrees = joint->desired_angle_degrees - joint->current_angle_degrees;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	695a      	ldr	r2, [r3, #20]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	691b      	ldr	r3, [r3, #16]
 8003888:	1c19      	adds	r1, r3, #0
 800388a:	1c10      	adds	r0, r2, #0
 800388c:	f7fd fc2c 	bl	80010e8 <__aeabi_fsub>
 8003890:	1c03      	adds	r3, r0, #0
 8003892:	617b      	str	r3, [r7, #20]
	if (fabs(difference_degrees) > DESIRED_ANGLE_LAX_DEGREES) {
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	005b      	lsls	r3, r3, #1
 8003898:	085b      	lsrs	r3, r3, #1
 800389a:	4922      	ldr	r1, [pc, #136]	; (8003924 <move_joint_to_target+0xac>)
 800389c:	1c18      	adds	r0, r3, #0
 800389e:	f7fc fe27 	bl	80004f0 <__aeabi_fcmpgt>
 80038a2:	1e03      	subs	r3, r0, #0
 80038a4:	d100      	bne.n	80038a8 <move_joint_to_target+0x30>
		if (motor_thinks_is_at_rest && !joint->is_limit_switch_activated) {
			// Increase its current angle by an arbitrary number in order to make it head in the direction of the desired.
			joint->current_angle_degrees += 10;
		}
	}
}
 80038a6:	e038      	b.n	800391a <move_joint_to_target+0xa2>
		bool direction = !((difference_degrees > 0) ^ IS_MOTOR_SAME_DIRECTION_AS_POTENTIOMETER);
 80038a8:	2301      	movs	r3, #1
 80038aa:	1c1c      	adds	r4, r3, #0
 80038ac:	2100      	movs	r1, #0
 80038ae:	6978      	ldr	r0, [r7, #20]
 80038b0:	f7fc fe1e 	bl	80004f0 <__aeabi_fcmpgt>
 80038b4:	1e03      	subs	r3, r0, #0
 80038b6:	d101      	bne.n	80038bc <move_joint_to_target+0x44>
 80038b8:	2300      	movs	r3, #0
 80038ba:	1c1c      	adds	r4, r3, #0
 80038bc:	b2e3      	uxtb	r3, r4
 80038be:	2201      	movs	r2, #1
 80038c0:	4053      	eors	r3, r2
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	001a      	movs	r2, r3
 80038c6:	2013      	movs	r0, #19
 80038c8:	183b      	adds	r3, r7, r0
 80038ca:	701a      	strb	r2, [r3, #0]
 80038cc:	781a      	ldrb	r2, [r3, #0]
 80038ce:	2101      	movs	r1, #1
 80038d0:	400a      	ands	r2, r1
 80038d2:	701a      	strb	r2, [r3, #0]
		step_motor_direction(joint->motor, direction);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	183b      	adds	r3, r7, r0
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	0019      	movs	r1, r3
 80038de:	0010      	movs	r0, r2
 80038e0:	f000 fcf0 	bl	80042c4 <step_motor_direction>
		float steps = difference_degrees > 0 ? 1 : -1;
 80038e4:	2100      	movs	r1, #0
 80038e6:	6978      	ldr	r0, [r7, #20]
 80038e8:	f7fc fe02 	bl	80004f0 <__aeabi_fcmpgt>
 80038ec:	1e03      	subs	r3, r0, #0
 80038ee:	d002      	beq.n	80038f6 <move_joint_to_target+0x7e>
 80038f0:	23fe      	movs	r3, #254	; 0xfe
 80038f2:	059b      	lsls	r3, r3, #22
 80038f4:	e000      	b.n	80038f8 <move_joint_to_target+0x80>
 80038f6:	4b0c      	ldr	r3, [pc, #48]	; (8003928 <move_joint_to_target+0xb0>)
 80038f8:	60fb      	str	r3, [r7, #12]
		float changed_degrees = steps / MOTOR_STEPS_PER_JOINT_DEGREE;
 80038fa:	490c      	ldr	r1, [pc, #48]	; (800392c <move_joint_to_target+0xb4>)
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	f7fd f905 	bl	8000b0c <__aeabi_fdiv>
 8003902:	1c03      	adds	r3, r0, #0
 8003904:	60bb      	str	r3, [r7, #8]
		joint->current_angle_degrees += changed_degrees;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	68b9      	ldr	r1, [r7, #8]
 800390c:	1c18      	adds	r0, r3, #0
 800390e:	f7fc ff5f 	bl	80007d0 <__aeabi_fadd>
 8003912:	1c03      	adds	r3, r0, #0
 8003914:	1c1a      	adds	r2, r3, #0
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	611a      	str	r2, [r3, #16]
}
 800391a:	46c0      	nop			; (mov r8, r8)
 800391c:	46bd      	mov	sp, r7
 800391e:	b007      	add	sp, #28
 8003920:	bd90      	pop	{r4, r7, pc}
 8003922:	46c0      	nop			; (mov r8, r8)
 8003924:	40a00000 	.word	0x40a00000
 8003928:	bf800000 	.word	0xbf800000
 800392c:	44855555 	.word	0x44855555

08003930 <set_joint_target>:

// REQUIRES: joint is a Joint object
// and target is a float
// MODIFIES: desired_angle_degrees
// EFFECTS: Changes the desired_angle_degrees
void set_joint_target(Joint *joint, float target) {
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
	joint->desired_angle_degrees = target;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	683a      	ldr	r2, [r7, #0]
 800393e:	615a      	str	r2, [r3, #20]
}
 8003940:	46c0      	nop			; (mov r8, r8)
 8003942:	46bd      	mov	sp, r7
 8003944:	b002      	add	sp, #8
 8003946:	bd80      	pop	{r7, pc}

08003948 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
	receive_wireless(wireless, skater, joint);
 8003950:	4b06      	ldr	r3, [pc, #24]	; (800396c <HAL_UART_RxCpltCallback+0x24>)
 8003952:	6818      	ldr	r0, [r3, #0]
 8003954:	4b06      	ldr	r3, [pc, #24]	; (8003970 <HAL_UART_RxCpltCallback+0x28>)
 8003956:	6819      	ldr	r1, [r3, #0]
 8003958:	4b06      	ldr	r3, [pc, #24]	; (8003974 <HAL_UART_RxCpltCallback+0x2c>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	001a      	movs	r2, r3
 800395e:	f7ff fec1 	bl	80036e4 <receive_wireless>
}
 8003962:	46c0      	nop			; (mov r8, r8)
 8003964:	46bd      	mov	sp, r7
 8003966:	b002      	add	sp, #8
 8003968:	bd80      	pop	{r7, pc}
 800396a:	46c0      	nop			; (mov r8, r8)
 800396c:	20000504 	.word	0x20000504
 8003970:	20000500 	.word	0x20000500
 8003974:	200004f8 	.word	0x200004f8

08003978 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
	update_adc_sensor_values(adc_sensor);
 8003980:	4b04      	ldr	r3, [pc, #16]	; (8003994 <HAL_ADC_ConvCpltCallback+0x1c>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	0018      	movs	r0, r3
 8003986:	f7ff fd5e 	bl	8003446 <update_adc_sensor_values>
}
 800398a:	46c0      	nop			; (mov r8, r8)
 800398c:	46bd      	mov	sp, r7
 800398e:	b002      	add	sp, #8
 8003990:	bd80      	pop	{r7, pc}
 8003992:	46c0      	nop			; (mov r8, r8)
 8003994:	200004e4 	.word	0x200004e4

08003998 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
	if (htim == fast_interrupt_timer->timer) {
 80039a0:	4b1c      	ldr	r3, [pc, #112]	; (8003a14 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d104      	bne.n	80039b6 <HAL_TIM_PeriodElapsedCallback+0x1e>

		// 50 us ->
//		HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_SET);
		move_joint_to_target(joint);
 80039ac:	4b1a      	ldr	r3, [pc, #104]	; (8003a18 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	0018      	movs	r0, r3
 80039b2:	f7ff ff61 	bl	8003878 <move_joint_to_target>
//		HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);

	}
	if (htim == slow_interrupt_timer->timer) {
 80039b6:	4b19      	ldr	r3, [pc, #100]	; (8003a1c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d123      	bne.n	8003a0a <HAL_TIM_PeriodElapsedCallback+0x72>
		set_pin_value(debug_pin_1, 1);
 80039c2:	4b17      	ldr	r3, [pc, #92]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2101      	movs	r1, #1
 80039c8:	0018      	movs	r0, r3
 80039ca:	f000 fcc4 	bl	8004356 <set_pin_value>

		// 2 ms
		update_adc_sensor_values(adc_sensor);
 80039ce:	4b15      	ldr	r3, [pc, #84]	; (8003a24 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	0018      	movs	r0, r3
 80039d4:	f7ff fd37 	bl	8003446 <update_adc_sensor_values>
			refresh_joint_limit_switch(joint);
		}
		if (USE_POTENTIOMETER_FEEDBACK) {
			refresh_joint_angle(joint);
		}
		if (is_skater_gone(skater)) {
 80039d8:	4b13      	ldr	r3, [pc, #76]	; (8003a28 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	0018      	movs	r0, r3
 80039de:	f000 fd05 	bl	80043ec <is_skater_gone>
 80039e2:	1e03      	subs	r3, r0, #0
 80039e4:	d006      	beq.n	80039f4 <HAL_TIM_PeriodElapsedCallback+0x5c>
			set_joint_target(joint, AUTOMATIC_BRAKING_ANGLE_DEGREES);
 80039e6:	4b0c      	ldr	r3, [pc, #48]	; (8003a18 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a10      	ldr	r2, [pc, #64]	; (8003a2c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80039ec:	1c11      	adds	r1, r2, #0
 80039ee:	0018      	movs	r0, r3
 80039f0:	f7ff ff9e 	bl	8003930 <set_joint_target>
		}
		else if (USE_WIRELESS_COMMS_WATCHDOG && is_wireless_comms_lost(wireless)) {
			set_joint_target(joint, AUTOMATIC_RELAX_ANGLE_DEGREES);
		}

		refresh_wireless_status(wireless);
 80039f4:	4b0e      	ldr	r3, [pc, #56]	; (8003a30 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	0018      	movs	r0, r3
 80039fa:	f7ff fdaf 	bl	800355c <refresh_wireless_status>

		set_pin_value(debug_pin_1, 0);
 80039fe:	4b08      	ldr	r3, [pc, #32]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2100      	movs	r1, #0
 8003a04:	0018      	movs	r0, r3
 8003a06:	f000 fca6 	bl	8004356 <set_pin_value>
	}
}
 8003a0a:	46c0      	nop			; (mov r8, r8)
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	b002      	add	sp, #8
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	46c0      	nop			; (mov r8, r8)
 8003a14:	20000524 	.word	0x20000524
 8003a18:	200004f8 	.word	0x200004f8
 8003a1c:	20000520 	.word	0x20000520
 8003a20:	2000051c 	.word	0x2000051c
 8003a24:	200004e4 	.word	0x200004e4
 8003a28:	20000500 	.word	0x20000500
 8003a2c:	42b40000 	.word	0x42b40000
 8003a30:	20000504 	.word	0x20000504

08003a34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	adc_sensor = new_adc_sensor(&hadc1, 3);
 8003a3a:	4b85      	ldr	r3, [pc, #532]	; (8003c50 <main+0x21c>)
 8003a3c:	2103      	movs	r1, #3
 8003a3e:	0018      	movs	r0, r3
 8003a40:	f7ff fc90 	bl	8003364 <new_adc_sensor>
 8003a44:	0002      	movs	r2, r0
 8003a46:	4b83      	ldr	r3, [pc, #524]	; (8003c54 <main+0x220>)
 8003a48:	601a      	str	r2, [r3, #0]
	imu = new_imu_sensor(&hi2c2);
 8003a4a:	4b83      	ldr	r3, [pc, #524]	; (8003c58 <main+0x224>)
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	f7ff febc 	bl	80037ca <new_imu_sensor>
 8003a52:	0002      	movs	r2, r0
 8003a54:	4b81      	ldr	r3, [pc, #516]	; (8003c5c <main+0x228>)
 8003a56:	601a      	str	r2, [r3, #0]
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 8003a58:	23a0      	movs	r3, #160	; 0xa0
 8003a5a:	05db      	lsls	r3, r3, #23
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	2180      	movs	r1, #128	; 0x80
 8003a60:	0018      	movs	r0, r3
 8003a62:	f000 fc57 	bl	8004314 <new_pin_data>
 8003a66:	0002      	movs	r2, r0
 8003a68:	4b7d      	ldr	r3, [pc, #500]	; (8003c60 <main+0x22c>)
 8003a6a:	601a      	str	r2, [r3, #0]
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 8003a6c:	23a0      	movs	r3, #160	; 0xa0
 8003a6e:	05db      	lsls	r3, r3, #23
 8003a70:	2201      	movs	r2, #1
 8003a72:	2140      	movs	r1, #64	; 0x40
 8003a74:	0018      	movs	r0, r3
 8003a76:	f000 fc4d 	bl	8004314 <new_pin_data>
 8003a7a:	0002      	movs	r2, r0
 8003a7c:	4b79      	ldr	r3, [pc, #484]	; (8003c64 <main+0x230>)
 8003a7e:	601a      	str	r2, [r3, #0]
	limit_switch_pin = new_pin_data(LIMIT_SWITCH_0_GPIO_Port, LIMIT_SWITCH_0_Pin, PIN_IS_INPUT);
 8003a80:	2380      	movs	r3, #128	; 0x80
 8003a82:	01db      	lsls	r3, r3, #7
 8003a84:	4878      	ldr	r0, [pc, #480]	; (8003c68 <main+0x234>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	0019      	movs	r1, r3
 8003a8a:	f000 fc43 	bl	8004314 <new_pin_data>
 8003a8e:	0002      	movs	r2, r0
 8003a90:	4b76      	ldr	r3, [pc, #472]	; (8003c6c <main+0x238>)
 8003a92:	601a      	str	r2, [r3, #0]
	debug_led = new_pin_data(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, PIN_IS_OUTPUT);
 8003a94:	4b76      	ldr	r3, [pc, #472]	; (8003c70 <main+0x23c>)
 8003a96:	2201      	movs	r2, #1
 8003a98:	2104      	movs	r1, #4
 8003a9a:	0018      	movs	r0, r3
 8003a9c:	f000 fc3a 	bl	8004314 <new_pin_data>
 8003aa0:	0002      	movs	r2, r0
 8003aa2:	4b74      	ldr	r3, [pc, #464]	; (8003c74 <main+0x240>)
 8003aa4:	601a      	str	r2, [r3, #0]
	debug_pin_0 = new_pin_data(DEBUG_PIN_0_GPIO_Port, DEBUG_PIN_0_Pin, PIN_IS_OUTPUT);
 8003aa6:	23a0      	movs	r3, #160	; 0xa0
 8003aa8:	05db      	lsls	r3, r3, #23
 8003aaa:	2201      	movs	r2, #1
 8003aac:	2120      	movs	r1, #32
 8003aae:	0018      	movs	r0, r3
 8003ab0:	f000 fc30 	bl	8004314 <new_pin_data>
 8003ab4:	0002      	movs	r2, r0
 8003ab6:	4b70      	ldr	r3, [pc, #448]	; (8003c78 <main+0x244>)
 8003ab8:	601a      	str	r2, [r3, #0]
	debug_pin_1 = new_pin_data(DEBUG_PIN_1_GPIO_Port, DEBUG_PIN_1_Pin, PIN_IS_OUTPUT);
 8003aba:	4b70      	ldr	r3, [pc, #448]	; (8003c7c <main+0x248>)
 8003abc:	2201      	movs	r2, #1
 8003abe:	2101      	movs	r1, #1
 8003ac0:	0018      	movs	r0, r3
 8003ac2:	f000 fc27 	bl	8004314 <new_pin_data>
 8003ac6:	0002      	movs	r2, r0
 8003ac8:	4b6d      	ldr	r3, [pc, #436]	; (8003c80 <main+0x24c>)
 8003aca:	601a      	str	r2, [r3, #0]
	motor = new_motor(motor_direction_pin, motor_step_pin);
 8003acc:	4b64      	ldr	r3, [pc, #400]	; (8003c60 <main+0x22c>)
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	4b64      	ldr	r3, [pc, #400]	; (8003c64 <main+0x230>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	0019      	movs	r1, r3
 8003ad6:	0010      	movs	r0, r2
 8003ad8:	f000 fbdf 	bl	800429a <new_motor>
 8003adc:	0002      	movs	r2, r0
 8003ade:	4b69      	ldr	r3, [pc, #420]	; (8003c84 <main+0x250>)
 8003ae0:	601a      	str	r2, [r3, #0]
	slow_interrupt_timer = new_interrupt_timer(&htim14);
 8003ae2:	4b69      	ldr	r3, [pc, #420]	; (8003c88 <main+0x254>)
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f7ff fe81 	bl	80037ec <new_interrupt_timer>
 8003aea:	0002      	movs	r2, r0
 8003aec:	4b67      	ldr	r3, [pc, #412]	; (8003c8c <main+0x258>)
 8003aee:	601a      	str	r2, [r3, #0]
	fast_interrupt_timer = new_interrupt_timer(&htim16);
 8003af0:	4b67      	ldr	r3, [pc, #412]	; (8003c90 <main+0x25c>)
 8003af2:	0018      	movs	r0, r3
 8003af4:	f7ff fe7a 	bl	80037ec <new_interrupt_timer>
 8003af8:	0002      	movs	r2, r0
 8003afa:	4b66      	ldr	r3, [pc, #408]	; (8003c94 <main+0x260>)
 8003afc:	601a      	str	r2, [r3, #0]
	adc_interrupt_timer = new_interrupt_timer(&htim3);
 8003afe:	4b66      	ldr	r3, [pc, #408]	; (8003c98 <main+0x264>)
 8003b00:	0018      	movs	r0, r3
 8003b02:	f7ff fe73 	bl	80037ec <new_interrupt_timer>
 8003b06:	0002      	movs	r2, r0
 8003b08:	4b64      	ldr	r3, [pc, #400]	; (8003c9c <main+0x268>)
 8003b0a:	601a      	str	r2, [r3, #0]
	potentiometer = new_potentiometer(adc_sensor, 1);
 8003b0c:	4b51      	ldr	r3, [pc, #324]	; (8003c54 <main+0x220>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2101      	movs	r1, #1
 8003b12:	0018      	movs	r0, r3
 8003b14:	f000 fc3e 	bl	8004394 <new_potentiometer>
 8003b18:	0002      	movs	r2, r0
 8003b1a:	4b61      	ldr	r3, [pc, #388]	; (8003ca0 <main+0x26c>)
 8003b1c:	601a      	str	r2, [r3, #0]
	joint = new_joint(motor, potentiometer, limit_switch_pin);
 8003b1e:	4b59      	ldr	r3, [pc, #356]	; (8003c84 <main+0x250>)
 8003b20:	6818      	ldr	r0, [r3, #0]
 8003b22:	4b5f      	ldr	r3, [pc, #380]	; (8003ca0 <main+0x26c>)
 8003b24:	6819      	ldr	r1, [r3, #0]
 8003b26:	4b51      	ldr	r3, [pc, #324]	; (8003c6c <main+0x238>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	001a      	movs	r2, r3
 8003b2c:	f7ff fe7c 	bl	8003828 <new_joint>
 8003b30:	0002      	movs	r2, r0
 8003b32:	4b5c      	ldr	r3, [pc, #368]	; (8003ca4 <main+0x270>)
 8003b34:	601a      	str	r2, [r3, #0]
	force_sensor = new_force_sensor(adc_sensor, 0);
 8003b36:	4b47      	ldr	r3, [pc, #284]	; (8003c54 <main+0x220>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	f7ff fe2c 	bl	800379a <new_force_sensor>
 8003b42:	0002      	movs	r2, r0
 8003b44:	4b58      	ldr	r3, [pc, #352]	; (8003ca8 <main+0x274>)
 8003b46:	601a      	str	r2, [r3, #0]
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 8003b48:	4b42      	ldr	r3, [pc, #264]	; (8003c54 <main+0x220>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2102      	movs	r1, #2
 8003b4e:	0018      	movs	r0, r3
 8003b50:	f7ff fc8c 	bl	800346c <new_battery_sensor>
 8003b54:	0002      	movs	r2, r0
 8003b56:	4b55      	ldr	r3, [pc, #340]	; (8003cac <main+0x278>)
 8003b58:	601a      	str	r2, [r3, #0]
	skater = new_skater(force_sensor);
 8003b5a:	4b53      	ldr	r3, [pc, #332]	; (8003ca8 <main+0x274>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	0018      	movs	r0, r3
 8003b60:	f000 fc30 	bl	80043c4 <new_skater>
 8003b64:	0002      	movs	r2, r0
 8003b66:	4b52      	ldr	r3, [pc, #328]	; (8003cb0 <main+0x27c>)
 8003b68:	601a      	str	r2, [r3, #0]
	wireless = new_wireless(&huart1);
 8003b6a:	4b52      	ldr	r3, [pc, #328]	; (8003cb4 <main+0x280>)
 8003b6c:	0018      	movs	r0, r3
 8003b6e:	f7ff fce3 	bl	8003538 <new_wireless>
 8003b72:	0002      	movs	r2, r0
 8003b74:	4b50      	ldr	r3, [pc, #320]	; (8003cb8 <main+0x284>)
 8003b76:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003b78:	f000 ff6e 	bl	8004a58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003b7c:	f000 f89e 	bl	8003cbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003b80:	f000 faca 	bl	8004118 <MX_GPIO_Init>
  MX_DMA_Init();
 8003b84:	f000 faa2 	bl	80040cc <MX_DMA_Init>
  MX_I2C2_Init();
 8003b88:	f000 f972 	bl	8003e70 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8003b8c:	f000 fa50 	bl	8004030 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003b90:	f000 f8dc 	bl	8003d4c <MX_ADC1_Init>
  MX_TIM14_Init();
 8003b94:	f000 fa02 	bl	8003f9c <MX_TIM14_Init>
  MX_TIM16_Init();
 8003b98:	f000 fa24 	bl	8003fe4 <MX_TIM16_Init>
  MX_TIM3_Init();
 8003b9c:	f000 f9a8 	bl	8003ef0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  init_adc_sensor(adc_sensor);
 8003ba0:	4b2c      	ldr	r3, [pc, #176]	; (8003c54 <main+0x220>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	0018      	movs	r0, r3
 8003ba6:	f7ff fc2a 	bl	80033fe <init_adc_sensor>
  start_interrupt_timer(adc_interrupt_timer);
 8003baa:	4b3c      	ldr	r3, [pc, #240]	; (8003c9c <main+0x268>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	0018      	movs	r0, r3
 8003bb0:	f7ff fe2d 	bl	800380e <start_interrupt_timer>

  start_interrupt_timer(fast_interrupt_timer);
 8003bb4:	4b37      	ldr	r3, [pc, #220]	; (8003c94 <main+0x260>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	0018      	movs	r0, r3
 8003bba:	f7ff fe28 	bl	800380e <start_interrupt_timer>
  start_interrupt_timer(slow_interrupt_timer);
 8003bbe:	4b33      	ldr	r3, [pc, #204]	; (8003c8c <main+0x258>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	0018      	movs	r0, r3
 8003bc4:	f7ff fe23 	bl	800380e <start_interrupt_timer>

  receive_wireless(wireless, skater, joint);
 8003bc8:	4b3b      	ldr	r3, [pc, #236]	; (8003cb8 <main+0x284>)
 8003bca:	6818      	ldr	r0, [r3, #0]
 8003bcc:	4b38      	ldr	r3, [pc, #224]	; (8003cb0 <main+0x27c>)
 8003bce:	6819      	ldr	r1, [r3, #0]
 8003bd0:	4b34      	ldr	r3, [pc, #208]	; (8003ca4 <main+0x270>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	001a      	movs	r2, r3
 8003bd6:	f7ff fd85 	bl	80036e4 <receive_wireless>
    /* USER CODE BEGIN 3 */

	  // TODO - this statement is in an if statement since we are afraid that it takes too much time
	  // and will decrease responsiveness. However, this may not actually be true
	  // It is worth testing to see if this is actually the case.
	  if (joint->desired_angle_degrees == joint->current_angle_degrees) {
 8003bda:	4b32      	ldr	r3, [pc, #200]	; (8003ca4 <main+0x270>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	695a      	ldr	r2, [r3, #20]
 8003be0:	4b30      	ldr	r3, [pc, #192]	; (8003ca4 <main+0x270>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	691b      	ldr	r3, [r3, #16]
 8003be6:	1c19      	adds	r1, r3, #0
 8003be8:	1c10      	adds	r0, r2, #0
 8003bea:	f7fc fc67 	bl	80004bc <__aeabi_fcmpeq>
 8003bee:	1e03      	subs	r3, r0, #0
 8003bf0:	d020      	beq.n	8003c34 <main+0x200>
		  int current_speed = (int)joint->current_angle_degrees; // TODO - get actual speed
 8003bf2:	4b2c      	ldr	r3, [pc, #176]	; (8003ca4 <main+0x270>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	691b      	ldr	r3, [r3, #16]
 8003bf8:	1c18      	adds	r0, r3, #0
 8003bfa:	f7fd fc23 	bl	8001444 <__aeabi_f2iz>
 8003bfe:	0003      	movs	r3, r0
 8003c00:	607b      	str	r3, [r7, #4]
		  send_wireless_speed(wireless, current_speed);
 8003c02:	4b2d      	ldr	r3, [pc, #180]	; (8003cb8 <main+0x284>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	0011      	movs	r1, r2
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	f7ff fcbe 	bl	800358c <send_wireless_speed>

		  int battery_data = get_battery_sensor_data(battery_sensor);
 8003c10:	4b26      	ldr	r3, [pc, #152]	; (8003cac <main+0x278>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	0018      	movs	r0, r3
 8003c16:	f7ff fc41 	bl	800349c <get_battery_sensor_data>
 8003c1a:	1c03      	adds	r3, r0, #0
 8003c1c:	1c18      	adds	r0, r3, #0
 8003c1e:	f7fd fc11 	bl	8001444 <__aeabi_f2iz>
 8003c22:	0003      	movs	r3, r0
 8003c24:	603b      	str	r3, [r7, #0]
		  send_wireless_battery_data(wireless, battery_data);  // TODO - get actual battery data
 8003c26:	4b24      	ldr	r3, [pc, #144]	; (8003cb8 <main+0x284>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	0011      	movs	r1, r2
 8003c2e:	0018      	movs	r0, r3
 8003c30:	f7ff fcc4 	bl	80035bc <send_wireless_battery_data>

	  }
	  set_pin_value(debug_pin_0, 1);
 8003c34:	4b10      	ldr	r3, [pc, #64]	; (8003c78 <main+0x244>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2101      	movs	r1, #1
 8003c3a:	0018      	movs	r0, r3
 8003c3c:	f000 fb8b 	bl	8004356 <set_pin_value>
	  set_pin_value(debug_pin_0, 0);
 8003c40:	4b0d      	ldr	r3, [pc, #52]	; (8003c78 <main+0x244>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2100      	movs	r1, #0
 8003c46:	0018      	movs	r0, r3
 8003c48:	f000 fb85 	bl	8004356 <set_pin_value>
	  if (joint->desired_angle_degrees == joint->current_angle_degrees) {
 8003c4c:	e7c5      	b.n	8003bda <main+0x1a6>
 8003c4e:	46c0      	nop			; (mov r8, r8)
 8003c50:	200001fc 	.word	0x200001fc
 8003c54:	200004e4 	.word	0x200004e4
 8003c58:	200002bc 	.word	0x200002bc
 8003c5c:	200004ec 	.word	0x200004ec
 8003c60:	20000508 	.word	0x20000508
 8003c64:	2000050c 	.word	0x2000050c
 8003c68:	50000800 	.word	0x50000800
 8003c6c:	20000510 	.word	0x20000510
 8003c70:	50001400 	.word	0x50001400
 8003c74:	20000514 	.word	0x20000514
 8003c78:	20000518 	.word	0x20000518
 8003c7c:	50000400 	.word	0x50000400
 8003c80:	2000051c 	.word	0x2000051c
 8003c84:	200004f0 	.word	0x200004f0
 8003c88:	2000035c 	.word	0x2000035c
 8003c8c:	20000520 	.word	0x20000520
 8003c90:	200003a8 	.word	0x200003a8
 8003c94:	20000524 	.word	0x20000524
 8003c98:	20000310 	.word	0x20000310
 8003c9c:	20000528 	.word	0x20000528
 8003ca0:	200004f4 	.word	0x200004f4
 8003ca4:	200004f8 	.word	0x200004f8
 8003ca8:	200004fc 	.word	0x200004fc
 8003cac:	200004e8 	.word	0x200004e8
 8003cb0:	20000500 	.word	0x20000500
 8003cb4:	200003f4 	.word	0x200003f4
 8003cb8:	20000504 	.word	0x20000504

08003cbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003cbc:	b590      	push	{r4, r7, lr}
 8003cbe:	b093      	sub	sp, #76	; 0x4c
 8003cc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003cc2:	2410      	movs	r4, #16
 8003cc4:	193b      	adds	r3, r7, r4
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	2338      	movs	r3, #56	; 0x38
 8003cca:	001a      	movs	r2, r3
 8003ccc:	2100      	movs	r1, #0
 8003cce:	f005 f848 	bl	8008d62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003cd2:	003b      	movs	r3, r7
 8003cd4:	0018      	movs	r0, r3
 8003cd6:	2310      	movs	r3, #16
 8003cd8:	001a      	movs	r2, r3
 8003cda:	2100      	movs	r1, #0
 8003cdc:	f005 f841 	bl	8008d62 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ce0:	2380      	movs	r3, #128	; 0x80
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	f002 fbf9 	bl	80064dc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003cea:	193b      	adds	r3, r7, r4
 8003cec:	2202      	movs	r2, #2
 8003cee:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003cf0:	193b      	adds	r3, r7, r4
 8003cf2:	2280      	movs	r2, #128	; 0x80
 8003cf4:	0052      	lsls	r2, r2, #1
 8003cf6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003cf8:	193b      	adds	r3, r7, r4
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003cfe:	193b      	adds	r3, r7, r4
 8003d00:	2240      	movs	r2, #64	; 0x40
 8003d02:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003d04:	193b      	adds	r3, r7, r4
 8003d06:	2200      	movs	r2, #0
 8003d08:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d0a:	193b      	adds	r3, r7, r4
 8003d0c:	0018      	movs	r0, r3
 8003d0e:	f002 fc31 	bl	8006574 <HAL_RCC_OscConfig>
 8003d12:	1e03      	subs	r3, r0, #0
 8003d14:	d001      	beq.n	8003d1a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8003d16:	f000 fabb 	bl	8004290 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d1a:	003b      	movs	r3, r7
 8003d1c:	2207      	movs	r2, #7
 8003d1e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003d20:	003b      	movs	r3, r7
 8003d22:	2200      	movs	r2, #0
 8003d24:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d26:	003b      	movs	r3, r7
 8003d28:	2200      	movs	r2, #0
 8003d2a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003d2c:	003b      	movs	r3, r7
 8003d2e:	2200      	movs	r2, #0
 8003d30:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003d32:	003b      	movs	r3, r7
 8003d34:	2100      	movs	r1, #0
 8003d36:	0018      	movs	r0, r3
 8003d38:	f002 ff36 	bl	8006ba8 <HAL_RCC_ClockConfig>
 8003d3c:	1e03      	subs	r3, r0, #0
 8003d3e:	d001      	beq.n	8003d44 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8003d40:	f000 faa6 	bl	8004290 <Error_Handler>
  }
}
 8003d44:	46c0      	nop			; (mov r8, r8)
 8003d46:	46bd      	mov	sp, r7
 8003d48:	b013      	add	sp, #76	; 0x4c
 8003d4a:	bd90      	pop	{r4, r7, pc}

08003d4c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003d52:	1d3b      	adds	r3, r7, #4
 8003d54:	0018      	movs	r0, r3
 8003d56:	230c      	movs	r3, #12
 8003d58:	001a      	movs	r2, r3
 8003d5a:	2100      	movs	r1, #0
 8003d5c:	f005 f801 	bl	8008d62 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003d60:	4b3f      	ldr	r3, [pc, #252]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003d62:	4a40      	ldr	r2, [pc, #256]	; (8003e64 <MX_ADC1_Init+0x118>)
 8003d64:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003d66:	4b3e      	ldr	r3, [pc, #248]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003d68:	2280      	movs	r2, #128	; 0x80
 8003d6a:	05d2      	lsls	r2, r2, #23
 8003d6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_6B;
 8003d6e:	4b3c      	ldr	r3, [pc, #240]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003d70:	2218      	movs	r2, #24
 8003d72:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003d74:	4b3a      	ldr	r3, [pc, #232]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003d7a:	4b39      	ldr	r3, [pc, #228]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003d7c:	2280      	movs	r2, #128	; 0x80
 8003d7e:	0392      	lsls	r2, r2, #14
 8003d80:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003d82:	4b37      	ldr	r3, [pc, #220]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003d84:	2204      	movs	r2, #4
 8003d86:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003d88:	4b35      	ldr	r3, [pc, #212]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003d8e:	4b34      	ldr	r3, [pc, #208]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003d94:	4b32      	ldr	r3, [pc, #200]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 3;
 8003d9a:	4b31      	ldr	r3, [pc, #196]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003d9c:	2203      	movs	r2, #3
 8003d9e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003da0:	4b2f      	ldr	r3, [pc, #188]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003da2:	2220      	movs	r2, #32
 8003da4:	2100      	movs	r1, #0
 8003da6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8003da8:	4b2d      	ldr	r3, [pc, #180]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003daa:	2298      	movs	r2, #152	; 0x98
 8003dac:	00d2      	lsls	r2, r2, #3
 8003dae:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8003db0:	4b2b      	ldr	r3, [pc, #172]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003db2:	2280      	movs	r2, #128	; 0x80
 8003db4:	00d2      	lsls	r2, r2, #3
 8003db6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003db8:	4b29      	ldr	r3, [pc, #164]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003dba:	222c      	movs	r2, #44	; 0x2c
 8003dbc:	2101      	movs	r1, #1
 8003dbe:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003dc0:	4b27      	ldr	r3, [pc, #156]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8003dc6:	4b26      	ldr	r3, [pc, #152]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8003dcc:	4b24      	ldr	r3, [pc, #144]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8003dd2:	4b23      	ldr	r3, [pc, #140]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003dd4:	223c      	movs	r2, #60	; 0x3c
 8003dd6:	2100      	movs	r1, #0
 8003dd8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003dda:	4b21      	ldr	r3, [pc, #132]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003de0:	4b1f      	ldr	r3, [pc, #124]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003de2:	0018      	movs	r0, r3
 8003de4:	f001 f82a 	bl	8004e3c <HAL_ADC_Init>
 8003de8:	1e03      	subs	r3, r0, #0
 8003dea:	d001      	beq.n	8003df0 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8003dec:	f000 fa50 	bl	8004290 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003df0:	1d3b      	adds	r3, r7, #4
 8003df2:	2201      	movs	r2, #1
 8003df4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003df6:	1d3b      	adds	r3, r7, #4
 8003df8:	2200      	movs	r2, #0
 8003dfa:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8003dfc:	1d3b      	adds	r3, r7, #4
 8003dfe:	2200      	movs	r2, #0
 8003e00:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003e02:	1d3a      	adds	r2, r7, #4
 8003e04:	4b16      	ldr	r3, [pc, #88]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003e06:	0011      	movs	r1, r2
 8003e08:	0018      	movs	r0, r3
 8003e0a:	f001 fa5d 	bl	80052c8 <HAL_ADC_ConfigChannel>
 8003e0e:	1e03      	subs	r3, r0, #0
 8003e10:	d001      	beq.n	8003e16 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8003e12:	f000 fa3d 	bl	8004290 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003e16:	1d3b      	adds	r3, r7, #4
 8003e18:	4a13      	ldr	r2, [pc, #76]	; (8003e68 <MX_ADC1_Init+0x11c>)
 8003e1a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003e1c:	1d3b      	adds	r3, r7, #4
 8003e1e:	2204      	movs	r2, #4
 8003e20:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003e22:	1d3a      	adds	r2, r7, #4
 8003e24:	4b0e      	ldr	r3, [pc, #56]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003e26:	0011      	movs	r1, r2
 8003e28:	0018      	movs	r0, r3
 8003e2a:	f001 fa4d 	bl	80052c8 <HAL_ADC_ConfigChannel>
 8003e2e:	1e03      	subs	r3, r0, #0
 8003e30:	d001      	beq.n	8003e36 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8003e32:	f000 fa2d 	bl	8004290 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003e36:	1d3b      	adds	r3, r7, #4
 8003e38:	4a0c      	ldr	r2, [pc, #48]	; (8003e6c <MX_ADC1_Init+0x120>)
 8003e3a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003e3c:	1d3b      	adds	r3, r7, #4
 8003e3e:	2208      	movs	r2, #8
 8003e40:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003e42:	1d3a      	adds	r2, r7, #4
 8003e44:	4b06      	ldr	r3, [pc, #24]	; (8003e60 <MX_ADC1_Init+0x114>)
 8003e46:	0011      	movs	r1, r2
 8003e48:	0018      	movs	r0, r3
 8003e4a:	f001 fa3d 	bl	80052c8 <HAL_ADC_ConfigChannel>
 8003e4e:	1e03      	subs	r3, r0, #0
 8003e50:	d001      	beq.n	8003e56 <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 8003e52:	f000 fa1d 	bl	8004290 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003e56:	46c0      	nop			; (mov r8, r8)
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	b004      	add	sp, #16
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	46c0      	nop			; (mov r8, r8)
 8003e60:	200001fc 	.word	0x200001fc
 8003e64:	40012400 	.word	0x40012400
 8003e68:	08000004 	.word	0x08000004
 8003e6c:	0c000008 	.word	0x0c000008

08003e70 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003e74:	4b1b      	ldr	r3, [pc, #108]	; (8003ee4 <MX_I2C2_Init+0x74>)
 8003e76:	4a1c      	ldr	r2, [pc, #112]	; (8003ee8 <MX_I2C2_Init+0x78>)
 8003e78:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 8003e7a:	4b1a      	ldr	r3, [pc, #104]	; (8003ee4 <MX_I2C2_Init+0x74>)
 8003e7c:	4a1b      	ldr	r2, [pc, #108]	; (8003eec <MX_I2C2_Init+0x7c>)
 8003e7e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8003e80:	4b18      	ldr	r3, [pc, #96]	; (8003ee4 <MX_I2C2_Init+0x74>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003e86:	4b17      	ldr	r3, [pc, #92]	; (8003ee4 <MX_I2C2_Init+0x74>)
 8003e88:	2201      	movs	r2, #1
 8003e8a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003e8c:	4b15      	ldr	r3, [pc, #84]	; (8003ee4 <MX_I2C2_Init+0x74>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8003e92:	4b14      	ldr	r3, [pc, #80]	; (8003ee4 <MX_I2C2_Init+0x74>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003e98:	4b12      	ldr	r3, [pc, #72]	; (8003ee4 <MX_I2C2_Init+0x74>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003e9e:	4b11      	ldr	r3, [pc, #68]	; (8003ee4 <MX_I2C2_Init+0x74>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ea4:	4b0f      	ldr	r3, [pc, #60]	; (8003ee4 <MX_I2C2_Init+0x74>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003eaa:	4b0e      	ldr	r3, [pc, #56]	; (8003ee4 <MX_I2C2_Init+0x74>)
 8003eac:	0018      	movs	r0, r3
 8003eae:	f002 f9e7 	bl	8006280 <HAL_I2C_Init>
 8003eb2:	1e03      	subs	r3, r0, #0
 8003eb4:	d001      	beq.n	8003eba <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8003eb6:	f000 f9eb 	bl	8004290 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003eba:	4b0a      	ldr	r3, [pc, #40]	; (8003ee4 <MX_I2C2_Init+0x74>)
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	0018      	movs	r0, r3
 8003ec0:	f002 fa74 	bl	80063ac <HAL_I2CEx_ConfigAnalogFilter>
 8003ec4:	1e03      	subs	r3, r0, #0
 8003ec6:	d001      	beq.n	8003ecc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8003ec8:	f000 f9e2 	bl	8004290 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003ecc:	4b05      	ldr	r3, [pc, #20]	; (8003ee4 <MX_I2C2_Init+0x74>)
 8003ece:	2100      	movs	r1, #0
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	f002 fab7 	bl	8006444 <HAL_I2CEx_ConfigDigitalFilter>
 8003ed6:	1e03      	subs	r3, r0, #0
 8003ed8:	d001      	beq.n	8003ede <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8003eda:	f000 f9d9 	bl	8004290 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003ede:	46c0      	nop			; (mov r8, r8)
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	200002bc 	.word	0x200002bc
 8003ee8:	40005800 	.word	0x40005800
 8003eec:	00303d5b 	.word	0x00303d5b

08003ef0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b088      	sub	sp, #32
 8003ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ef6:	2310      	movs	r3, #16
 8003ef8:	18fb      	adds	r3, r7, r3
 8003efa:	0018      	movs	r0, r3
 8003efc:	2310      	movs	r3, #16
 8003efe:	001a      	movs	r2, r3
 8003f00:	2100      	movs	r1, #0
 8003f02:	f004 ff2e 	bl	8008d62 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f06:	1d3b      	adds	r3, r7, #4
 8003f08:	0018      	movs	r0, r3
 8003f0a:	230c      	movs	r3, #12
 8003f0c:	001a      	movs	r2, r3
 8003f0e:	2100      	movs	r1, #0
 8003f10:	f004 ff27 	bl	8008d62 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003f14:	4b1e      	ldr	r3, [pc, #120]	; (8003f90 <MX_TIM3_Init+0xa0>)
 8003f16:	4a1f      	ldr	r2, [pc, #124]	; (8003f94 <MX_TIM3_Init+0xa4>)
 8003f18:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003f1a:	4b1d      	ldr	r3, [pc, #116]	; (8003f90 <MX_TIM3_Init+0xa0>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f20:	4b1b      	ldr	r3, [pc, #108]	; (8003f90 <MX_TIM3_Init+0xa0>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003f26:	4b1a      	ldr	r3, [pc, #104]	; (8003f90 <MX_TIM3_Init+0xa0>)
 8003f28:	4a1b      	ldr	r2, [pc, #108]	; (8003f98 <MX_TIM3_Init+0xa8>)
 8003f2a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f2c:	4b18      	ldr	r3, [pc, #96]	; (8003f90 <MX_TIM3_Init+0xa0>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f32:	4b17      	ldr	r3, [pc, #92]	; (8003f90 <MX_TIM3_Init+0xa0>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003f38:	4b15      	ldr	r3, [pc, #84]	; (8003f90 <MX_TIM3_Init+0xa0>)
 8003f3a:	0018      	movs	r0, r3
 8003f3c:	f003 f958 	bl	80071f0 <HAL_TIM_Base_Init>
 8003f40:	1e03      	subs	r3, r0, #0
 8003f42:	d001      	beq.n	8003f48 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8003f44:	f000 f9a4 	bl	8004290 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f48:	2110      	movs	r1, #16
 8003f4a:	187b      	adds	r3, r7, r1
 8003f4c:	2280      	movs	r2, #128	; 0x80
 8003f4e:	0152      	lsls	r2, r2, #5
 8003f50:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003f52:	187a      	adds	r2, r7, r1
 8003f54:	4b0e      	ldr	r3, [pc, #56]	; (8003f90 <MX_TIM3_Init+0xa0>)
 8003f56:	0011      	movs	r1, r2
 8003f58:	0018      	movs	r0, r3
 8003f5a:	f003 fb27 	bl	80075ac <HAL_TIM_ConfigClockSource>
 8003f5e:	1e03      	subs	r3, r0, #0
 8003f60:	d001      	beq.n	8003f66 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8003f62:	f000 f995 	bl	8004290 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f66:	1d3b      	adds	r3, r7, #4
 8003f68:	2200      	movs	r2, #0
 8003f6a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f6c:	1d3b      	adds	r3, r7, #4
 8003f6e:	2200      	movs	r2, #0
 8003f70:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003f72:	1d3a      	adds	r2, r7, #4
 8003f74:	4b06      	ldr	r3, [pc, #24]	; (8003f90 <MX_TIM3_Init+0xa0>)
 8003f76:	0011      	movs	r1, r2
 8003f78:	0018      	movs	r0, r3
 8003f7a:	f003 fd1f 	bl	80079bc <HAL_TIMEx_MasterConfigSynchronization>
 8003f7e:	1e03      	subs	r3, r0, #0
 8003f80:	d001      	beq.n	8003f86 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8003f82:	f000 f985 	bl	8004290 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003f86:	46c0      	nop			; (mov r8, r8)
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	b008      	add	sp, #32
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	46c0      	nop			; (mov r8, r8)
 8003f90:	20000310 	.word	0x20000310
 8003f94:	40000400 	.word	0x40000400
 8003f98:	0000ffff 	.word	0x0000ffff

08003f9c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003fa0:	4b0e      	ldr	r3, [pc, #56]	; (8003fdc <MX_TIM14_Init+0x40>)
 8003fa2:	4a0f      	ldr	r2, [pc, #60]	; (8003fe0 <MX_TIM14_Init+0x44>)
 8003fa4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 15;
 8003fa6:	4b0d      	ldr	r3, [pc, #52]	; (8003fdc <MX_TIM14_Init+0x40>)
 8003fa8:	220f      	movs	r2, #15
 8003faa:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fac:	4b0b      	ldr	r3, [pc, #44]	; (8003fdc <MX_TIM14_Init+0x40>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = SLOW_PERIOD;
 8003fb2:	4b0a      	ldr	r3, [pc, #40]	; (8003fdc <MX_TIM14_Init+0x40>)
 8003fb4:	22fa      	movs	r2, #250	; 0xfa
 8003fb6:	00d2      	lsls	r2, r2, #3
 8003fb8:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fba:	4b08      	ldr	r3, [pc, #32]	; (8003fdc <MX_TIM14_Init+0x40>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fc0:	4b06      	ldr	r3, [pc, #24]	; (8003fdc <MX_TIM14_Init+0x40>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003fc6:	4b05      	ldr	r3, [pc, #20]	; (8003fdc <MX_TIM14_Init+0x40>)
 8003fc8:	0018      	movs	r0, r3
 8003fca:	f003 f911 	bl	80071f0 <HAL_TIM_Base_Init>
 8003fce:	1e03      	subs	r3, r0, #0
 8003fd0:	d001      	beq.n	8003fd6 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8003fd2:	f000 f95d 	bl	8004290 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003fd6:	46c0      	nop			; (mov r8, r8)
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	2000035c 	.word	0x2000035c
 8003fe0:	40002000 	.word	0x40002000

08003fe4 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003fe8:	4b0f      	ldr	r3, [pc, #60]	; (8004028 <MX_TIM16_Init+0x44>)
 8003fea:	4a10      	ldr	r2, [pc, #64]	; (800402c <MX_TIM16_Init+0x48>)
 8003fec:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 15;
 8003fee:	4b0e      	ldr	r3, [pc, #56]	; (8004028 <MX_TIM16_Init+0x44>)
 8003ff0:	220f      	movs	r2, #15
 8003ff2:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ff4:	4b0c      	ldr	r3, [pc, #48]	; (8004028 <MX_TIM16_Init+0x44>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = FAST_PERIOD;
 8003ffa:	4b0b      	ldr	r3, [pc, #44]	; (8004028 <MX_TIM16_Init+0x44>)
 8003ffc:	2250      	movs	r2, #80	; 0x50
 8003ffe:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004000:	4b09      	ldr	r3, [pc, #36]	; (8004028 <MX_TIM16_Init+0x44>)
 8004002:	2200      	movs	r2, #0
 8004004:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8004006:	4b08      	ldr	r3, [pc, #32]	; (8004028 <MX_TIM16_Init+0x44>)
 8004008:	2200      	movs	r2, #0
 800400a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800400c:	4b06      	ldr	r3, [pc, #24]	; (8004028 <MX_TIM16_Init+0x44>)
 800400e:	2200      	movs	r2, #0
 8004010:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8004012:	4b05      	ldr	r3, [pc, #20]	; (8004028 <MX_TIM16_Init+0x44>)
 8004014:	0018      	movs	r0, r3
 8004016:	f003 f8eb 	bl	80071f0 <HAL_TIM_Base_Init>
 800401a:	1e03      	subs	r3, r0, #0
 800401c:	d001      	beq.n	8004022 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 800401e:	f000 f937 	bl	8004290 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8004022:	46c0      	nop			; (mov r8, r8)
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	200003a8 	.word	0x200003a8
 800402c:	40014400 	.word	0x40014400

08004030 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004034:	4b23      	ldr	r3, [pc, #140]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004036:	4a24      	ldr	r2, [pc, #144]	; (80040c8 <MX_USART1_UART_Init+0x98>)
 8004038:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800403a:	4b22      	ldr	r3, [pc, #136]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800403c:	2296      	movs	r2, #150	; 0x96
 800403e:	0192      	lsls	r2, r2, #6
 8004040:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004042:	4b20      	ldr	r3, [pc, #128]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004044:	2200      	movs	r2, #0
 8004046:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004048:	4b1e      	ldr	r3, [pc, #120]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800404a:	2200      	movs	r2, #0
 800404c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800404e:	4b1d      	ldr	r3, [pc, #116]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004050:	2200      	movs	r2, #0
 8004052:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004054:	4b1b      	ldr	r3, [pc, #108]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004056:	220c      	movs	r2, #12
 8004058:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800405a:	4b1a      	ldr	r3, [pc, #104]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800405c:	2200      	movs	r2, #0
 800405e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004060:	4b18      	ldr	r3, [pc, #96]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004062:	2200      	movs	r2, #0
 8004064:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004066:	4b17      	ldr	r3, [pc, #92]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004068:	2200      	movs	r2, #0
 800406a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800406c:	4b15      	ldr	r3, [pc, #84]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800406e:	2200      	movs	r2, #0
 8004070:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004072:	4b14      	ldr	r3, [pc, #80]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 8004074:	2200      	movs	r2, #0
 8004076:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004078:	4b12      	ldr	r3, [pc, #72]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800407a:	0018      	movs	r0, r3
 800407c:	f003 fd1e 	bl	8007abc <HAL_UART_Init>
 8004080:	1e03      	subs	r3, r0, #0
 8004082:	d001      	beq.n	8004088 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004084:	f000 f904 	bl	8004290 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004088:	4b0e      	ldr	r3, [pc, #56]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800408a:	2100      	movs	r1, #0
 800408c:	0018      	movs	r0, r3
 800408e:	f004 fd45 	bl	8008b1c <HAL_UARTEx_SetTxFifoThreshold>
 8004092:	1e03      	subs	r3, r0, #0
 8004094:	d001      	beq.n	800409a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004096:	f000 f8fb 	bl	8004290 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800409a:	4b0a      	ldr	r3, [pc, #40]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 800409c:	2100      	movs	r1, #0
 800409e:	0018      	movs	r0, r3
 80040a0:	f004 fd7c 	bl	8008b9c <HAL_UARTEx_SetRxFifoThreshold>
 80040a4:	1e03      	subs	r3, r0, #0
 80040a6:	d001      	beq.n	80040ac <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80040a8:	f000 f8f2 	bl	8004290 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80040ac:	4b05      	ldr	r3, [pc, #20]	; (80040c4 <MX_USART1_UART_Init+0x94>)
 80040ae:	0018      	movs	r0, r3
 80040b0:	f004 fcfa 	bl	8008aa8 <HAL_UARTEx_DisableFifoMode>
 80040b4:	1e03      	subs	r3, r0, #0
 80040b6:	d001      	beq.n	80040bc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80040b8:	f000 f8ea 	bl	8004290 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80040bc:	46c0      	nop			; (mov r8, r8)
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	46c0      	nop			; (mov r8, r8)
 80040c4:	200003f4 	.word	0x200003f4
 80040c8:	40013800 	.word	0x40013800

080040cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80040d2:	4b10      	ldr	r3, [pc, #64]	; (8004114 <MX_DMA_Init+0x48>)
 80040d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040d6:	4b0f      	ldr	r3, [pc, #60]	; (8004114 <MX_DMA_Init+0x48>)
 80040d8:	2101      	movs	r1, #1
 80040da:	430a      	orrs	r2, r1
 80040dc:	639a      	str	r2, [r3, #56]	; 0x38
 80040de:	4b0d      	ldr	r3, [pc, #52]	; (8004114 <MX_DMA_Init+0x48>)
 80040e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e2:	2201      	movs	r2, #1
 80040e4:	4013      	ands	r3, r2
 80040e6:	607b      	str	r3, [r7, #4]
 80040e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80040ea:	2200      	movs	r2, #0
 80040ec:	2100      	movs	r1, #0
 80040ee:	2009      	movs	r0, #9
 80040f0:	f001 fc82 	bl	80059f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80040f4:	2009      	movs	r0, #9
 80040f6:	f001 fc94 	bl	8005a22 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80040fa:	2200      	movs	r2, #0
 80040fc:	2100      	movs	r1, #0
 80040fe:	200a      	movs	r0, #10
 8004100:	f001 fc7a 	bl	80059f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8004104:	200a      	movs	r0, #10
 8004106:	f001 fc8c 	bl	8005a22 <HAL_NVIC_EnableIRQ>

}
 800410a:	46c0      	nop			; (mov r8, r8)
 800410c:	46bd      	mov	sp, r7
 800410e:	b002      	add	sp, #8
 8004110:	bd80      	pop	{r7, pc}
 8004112:	46c0      	nop			; (mov r8, r8)
 8004114:	40021000 	.word	0x40021000

08004118 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004118:	b590      	push	{r4, r7, lr}
 800411a:	b08b      	sub	sp, #44	; 0x2c
 800411c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800411e:	2414      	movs	r4, #20
 8004120:	193b      	adds	r3, r7, r4
 8004122:	0018      	movs	r0, r3
 8004124:	2314      	movs	r3, #20
 8004126:	001a      	movs	r2, r3
 8004128:	2100      	movs	r1, #0
 800412a:	f004 fe1a 	bl	8008d62 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800412e:	4b54      	ldr	r3, [pc, #336]	; (8004280 <MX_GPIO_Init+0x168>)
 8004130:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004132:	4b53      	ldr	r3, [pc, #332]	; (8004280 <MX_GPIO_Init+0x168>)
 8004134:	2102      	movs	r1, #2
 8004136:	430a      	orrs	r2, r1
 8004138:	635a      	str	r2, [r3, #52]	; 0x34
 800413a:	4b51      	ldr	r3, [pc, #324]	; (8004280 <MX_GPIO_Init+0x168>)
 800413c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800413e:	2202      	movs	r2, #2
 8004140:	4013      	ands	r3, r2
 8004142:	613b      	str	r3, [r7, #16]
 8004144:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004146:	4b4e      	ldr	r3, [pc, #312]	; (8004280 <MX_GPIO_Init+0x168>)
 8004148:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800414a:	4b4d      	ldr	r3, [pc, #308]	; (8004280 <MX_GPIO_Init+0x168>)
 800414c:	2104      	movs	r1, #4
 800414e:	430a      	orrs	r2, r1
 8004150:	635a      	str	r2, [r3, #52]	; 0x34
 8004152:	4b4b      	ldr	r3, [pc, #300]	; (8004280 <MX_GPIO_Init+0x168>)
 8004154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004156:	2204      	movs	r2, #4
 8004158:	4013      	ands	r3, r2
 800415a:	60fb      	str	r3, [r7, #12]
 800415c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800415e:	4b48      	ldr	r3, [pc, #288]	; (8004280 <MX_GPIO_Init+0x168>)
 8004160:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004162:	4b47      	ldr	r3, [pc, #284]	; (8004280 <MX_GPIO_Init+0x168>)
 8004164:	2120      	movs	r1, #32
 8004166:	430a      	orrs	r2, r1
 8004168:	635a      	str	r2, [r3, #52]	; 0x34
 800416a:	4b45      	ldr	r3, [pc, #276]	; (8004280 <MX_GPIO_Init+0x168>)
 800416c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800416e:	2220      	movs	r2, #32
 8004170:	4013      	ands	r3, r2
 8004172:	60bb      	str	r3, [r7, #8]
 8004174:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004176:	4b42      	ldr	r3, [pc, #264]	; (8004280 <MX_GPIO_Init+0x168>)
 8004178:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800417a:	4b41      	ldr	r3, [pc, #260]	; (8004280 <MX_GPIO_Init+0x168>)
 800417c:	2101      	movs	r1, #1
 800417e:	430a      	orrs	r2, r1
 8004180:	635a      	str	r2, [r3, #52]	; 0x34
 8004182:	4b3f      	ldr	r3, [pc, #252]	; (8004280 <MX_GPIO_Init+0x168>)
 8004184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004186:	2201      	movs	r2, #1
 8004188:	4013      	ands	r3, r2
 800418a:	607b      	str	r3, [r7, #4]
 800418c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);
 800418e:	4b3d      	ldr	r3, [pc, #244]	; (8004284 <MX_GPIO_Init+0x16c>)
 8004190:	2200      	movs	r2, #0
 8004192:	2104      	movs	r1, #4
 8004194:	0018      	movs	r0, r3
 8004196:	f002 f817 	bl	80061c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_PIN_0_Pin|DRV8825_STP_Pin|DRV8825_DIR_Pin, GPIO_PIN_RESET);
 800419a:	23a0      	movs	r3, #160	; 0xa0
 800419c:	05db      	lsls	r3, r3, #23
 800419e:	2200      	movs	r2, #0
 80041a0:	21e0      	movs	r1, #224	; 0xe0
 80041a2:	0018      	movs	r0, r3
 80041a4:	f002 f810 	bl	80061c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_PIN_1_GPIO_Port, DEBUG_PIN_1_Pin, GPIO_PIN_RESET);
 80041a8:	4b37      	ldr	r3, [pc, #220]	; (8004288 <MX_GPIO_Init+0x170>)
 80041aa:	2200      	movs	r2, #0
 80041ac:	2101      	movs	r1, #1
 80041ae:	0018      	movs	r0, r3
 80041b0:	f002 f80a 	bl	80061c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LIMIT_SWITCH_0_Pin */
  GPIO_InitStruct.Pin = LIMIT_SWITCH_0_Pin;
 80041b4:	193b      	adds	r3, r7, r4
 80041b6:	2280      	movs	r2, #128	; 0x80
 80041b8:	01d2      	lsls	r2, r2, #7
 80041ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80041bc:	193b      	adds	r3, r7, r4
 80041be:	2288      	movs	r2, #136	; 0x88
 80041c0:	0352      	lsls	r2, r2, #13
 80041c2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041c4:	193b      	adds	r3, r7, r4
 80041c6:	2200      	movs	r2, #0
 80041c8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LIMIT_SWITCH_0_GPIO_Port, &GPIO_InitStruct);
 80041ca:	193b      	adds	r3, r7, r4
 80041cc:	4a2f      	ldr	r2, [pc, #188]	; (800428c <MX_GPIO_Init+0x174>)
 80041ce:	0019      	movs	r1, r3
 80041d0:	0010      	movs	r0, r2
 80041d2:	f001 fe95 	bl	8005f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : DEBUG_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 80041d6:	193b      	adds	r3, r7, r4
 80041d8:	2204      	movs	r2, #4
 80041da:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80041dc:	193b      	adds	r3, r7, r4
 80041de:	2201      	movs	r2, #1
 80041e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041e2:	193b      	adds	r3, r7, r4
 80041e4:	2200      	movs	r2, #0
 80041e6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041e8:	193b      	adds	r3, r7, r4
 80041ea:	2200      	movs	r2, #0
 80041ec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 80041ee:	193b      	adds	r3, r7, r4
 80041f0:	4a24      	ldr	r2, [pc, #144]	; (8004284 <MX_GPIO_Init+0x16c>)
 80041f2:	0019      	movs	r1, r3
 80041f4:	0010      	movs	r0, r2
 80041f6:	f001 fe83 	bl	8005f00 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIMIT_SWITCH_1_Pin PA4 */
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin|GPIO_PIN_4;
 80041fa:	193b      	adds	r3, r7, r4
 80041fc:	2212      	movs	r2, #18
 80041fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004200:	193b      	adds	r3, r7, r4
 8004202:	2288      	movs	r2, #136	; 0x88
 8004204:	0352      	lsls	r2, r2, #13
 8004206:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004208:	193b      	adds	r3, r7, r4
 800420a:	2200      	movs	r2, #0
 800420c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800420e:	193a      	adds	r2, r7, r4
 8004210:	23a0      	movs	r3, #160	; 0xa0
 8004212:	05db      	lsls	r3, r3, #23
 8004214:	0011      	movs	r1, r2
 8004216:	0018      	movs	r0, r3
 8004218:	f001 fe72 	bl	8005f00 <HAL_GPIO_Init>

  /*Configure GPIO pins : DEBUG_PIN_0_Pin DRV8825_STP_Pin DRV8825_DIR_Pin */
  GPIO_InitStruct.Pin = DEBUG_PIN_0_Pin|DRV8825_STP_Pin|DRV8825_DIR_Pin;
 800421c:	193b      	adds	r3, r7, r4
 800421e:	22e0      	movs	r2, #224	; 0xe0
 8004220:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004222:	193b      	adds	r3, r7, r4
 8004224:	2201      	movs	r2, #1
 8004226:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004228:	193b      	adds	r3, r7, r4
 800422a:	2200      	movs	r2, #0
 800422c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800422e:	193b      	adds	r3, r7, r4
 8004230:	2200      	movs	r2, #0
 8004232:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004234:	193a      	adds	r2, r7, r4
 8004236:	23a0      	movs	r3, #160	; 0xa0
 8004238:	05db      	lsls	r3, r3, #23
 800423a:	0011      	movs	r1, r2
 800423c:	0018      	movs	r0, r3
 800423e:	f001 fe5f 	bl	8005f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : DEBUG_PIN_1_Pin */
  GPIO_InitStruct.Pin = DEBUG_PIN_1_Pin;
 8004242:	0021      	movs	r1, r4
 8004244:	187b      	adds	r3, r7, r1
 8004246:	2201      	movs	r2, #1
 8004248:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800424a:	187b      	adds	r3, r7, r1
 800424c:	2201      	movs	r2, #1
 800424e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004250:	187b      	adds	r3, r7, r1
 8004252:	2200      	movs	r2, #0
 8004254:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004256:	187b      	adds	r3, r7, r1
 8004258:	2200      	movs	r2, #0
 800425a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DEBUG_PIN_1_GPIO_Port, &GPIO_InitStruct);
 800425c:	187b      	adds	r3, r7, r1
 800425e:	4a0a      	ldr	r2, [pc, #40]	; (8004288 <MX_GPIO_Init+0x170>)
 8004260:	0019      	movs	r1, r3
 8004262:	0010      	movs	r0, r2
 8004264:	f001 fe4c 	bl	8005f00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8004268:	2200      	movs	r2, #0
 800426a:	2100      	movs	r1, #0
 800426c:	2007      	movs	r0, #7
 800426e:	f001 fbc3 	bl	80059f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8004272:	2007      	movs	r0, #7
 8004274:	f001 fbd5 	bl	8005a22 <HAL_NVIC_EnableIRQ>

}
 8004278:	46c0      	nop			; (mov r8, r8)
 800427a:	46bd      	mov	sp, r7
 800427c:	b00b      	add	sp, #44	; 0x2c
 800427e:	bd90      	pop	{r4, r7, pc}
 8004280:	40021000 	.word	0x40021000
 8004284:	50001400 	.word	0x50001400
 8004288:	50000400 	.word	0x50000400
 800428c:	50000800 	.word	0x50000800

08004290 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004294:	b672      	cpsid	i
}
 8004296:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004298:	e7fe      	b.n	8004298 <Error_Handler+0x8>

0800429a <new_motor>:
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Motor object
Motor *new_motor(
	PinData *_dir_pin,
	PinData *_stp_pin
) {
 800429a:	b580      	push	{r7, lr}
 800429c:	b084      	sub	sp, #16
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
 80042a2:	6039      	str	r1, [r7, #0]
    Motor *motor = (Motor*) malloc(sizeof(Motor));
 80042a4:	2008      	movs	r0, #8
 80042a6:	f004 fd49 	bl	8008d3c <malloc>
 80042aa:	0003      	movs	r3, r0
 80042ac:	60fb      	str	r3, [r7, #12]
    motor->dir_pin = _dir_pin;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	601a      	str	r2, [r3, #0]
    motor->stp_pin = _stp_pin;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	683a      	ldr	r2, [r7, #0]
 80042b8:	605a      	str	r2, [r3, #4]
	return motor;
 80042ba:	68fb      	ldr	r3, [r7, #12]
}
 80042bc:	0018      	movs	r0, r3
 80042be:	46bd      	mov	sp, r7
 80042c0:	b004      	add	sp, #16
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <step_motor_direction>:

// REQUIRES: motor is a Motor object
// and direction is a bool that dictates direction
// MODIFIES: nothing
// EFFECTS: Moves the motor a certain by a certain amount of steps
void step_motor_direction(Motor *motor, bool dir) {
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	000a      	movs	r2, r1
 80042ce:	1cfb      	adds	r3, r7, #3
 80042d0:	701a      	strb	r2, [r3, #0]
	set_pin_value(motor->dir_pin, dir);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	1cfb      	adds	r3, r7, #3
 80042d8:	781b      	ldrb	r3, [r3, #0]
 80042da:	0019      	movs	r1, r3
 80042dc:	0010      	movs	r0, r2
 80042de:	f000 f83a 	bl	8004356 <set_pin_value>
	set_pin_value(motor->stp_pin, GPIO_PIN_SET);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2101      	movs	r1, #1
 80042e8:	0018      	movs	r0, r3
 80042ea:	f000 f834 	bl	8004356 <set_pin_value>
	for (int i = 0; i < 10; ++i);
 80042ee:	2300      	movs	r3, #0
 80042f0:	60fb      	str	r3, [r7, #12]
 80042f2:	e002      	b.n	80042fa <step_motor_direction+0x36>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	3301      	adds	r3, #1
 80042f8:	60fb      	str	r3, [r7, #12]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2b09      	cmp	r3, #9
 80042fe:	ddf9      	ble.n	80042f4 <step_motor_direction+0x30>
	set_pin_value(motor->stp_pin, GPIO_PIN_RESET);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	2100      	movs	r1, #0
 8004306:	0018      	movs	r0, r3
 8004308:	f000 f825 	bl	8004356 <set_pin_value>
}
 800430c:	46c0      	nop			; (mov r8, r8)
 800430e:	46bd      	mov	sp, r7
 8004310:	b004      	add	sp, #16
 8004312:	bd80      	pop	{r7, pc}

08004314 <new_pin_data>:
// REQUIRES: _port and _pin corresponds to
// the port and pin and _is_output is boolean
// that is true if the pin is an output pin.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created PinData object
PinData *new_pin_data(GPIO_TypeDef *_port, uint16_t _pin, bool _is_output) {
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	0008      	movs	r0, r1
 800431e:	0011      	movs	r1, r2
 8004320:	1cbb      	adds	r3, r7, #2
 8004322:	1c02      	adds	r2, r0, #0
 8004324:	801a      	strh	r2, [r3, #0]
 8004326:	1c7b      	adds	r3, r7, #1
 8004328:	1c0a      	adds	r2, r1, #0
 800432a:	701a      	strb	r2, [r3, #0]
    PinData *pin_data = (PinData*) malloc(sizeof(PinData));
 800432c:	2008      	movs	r0, #8
 800432e:	f004 fd05 	bl	8008d3c <malloc>
 8004332:	0003      	movs	r3, r0
 8004334:	60fb      	str	r3, [r7, #12]
	pin_data->port = _port;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	601a      	str	r2, [r3, #0]
    pin_data->pin = _pin;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	1cba      	adds	r2, r7, #2
 8004340:	8812      	ldrh	r2, [r2, #0]
 8004342:	809a      	strh	r2, [r3, #4]
    pin_data->is_output = _is_output;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	1c7a      	adds	r2, r7, #1
 8004348:	7812      	ldrb	r2, [r2, #0]
 800434a:	719a      	strb	r2, [r3, #6]
	return pin_data;
 800434c:	68fb      	ldr	r3, [r7, #12]
}
 800434e:	0018      	movs	r0, r3
 8004350:	46bd      	mov	sp, r7
 8004352:	b004      	add	sp, #16
 8004354:	bd80      	pop	{r7, pc}

08004356 <set_pin_value>:

// REQUIRES: pin_data is PinData and value is 0 or 1
// MODIFIES: nothing
// EFFECTS: Sets pin to value
void set_pin_value(PinData *pin_data, uint8_t value) {
 8004356:	b580      	push	{r7, lr}
 8004358:	b082      	sub	sp, #8
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
 800435e:	000a      	movs	r2, r1
 8004360:	1cfb      	adds	r3, r7, #3
 8004362:	701a      	strb	r2, [r3, #0]
	if (!pin_data->is_output) {
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	799b      	ldrb	r3, [r3, #6]
 8004368:	2201      	movs	r2, #1
 800436a:	4053      	eors	r3, r2
 800436c:	b2db      	uxtb	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10c      	bne.n	800438c <set_pin_value+0x36>
		return;
	}
	HAL_GPIO_WritePin(pin_data->port, pin_data->pin, value == 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6818      	ldr	r0, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	8899      	ldrh	r1, [r3, #4]
 800437a:	1cfb      	adds	r3, r7, #3
 800437c:	781b      	ldrb	r3, [r3, #0]
 800437e:	1e5a      	subs	r2, r3, #1
 8004380:	4193      	sbcs	r3, r2
 8004382:	b2db      	uxtb	r3, r3
 8004384:	001a      	movs	r2, r3
 8004386:	f001 ff1f 	bl	80061c8 <HAL_GPIO_WritePin>
 800438a:	e000      	b.n	800438e <set_pin_value+0x38>
		return;
 800438c:	46c0      	nop			; (mov r8, r8)
}
 800438e:	46bd      	mov	sp, r7
 8004390:	b002      	add	sp, #8
 8004392:	bd80      	pop	{r7, pc}

08004394 <new_potentiometer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Potentiometer object
Potentiometer *new_potentiometer(ADCSensor *_adc_sensor, uint8_t _rank) {
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	000a      	movs	r2, r1
 800439e:	1cfb      	adds	r3, r7, #3
 80043a0:	701a      	strb	r2, [r3, #0]
    Potentiometer *potentiometer = (Potentiometer*) malloc(sizeof(Potentiometer));
 80043a2:	2008      	movs	r0, #8
 80043a4:	f004 fcca 	bl	8008d3c <malloc>
 80043a8:	0003      	movs	r3, r0
 80043aa:	60fb      	str	r3, [r7, #12]
    potentiometer->adc_sensor = _adc_sensor;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	601a      	str	r2, [r3, #0]
    potentiometer->rank = _rank;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	1cfa      	adds	r2, r7, #3
 80043b6:	7812      	ldrb	r2, [r2, #0]
 80043b8:	711a      	strb	r2, [r3, #4]
    return potentiometer;
 80043ba:	68fb      	ldr	r3, [r7, #12]
}
 80043bc:	0018      	movs	r0, r3
 80043be:	46bd      	mov	sp, r7
 80043c0:	b004      	add	sp, #16
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <new_skater>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _force_sensor is a ForceSensor object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Skater object
Skater *new_skater(ForceSensor *_force_sensor) {
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
	Skater *skater = (Skater*) malloc(sizeof(Skater));
 80043cc:	2008      	movs	r0, #8
 80043ce:	f004 fcb5 	bl	8008d3c <malloc>
 80043d2:	0003      	movs	r3, r0
 80043d4:	60fb      	str	r3, [r7, #12]
	skater->force_sensor = _force_sensor;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	601a      	str	r2, [r3, #0]
	skater->ms_since_skater_detected = 0;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	605a      	str	r2, [r3, #4]
	return skater;
 80043e2:	68fb      	ldr	r3, [r7, #12]
}
 80043e4:	0018      	movs	r0, r3
 80043e6:	46bd      	mov	sp, r7
 80043e8:	b004      	add	sp, #16
 80043ea:	bd80      	pop	{r7, pc}

080043ec <is_skater_gone>:

// REQUIRES: skater is a Skater object
// MODIFIES: nothing
// EFFECTS: Returns whether skater is gone or not
bool is_skater_gone(Skater *skater) {
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
	return skater->ms_since_skater_detected >= TIME_INDICATING_SKATER_ABSENCE_MS;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6859      	ldr	r1, [r3, #4]
 80043f8:	23fa      	movs	r3, #250	; 0xfa
 80043fa:	009a      	lsls	r2, r3, #2
 80043fc:	2300      	movs	r3, #0
 80043fe:	4291      	cmp	r1, r2
 8004400:	415b      	adcs	r3, r3
 8004402:	b2db      	uxtb	r3, r3
}
 8004404:	0018      	movs	r0, r3
 8004406:	46bd      	mov	sp, r7
 8004408:	b002      	add	sp, #8
 800440a:	bd80      	pop	{r7, pc}

0800440c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004412:	4b0f      	ldr	r3, [pc, #60]	; (8004450 <HAL_MspInit+0x44>)
 8004414:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004416:	4b0e      	ldr	r3, [pc, #56]	; (8004450 <HAL_MspInit+0x44>)
 8004418:	2101      	movs	r1, #1
 800441a:	430a      	orrs	r2, r1
 800441c:	641a      	str	r2, [r3, #64]	; 0x40
 800441e:	4b0c      	ldr	r3, [pc, #48]	; (8004450 <HAL_MspInit+0x44>)
 8004420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004422:	2201      	movs	r2, #1
 8004424:	4013      	ands	r3, r2
 8004426:	607b      	str	r3, [r7, #4]
 8004428:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800442a:	4b09      	ldr	r3, [pc, #36]	; (8004450 <HAL_MspInit+0x44>)
 800442c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800442e:	4b08      	ldr	r3, [pc, #32]	; (8004450 <HAL_MspInit+0x44>)
 8004430:	2180      	movs	r1, #128	; 0x80
 8004432:	0549      	lsls	r1, r1, #21
 8004434:	430a      	orrs	r2, r1
 8004436:	63da      	str	r2, [r3, #60]	; 0x3c
 8004438:	4b05      	ldr	r3, [pc, #20]	; (8004450 <HAL_MspInit+0x44>)
 800443a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800443c:	2380      	movs	r3, #128	; 0x80
 800443e:	055b      	lsls	r3, r3, #21
 8004440:	4013      	ands	r3, r2
 8004442:	603b      	str	r3, [r7, #0]
 8004444:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004446:	46c0      	nop			; (mov r8, r8)
 8004448:	46bd      	mov	sp, r7
 800444a:	b002      	add	sp, #8
 800444c:	bd80      	pop	{r7, pc}
 800444e:	46c0      	nop			; (mov r8, r8)
 8004450:	40021000 	.word	0x40021000

08004454 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004454:	b590      	push	{r4, r7, lr}
 8004456:	b095      	sub	sp, #84	; 0x54
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800445c:	233c      	movs	r3, #60	; 0x3c
 800445e:	18fb      	adds	r3, r7, r3
 8004460:	0018      	movs	r0, r3
 8004462:	2314      	movs	r3, #20
 8004464:	001a      	movs	r2, r3
 8004466:	2100      	movs	r1, #0
 8004468:	f004 fc7b 	bl	8008d62 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800446c:	2414      	movs	r4, #20
 800446e:	193b      	adds	r3, r7, r4
 8004470:	0018      	movs	r0, r3
 8004472:	2328      	movs	r3, #40	; 0x28
 8004474:	001a      	movs	r2, r3
 8004476:	2100      	movs	r1, #0
 8004478:	f004 fc73 	bl	8008d62 <memset>
  if(hadc->Instance==ADC1)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a35      	ldr	r2, [pc, #212]	; (8004558 <HAL_ADC_MspInit+0x104>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d164      	bne.n	8004550 <HAL_ADC_MspInit+0xfc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004486:	193b      	adds	r3, r7, r4
 8004488:	2280      	movs	r2, #128	; 0x80
 800448a:	01d2      	lsls	r2, r2, #7
 800448c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800448e:	193b      	adds	r3, r7, r4
 8004490:	2200      	movs	r2, #0
 8004492:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004494:	193b      	adds	r3, r7, r4
 8004496:	0018      	movs	r0, r3
 8004498:	f002 fd30 	bl	8006efc <HAL_RCCEx_PeriphCLKConfig>
 800449c:	1e03      	subs	r3, r0, #0
 800449e:	d001      	beq.n	80044a4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80044a0:	f7ff fef6 	bl	8004290 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80044a4:	4b2d      	ldr	r3, [pc, #180]	; (800455c <HAL_ADC_MspInit+0x108>)
 80044a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044a8:	4b2c      	ldr	r3, [pc, #176]	; (800455c <HAL_ADC_MspInit+0x108>)
 80044aa:	2180      	movs	r1, #128	; 0x80
 80044ac:	0349      	lsls	r1, r1, #13
 80044ae:	430a      	orrs	r2, r1
 80044b0:	641a      	str	r2, [r3, #64]	; 0x40
 80044b2:	4b2a      	ldr	r3, [pc, #168]	; (800455c <HAL_ADC_MspInit+0x108>)
 80044b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044b6:	2380      	movs	r3, #128	; 0x80
 80044b8:	035b      	lsls	r3, r3, #13
 80044ba:	4013      	ands	r3, r2
 80044bc:	613b      	str	r3, [r7, #16]
 80044be:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044c0:	4b26      	ldr	r3, [pc, #152]	; (800455c <HAL_ADC_MspInit+0x108>)
 80044c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044c4:	4b25      	ldr	r3, [pc, #148]	; (800455c <HAL_ADC_MspInit+0x108>)
 80044c6:	2101      	movs	r1, #1
 80044c8:	430a      	orrs	r2, r1
 80044ca:	635a      	str	r2, [r3, #52]	; 0x34
 80044cc:	4b23      	ldr	r3, [pc, #140]	; (800455c <HAL_ADC_MspInit+0x108>)
 80044ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044d0:	2201      	movs	r2, #1
 80044d2:	4013      	ands	r3, r2
 80044d4:	60fb      	str	r3, [r7, #12]
 80044d6:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = FORCE_SENSOR_Pin|POTENTIOMETER_Pin|BATTERYDATA_Pin;
 80044d8:	213c      	movs	r1, #60	; 0x3c
 80044da:	187b      	adds	r3, r7, r1
 80044dc:	220d      	movs	r2, #13
 80044de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80044e0:	187b      	adds	r3, r7, r1
 80044e2:	2203      	movs	r2, #3
 80044e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e6:	187b      	adds	r3, r7, r1
 80044e8:	2200      	movs	r2, #0
 80044ea:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044ec:	187a      	adds	r2, r7, r1
 80044ee:	23a0      	movs	r3, #160	; 0xa0
 80044f0:	05db      	lsls	r3, r3, #23
 80044f2:	0011      	movs	r1, r2
 80044f4:	0018      	movs	r0, r3
 80044f6:	f001 fd03 	bl	8005f00 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80044fa:	4b19      	ldr	r3, [pc, #100]	; (8004560 <HAL_ADC_MspInit+0x10c>)
 80044fc:	4a19      	ldr	r2, [pc, #100]	; (8004564 <HAL_ADC_MspInit+0x110>)
 80044fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004500:	4b17      	ldr	r3, [pc, #92]	; (8004560 <HAL_ADC_MspInit+0x10c>)
 8004502:	2205      	movs	r2, #5
 8004504:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004506:	4b16      	ldr	r3, [pc, #88]	; (8004560 <HAL_ADC_MspInit+0x10c>)
 8004508:	2200      	movs	r2, #0
 800450a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800450c:	4b14      	ldr	r3, [pc, #80]	; (8004560 <HAL_ADC_MspInit+0x10c>)
 800450e:	2200      	movs	r2, #0
 8004510:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004512:	4b13      	ldr	r3, [pc, #76]	; (8004560 <HAL_ADC_MspInit+0x10c>)
 8004514:	2280      	movs	r2, #128	; 0x80
 8004516:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004518:	4b11      	ldr	r3, [pc, #68]	; (8004560 <HAL_ADC_MspInit+0x10c>)
 800451a:	2280      	movs	r2, #128	; 0x80
 800451c:	0052      	lsls	r2, r2, #1
 800451e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004520:	4b0f      	ldr	r3, [pc, #60]	; (8004560 <HAL_ADC_MspInit+0x10c>)
 8004522:	2280      	movs	r2, #128	; 0x80
 8004524:	00d2      	lsls	r2, r2, #3
 8004526:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004528:	4b0d      	ldr	r3, [pc, #52]	; (8004560 <HAL_ADC_MspInit+0x10c>)
 800452a:	2220      	movs	r2, #32
 800452c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800452e:	4b0c      	ldr	r3, [pc, #48]	; (8004560 <HAL_ADC_MspInit+0x10c>)
 8004530:	2200      	movs	r2, #0
 8004532:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004534:	4b0a      	ldr	r3, [pc, #40]	; (8004560 <HAL_ADC_MspInit+0x10c>)
 8004536:	0018      	movs	r0, r3
 8004538:	f001 fa90 	bl	8005a5c <HAL_DMA_Init>
 800453c:	1e03      	subs	r3, r0, #0
 800453e:	d001      	beq.n	8004544 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 8004540:	f7ff fea6 	bl	8004290 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a06      	ldr	r2, [pc, #24]	; (8004560 <HAL_ADC_MspInit+0x10c>)
 8004548:	651a      	str	r2, [r3, #80]	; 0x50
 800454a:	4b05      	ldr	r3, [pc, #20]	; (8004560 <HAL_ADC_MspInit+0x10c>)
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004550:	46c0      	nop			; (mov r8, r8)
 8004552:	46bd      	mov	sp, r7
 8004554:	b015      	add	sp, #84	; 0x54
 8004556:	bd90      	pop	{r4, r7, pc}
 8004558:	40012400 	.word	0x40012400
 800455c:	40021000 	.word	0x40021000
 8004560:	20000260 	.word	0x20000260
 8004564:	40020008 	.word	0x40020008

08004568 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004568:	b590      	push	{r4, r7, lr}
 800456a:	b08b      	sub	sp, #44	; 0x2c
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004570:	2414      	movs	r4, #20
 8004572:	193b      	adds	r3, r7, r4
 8004574:	0018      	movs	r0, r3
 8004576:	2314      	movs	r3, #20
 8004578:	001a      	movs	r2, r3
 800457a:	2100      	movs	r1, #0
 800457c:	f004 fbf1 	bl	8008d62 <memset>
  if(hi2c->Instance==I2C2)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a1c      	ldr	r2, [pc, #112]	; (80045f8 <HAL_I2C_MspInit+0x90>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d131      	bne.n	80045ee <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800458a:	4b1c      	ldr	r3, [pc, #112]	; (80045fc <HAL_I2C_MspInit+0x94>)
 800458c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800458e:	4b1b      	ldr	r3, [pc, #108]	; (80045fc <HAL_I2C_MspInit+0x94>)
 8004590:	2101      	movs	r1, #1
 8004592:	430a      	orrs	r2, r1
 8004594:	635a      	str	r2, [r3, #52]	; 0x34
 8004596:	4b19      	ldr	r3, [pc, #100]	; (80045fc <HAL_I2C_MspInit+0x94>)
 8004598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800459a:	2201      	movs	r2, #1
 800459c:	4013      	ands	r3, r2
 800459e:	613b      	str	r3, [r7, #16]
 80045a0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA11 [PA9]     ------> I2C2_SCL
    PA12 [PA10]     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 80045a2:	193b      	adds	r3, r7, r4
 80045a4:	22c0      	movs	r2, #192	; 0xc0
 80045a6:	0152      	lsls	r2, r2, #5
 80045a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80045aa:	0021      	movs	r1, r4
 80045ac:	187b      	adds	r3, r7, r1
 80045ae:	2212      	movs	r2, #18
 80045b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b2:	187b      	adds	r3, r7, r1
 80045b4:	2200      	movs	r2, #0
 80045b6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045b8:	187b      	adds	r3, r7, r1
 80045ba:	2200      	movs	r2, #0
 80045bc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80045be:	187b      	adds	r3, r7, r1
 80045c0:	2206      	movs	r2, #6
 80045c2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045c4:	187a      	adds	r2, r7, r1
 80045c6:	23a0      	movs	r3, #160	; 0xa0
 80045c8:	05db      	lsls	r3, r3, #23
 80045ca:	0011      	movs	r1, r2
 80045cc:	0018      	movs	r0, r3
 80045ce:	f001 fc97 	bl	8005f00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80045d2:	4b0a      	ldr	r3, [pc, #40]	; (80045fc <HAL_I2C_MspInit+0x94>)
 80045d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045d6:	4b09      	ldr	r3, [pc, #36]	; (80045fc <HAL_I2C_MspInit+0x94>)
 80045d8:	2180      	movs	r1, #128	; 0x80
 80045da:	03c9      	lsls	r1, r1, #15
 80045dc:	430a      	orrs	r2, r1
 80045de:	63da      	str	r2, [r3, #60]	; 0x3c
 80045e0:	4b06      	ldr	r3, [pc, #24]	; (80045fc <HAL_I2C_MspInit+0x94>)
 80045e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045e4:	2380      	movs	r3, #128	; 0x80
 80045e6:	03db      	lsls	r3, r3, #15
 80045e8:	4013      	ands	r3, r2
 80045ea:	60fb      	str	r3, [r7, #12]
 80045ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80045ee:	46c0      	nop			; (mov r8, r8)
 80045f0:	46bd      	mov	sp, r7
 80045f2:	b00b      	add	sp, #44	; 0x2c
 80045f4:	bd90      	pop	{r4, r7, pc}
 80045f6:	46c0      	nop			; (mov r8, r8)
 80045f8:	40005800 	.word	0x40005800
 80045fc:	40021000 	.word	0x40021000

08004600 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a25      	ldr	r2, [pc, #148]	; (80046a4 <HAL_TIM_Base_MspInit+0xa4>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d10c      	bne.n	800462c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004612:	4b25      	ldr	r3, [pc, #148]	; (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004614:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004616:	4b24      	ldr	r3, [pc, #144]	; (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004618:	2102      	movs	r1, #2
 800461a:	430a      	orrs	r2, r1
 800461c:	63da      	str	r2, [r3, #60]	; 0x3c
 800461e:	4b22      	ldr	r3, [pc, #136]	; (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004622:	2202      	movs	r2, #2
 8004624:	4013      	ands	r3, r2
 8004626:	617b      	str	r3, [r7, #20]
 8004628:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800462a:	e036      	b.n	800469a <HAL_TIM_Base_MspInit+0x9a>
  else if(htim_base->Instance==TIM14)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a1e      	ldr	r2, [pc, #120]	; (80046ac <HAL_TIM_Base_MspInit+0xac>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d116      	bne.n	8004664 <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8004636:	4b1c      	ldr	r3, [pc, #112]	; (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004638:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800463a:	4b1b      	ldr	r3, [pc, #108]	; (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 800463c:	2180      	movs	r1, #128	; 0x80
 800463e:	0209      	lsls	r1, r1, #8
 8004640:	430a      	orrs	r2, r1
 8004642:	641a      	str	r2, [r3, #64]	; 0x40
 8004644:	4b18      	ldr	r3, [pc, #96]	; (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004646:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004648:	2380      	movs	r3, #128	; 0x80
 800464a:	021b      	lsls	r3, r3, #8
 800464c:	4013      	ands	r3, r2
 800464e:	613b      	str	r3, [r7, #16]
 8004650:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8004652:	2200      	movs	r2, #0
 8004654:	2100      	movs	r1, #0
 8004656:	2013      	movs	r0, #19
 8004658:	f001 f9ce 	bl	80059f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 800465c:	2013      	movs	r0, #19
 800465e:	f001 f9e0 	bl	8005a22 <HAL_NVIC_EnableIRQ>
}
 8004662:	e01a      	b.n	800469a <HAL_TIM_Base_MspInit+0x9a>
  else if(htim_base->Instance==TIM16)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a11      	ldr	r2, [pc, #68]	; (80046b0 <HAL_TIM_Base_MspInit+0xb0>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d115      	bne.n	800469a <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800466e:	4b0e      	ldr	r3, [pc, #56]	; (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004670:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004672:	4b0d      	ldr	r3, [pc, #52]	; (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004674:	2180      	movs	r1, #128	; 0x80
 8004676:	0289      	lsls	r1, r1, #10
 8004678:	430a      	orrs	r2, r1
 800467a:	641a      	str	r2, [r3, #64]	; 0x40
 800467c:	4b0a      	ldr	r3, [pc, #40]	; (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 800467e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004680:	2380      	movs	r3, #128	; 0x80
 8004682:	029b      	lsls	r3, r3, #10
 8004684:	4013      	ands	r3, r2
 8004686:	60fb      	str	r3, [r7, #12]
 8004688:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800468a:	2200      	movs	r2, #0
 800468c:	2100      	movs	r1, #0
 800468e:	2015      	movs	r0, #21
 8004690:	f001 f9b2 	bl	80059f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8004694:	2015      	movs	r0, #21
 8004696:	f001 f9c4 	bl	8005a22 <HAL_NVIC_EnableIRQ>
}
 800469a:	46c0      	nop			; (mov r8, r8)
 800469c:	46bd      	mov	sp, r7
 800469e:	b006      	add	sp, #24
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	46c0      	nop			; (mov r8, r8)
 80046a4:	40000400 	.word	0x40000400
 80046a8:	40021000 	.word	0x40021000
 80046ac:	40002000 	.word	0x40002000
 80046b0:	40014400 	.word	0x40014400

080046b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80046b4:	b590      	push	{r4, r7, lr}
 80046b6:	b095      	sub	sp, #84	; 0x54
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046bc:	233c      	movs	r3, #60	; 0x3c
 80046be:	18fb      	adds	r3, r7, r3
 80046c0:	0018      	movs	r0, r3
 80046c2:	2314      	movs	r3, #20
 80046c4:	001a      	movs	r2, r3
 80046c6:	2100      	movs	r1, #0
 80046c8:	f004 fb4b 	bl	8008d62 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80046cc:	2414      	movs	r4, #20
 80046ce:	193b      	adds	r3, r7, r4
 80046d0:	0018      	movs	r0, r3
 80046d2:	2328      	movs	r3, #40	; 0x28
 80046d4:	001a      	movs	r2, r3
 80046d6:	2100      	movs	r1, #0
 80046d8:	f004 fb43 	bl	8008d62 <memset>
  if(huart->Instance==USART1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a37      	ldr	r2, [pc, #220]	; (80047c0 <HAL_UART_MspInit+0x10c>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d167      	bne.n	80047b6 <HAL_UART_MspInit+0x102>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80046e6:	193b      	adds	r3, r7, r4
 80046e8:	2201      	movs	r2, #1
 80046ea:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80046ec:	193b      	adds	r3, r7, r4
 80046ee:	2200      	movs	r2, #0
 80046f0:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80046f2:	193b      	adds	r3, r7, r4
 80046f4:	0018      	movs	r0, r3
 80046f6:	f002 fc01 	bl	8006efc <HAL_RCCEx_PeriphCLKConfig>
 80046fa:	1e03      	subs	r3, r0, #0
 80046fc:	d001      	beq.n	8004702 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80046fe:	f7ff fdc7 	bl	8004290 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004702:	4b30      	ldr	r3, [pc, #192]	; (80047c4 <HAL_UART_MspInit+0x110>)
 8004704:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004706:	4b2f      	ldr	r3, [pc, #188]	; (80047c4 <HAL_UART_MspInit+0x110>)
 8004708:	2180      	movs	r1, #128	; 0x80
 800470a:	01c9      	lsls	r1, r1, #7
 800470c:	430a      	orrs	r2, r1
 800470e:	641a      	str	r2, [r3, #64]	; 0x40
 8004710:	4b2c      	ldr	r3, [pc, #176]	; (80047c4 <HAL_UART_MspInit+0x110>)
 8004712:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004714:	2380      	movs	r3, #128	; 0x80
 8004716:	01db      	lsls	r3, r3, #7
 8004718:	4013      	ands	r3, r2
 800471a:	613b      	str	r3, [r7, #16]
 800471c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800471e:	4b29      	ldr	r3, [pc, #164]	; (80047c4 <HAL_UART_MspInit+0x110>)
 8004720:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004722:	4b28      	ldr	r3, [pc, #160]	; (80047c4 <HAL_UART_MspInit+0x110>)
 8004724:	2102      	movs	r1, #2
 8004726:	430a      	orrs	r2, r1
 8004728:	635a      	str	r2, [r3, #52]	; 0x34
 800472a:	4b26      	ldr	r3, [pc, #152]	; (80047c4 <HAL_UART_MspInit+0x110>)
 800472c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800472e:	2202      	movs	r2, #2
 8004730:	4013      	ands	r3, r2
 8004732:	60fb      	str	r3, [r7, #12]
 8004734:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = BLUETOOTH_UART_RX_Pin|BLUETOOTH_UART_TX_Pin;
 8004736:	213c      	movs	r1, #60	; 0x3c
 8004738:	187b      	adds	r3, r7, r1
 800473a:	22c0      	movs	r2, #192	; 0xc0
 800473c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800473e:	187b      	adds	r3, r7, r1
 8004740:	2202      	movs	r2, #2
 8004742:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004744:	187b      	adds	r3, r7, r1
 8004746:	2200      	movs	r2, #0
 8004748:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800474a:	187b      	adds	r3, r7, r1
 800474c:	2200      	movs	r2, #0
 800474e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8004750:	187b      	adds	r3, r7, r1
 8004752:	2200      	movs	r2, #0
 8004754:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004756:	187b      	adds	r3, r7, r1
 8004758:	4a1b      	ldr	r2, [pc, #108]	; (80047c8 <HAL_UART_MspInit+0x114>)
 800475a:	0019      	movs	r1, r3
 800475c:	0010      	movs	r0, r2
 800475e:	f001 fbcf 	bl	8005f00 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8004762:	4b1a      	ldr	r3, [pc, #104]	; (80047cc <HAL_UART_MspInit+0x118>)
 8004764:	4a1a      	ldr	r2, [pc, #104]	; (80047d0 <HAL_UART_MspInit+0x11c>)
 8004766:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004768:	4b18      	ldr	r3, [pc, #96]	; (80047cc <HAL_UART_MspInit+0x118>)
 800476a:	2232      	movs	r2, #50	; 0x32
 800476c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800476e:	4b17      	ldr	r3, [pc, #92]	; (80047cc <HAL_UART_MspInit+0x118>)
 8004770:	2200      	movs	r2, #0
 8004772:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004774:	4b15      	ldr	r3, [pc, #84]	; (80047cc <HAL_UART_MspInit+0x118>)
 8004776:	2200      	movs	r2, #0
 8004778:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800477a:	4b14      	ldr	r3, [pc, #80]	; (80047cc <HAL_UART_MspInit+0x118>)
 800477c:	2280      	movs	r2, #128	; 0x80
 800477e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004780:	4b12      	ldr	r3, [pc, #72]	; (80047cc <HAL_UART_MspInit+0x118>)
 8004782:	2200      	movs	r2, #0
 8004784:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004786:	4b11      	ldr	r3, [pc, #68]	; (80047cc <HAL_UART_MspInit+0x118>)
 8004788:	2200      	movs	r2, #0
 800478a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800478c:	4b0f      	ldr	r3, [pc, #60]	; (80047cc <HAL_UART_MspInit+0x118>)
 800478e:	2220      	movs	r2, #32
 8004790:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004792:	4b0e      	ldr	r3, [pc, #56]	; (80047cc <HAL_UART_MspInit+0x118>)
 8004794:	2200      	movs	r2, #0
 8004796:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004798:	4b0c      	ldr	r3, [pc, #48]	; (80047cc <HAL_UART_MspInit+0x118>)
 800479a:	0018      	movs	r0, r3
 800479c:	f001 f95e 	bl	8005a5c <HAL_DMA_Init>
 80047a0:	1e03      	subs	r3, r0, #0
 80047a2:	d001      	beq.n	80047a8 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 80047a4:	f7ff fd74 	bl	8004290 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2180      	movs	r1, #128	; 0x80
 80047ac:	4a07      	ldr	r2, [pc, #28]	; (80047cc <HAL_UART_MspInit+0x118>)
 80047ae:	505a      	str	r2, [r3, r1]
 80047b0:	4b06      	ldr	r3, [pc, #24]	; (80047cc <HAL_UART_MspInit+0x118>)
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80047b6:	46c0      	nop			; (mov r8, r8)
 80047b8:	46bd      	mov	sp, r7
 80047ba:	b015      	add	sp, #84	; 0x54
 80047bc:	bd90      	pop	{r4, r7, pc}
 80047be:	46c0      	nop			; (mov r8, r8)
 80047c0:	40013800 	.word	0x40013800
 80047c4:	40021000 	.word	0x40021000
 80047c8:	50000400 	.word	0x50000400
 80047cc:	20000488 	.word	0x20000488
 80047d0:	4002001c 	.word	0x4002001c

080047d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80047d8:	e7fe      	b.n	80047d8 <NMI_Handler+0x4>

080047da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047de:	e7fe      	b.n	80047de <HardFault_Handler+0x4>

080047e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80047e4:	46c0      	nop			; (mov r8, r8)
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047ee:	46c0      	nop			; (mov r8, r8)
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047f8:	f000 f998 	bl	8004b2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047fc:	46c0      	nop			; (mov r8, r8)
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004806:	2010      	movs	r0, #16
 8004808:	f001 fcfc 	bl	8006204 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LIMIT_SWITCH_0_Pin);
 800480c:	2380      	movs	r3, #128	; 0x80
 800480e:	01db      	lsls	r3, r3, #7
 8004810:	0018      	movs	r0, r3
 8004812:	f001 fcf7 	bl	8006204 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004816:	46c0      	nop			; (mov r8, r8)
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004820:	4b03      	ldr	r3, [pc, #12]	; (8004830 <DMA1_Channel1_IRQHandler+0x14>)
 8004822:	0018      	movs	r0, r3
 8004824:	f001 fa2a 	bl	8005c7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004828:	46c0      	nop			; (mov r8, r8)
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	46c0      	nop			; (mov r8, r8)
 8004830:	20000260 	.word	0x20000260

08004834 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004838:	4b03      	ldr	r3, [pc, #12]	; (8004848 <DMA1_Channel2_3_IRQHandler+0x14>)
 800483a:	0018      	movs	r0, r3
 800483c:	f001 fa1e 	bl	8005c7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004840:	46c0      	nop			; (mov r8, r8)
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	20000488 	.word	0x20000488

0800484c <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8004850:	4b03      	ldr	r3, [pc, #12]	; (8004860 <TIM14_IRQHandler+0x14>)
 8004852:	0018      	movs	r0, r3
 8004854:	f002 fd78 	bl	8007348 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8004858:	46c0      	nop			; (mov r8, r8)
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	46c0      	nop			; (mov r8, r8)
 8004860:	2000035c 	.word	0x2000035c

08004864 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004868:	4b03      	ldr	r3, [pc, #12]	; (8004878 <TIM16_IRQHandler+0x14>)
 800486a:	0018      	movs	r0, r3
 800486c:	f002 fd6c 	bl	8007348 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8004870:	46c0      	nop			; (mov r8, r8)
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	46c0      	nop			; (mov r8, r8)
 8004878:	200003a8 	.word	0x200003a8

0800487c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
	return 1;
 8004880:	2301      	movs	r3, #1
}
 8004882:	0018      	movs	r0, r3
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <_kill>:

int _kill(int pid, int sig)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004892:	f004 fa29 	bl	8008ce8 <__errno>
 8004896:	0003      	movs	r3, r0
 8004898:	2216      	movs	r2, #22
 800489a:	601a      	str	r2, [r3, #0]
	return -1;
 800489c:	2301      	movs	r3, #1
 800489e:	425b      	negs	r3, r3
}
 80048a0:	0018      	movs	r0, r3
 80048a2:	46bd      	mov	sp, r7
 80048a4:	b002      	add	sp, #8
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <_exit>:

void _exit (int status)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80048b0:	2301      	movs	r3, #1
 80048b2:	425a      	negs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	0011      	movs	r1, r2
 80048b8:	0018      	movs	r0, r3
 80048ba:	f7ff ffe5 	bl	8004888 <_kill>
	while (1) {}		/* Make sure we hang here */
 80048be:	e7fe      	b.n	80048be <_exit+0x16>

080048c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b086      	sub	sp, #24
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048cc:	2300      	movs	r3, #0
 80048ce:	617b      	str	r3, [r7, #20]
 80048d0:	e00a      	b.n	80048e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80048d2:	e000      	b.n	80048d6 <_read+0x16>
 80048d4:	bf00      	nop
 80048d6:	0001      	movs	r1, r0
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	1c5a      	adds	r2, r3, #1
 80048dc:	60ba      	str	r2, [r7, #8]
 80048de:	b2ca      	uxtb	r2, r1
 80048e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	3301      	adds	r3, #1
 80048e6:	617b      	str	r3, [r7, #20]
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	dbf0      	blt.n	80048d2 <_read+0x12>
	}

return len;
 80048f0:	687b      	ldr	r3, [r7, #4]
}
 80048f2:	0018      	movs	r0, r3
 80048f4:	46bd      	mov	sp, r7
 80048f6:	b006      	add	sp, #24
 80048f8:	bd80      	pop	{r7, pc}

080048fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b086      	sub	sp, #24
 80048fe:	af00      	add	r7, sp, #0
 8004900:	60f8      	str	r0, [r7, #12]
 8004902:	60b9      	str	r1, [r7, #8]
 8004904:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004906:	2300      	movs	r3, #0
 8004908:	617b      	str	r3, [r7, #20]
 800490a:	e009      	b.n	8004920 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	1c5a      	adds	r2, r3, #1
 8004910:	60ba      	str	r2, [r7, #8]
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	0018      	movs	r0, r3
 8004916:	e000      	b.n	800491a <_write+0x20>
 8004918:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	3301      	adds	r3, #1
 800491e:	617b      	str	r3, [r7, #20]
 8004920:	697a      	ldr	r2, [r7, #20]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	429a      	cmp	r2, r3
 8004926:	dbf1      	blt.n	800490c <_write+0x12>
	}
	return len;
 8004928:	687b      	ldr	r3, [r7, #4]
}
 800492a:	0018      	movs	r0, r3
 800492c:	46bd      	mov	sp, r7
 800492e:	b006      	add	sp, #24
 8004930:	bd80      	pop	{r7, pc}

08004932 <_close>:

int _close(int file)
{
 8004932:	b580      	push	{r7, lr}
 8004934:	b082      	sub	sp, #8
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
	return -1;
 800493a:	2301      	movs	r3, #1
 800493c:	425b      	negs	r3, r3
}
 800493e:	0018      	movs	r0, r3
 8004940:	46bd      	mov	sp, r7
 8004942:	b002      	add	sp, #8
 8004944:	bd80      	pop	{r7, pc}

08004946 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004946:	b580      	push	{r7, lr}
 8004948:	b082      	sub	sp, #8
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
 800494e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	2280      	movs	r2, #128	; 0x80
 8004954:	0192      	lsls	r2, r2, #6
 8004956:	605a      	str	r2, [r3, #4]
	return 0;
 8004958:	2300      	movs	r3, #0
}
 800495a:	0018      	movs	r0, r3
 800495c:	46bd      	mov	sp, r7
 800495e:	b002      	add	sp, #8
 8004960:	bd80      	pop	{r7, pc}

08004962 <_isatty>:

int _isatty(int file)
{
 8004962:	b580      	push	{r7, lr}
 8004964:	b082      	sub	sp, #8
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
	return 1;
 800496a:	2301      	movs	r3, #1
}
 800496c:	0018      	movs	r0, r3
 800496e:	46bd      	mov	sp, r7
 8004970:	b002      	add	sp, #8
 8004972:	bd80      	pop	{r7, pc}

08004974 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
	return 0;
 8004980:	2300      	movs	r3, #0
}
 8004982:	0018      	movs	r0, r3
 8004984:	46bd      	mov	sp, r7
 8004986:	b004      	add	sp, #16
 8004988:	bd80      	pop	{r7, pc}
	...

0800498c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004994:	4a14      	ldr	r2, [pc, #80]	; (80049e8 <_sbrk+0x5c>)
 8004996:	4b15      	ldr	r3, [pc, #84]	; (80049ec <_sbrk+0x60>)
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80049a0:	4b13      	ldr	r3, [pc, #76]	; (80049f0 <_sbrk+0x64>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d102      	bne.n	80049ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80049a8:	4b11      	ldr	r3, [pc, #68]	; (80049f0 <_sbrk+0x64>)
 80049aa:	4a12      	ldr	r2, [pc, #72]	; (80049f4 <_sbrk+0x68>)
 80049ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80049ae:	4b10      	ldr	r3, [pc, #64]	; (80049f0 <_sbrk+0x64>)
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	18d3      	adds	r3, r2, r3
 80049b6:	693a      	ldr	r2, [r7, #16]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d207      	bcs.n	80049cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80049bc:	f004 f994 	bl	8008ce8 <__errno>
 80049c0:	0003      	movs	r3, r0
 80049c2:	220c      	movs	r2, #12
 80049c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80049c6:	2301      	movs	r3, #1
 80049c8:	425b      	negs	r3, r3
 80049ca:	e009      	b.n	80049e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80049cc:	4b08      	ldr	r3, [pc, #32]	; (80049f0 <_sbrk+0x64>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80049d2:	4b07      	ldr	r3, [pc, #28]	; (80049f0 <_sbrk+0x64>)
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	18d2      	adds	r2, r2, r3
 80049da:	4b05      	ldr	r3, [pc, #20]	; (80049f0 <_sbrk+0x64>)
 80049dc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80049de:	68fb      	ldr	r3, [r7, #12]
}
 80049e0:	0018      	movs	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	b006      	add	sp, #24
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	20002000 	.word	0x20002000
 80049ec:	00000400 	.word	0x00000400
 80049f0:	2000052c 	.word	0x2000052c
 80049f4:	20000548 	.word	0x20000548

080049f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80049fc:	46c0      	nop			; (mov r8, r8)
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
	...

08004a04 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004a04:	480d      	ldr	r0, [pc, #52]	; (8004a3c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004a06:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004a08:	f7ff fff6 	bl	80049f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004a0c:	480c      	ldr	r0, [pc, #48]	; (8004a40 <LoopForever+0x6>)
  ldr r1, =_edata
 8004a0e:	490d      	ldr	r1, [pc, #52]	; (8004a44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004a10:	4a0d      	ldr	r2, [pc, #52]	; (8004a48 <LoopForever+0xe>)
  movs r3, #0
 8004a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004a14:	e002      	b.n	8004a1c <LoopCopyDataInit>

08004a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004a1a:	3304      	adds	r3, #4

08004a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004a20:	d3f9      	bcc.n	8004a16 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004a22:	4a0a      	ldr	r2, [pc, #40]	; (8004a4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004a24:	4c0a      	ldr	r4, [pc, #40]	; (8004a50 <LoopForever+0x16>)
  movs r3, #0
 8004a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004a28:	e001      	b.n	8004a2e <LoopFillZerobss>

08004a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004a2c:	3204      	adds	r2, #4

08004a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004a30:	d3fb      	bcc.n	8004a2a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004a32:	f004 f95f 	bl	8008cf4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8004a36:	f7fe fffd 	bl	8003a34 <main>

08004a3a <LoopForever>:

LoopForever:
  b LoopForever
 8004a3a:	e7fe      	b.n	8004a3a <LoopForever>
  ldr   r0, =_estack
 8004a3c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004a44:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8004a48:	0800de64 	.word	0x0800de64
  ldr r2, =_sbss
 8004a4c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8004a50:	20000544 	.word	0x20000544

08004a54 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004a54:	e7fe      	b.n	8004a54 <ADC1_IRQHandler>
	...

08004a58 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004a5e:	1dfb      	adds	r3, r7, #7
 8004a60:	2200      	movs	r2, #0
 8004a62:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a64:	4b0b      	ldr	r3, [pc, #44]	; (8004a94 <HAL_Init+0x3c>)
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	4b0a      	ldr	r3, [pc, #40]	; (8004a94 <HAL_Init+0x3c>)
 8004a6a:	2180      	movs	r1, #128	; 0x80
 8004a6c:	0049      	lsls	r1, r1, #1
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004a72:	2003      	movs	r0, #3
 8004a74:	f000 f810 	bl	8004a98 <HAL_InitTick>
 8004a78:	1e03      	subs	r3, r0, #0
 8004a7a:	d003      	beq.n	8004a84 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004a7c:	1dfb      	adds	r3, r7, #7
 8004a7e:	2201      	movs	r2, #1
 8004a80:	701a      	strb	r2, [r3, #0]
 8004a82:	e001      	b.n	8004a88 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004a84:	f7ff fcc2 	bl	800440c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004a88:	1dfb      	adds	r3, r7, #7
 8004a8a:	781b      	ldrb	r3, [r3, #0]
}
 8004a8c:	0018      	movs	r0, r3
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	b002      	add	sp, #8
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	40022000 	.word	0x40022000

08004a98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a98:	b590      	push	{r4, r7, lr}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004aa0:	230f      	movs	r3, #15
 8004aa2:	18fb      	adds	r3, r7, r3
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004aa8:	4b1d      	ldr	r3, [pc, #116]	; (8004b20 <HAL_InitTick+0x88>)
 8004aaa:	781b      	ldrb	r3, [r3, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d02b      	beq.n	8004b08 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004ab0:	4b1c      	ldr	r3, [pc, #112]	; (8004b24 <HAL_InitTick+0x8c>)
 8004ab2:	681c      	ldr	r4, [r3, #0]
 8004ab4:	4b1a      	ldr	r3, [pc, #104]	; (8004b20 <HAL_InitTick+0x88>)
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	0019      	movs	r1, r3
 8004aba:	23fa      	movs	r3, #250	; 0xfa
 8004abc:	0098      	lsls	r0, r3, #2
 8004abe:	f7fb fb3d 	bl	800013c <__udivsi3>
 8004ac2:	0003      	movs	r3, r0
 8004ac4:	0019      	movs	r1, r3
 8004ac6:	0020      	movs	r0, r4
 8004ac8:	f7fb fb38 	bl	800013c <__udivsi3>
 8004acc:	0003      	movs	r3, r0
 8004ace:	0018      	movs	r0, r3
 8004ad0:	f000 ffb7 	bl	8005a42 <HAL_SYSTICK_Config>
 8004ad4:	1e03      	subs	r3, r0, #0
 8004ad6:	d112      	bne.n	8004afe <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2b03      	cmp	r3, #3
 8004adc:	d80a      	bhi.n	8004af4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ade:	6879      	ldr	r1, [r7, #4]
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	425b      	negs	r3, r3
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	0018      	movs	r0, r3
 8004ae8:	f000 ff86 	bl	80059f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004aec:	4b0e      	ldr	r3, [pc, #56]	; (8004b28 <HAL_InitTick+0x90>)
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	601a      	str	r2, [r3, #0]
 8004af2:	e00d      	b.n	8004b10 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8004af4:	230f      	movs	r3, #15
 8004af6:	18fb      	adds	r3, r7, r3
 8004af8:	2201      	movs	r2, #1
 8004afa:	701a      	strb	r2, [r3, #0]
 8004afc:	e008      	b.n	8004b10 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004afe:	230f      	movs	r3, #15
 8004b00:	18fb      	adds	r3, r7, r3
 8004b02:	2201      	movs	r2, #1
 8004b04:	701a      	strb	r2, [r3, #0]
 8004b06:	e003      	b.n	8004b10 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004b08:	230f      	movs	r3, #15
 8004b0a:	18fb      	adds	r3, r7, r3
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004b10:	230f      	movs	r3, #15
 8004b12:	18fb      	adds	r3, r7, r3
 8004b14:	781b      	ldrb	r3, [r3, #0]
}
 8004b16:	0018      	movs	r0, r3
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	b005      	add	sp, #20
 8004b1c:	bd90      	pop	{r4, r7, pc}
 8004b1e:	46c0      	nop			; (mov r8, r8)
 8004b20:	20000008 	.word	0x20000008
 8004b24:	20000000 	.word	0x20000000
 8004b28:	20000004 	.word	0x20000004

08004b2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004b30:	4b05      	ldr	r3, [pc, #20]	; (8004b48 <HAL_IncTick+0x1c>)
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	001a      	movs	r2, r3
 8004b36:	4b05      	ldr	r3, [pc, #20]	; (8004b4c <HAL_IncTick+0x20>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	18d2      	adds	r2, r2, r3
 8004b3c:	4b03      	ldr	r3, [pc, #12]	; (8004b4c <HAL_IncTick+0x20>)
 8004b3e:	601a      	str	r2, [r3, #0]
}
 8004b40:	46c0      	nop			; (mov r8, r8)
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	46c0      	nop			; (mov r8, r8)
 8004b48:	20000008 	.word	0x20000008
 8004b4c:	20000530 	.word	0x20000530

08004b50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	af00      	add	r7, sp, #0
  return uwTick;
 8004b54:	4b02      	ldr	r3, [pc, #8]	; (8004b60 <HAL_GetTick+0x10>)
 8004b56:	681b      	ldr	r3, [r3, #0]
}
 8004b58:	0018      	movs	r0, r3
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	46c0      	nop			; (mov r8, r8)
 8004b60:	20000530 	.word	0x20000530

08004b64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b6c:	f7ff fff0 	bl	8004b50 <HAL_GetTick>
 8004b70:	0003      	movs	r3, r0
 8004b72:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	d005      	beq.n	8004b8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b7e:	4b0a      	ldr	r3, [pc, #40]	; (8004ba8 <HAL_Delay+0x44>)
 8004b80:	781b      	ldrb	r3, [r3, #0]
 8004b82:	001a      	movs	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	189b      	adds	r3, r3, r2
 8004b88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004b8a:	46c0      	nop			; (mov r8, r8)
 8004b8c:	f7ff ffe0 	bl	8004b50 <HAL_GetTick>
 8004b90:	0002      	movs	r2, r0
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d8f7      	bhi.n	8004b8c <HAL_Delay+0x28>
  {
  }
}
 8004b9c:	46c0      	nop			; (mov r8, r8)
 8004b9e:	46c0      	nop			; (mov r8, r8)
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	b004      	add	sp, #16
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	46c0      	nop			; (mov r8, r8)
 8004ba8:	20000008 	.word	0x20000008

08004bac <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a05      	ldr	r2, [pc, #20]	; (8004bd0 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8004bbc:	401a      	ands	r2, r3
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	431a      	orrs	r2, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	601a      	str	r2, [r3, #0]
}
 8004bc6:	46c0      	nop			; (mov r8, r8)
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	b002      	add	sp, #8
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	46c0      	nop			; (mov r8, r8)
 8004bd0:	fe3fffff 	.word	0xfe3fffff

08004bd4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	23e0      	movs	r3, #224	; 0xe0
 8004be2:	045b      	lsls	r3, r3, #17
 8004be4:	4013      	ands	r3, r2
}
 8004be6:	0018      	movs	r0, r3
 8004be8:	46bd      	mov	sp, r7
 8004bea:	b002      	add	sp, #8
 8004bec:	bd80      	pop	{r7, pc}

08004bee <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b084      	sub	sp, #16
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	60f8      	str	r0, [r7, #12]
 8004bf6:	60b9      	str	r1, [r7, #8]
 8004bf8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	68ba      	ldr	r2, [r7, #8]
 8004c00:	2104      	movs	r1, #4
 8004c02:	400a      	ands	r2, r1
 8004c04:	2107      	movs	r1, #7
 8004c06:	4091      	lsls	r1, r2
 8004c08:	000a      	movs	r2, r1
 8004c0a:	43d2      	mvns	r2, r2
 8004c0c:	401a      	ands	r2, r3
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	2104      	movs	r1, #4
 8004c12:	400b      	ands	r3, r1
 8004c14:	6879      	ldr	r1, [r7, #4]
 8004c16:	4099      	lsls	r1, r3
 8004c18:	000b      	movs	r3, r1
 8004c1a:	431a      	orrs	r2, r3
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8004c20:	46c0      	nop			; (mov r8, r8)
 8004c22:	46bd      	mov	sp, r7
 8004c24:	b004      	add	sp, #16
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	683a      	ldr	r2, [r7, #0]
 8004c38:	2104      	movs	r1, #4
 8004c3a:	400a      	ands	r2, r1
 8004c3c:	2107      	movs	r1, #7
 8004c3e:	4091      	lsls	r1, r2
 8004c40:	000a      	movs	r2, r1
 8004c42:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	2104      	movs	r1, #4
 8004c48:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004c4a:	40da      	lsrs	r2, r3
 8004c4c:	0013      	movs	r3, r2
}
 8004c4e:	0018      	movs	r0, r3
 8004c50:	46bd      	mov	sp, r7
 8004c52:	b002      	add	sp, #8
 8004c54:	bd80      	pop	{r7, pc}

08004c56 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004c56:	b580      	push	{r7, lr}
 8004c58:	b082      	sub	sp, #8
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68da      	ldr	r2, [r3, #12]
 8004c62:	23c0      	movs	r3, #192	; 0xc0
 8004c64:	011b      	lsls	r3, r3, #4
 8004c66:	4013      	ands	r3, r2
 8004c68:	d101      	bne.n	8004c6e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e000      	b.n	8004c70 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004c6e:	2300      	movs	r3, #0
}
 8004c70:	0018      	movs	r0, r3
 8004c72:	46bd      	mov	sp, r7
 8004c74:	b002      	add	sp, #8
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	211f      	movs	r1, #31
 8004c8c:	400a      	ands	r2, r1
 8004c8e:	210f      	movs	r1, #15
 8004c90:	4091      	lsls	r1, r2
 8004c92:	000a      	movs	r2, r1
 8004c94:	43d2      	mvns	r2, r2
 8004c96:	401a      	ands	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	0e9b      	lsrs	r3, r3, #26
 8004c9c:	210f      	movs	r1, #15
 8004c9e:	4019      	ands	r1, r3
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	201f      	movs	r0, #31
 8004ca4:	4003      	ands	r3, r0
 8004ca6:	4099      	lsls	r1, r3
 8004ca8:	000b      	movs	r3, r1
 8004caa:	431a      	orrs	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004cb0:	46c0      	nop			; (mov r8, r8)
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	b004      	add	sp, #16
 8004cb6:	bd80      	pop	{r7, pc}

08004cb8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	035b      	lsls	r3, r3, #13
 8004cca:	0b5b      	lsrs	r3, r3, #13
 8004ccc:	431a      	orrs	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004cd2:	46c0      	nop			; (mov r8, r8)
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	b002      	add	sp, #8
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b082      	sub	sp, #8
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
 8004ce2:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	0352      	lsls	r2, r2, #13
 8004cec:	0b52      	lsrs	r2, r2, #13
 8004cee:	43d2      	mvns	r2, r2
 8004cf0:	401a      	ands	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004cf6:	46c0      	nop			; (mov r8, r8)
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	b002      	add	sp, #8
 8004cfc:	bd80      	pop	{r7, pc}
	...

08004d00 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	68ba      	ldr	r2, [r7, #8]
 8004d12:	0212      	lsls	r2, r2, #8
 8004d14:	43d2      	mvns	r2, r2
 8004d16:	401a      	ands	r2, r3
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	021b      	lsls	r3, r3, #8
 8004d1c:	6879      	ldr	r1, [r7, #4]
 8004d1e:	400b      	ands	r3, r1
 8004d20:	4904      	ldr	r1, [pc, #16]	; (8004d34 <LL_ADC_SetChannelSamplingTime+0x34>)
 8004d22:	400b      	ands	r3, r1
 8004d24:	431a      	orrs	r2, r3
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8004d2a:	46c0      	nop			; (mov r8, r8)
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	b004      	add	sp, #16
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	46c0      	nop			; (mov r8, r8)
 8004d34:	07ffff00 	.word	0x07ffff00

08004d38 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	4a05      	ldr	r2, [pc, #20]	; (8004d5c <LL_ADC_EnableInternalRegulator+0x24>)
 8004d46:	4013      	ands	r3, r2
 8004d48:	2280      	movs	r2, #128	; 0x80
 8004d4a:	0552      	lsls	r2, r2, #21
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004d52:	46c0      	nop			; (mov r8, r8)
 8004d54:	46bd      	mov	sp, r7
 8004d56:	b002      	add	sp, #8
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	46c0      	nop			; (mov r8, r8)
 8004d5c:	6fffffe8 	.word	0x6fffffe8

08004d60 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689a      	ldr	r2, [r3, #8]
 8004d6c:	2380      	movs	r3, #128	; 0x80
 8004d6e:	055b      	lsls	r3, r3, #21
 8004d70:	401a      	ands	r2, r3
 8004d72:	2380      	movs	r3, #128	; 0x80
 8004d74:	055b      	lsls	r3, r3, #21
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d101      	bne.n	8004d7e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e000      	b.n	8004d80 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	0018      	movs	r0, r3
 8004d82:	46bd      	mov	sp, r7
 8004d84:	b002      	add	sp, #8
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	4a04      	ldr	r2, [pc, #16]	; (8004da8 <LL_ADC_Enable+0x20>)
 8004d96:	4013      	ands	r3, r2
 8004d98:	2201      	movs	r2, #1
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004da0:	46c0      	nop			; (mov r8, r8)
 8004da2:	46bd      	mov	sp, r7
 8004da4:	b002      	add	sp, #8
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	7fffffe8 	.word	0x7fffffe8

08004dac <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	4a04      	ldr	r2, [pc, #16]	; (8004dcc <LL_ADC_Disable+0x20>)
 8004dba:	4013      	ands	r3, r2
 8004dbc:	2202      	movs	r2, #2
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004dc4:	46c0      	nop			; (mov r8, r8)
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	b002      	add	sp, #8
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	7fffffe8 	.word	0x7fffffe8

08004dd0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	4013      	ands	r3, r2
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d101      	bne.n	8004de8 <LL_ADC_IsEnabled+0x18>
 8004de4:	2301      	movs	r3, #1
 8004de6:	e000      	b.n	8004dea <LL_ADC_IsEnabled+0x1a>
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	0018      	movs	r0, r3
 8004dec:	46bd      	mov	sp, r7
 8004dee:	b002      	add	sp, #8
 8004df0:	bd80      	pop	{r7, pc}
	...

08004df4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	4a04      	ldr	r2, [pc, #16]	; (8004e14 <LL_ADC_REG_StartConversion+0x20>)
 8004e02:	4013      	ands	r3, r2
 8004e04:	2204      	movs	r2, #4
 8004e06:	431a      	orrs	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004e0c:	46c0      	nop			; (mov r8, r8)
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	b002      	add	sp, #8
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	7fffffe8 	.word	0x7fffffe8

08004e18 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	2204      	movs	r2, #4
 8004e26:	4013      	ands	r3, r2
 8004e28:	2b04      	cmp	r3, #4
 8004e2a:	d101      	bne.n	8004e30 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e000      	b.n	8004e32 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	0018      	movs	r0, r3
 8004e34:	46bd      	mov	sp, r7
 8004e36:	b002      	add	sp, #8
 8004e38:	bd80      	pop	{r7, pc}
	...

08004e3c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b088      	sub	sp, #32
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e44:	231f      	movs	r3, #31
 8004e46:	18fb      	adds	r3, r7, r3
 8004e48:	2200      	movs	r2, #0
 8004e4a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8004e50:	2300      	movs	r3, #0
 8004e52:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004e54:	2300      	movs	r3, #0
 8004e56:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e17f      	b.n	8005162 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d10a      	bne.n	8004e80 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	0018      	movs	r0, r3
 8004e6e:	f7ff faf1 	bl	8004454 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2254      	movs	r2, #84	; 0x54
 8004e7c:	2100      	movs	r1, #0
 8004e7e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	0018      	movs	r0, r3
 8004e86:	f7ff ff6b 	bl	8004d60 <LL_ADC_IsInternalRegulatorEnabled>
 8004e8a:	1e03      	subs	r3, r0, #0
 8004e8c:	d115      	bne.n	8004eba <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	0018      	movs	r0, r3
 8004e94:	f7ff ff50 	bl	8004d38 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e98:	4bb4      	ldr	r3, [pc, #720]	; (800516c <HAL_ADC_Init+0x330>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	49b4      	ldr	r1, [pc, #720]	; (8005170 <HAL_ADC_Init+0x334>)
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	f7fb f94c 	bl	800013c <__udivsi3>
 8004ea4:	0003      	movs	r3, r0
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	005b      	lsls	r3, r3, #1
 8004eaa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004eac:	e002      	b.n	8004eb4 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1f9      	bne.n	8004eae <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	0018      	movs	r0, r3
 8004ec0:	f7ff ff4e 	bl	8004d60 <LL_ADC_IsInternalRegulatorEnabled>
 8004ec4:	1e03      	subs	r3, r0, #0
 8004ec6:	d10f      	bne.n	8004ee8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ecc:	2210      	movs	r2, #16
 8004ece:	431a      	orrs	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ed8:	2201      	movs	r2, #1
 8004eda:	431a      	orrs	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004ee0:	231f      	movs	r3, #31
 8004ee2:	18fb      	adds	r3, r7, r3
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	0018      	movs	r0, r3
 8004eee:	f7ff ff93 	bl	8004e18 <LL_ADC_REG_IsConversionOngoing>
 8004ef2:	0003      	movs	r3, r0
 8004ef4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004efa:	2210      	movs	r2, #16
 8004efc:	4013      	ands	r3, r2
 8004efe:	d000      	beq.n	8004f02 <HAL_ADC_Init+0xc6>
 8004f00:	e122      	b.n	8005148 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d000      	beq.n	8004f0a <HAL_ADC_Init+0xce>
 8004f08:	e11e      	b.n	8005148 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f0e:	4a99      	ldr	r2, [pc, #612]	; (8005174 <HAL_ADC_Init+0x338>)
 8004f10:	4013      	ands	r3, r2
 8004f12:	2202      	movs	r2, #2
 8004f14:	431a      	orrs	r2, r3
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	0018      	movs	r0, r3
 8004f20:	f7ff ff56 	bl	8004dd0 <LL_ADC_IsEnabled>
 8004f24:	1e03      	subs	r3, r0, #0
 8004f26:	d000      	beq.n	8004f2a <HAL_ADC_Init+0xee>
 8004f28:	e0ad      	b.n	8005086 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	7e1b      	ldrb	r3, [r3, #24]
 8004f32:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004f34:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	7e5b      	ldrb	r3, [r3, #25]
 8004f3a:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004f3c:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	7e9b      	ldrb	r3, [r3, #26]
 8004f42:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004f44:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d002      	beq.n	8004f54 <HAL_ADC_Init+0x118>
 8004f4e:	2380      	movs	r3, #128	; 0x80
 8004f50:	015b      	lsls	r3, r3, #5
 8004f52:	e000      	b.n	8004f56 <HAL_ADC_Init+0x11a>
 8004f54:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004f56:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004f5c:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	da04      	bge.n	8004f70 <HAL_ADC_Init+0x134>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	005b      	lsls	r3, r3, #1
 8004f6c:	085b      	lsrs	r3, r3, #1
 8004f6e:	e001      	b.n	8004f74 <HAL_ADC_Init+0x138>
 8004f70:	2380      	movs	r3, #128	; 0x80
 8004f72:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8004f74:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	212c      	movs	r1, #44	; 0x2c
 8004f7a:	5c5b      	ldrb	r3, [r3, r1]
 8004f7c:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004f7e:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2220      	movs	r2, #32
 8004f8a:	5c9b      	ldrb	r3, [r3, r2]
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d115      	bne.n	8004fbc <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	7e9b      	ldrb	r3, [r3, #26]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d105      	bne.n	8004fa4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	2280      	movs	r2, #128	; 0x80
 8004f9c:	0252      	lsls	r2, r2, #9
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	61bb      	str	r3, [r7, #24]
 8004fa2:	e00b      	b.n	8004fbc <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fa8:	2220      	movs	r2, #32
 8004faa:	431a      	orrs	r2, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	431a      	orrs	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d00a      	beq.n	8004fda <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004fc8:	23e0      	movs	r3, #224	; 0xe0
 8004fca:	005b      	lsls	r3, r3, #1
 8004fcc:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	69ba      	ldr	r2, [r7, #24]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	4a65      	ldr	r2, [pc, #404]	; (8005178 <HAL_ADC_Init+0x33c>)
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	0019      	movs	r1, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	430a      	orrs	r2, r1
 8004fee:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	0f9b      	lsrs	r3, r3, #30
 8004ff6:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	4313      	orrs	r3, r2
 8005002:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	223c      	movs	r2, #60	; 0x3c
 8005008:	5c9b      	ldrb	r3, [r3, r2]
 800500a:	2b01      	cmp	r3, #1
 800500c:	d111      	bne.n	8005032 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	0f9b      	lsrs	r3, r3, #30
 8005014:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800501a:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8005020:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8005026:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	4313      	orrs	r3, r2
 800502c:	2201      	movs	r2, #1
 800502e:	4313      	orrs	r3, r2
 8005030:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	4a50      	ldr	r2, [pc, #320]	; (800517c <HAL_ADC_Init+0x340>)
 800503a:	4013      	ands	r3, r2
 800503c:	0019      	movs	r1, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	697a      	ldr	r2, [r7, #20]
 8005044:	430a      	orrs	r2, r1
 8005046:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685a      	ldr	r2, [r3, #4]
 800504c:	23c0      	movs	r3, #192	; 0xc0
 800504e:	061b      	lsls	r3, r3, #24
 8005050:	429a      	cmp	r2, r3
 8005052:	d018      	beq.n	8005086 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8005058:	2380      	movs	r3, #128	; 0x80
 800505a:	05db      	lsls	r3, r3, #23
 800505c:	429a      	cmp	r2, r3
 800505e:	d012      	beq.n	8005086 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8005064:	2380      	movs	r3, #128	; 0x80
 8005066:	061b      	lsls	r3, r3, #24
 8005068:	429a      	cmp	r2, r3
 800506a:	d00c      	beq.n	8005086 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800506c:	4b44      	ldr	r3, [pc, #272]	; (8005180 <HAL_ADC_Init+0x344>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a44      	ldr	r2, [pc, #272]	; (8005184 <HAL_ADC_Init+0x348>)
 8005072:	4013      	ands	r3, r2
 8005074:	0019      	movs	r1, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	23f0      	movs	r3, #240	; 0xf0
 800507c:	039b      	lsls	r3, r3, #14
 800507e:	401a      	ands	r2, r3
 8005080:	4b3f      	ldr	r3, [pc, #252]	; (8005180 <HAL_ADC_Init+0x344>)
 8005082:	430a      	orrs	r2, r1
 8005084:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6818      	ldr	r0, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800508e:	001a      	movs	r2, r3
 8005090:	2100      	movs	r1, #0
 8005092:	f7ff fdac 	bl	8004bee <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6818      	ldr	r0, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800509e:	493a      	ldr	r1, [pc, #232]	; (8005188 <HAL_ADC_Init+0x34c>)
 80050a0:	001a      	movs	r2, r3
 80050a2:	f7ff fda4 	bl	8004bee <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	691b      	ldr	r3, [r3, #16]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d109      	bne.n	80050c2 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2110      	movs	r1, #16
 80050ba:	4249      	negs	r1, r1
 80050bc:	430a      	orrs	r2, r1
 80050be:	629a      	str	r2, [r3, #40]	; 0x28
 80050c0:	e018      	b.n	80050f4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	691a      	ldr	r2, [r3, #16]
 80050c6:	2380      	movs	r3, #128	; 0x80
 80050c8:	039b      	lsls	r3, r3, #14
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d112      	bne.n	80050f4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	69db      	ldr	r3, [r3, #28]
 80050d8:	3b01      	subs	r3, #1
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	221c      	movs	r2, #28
 80050de:	4013      	ands	r3, r2
 80050e0:	2210      	movs	r2, #16
 80050e2:	4252      	negs	r2, r2
 80050e4:	409a      	lsls	r2, r3
 80050e6:	0011      	movs	r1, r2
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	430a      	orrs	r2, r1
 80050f2:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2100      	movs	r1, #0
 80050fa:	0018      	movs	r0, r3
 80050fc:	f7ff fd94 	bl	8004c28 <LL_ADC_GetSamplingTimeCommonChannels>
 8005100:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005106:	429a      	cmp	r2, r3
 8005108:	d10b      	bne.n	8005122 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005114:	2203      	movs	r2, #3
 8005116:	4393      	bics	r3, r2
 8005118:	2201      	movs	r2, #1
 800511a:	431a      	orrs	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005120:	e01c      	b.n	800515c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005126:	2212      	movs	r2, #18
 8005128:	4393      	bics	r3, r2
 800512a:	2210      	movs	r2, #16
 800512c:	431a      	orrs	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005136:	2201      	movs	r2, #1
 8005138:	431a      	orrs	r2, r3
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800513e:	231f      	movs	r3, #31
 8005140:	18fb      	adds	r3, r7, r3
 8005142:	2201      	movs	r2, #1
 8005144:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005146:	e009      	b.n	800515c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800514c:	2210      	movs	r2, #16
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005154:	231f      	movs	r3, #31
 8005156:	18fb      	adds	r3, r7, r3
 8005158:	2201      	movs	r2, #1
 800515a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800515c:	231f      	movs	r3, #31
 800515e:	18fb      	adds	r3, r7, r3
 8005160:	781b      	ldrb	r3, [r3, #0]
}
 8005162:	0018      	movs	r0, r3
 8005164:	46bd      	mov	sp, r7
 8005166:	b008      	add	sp, #32
 8005168:	bd80      	pop	{r7, pc}
 800516a:	46c0      	nop			; (mov r8, r8)
 800516c:	20000000 	.word	0x20000000
 8005170:	00030d40 	.word	0x00030d40
 8005174:	fffffefd 	.word	0xfffffefd
 8005178:	fffe0201 	.word	0xfffe0201
 800517c:	1ffffc02 	.word	0x1ffffc02
 8005180:	40012708 	.word	0x40012708
 8005184:	ffc3ffff 	.word	0xffc3ffff
 8005188:	07ffff04 	.word	0x07ffff04

0800518c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800518c:	b5b0      	push	{r4, r5, r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	0018      	movs	r0, r3
 800519e:	f7ff fe3b 	bl	8004e18 <LL_ADC_REG_IsConversionOngoing>
 80051a2:	1e03      	subs	r3, r0, #0
 80051a4:	d16c      	bne.n	8005280 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2254      	movs	r2, #84	; 0x54
 80051aa:	5c9b      	ldrb	r3, [r3, r2]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d101      	bne.n	80051b4 <HAL_ADC_Start_DMA+0x28>
 80051b0:	2302      	movs	r3, #2
 80051b2:	e06c      	b.n	800528e <HAL_ADC_Start_DMA+0x102>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2254      	movs	r2, #84	; 0x54
 80051b8:	2101      	movs	r1, #1
 80051ba:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	2201      	movs	r2, #1
 80051c4:	4013      	ands	r3, r2
 80051c6:	d113      	bne.n	80051f0 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	0018      	movs	r0, r3
 80051ce:	f7ff fdff 	bl	8004dd0 <LL_ADC_IsEnabled>
 80051d2:	1e03      	subs	r3, r0, #0
 80051d4:	d004      	beq.n	80051e0 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	0018      	movs	r0, r3
 80051dc:	f7ff fde6 	bl	8004dac <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68da      	ldr	r2, [r3, #12]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2101      	movs	r1, #1
 80051ec:	430a      	orrs	r2, r1
 80051ee:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80051f0:	2517      	movs	r5, #23
 80051f2:	197c      	adds	r4, r7, r5
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	0018      	movs	r0, r3
 80051f8:	f000 fa3e 	bl	8005678 <ADC_Enable>
 80051fc:	0003      	movs	r3, r0
 80051fe:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005200:	002c      	movs	r4, r5
 8005202:	193b      	adds	r3, r7, r4
 8005204:	781b      	ldrb	r3, [r3, #0]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d13e      	bne.n	8005288 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800520e:	4a22      	ldr	r2, [pc, #136]	; (8005298 <HAL_ADC_Start_DMA+0x10c>)
 8005210:	4013      	ands	r3, r2
 8005212:	2280      	movs	r2, #128	; 0x80
 8005214:	0052      	lsls	r2, r2, #1
 8005216:	431a      	orrs	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005226:	4a1d      	ldr	r2, [pc, #116]	; (800529c <HAL_ADC_Start_DMA+0x110>)
 8005228:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800522e:	4a1c      	ldr	r2, [pc, #112]	; (80052a0 <HAL_ADC_Start_DMA+0x114>)
 8005230:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005236:	4a1b      	ldr	r2, [pc, #108]	; (80052a4 <HAL_ADC_Start_DMA+0x118>)
 8005238:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	221c      	movs	r2, #28
 8005240:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2254      	movs	r2, #84	; 0x54
 8005246:	2100      	movs	r1, #0
 8005248:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2110      	movs	r1, #16
 8005256:	430a      	orrs	r2, r1
 8005258:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	3340      	adds	r3, #64	; 0x40
 8005264:	0019      	movs	r1, r3
 8005266:	68ba      	ldr	r2, [r7, #8]
 8005268:	193c      	adds	r4, r7, r4
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f000 fc80 	bl	8005b70 <HAL_DMA_Start_IT>
 8005270:	0003      	movs	r3, r0
 8005272:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	0018      	movs	r0, r3
 800527a:	f7ff fdbb 	bl	8004df4 <LL_ADC_REG_StartConversion>
 800527e:	e003      	b.n	8005288 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005280:	2317      	movs	r3, #23
 8005282:	18fb      	adds	r3, r7, r3
 8005284:	2202      	movs	r2, #2
 8005286:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8005288:	2317      	movs	r3, #23
 800528a:	18fb      	adds	r3, r7, r3
 800528c:	781b      	ldrb	r3, [r3, #0]
}
 800528e:	0018      	movs	r0, r3
 8005290:	46bd      	mov	sp, r7
 8005292:	b006      	add	sp, #24
 8005294:	bdb0      	pop	{r4, r5, r7, pc}
 8005296:	46c0      	nop			; (mov r8, r8)
 8005298:	fffff0fe 	.word	0xfffff0fe
 800529c:	08005785 	.word	0x08005785
 80052a0:	0800584d 	.word	0x0800584d
 80052a4:	0800586b 	.word	0x0800586b

080052a8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b082      	sub	sp, #8
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80052b0:	46c0      	nop			; (mov r8, r8)
 80052b2:	46bd      	mov	sp, r7
 80052b4:	b002      	add	sp, #8
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80052c0:	46c0      	nop			; (mov r8, r8)
 80052c2:	46bd      	mov	sp, r7
 80052c4:	b002      	add	sp, #8
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b086      	sub	sp, #24
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052d2:	2317      	movs	r3, #23
 80052d4:	18fb      	adds	r3, r7, r3
 80052d6:	2200      	movs	r2, #0
 80052d8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80052da:	2300      	movs	r3, #0
 80052dc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2254      	movs	r2, #84	; 0x54
 80052e2:	5c9b      	ldrb	r3, [r3, r2]
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d101      	bne.n	80052ec <HAL_ADC_ConfigChannel+0x24>
 80052e8:	2302      	movs	r3, #2
 80052ea:	e1c0      	b.n	800566e <HAL_ADC_ConfigChannel+0x3a6>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2254      	movs	r2, #84	; 0x54
 80052f0:	2101      	movs	r1, #1
 80052f2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	0018      	movs	r0, r3
 80052fa:	f7ff fd8d 	bl	8004e18 <LL_ADC_REG_IsConversionOngoing>
 80052fe:	1e03      	subs	r3, r0, #0
 8005300:	d000      	beq.n	8005304 <HAL_ADC_ConfigChannel+0x3c>
 8005302:	e1a3      	b.n	800564c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	2b02      	cmp	r3, #2
 800530a:	d100      	bne.n	800530e <HAL_ADC_ConfigChannel+0x46>
 800530c:	e143      	b.n	8005596 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	691a      	ldr	r2, [r3, #16]
 8005312:	2380      	movs	r3, #128	; 0x80
 8005314:	061b      	lsls	r3, r3, #24
 8005316:	429a      	cmp	r2, r3
 8005318:	d004      	beq.n	8005324 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800531e:	4ac1      	ldr	r2, [pc, #772]	; (8005624 <HAL_ADC_ConfigChannel+0x35c>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d108      	bne.n	8005336 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	0019      	movs	r1, r3
 800532e:	0010      	movs	r0, r2
 8005330:	f7ff fcc2 	bl	8004cb8 <LL_ADC_REG_SetSequencerChAdd>
 8005334:	e0c9      	b.n	80054ca <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	211f      	movs	r1, #31
 8005340:	400b      	ands	r3, r1
 8005342:	210f      	movs	r1, #15
 8005344:	4099      	lsls	r1, r3
 8005346:	000b      	movs	r3, r1
 8005348:	43db      	mvns	r3, r3
 800534a:	4013      	ands	r3, r2
 800534c:	0019      	movs	r1, r3
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	035b      	lsls	r3, r3, #13
 8005354:	0b5b      	lsrs	r3, r3, #13
 8005356:	d105      	bne.n	8005364 <HAL_ADC_ConfigChannel+0x9c>
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	0e9b      	lsrs	r3, r3, #26
 800535e:	221f      	movs	r2, #31
 8005360:	4013      	ands	r3, r2
 8005362:	e098      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2201      	movs	r2, #1
 800536a:	4013      	ands	r3, r2
 800536c:	d000      	beq.n	8005370 <HAL_ADC_ConfigChannel+0xa8>
 800536e:	e091      	b.n	8005494 <HAL_ADC_ConfigChannel+0x1cc>
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2202      	movs	r2, #2
 8005376:	4013      	ands	r3, r2
 8005378:	d000      	beq.n	800537c <HAL_ADC_ConfigChannel+0xb4>
 800537a:	e089      	b.n	8005490 <HAL_ADC_ConfigChannel+0x1c8>
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2204      	movs	r2, #4
 8005382:	4013      	ands	r3, r2
 8005384:	d000      	beq.n	8005388 <HAL_ADC_ConfigChannel+0xc0>
 8005386:	e081      	b.n	800548c <HAL_ADC_ConfigChannel+0x1c4>
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2208      	movs	r2, #8
 800538e:	4013      	ands	r3, r2
 8005390:	d000      	beq.n	8005394 <HAL_ADC_ConfigChannel+0xcc>
 8005392:	e079      	b.n	8005488 <HAL_ADC_ConfigChannel+0x1c0>
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2210      	movs	r2, #16
 800539a:	4013      	ands	r3, r2
 800539c:	d000      	beq.n	80053a0 <HAL_ADC_ConfigChannel+0xd8>
 800539e:	e071      	b.n	8005484 <HAL_ADC_ConfigChannel+0x1bc>
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2220      	movs	r2, #32
 80053a6:	4013      	ands	r3, r2
 80053a8:	d000      	beq.n	80053ac <HAL_ADC_ConfigChannel+0xe4>
 80053aa:	e069      	b.n	8005480 <HAL_ADC_ConfigChannel+0x1b8>
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2240      	movs	r2, #64	; 0x40
 80053b2:	4013      	ands	r3, r2
 80053b4:	d000      	beq.n	80053b8 <HAL_ADC_ConfigChannel+0xf0>
 80053b6:	e061      	b.n	800547c <HAL_ADC_ConfigChannel+0x1b4>
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	2280      	movs	r2, #128	; 0x80
 80053be:	4013      	ands	r3, r2
 80053c0:	d000      	beq.n	80053c4 <HAL_ADC_ConfigChannel+0xfc>
 80053c2:	e059      	b.n	8005478 <HAL_ADC_ConfigChannel+0x1b0>
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	2380      	movs	r3, #128	; 0x80
 80053ca:	005b      	lsls	r3, r3, #1
 80053cc:	4013      	ands	r3, r2
 80053ce:	d151      	bne.n	8005474 <HAL_ADC_ConfigChannel+0x1ac>
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	2380      	movs	r3, #128	; 0x80
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4013      	ands	r3, r2
 80053da:	d149      	bne.n	8005470 <HAL_ADC_ConfigChannel+0x1a8>
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	2380      	movs	r3, #128	; 0x80
 80053e2:	00db      	lsls	r3, r3, #3
 80053e4:	4013      	ands	r3, r2
 80053e6:	d141      	bne.n	800546c <HAL_ADC_ConfigChannel+0x1a4>
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	2380      	movs	r3, #128	; 0x80
 80053ee:	011b      	lsls	r3, r3, #4
 80053f0:	4013      	ands	r3, r2
 80053f2:	d139      	bne.n	8005468 <HAL_ADC_ConfigChannel+0x1a0>
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	2380      	movs	r3, #128	; 0x80
 80053fa:	015b      	lsls	r3, r3, #5
 80053fc:	4013      	ands	r3, r2
 80053fe:	d131      	bne.n	8005464 <HAL_ADC_ConfigChannel+0x19c>
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	2380      	movs	r3, #128	; 0x80
 8005406:	019b      	lsls	r3, r3, #6
 8005408:	4013      	ands	r3, r2
 800540a:	d129      	bne.n	8005460 <HAL_ADC_ConfigChannel+0x198>
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	2380      	movs	r3, #128	; 0x80
 8005412:	01db      	lsls	r3, r3, #7
 8005414:	4013      	ands	r3, r2
 8005416:	d121      	bne.n	800545c <HAL_ADC_ConfigChannel+0x194>
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	2380      	movs	r3, #128	; 0x80
 800541e:	021b      	lsls	r3, r3, #8
 8005420:	4013      	ands	r3, r2
 8005422:	d119      	bne.n	8005458 <HAL_ADC_ConfigChannel+0x190>
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	2380      	movs	r3, #128	; 0x80
 800542a:	025b      	lsls	r3, r3, #9
 800542c:	4013      	ands	r3, r2
 800542e:	d111      	bne.n	8005454 <HAL_ADC_ConfigChannel+0x18c>
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	2380      	movs	r3, #128	; 0x80
 8005436:	029b      	lsls	r3, r3, #10
 8005438:	4013      	ands	r3, r2
 800543a:	d109      	bne.n	8005450 <HAL_ADC_ConfigChannel+0x188>
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	2380      	movs	r3, #128	; 0x80
 8005442:	02db      	lsls	r3, r3, #11
 8005444:	4013      	ands	r3, r2
 8005446:	d001      	beq.n	800544c <HAL_ADC_ConfigChannel+0x184>
 8005448:	2312      	movs	r3, #18
 800544a:	e024      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 800544c:	2300      	movs	r3, #0
 800544e:	e022      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005450:	2311      	movs	r3, #17
 8005452:	e020      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005454:	2310      	movs	r3, #16
 8005456:	e01e      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005458:	230f      	movs	r3, #15
 800545a:	e01c      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 800545c:	230e      	movs	r3, #14
 800545e:	e01a      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005460:	230d      	movs	r3, #13
 8005462:	e018      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005464:	230c      	movs	r3, #12
 8005466:	e016      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005468:	230b      	movs	r3, #11
 800546a:	e014      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 800546c:	230a      	movs	r3, #10
 800546e:	e012      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005470:	2309      	movs	r3, #9
 8005472:	e010      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005474:	2308      	movs	r3, #8
 8005476:	e00e      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005478:	2307      	movs	r3, #7
 800547a:	e00c      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 800547c:	2306      	movs	r3, #6
 800547e:	e00a      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005480:	2305      	movs	r3, #5
 8005482:	e008      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005484:	2304      	movs	r3, #4
 8005486:	e006      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005488:	2303      	movs	r3, #3
 800548a:	e004      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 800548c:	2302      	movs	r3, #2
 800548e:	e002      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005490:	2301      	movs	r3, #1
 8005492:	e000      	b.n	8005496 <HAL_ADC_ConfigChannel+0x1ce>
 8005494:	2300      	movs	r3, #0
 8005496:	683a      	ldr	r2, [r7, #0]
 8005498:	6852      	ldr	r2, [r2, #4]
 800549a:	201f      	movs	r0, #31
 800549c:	4002      	ands	r2, r0
 800549e:	4093      	lsls	r3, r2
 80054a0:	000a      	movs	r2, r1
 80054a2:	431a      	orrs	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	089b      	lsrs	r3, r3, #2
 80054ae:	1c5a      	adds	r2, r3, #1
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	69db      	ldr	r3, [r3, #28]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d808      	bhi.n	80054ca <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6818      	ldr	r0, [r3, #0]
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	6859      	ldr	r1, [r3, #4]
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	001a      	movs	r2, r3
 80054c6:	f7ff fbd7 	bl	8004c78 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6818      	ldr	r0, [r3, #0]
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	6819      	ldr	r1, [r3, #0]
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	001a      	movs	r2, r3
 80054d8:	f7ff fc12 	bl	8004d00 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	db00      	blt.n	80054e6 <HAL_ADC_ConfigChannel+0x21e>
 80054e4:	e0bc      	b.n	8005660 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80054e6:	4b50      	ldr	r3, [pc, #320]	; (8005628 <HAL_ADC_ConfigChannel+0x360>)
 80054e8:	0018      	movs	r0, r3
 80054ea:	f7ff fb73 	bl	8004bd4 <LL_ADC_GetCommonPathInternalCh>
 80054ee:	0003      	movs	r3, r0
 80054f0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a4d      	ldr	r2, [pc, #308]	; (800562c <HAL_ADC_ConfigChannel+0x364>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d122      	bne.n	8005542 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80054fc:	693a      	ldr	r2, [r7, #16]
 80054fe:	2380      	movs	r3, #128	; 0x80
 8005500:	041b      	lsls	r3, r3, #16
 8005502:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005504:	d11d      	bne.n	8005542 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	2280      	movs	r2, #128	; 0x80
 800550a:	0412      	lsls	r2, r2, #16
 800550c:	4313      	orrs	r3, r2
 800550e:	4a46      	ldr	r2, [pc, #280]	; (8005628 <HAL_ADC_ConfigChannel+0x360>)
 8005510:	0019      	movs	r1, r3
 8005512:	0010      	movs	r0, r2
 8005514:	f7ff fb4a 	bl	8004bac <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005518:	4b45      	ldr	r3, [pc, #276]	; (8005630 <HAL_ADC_ConfigChannel+0x368>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4945      	ldr	r1, [pc, #276]	; (8005634 <HAL_ADC_ConfigChannel+0x36c>)
 800551e:	0018      	movs	r0, r3
 8005520:	f7fa fe0c 	bl	800013c <__udivsi3>
 8005524:	0003      	movs	r3, r0
 8005526:	1c5a      	adds	r2, r3, #1
 8005528:	0013      	movs	r3, r2
 800552a:	005b      	lsls	r3, r3, #1
 800552c:	189b      	adds	r3, r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005532:	e002      	b.n	800553a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	3b01      	subs	r3, #1
 8005538:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d1f9      	bne.n	8005534 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005540:	e08e      	b.n	8005660 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a3c      	ldr	r2, [pc, #240]	; (8005638 <HAL_ADC_ConfigChannel+0x370>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d10e      	bne.n	800556a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800554c:	693a      	ldr	r2, [r7, #16]
 800554e:	2380      	movs	r3, #128	; 0x80
 8005550:	045b      	lsls	r3, r3, #17
 8005552:	4013      	ands	r3, r2
 8005554:	d109      	bne.n	800556a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	2280      	movs	r2, #128	; 0x80
 800555a:	0452      	lsls	r2, r2, #17
 800555c:	4313      	orrs	r3, r2
 800555e:	4a32      	ldr	r2, [pc, #200]	; (8005628 <HAL_ADC_ConfigChannel+0x360>)
 8005560:	0019      	movs	r1, r3
 8005562:	0010      	movs	r0, r2
 8005564:	f7ff fb22 	bl	8004bac <LL_ADC_SetCommonPathInternalCh>
 8005568:	e07a      	b.n	8005660 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a33      	ldr	r2, [pc, #204]	; (800563c <HAL_ADC_ConfigChannel+0x374>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d000      	beq.n	8005576 <HAL_ADC_ConfigChannel+0x2ae>
 8005574:	e074      	b.n	8005660 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005576:	693a      	ldr	r2, [r7, #16]
 8005578:	2380      	movs	r3, #128	; 0x80
 800557a:	03db      	lsls	r3, r3, #15
 800557c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800557e:	d000      	beq.n	8005582 <HAL_ADC_ConfigChannel+0x2ba>
 8005580:	e06e      	b.n	8005660 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	2280      	movs	r2, #128	; 0x80
 8005586:	03d2      	lsls	r2, r2, #15
 8005588:	4313      	orrs	r3, r2
 800558a:	4a27      	ldr	r2, [pc, #156]	; (8005628 <HAL_ADC_ConfigChannel+0x360>)
 800558c:	0019      	movs	r1, r3
 800558e:	0010      	movs	r0, r2
 8005590:	f7ff fb0c 	bl	8004bac <LL_ADC_SetCommonPathInternalCh>
 8005594:	e064      	b.n	8005660 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	691a      	ldr	r2, [r3, #16]
 800559a:	2380      	movs	r3, #128	; 0x80
 800559c:	061b      	lsls	r3, r3, #24
 800559e:	429a      	cmp	r2, r3
 80055a0:	d004      	beq.n	80055ac <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80055a6:	4a1f      	ldr	r2, [pc, #124]	; (8005624 <HAL_ADC_ConfigChannel+0x35c>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d107      	bne.n	80055bc <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	0019      	movs	r1, r3
 80055b6:	0010      	movs	r0, r2
 80055b8:	f7ff fb8f 	bl	8004cda <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	da4d      	bge.n	8005660 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80055c4:	4b18      	ldr	r3, [pc, #96]	; (8005628 <HAL_ADC_ConfigChannel+0x360>)
 80055c6:	0018      	movs	r0, r3
 80055c8:	f7ff fb04 	bl	8004bd4 <LL_ADC_GetCommonPathInternalCh>
 80055cc:	0003      	movs	r3, r0
 80055ce:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a15      	ldr	r2, [pc, #84]	; (800562c <HAL_ADC_ConfigChannel+0x364>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d108      	bne.n	80055ec <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	4a18      	ldr	r2, [pc, #96]	; (8005640 <HAL_ADC_ConfigChannel+0x378>)
 80055de:	4013      	ands	r3, r2
 80055e0:	4a11      	ldr	r2, [pc, #68]	; (8005628 <HAL_ADC_ConfigChannel+0x360>)
 80055e2:	0019      	movs	r1, r3
 80055e4:	0010      	movs	r0, r2
 80055e6:	f7ff fae1 	bl	8004bac <LL_ADC_SetCommonPathInternalCh>
 80055ea:	e039      	b.n	8005660 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a11      	ldr	r2, [pc, #68]	; (8005638 <HAL_ADC_ConfigChannel+0x370>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d108      	bne.n	8005608 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	4a12      	ldr	r2, [pc, #72]	; (8005644 <HAL_ADC_ConfigChannel+0x37c>)
 80055fa:	4013      	ands	r3, r2
 80055fc:	4a0a      	ldr	r2, [pc, #40]	; (8005628 <HAL_ADC_ConfigChannel+0x360>)
 80055fe:	0019      	movs	r1, r3
 8005600:	0010      	movs	r0, r2
 8005602:	f7ff fad3 	bl	8004bac <LL_ADC_SetCommonPathInternalCh>
 8005606:	e02b      	b.n	8005660 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a0b      	ldr	r2, [pc, #44]	; (800563c <HAL_ADC_ConfigChannel+0x374>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d126      	bne.n	8005660 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	4a0c      	ldr	r2, [pc, #48]	; (8005648 <HAL_ADC_ConfigChannel+0x380>)
 8005616:	4013      	ands	r3, r2
 8005618:	4a03      	ldr	r2, [pc, #12]	; (8005628 <HAL_ADC_ConfigChannel+0x360>)
 800561a:	0019      	movs	r1, r3
 800561c:	0010      	movs	r0, r2
 800561e:	f7ff fac5 	bl	8004bac <LL_ADC_SetCommonPathInternalCh>
 8005622:	e01d      	b.n	8005660 <HAL_ADC_ConfigChannel+0x398>
 8005624:	80000004 	.word	0x80000004
 8005628:	40012708 	.word	0x40012708
 800562c:	b0001000 	.word	0xb0001000
 8005630:	20000000 	.word	0x20000000
 8005634:	00030d40 	.word	0x00030d40
 8005638:	b8004000 	.word	0xb8004000
 800563c:	b4002000 	.word	0xb4002000
 8005640:	ff7fffff 	.word	0xff7fffff
 8005644:	feffffff 	.word	0xfeffffff
 8005648:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005650:	2220      	movs	r2, #32
 8005652:	431a      	orrs	r2, r3
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005658:	2317      	movs	r3, #23
 800565a:	18fb      	adds	r3, r7, r3
 800565c:	2201      	movs	r2, #1
 800565e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2254      	movs	r2, #84	; 0x54
 8005664:	2100      	movs	r1, #0
 8005666:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8005668:	2317      	movs	r3, #23
 800566a:	18fb      	adds	r3, r7, r3
 800566c:	781b      	ldrb	r3, [r3, #0]
}
 800566e:	0018      	movs	r0, r3
 8005670:	46bd      	mov	sp, r7
 8005672:	b006      	add	sp, #24
 8005674:	bd80      	pop	{r7, pc}
 8005676:	46c0      	nop			; (mov r8, r8)

08005678 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005680:	2300      	movs	r3, #0
 8005682:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	0018      	movs	r0, r3
 800568a:	f7ff fba1 	bl	8004dd0 <LL_ADC_IsEnabled>
 800568e:	1e03      	subs	r3, r0, #0
 8005690:	d000      	beq.n	8005694 <ADC_Enable+0x1c>
 8005692:	e069      	b.n	8005768 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	4a36      	ldr	r2, [pc, #216]	; (8005774 <ADC_Enable+0xfc>)
 800569c:	4013      	ands	r3, r2
 800569e:	d00d      	beq.n	80056bc <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056a4:	2210      	movs	r2, #16
 80056a6:	431a      	orrs	r2, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056b0:	2201      	movs	r2, #1
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e056      	b.n	800576a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	0018      	movs	r0, r3
 80056c2:	f7ff fb61 	bl	8004d88 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 80056c6:	4b2c      	ldr	r3, [pc, #176]	; (8005778 <ADC_Enable+0x100>)
 80056c8:	0018      	movs	r0, r3
 80056ca:	f7ff fa83 	bl	8004bd4 <LL_ADC_GetCommonPathInternalCh>
 80056ce:	0002      	movs	r2, r0
 80056d0:	2380      	movs	r3, #128	; 0x80
 80056d2:	041b      	lsls	r3, r3, #16
 80056d4:	4013      	ands	r3, r2
 80056d6:	d00f      	beq.n	80056f8 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80056d8:	4b28      	ldr	r3, [pc, #160]	; (800577c <ADC_Enable+0x104>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4928      	ldr	r1, [pc, #160]	; (8005780 <ADC_Enable+0x108>)
 80056de:	0018      	movs	r0, r3
 80056e0:	f7fa fd2c 	bl	800013c <__udivsi3>
 80056e4:	0003      	movs	r3, r0
 80056e6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 80056e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80056ea:	e002      	b.n	80056f2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	3b01      	subs	r3, #1
 80056f0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1f9      	bne.n	80056ec <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	7e5b      	ldrb	r3, [r3, #25]
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d033      	beq.n	8005768 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8005700:	f7ff fa26 	bl	8004b50 <HAL_GetTick>
 8005704:	0003      	movs	r3, r0
 8005706:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005708:	e027      	b.n	800575a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	0018      	movs	r0, r3
 8005710:	f7ff fb5e 	bl	8004dd0 <LL_ADC_IsEnabled>
 8005714:	1e03      	subs	r3, r0, #0
 8005716:	d104      	bne.n	8005722 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	0018      	movs	r0, r3
 800571e:	f7ff fb33 	bl	8004d88 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005722:	f7ff fa15 	bl	8004b50 <HAL_GetTick>
 8005726:	0002      	movs	r2, r0
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	2b02      	cmp	r3, #2
 800572e:	d914      	bls.n	800575a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	2201      	movs	r2, #1
 8005738:	4013      	ands	r3, r2
 800573a:	2b01      	cmp	r3, #1
 800573c:	d00d      	beq.n	800575a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005742:	2210      	movs	r2, #16
 8005744:	431a      	orrs	r2, r3
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800574e:	2201      	movs	r2, #1
 8005750:	431a      	orrs	r2, r3
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e007      	b.n	800576a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2201      	movs	r2, #1
 8005762:	4013      	ands	r3, r2
 8005764:	2b01      	cmp	r3, #1
 8005766:	d1d0      	bne.n	800570a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	0018      	movs	r0, r3
 800576c:	46bd      	mov	sp, r7
 800576e:	b004      	add	sp, #16
 8005770:	bd80      	pop	{r7, pc}
 8005772:	46c0      	nop			; (mov r8, r8)
 8005774:	80000017 	.word	0x80000017
 8005778:	40012708 	.word	0x40012708
 800577c:	20000000 	.word	0x20000000
 8005780:	00030d40 	.word	0x00030d40

08005784 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005790:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005796:	2250      	movs	r2, #80	; 0x50
 8005798:	4013      	ands	r3, r2
 800579a:	d141      	bne.n	8005820 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057a0:	2280      	movs	r2, #128	; 0x80
 80057a2:	0092      	lsls	r2, r2, #2
 80057a4:	431a      	orrs	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	0018      	movs	r0, r3
 80057b0:	f7ff fa51 	bl	8004c56 <LL_ADC_REG_IsTriggerSourceSWStart>
 80057b4:	1e03      	subs	r3, r0, #0
 80057b6:	d02e      	beq.n	8005816 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	7e9b      	ldrb	r3, [r3, #26]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d12a      	bne.n	8005816 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2208      	movs	r2, #8
 80057c8:	4013      	ands	r3, r2
 80057ca:	2b08      	cmp	r3, #8
 80057cc:	d123      	bne.n	8005816 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	0018      	movs	r0, r3
 80057d4:	f7ff fb20 	bl	8004e18 <LL_ADC_REG_IsConversionOngoing>
 80057d8:	1e03      	subs	r3, r0, #0
 80057da:	d110      	bne.n	80057fe <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	685a      	ldr	r2, [r3, #4]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	210c      	movs	r1, #12
 80057e8:	438a      	bics	r2, r1
 80057ea:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057f0:	4a15      	ldr	r2, [pc, #84]	; (8005848 <ADC_DMAConvCplt+0xc4>)
 80057f2:	4013      	ands	r3, r2
 80057f4:	2201      	movs	r2, #1
 80057f6:	431a      	orrs	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	659a      	str	r2, [r3, #88]	; 0x58
 80057fc:	e00b      	b.n	8005816 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005802:	2220      	movs	r2, #32
 8005804:	431a      	orrs	r2, r3
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800580e:	2201      	movs	r2, #1
 8005810:	431a      	orrs	r2, r3
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	0018      	movs	r0, r3
 800581a:	f7fe f8ad 	bl	8003978 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800581e:	e00f      	b.n	8005840 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005824:	2210      	movs	r2, #16
 8005826:	4013      	ands	r3, r2
 8005828:	d004      	beq.n	8005834 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	0018      	movs	r0, r3
 800582e:	f7ff fd43 	bl	80052b8 <HAL_ADC_ErrorCallback>
}
 8005832:	e005      	b.n	8005840 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	0010      	movs	r0, r2
 800583e:	4798      	blx	r3
}
 8005840:	46c0      	nop			; (mov r8, r8)
 8005842:	46bd      	mov	sp, r7
 8005844:	b004      	add	sp, #16
 8005846:	bd80      	pop	{r7, pc}
 8005848:	fffffefe 	.word	0xfffffefe

0800584c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005858:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	0018      	movs	r0, r3
 800585e:	f7ff fd23 	bl	80052a8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005862:	46c0      	nop			; (mov r8, r8)
 8005864:	46bd      	mov	sp, r7
 8005866:	b004      	add	sp, #16
 8005868:	bd80      	pop	{r7, pc}

0800586a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800586a:	b580      	push	{r7, lr}
 800586c:	b084      	sub	sp, #16
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005876:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800587c:	2240      	movs	r2, #64	; 0x40
 800587e:	431a      	orrs	r2, r3
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005888:	2204      	movs	r2, #4
 800588a:	431a      	orrs	r2, r3
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	0018      	movs	r0, r3
 8005894:	f7ff fd10 	bl	80052b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005898:	46c0      	nop			; (mov r8, r8)
 800589a:	46bd      	mov	sp, r7
 800589c:	b004      	add	sp, #16
 800589e:	bd80      	pop	{r7, pc}

080058a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	0002      	movs	r2, r0
 80058a8:	1dfb      	adds	r3, r7, #7
 80058aa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80058ac:	1dfb      	adds	r3, r7, #7
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	2b7f      	cmp	r3, #127	; 0x7f
 80058b2:	d809      	bhi.n	80058c8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058b4:	1dfb      	adds	r3, r7, #7
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	001a      	movs	r2, r3
 80058ba:	231f      	movs	r3, #31
 80058bc:	401a      	ands	r2, r3
 80058be:	4b04      	ldr	r3, [pc, #16]	; (80058d0 <__NVIC_EnableIRQ+0x30>)
 80058c0:	2101      	movs	r1, #1
 80058c2:	4091      	lsls	r1, r2
 80058c4:	000a      	movs	r2, r1
 80058c6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80058c8:	46c0      	nop			; (mov r8, r8)
 80058ca:	46bd      	mov	sp, r7
 80058cc:	b002      	add	sp, #8
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	e000e100 	.word	0xe000e100

080058d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80058d4:	b590      	push	{r4, r7, lr}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	0002      	movs	r2, r0
 80058dc:	6039      	str	r1, [r7, #0]
 80058de:	1dfb      	adds	r3, r7, #7
 80058e0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80058e2:	1dfb      	adds	r3, r7, #7
 80058e4:	781b      	ldrb	r3, [r3, #0]
 80058e6:	2b7f      	cmp	r3, #127	; 0x7f
 80058e8:	d828      	bhi.n	800593c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80058ea:	4a2f      	ldr	r2, [pc, #188]	; (80059a8 <__NVIC_SetPriority+0xd4>)
 80058ec:	1dfb      	adds	r3, r7, #7
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	b25b      	sxtb	r3, r3
 80058f2:	089b      	lsrs	r3, r3, #2
 80058f4:	33c0      	adds	r3, #192	; 0xc0
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	589b      	ldr	r3, [r3, r2]
 80058fa:	1dfa      	adds	r2, r7, #7
 80058fc:	7812      	ldrb	r2, [r2, #0]
 80058fe:	0011      	movs	r1, r2
 8005900:	2203      	movs	r2, #3
 8005902:	400a      	ands	r2, r1
 8005904:	00d2      	lsls	r2, r2, #3
 8005906:	21ff      	movs	r1, #255	; 0xff
 8005908:	4091      	lsls	r1, r2
 800590a:	000a      	movs	r2, r1
 800590c:	43d2      	mvns	r2, r2
 800590e:	401a      	ands	r2, r3
 8005910:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	019b      	lsls	r3, r3, #6
 8005916:	22ff      	movs	r2, #255	; 0xff
 8005918:	401a      	ands	r2, r3
 800591a:	1dfb      	adds	r3, r7, #7
 800591c:	781b      	ldrb	r3, [r3, #0]
 800591e:	0018      	movs	r0, r3
 8005920:	2303      	movs	r3, #3
 8005922:	4003      	ands	r3, r0
 8005924:	00db      	lsls	r3, r3, #3
 8005926:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005928:	481f      	ldr	r0, [pc, #124]	; (80059a8 <__NVIC_SetPriority+0xd4>)
 800592a:	1dfb      	adds	r3, r7, #7
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	b25b      	sxtb	r3, r3
 8005930:	089b      	lsrs	r3, r3, #2
 8005932:	430a      	orrs	r2, r1
 8005934:	33c0      	adds	r3, #192	; 0xc0
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800593a:	e031      	b.n	80059a0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800593c:	4a1b      	ldr	r2, [pc, #108]	; (80059ac <__NVIC_SetPriority+0xd8>)
 800593e:	1dfb      	adds	r3, r7, #7
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	0019      	movs	r1, r3
 8005944:	230f      	movs	r3, #15
 8005946:	400b      	ands	r3, r1
 8005948:	3b08      	subs	r3, #8
 800594a:	089b      	lsrs	r3, r3, #2
 800594c:	3306      	adds	r3, #6
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	18d3      	adds	r3, r2, r3
 8005952:	3304      	adds	r3, #4
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	1dfa      	adds	r2, r7, #7
 8005958:	7812      	ldrb	r2, [r2, #0]
 800595a:	0011      	movs	r1, r2
 800595c:	2203      	movs	r2, #3
 800595e:	400a      	ands	r2, r1
 8005960:	00d2      	lsls	r2, r2, #3
 8005962:	21ff      	movs	r1, #255	; 0xff
 8005964:	4091      	lsls	r1, r2
 8005966:	000a      	movs	r2, r1
 8005968:	43d2      	mvns	r2, r2
 800596a:	401a      	ands	r2, r3
 800596c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	019b      	lsls	r3, r3, #6
 8005972:	22ff      	movs	r2, #255	; 0xff
 8005974:	401a      	ands	r2, r3
 8005976:	1dfb      	adds	r3, r7, #7
 8005978:	781b      	ldrb	r3, [r3, #0]
 800597a:	0018      	movs	r0, r3
 800597c:	2303      	movs	r3, #3
 800597e:	4003      	ands	r3, r0
 8005980:	00db      	lsls	r3, r3, #3
 8005982:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005984:	4809      	ldr	r0, [pc, #36]	; (80059ac <__NVIC_SetPriority+0xd8>)
 8005986:	1dfb      	adds	r3, r7, #7
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	001c      	movs	r4, r3
 800598c:	230f      	movs	r3, #15
 800598e:	4023      	ands	r3, r4
 8005990:	3b08      	subs	r3, #8
 8005992:	089b      	lsrs	r3, r3, #2
 8005994:	430a      	orrs	r2, r1
 8005996:	3306      	adds	r3, #6
 8005998:	009b      	lsls	r3, r3, #2
 800599a:	18c3      	adds	r3, r0, r3
 800599c:	3304      	adds	r3, #4
 800599e:	601a      	str	r2, [r3, #0]
}
 80059a0:	46c0      	nop			; (mov r8, r8)
 80059a2:	46bd      	mov	sp, r7
 80059a4:	b003      	add	sp, #12
 80059a6:	bd90      	pop	{r4, r7, pc}
 80059a8:	e000e100 	.word	0xe000e100
 80059ac:	e000ed00 	.word	0xe000ed00

080059b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	1e5a      	subs	r2, r3, #1
 80059bc:	2380      	movs	r3, #128	; 0x80
 80059be:	045b      	lsls	r3, r3, #17
 80059c0:	429a      	cmp	r2, r3
 80059c2:	d301      	bcc.n	80059c8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80059c4:	2301      	movs	r3, #1
 80059c6:	e010      	b.n	80059ea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059c8:	4b0a      	ldr	r3, [pc, #40]	; (80059f4 <SysTick_Config+0x44>)
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	3a01      	subs	r2, #1
 80059ce:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059d0:	2301      	movs	r3, #1
 80059d2:	425b      	negs	r3, r3
 80059d4:	2103      	movs	r1, #3
 80059d6:	0018      	movs	r0, r3
 80059d8:	f7ff ff7c 	bl	80058d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059dc:	4b05      	ldr	r3, [pc, #20]	; (80059f4 <SysTick_Config+0x44>)
 80059de:	2200      	movs	r2, #0
 80059e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059e2:	4b04      	ldr	r3, [pc, #16]	; (80059f4 <SysTick_Config+0x44>)
 80059e4:	2207      	movs	r2, #7
 80059e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	0018      	movs	r0, r3
 80059ec:	46bd      	mov	sp, r7
 80059ee:	b002      	add	sp, #8
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	46c0      	nop			; (mov r8, r8)
 80059f4:	e000e010 	.word	0xe000e010

080059f8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60b9      	str	r1, [r7, #8]
 8005a00:	607a      	str	r2, [r7, #4]
 8005a02:	210f      	movs	r1, #15
 8005a04:	187b      	adds	r3, r7, r1
 8005a06:	1c02      	adds	r2, r0, #0
 8005a08:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8005a0a:	68ba      	ldr	r2, [r7, #8]
 8005a0c:	187b      	adds	r3, r7, r1
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	b25b      	sxtb	r3, r3
 8005a12:	0011      	movs	r1, r2
 8005a14:	0018      	movs	r0, r3
 8005a16:	f7ff ff5d 	bl	80058d4 <__NVIC_SetPriority>
}
 8005a1a:	46c0      	nop			; (mov r8, r8)
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	b004      	add	sp, #16
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b082      	sub	sp, #8
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	0002      	movs	r2, r0
 8005a2a:	1dfb      	adds	r3, r7, #7
 8005a2c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a2e:	1dfb      	adds	r3, r7, #7
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	b25b      	sxtb	r3, r3
 8005a34:	0018      	movs	r0, r3
 8005a36:	f7ff ff33 	bl	80058a0 <__NVIC_EnableIRQ>
}
 8005a3a:	46c0      	nop			; (mov r8, r8)
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	b002      	add	sp, #8
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b082      	sub	sp, #8
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	0018      	movs	r0, r3
 8005a4e:	f7ff ffaf 	bl	80059b0 <SysTick_Config>
 8005a52:	0003      	movs	r3, r0
}
 8005a54:	0018      	movs	r0, r3
 8005a56:	46bd      	mov	sp, r7
 8005a58:	b002      	add	sp, #8
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b082      	sub	sp, #8
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d101      	bne.n	8005a6e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e077      	b.n	8005b5e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a3d      	ldr	r2, [pc, #244]	; (8005b68 <HAL_DMA_Init+0x10c>)
 8005a74:	4694      	mov	ip, r2
 8005a76:	4463      	add	r3, ip
 8005a78:	2114      	movs	r1, #20
 8005a7a:	0018      	movs	r0, r3
 8005a7c:	f7fa fb5e 	bl	800013c <__udivsi3>
 8005a80:	0003      	movs	r3, r0
 8005a82:	009a      	lsls	r2, r3, #2
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2225      	movs	r2, #37	; 0x25
 8005a8c:	2102      	movs	r1, #2
 8005a8e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4934      	ldr	r1, [pc, #208]	; (8005b6c <HAL_DMA_Init+0x110>)
 8005a9c:	400a      	ands	r2, r1
 8005a9e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	6819      	ldr	r1, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	689a      	ldr	r2, [r3, #8]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	431a      	orrs	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	691b      	ldr	r3, [r3, #16]
 8005ab4:	431a      	orrs	r2, r3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	431a      	orrs	r2, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	699b      	ldr	r3, [r3, #24]
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	69db      	ldr	r3, [r3, #28]
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a1b      	ldr	r3, [r3, #32]
 8005acc:	431a      	orrs	r2, r3
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	0018      	movs	r0, r3
 8005ada:	f000 f9c1 	bl	8005e60 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	689a      	ldr	r2, [r3, #8]
 8005ae2:	2380      	movs	r3, #128	; 0x80
 8005ae4:	01db      	lsls	r3, r3, #7
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d102      	bne.n	8005af0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005af8:	213f      	movs	r1, #63	; 0x3f
 8005afa:	400a      	ands	r2, r1
 8005afc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005b06:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d011      	beq.n	8005b34 <HAL_DMA_Init+0xd8>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	2b04      	cmp	r3, #4
 8005b16:	d80d      	bhi.n	8005b34 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	0018      	movs	r0, r3
 8005b1c:	f000 f9cc 	bl	8005eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b24:	2200      	movs	r2, #0
 8005b26:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005b30:	605a      	str	r2, [r3, #4]
 8005b32:	e008      	b.n	8005b46 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2225      	movs	r2, #37	; 0x25
 8005b50:	2101      	movs	r1, #1
 8005b52:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2224      	movs	r2, #36	; 0x24
 8005b58:	2100      	movs	r1, #0
 8005b5a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	0018      	movs	r0, r3
 8005b60:	46bd      	mov	sp, r7
 8005b62:	b002      	add	sp, #8
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	46c0      	nop			; (mov r8, r8)
 8005b68:	bffdfff8 	.word	0xbffdfff8
 8005b6c:	ffff800f 	.word	0xffff800f

08005b70 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b086      	sub	sp, #24
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	607a      	str	r2, [r7, #4]
 8005b7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b7e:	2317      	movs	r3, #23
 8005b80:	18fb      	adds	r3, r7, r3
 8005b82:	2200      	movs	r2, #0
 8005b84:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2224      	movs	r2, #36	; 0x24
 8005b8a:	5c9b      	ldrb	r3, [r3, r2]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d101      	bne.n	8005b94 <HAL_DMA_Start_IT+0x24>
 8005b90:	2302      	movs	r3, #2
 8005b92:	e06f      	b.n	8005c74 <HAL_DMA_Start_IT+0x104>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2224      	movs	r2, #36	; 0x24
 8005b98:	2101      	movs	r1, #1
 8005b9a:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2225      	movs	r2, #37	; 0x25
 8005ba0:	5c9b      	ldrb	r3, [r3, r2]
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d157      	bne.n	8005c58 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2225      	movs	r2, #37	; 0x25
 8005bac:	2102      	movs	r1, #2
 8005bae:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2101      	movs	r1, #1
 8005bc2:	438a      	bics	r2, r1
 8005bc4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	68b9      	ldr	r1, [r7, #8]
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f000 f907 	bl	8005de0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d008      	beq.n	8005bec <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	210e      	movs	r1, #14
 8005be6:	430a      	orrs	r2, r1
 8005be8:	601a      	str	r2, [r3, #0]
 8005bea:	e00f      	b.n	8005c0c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2104      	movs	r1, #4
 8005bf8:	438a      	bics	r2, r1
 8005bfa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	210a      	movs	r1, #10
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	2380      	movs	r3, #128	; 0x80
 8005c14:	025b      	lsls	r3, r3, #9
 8005c16:	4013      	ands	r3, r2
 8005c18:	d008      	beq.n	8005c2c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c24:	2180      	movs	r1, #128	; 0x80
 8005c26:	0049      	lsls	r1, r1, #1
 8005c28:	430a      	orrs	r2, r1
 8005c2a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d008      	beq.n	8005c46 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c3e:	2180      	movs	r1, #128	; 0x80
 8005c40:	0049      	lsls	r1, r1, #1
 8005c42:	430a      	orrs	r2, r1
 8005c44:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2101      	movs	r1, #1
 8005c52:	430a      	orrs	r2, r1
 8005c54:	601a      	str	r2, [r3, #0]
 8005c56:	e00a      	b.n	8005c6e <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2280      	movs	r2, #128	; 0x80
 8005c5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2224      	movs	r2, #36	; 0x24
 8005c62:	2100      	movs	r1, #0
 8005c64:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8005c66:	2317      	movs	r3, #23
 8005c68:	18fb      	adds	r3, r7, r3
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8005c6e:	2317      	movs	r3, #23
 8005c70:	18fb      	adds	r3, r7, r3
 8005c72:	781b      	ldrb	r3, [r3, #0]
}
 8005c74:	0018      	movs	r0, r3
 8005c76:	46bd      	mov	sp, r7
 8005c78:	b006      	add	sp, #24
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b084      	sub	sp, #16
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8005c84:	4b55      	ldr	r3, [pc, #340]	; (8005ddc <HAL_DMA_IRQHandler+0x160>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c96:	221c      	movs	r2, #28
 8005c98:	4013      	ands	r3, r2
 8005c9a:	2204      	movs	r2, #4
 8005c9c:	409a      	lsls	r2, r3
 8005c9e:	0013      	movs	r3, r2
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	4013      	ands	r3, r2
 8005ca4:	d027      	beq.n	8005cf6 <HAL_DMA_IRQHandler+0x7a>
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	2204      	movs	r2, #4
 8005caa:	4013      	ands	r3, r2
 8005cac:	d023      	beq.n	8005cf6 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2220      	movs	r2, #32
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	d107      	bne.n	8005cca <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	2104      	movs	r1, #4
 8005cc6:	438a      	bics	r2, r1
 8005cc8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8005cca:	4b44      	ldr	r3, [pc, #272]	; (8005ddc <HAL_DMA_IRQHandler+0x160>)
 8005ccc:	6859      	ldr	r1, [r3, #4]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd2:	221c      	movs	r2, #28
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	2204      	movs	r2, #4
 8005cd8:	409a      	lsls	r2, r3
 8005cda:	4b40      	ldr	r3, [pc, #256]	; (8005ddc <HAL_DMA_IRQHandler+0x160>)
 8005cdc:	430a      	orrs	r2, r1
 8005cde:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d100      	bne.n	8005cea <HAL_DMA_IRQHandler+0x6e>
 8005ce8:	e073      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	0010      	movs	r0, r2
 8005cf2:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005cf4:	e06d      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfa:	221c      	movs	r2, #28
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	2202      	movs	r2, #2
 8005d00:	409a      	lsls	r2, r3
 8005d02:	0013      	movs	r3, r2
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	4013      	ands	r3, r2
 8005d08:	d02e      	beq.n	8005d68 <HAL_DMA_IRQHandler+0xec>
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	2202      	movs	r2, #2
 8005d0e:	4013      	ands	r3, r2
 8005d10:	d02a      	beq.n	8005d68 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2220      	movs	r2, #32
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	d10b      	bne.n	8005d36 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	210a      	movs	r1, #10
 8005d2a:	438a      	bics	r2, r1
 8005d2c:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2225      	movs	r2, #37	; 0x25
 8005d32:	2101      	movs	r1, #1
 8005d34:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8005d36:	4b29      	ldr	r3, [pc, #164]	; (8005ddc <HAL_DMA_IRQHandler+0x160>)
 8005d38:	6859      	ldr	r1, [r3, #4]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3e:	221c      	movs	r2, #28
 8005d40:	4013      	ands	r3, r2
 8005d42:	2202      	movs	r2, #2
 8005d44:	409a      	lsls	r2, r3
 8005d46:	4b25      	ldr	r3, [pc, #148]	; (8005ddc <HAL_DMA_IRQHandler+0x160>)
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2224      	movs	r2, #36	; 0x24
 8005d50:	2100      	movs	r1, #0
 8005d52:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d03a      	beq.n	8005dd2 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	0010      	movs	r0, r2
 8005d64:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8005d66:	e034      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d6c:	221c      	movs	r2, #28
 8005d6e:	4013      	ands	r3, r2
 8005d70:	2208      	movs	r2, #8
 8005d72:	409a      	lsls	r2, r3
 8005d74:	0013      	movs	r3, r2
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	4013      	ands	r3, r2
 8005d7a:	d02b      	beq.n	8005dd4 <HAL_DMA_IRQHandler+0x158>
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	2208      	movs	r2, #8
 8005d80:	4013      	ands	r3, r2
 8005d82:	d027      	beq.n	8005dd4 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	210e      	movs	r1, #14
 8005d90:	438a      	bics	r2, r1
 8005d92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005d94:	4b11      	ldr	r3, [pc, #68]	; (8005ddc <HAL_DMA_IRQHandler+0x160>)
 8005d96:	6859      	ldr	r1, [r3, #4]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d9c:	221c      	movs	r2, #28
 8005d9e:	4013      	ands	r3, r2
 8005da0:	2201      	movs	r2, #1
 8005da2:	409a      	lsls	r2, r3
 8005da4:	4b0d      	ldr	r3, [pc, #52]	; (8005ddc <HAL_DMA_IRQHandler+0x160>)
 8005da6:	430a      	orrs	r2, r1
 8005da8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2225      	movs	r2, #37	; 0x25
 8005db4:	2101      	movs	r1, #1
 8005db6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2224      	movs	r2, #36	; 0x24
 8005dbc:	2100      	movs	r1, #0
 8005dbe:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d005      	beq.n	8005dd4 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	0010      	movs	r0, r2
 8005dd0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005dd2:	46c0      	nop			; (mov r8, r8)
 8005dd4:	46c0      	nop			; (mov r8, r8)
}
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	b004      	add	sp, #16
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	40020000 	.word	0x40020000

08005de0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	60f8      	str	r0, [r7, #12]
 8005de8:	60b9      	str	r1, [r7, #8]
 8005dea:	607a      	str	r2, [r7, #4]
 8005dec:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005df6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d004      	beq.n	8005e0a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005e08:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005e0a:	4b14      	ldr	r3, [pc, #80]	; (8005e5c <DMA_SetConfig+0x7c>)
 8005e0c:	6859      	ldr	r1, [r3, #4]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e12:	221c      	movs	r2, #28
 8005e14:	4013      	ands	r3, r2
 8005e16:	2201      	movs	r2, #1
 8005e18:	409a      	lsls	r2, r3
 8005e1a:	4b10      	ldr	r3, [pc, #64]	; (8005e5c <DMA_SetConfig+0x7c>)
 8005e1c:	430a      	orrs	r2, r1
 8005e1e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	683a      	ldr	r2, [r7, #0]
 8005e26:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	2b10      	cmp	r3, #16
 8005e2e:	d108      	bne.n	8005e42 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	68ba      	ldr	r2, [r7, #8]
 8005e3e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005e40:	e007      	b.n	8005e52 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68ba      	ldr	r2, [r7, #8]
 8005e48:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	60da      	str	r2, [r3, #12]
}
 8005e52:	46c0      	nop			; (mov r8, r8)
 8005e54:	46bd      	mov	sp, r7
 8005e56:	b004      	add	sp, #16
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	46c0      	nop			; (mov r8, r8)
 8005e5c:	40020000 	.word	0x40020000

08005e60 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e6c:	089b      	lsrs	r3, r3, #2
 8005e6e:	4a10      	ldr	r2, [pc, #64]	; (8005eb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8005e70:	4694      	mov	ip, r2
 8005e72:	4463      	add	r3, ip
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	001a      	movs	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	001a      	movs	r2, r3
 8005e82:	23ff      	movs	r3, #255	; 0xff
 8005e84:	4013      	ands	r3, r2
 8005e86:	3b08      	subs	r3, #8
 8005e88:	2114      	movs	r1, #20
 8005e8a:	0018      	movs	r0, r3
 8005e8c:	f7fa f956 	bl	800013c <__udivsi3>
 8005e90:	0003      	movs	r3, r0
 8005e92:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a07      	ldr	r2, [pc, #28]	; (8005eb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8005e98:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	221f      	movs	r2, #31
 8005e9e:	4013      	ands	r3, r2
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	409a      	lsls	r2, r3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8005ea8:	46c0      	nop			; (mov r8, r8)
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	b004      	add	sp, #16
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	10008200 	.word	0x10008200
 8005eb4:	40020880 	.word	0x40020880

08005eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	223f      	movs	r2, #63	; 0x3f
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	4a0a      	ldr	r2, [pc, #40]	; (8005ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005ece:	4694      	mov	ip, r2
 8005ed0:	4463      	add	r3, ip
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	001a      	movs	r2, r3
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a07      	ldr	r2, [pc, #28]	; (8005efc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005ede:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	2203      	movs	r2, #3
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	2201      	movs	r2, #1
 8005eea:	409a      	lsls	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	659a      	str	r2, [r3, #88]	; 0x58
}
 8005ef0:	46c0      	nop			; (mov r8, r8)
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	b004      	add	sp, #16
 8005ef6:	bd80      	pop	{r7, pc}
 8005ef8:	1000823f 	.word	0x1000823f
 8005efc:	40020940 	.word	0x40020940

08005f00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b086      	sub	sp, #24
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005f0e:	e147      	b.n	80061a0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2101      	movs	r1, #1
 8005f16:	697a      	ldr	r2, [r7, #20]
 8005f18:	4091      	lsls	r1, r2
 8005f1a:	000a      	movs	r2, r1
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d100      	bne.n	8005f28 <HAL_GPIO_Init+0x28>
 8005f26:	e138      	b.n	800619a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	2203      	movs	r2, #3
 8005f2e:	4013      	ands	r3, r2
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d005      	beq.n	8005f40 <HAL_GPIO_Init+0x40>
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	2203      	movs	r2, #3
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d130      	bne.n	8005fa2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	005b      	lsls	r3, r3, #1
 8005f4a:	2203      	movs	r2, #3
 8005f4c:	409a      	lsls	r2, r3
 8005f4e:	0013      	movs	r3, r2
 8005f50:	43da      	mvns	r2, r3
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	4013      	ands	r3, r2
 8005f56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	68da      	ldr	r2, [r3, #12]
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	005b      	lsls	r3, r3, #1
 8005f60:	409a      	lsls	r2, r3
 8005f62:	0013      	movs	r3, r2
 8005f64:	693a      	ldr	r2, [r7, #16]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	693a      	ldr	r2, [r7, #16]
 8005f6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f76:	2201      	movs	r2, #1
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	409a      	lsls	r2, r3
 8005f7c:	0013      	movs	r3, r2
 8005f7e:	43da      	mvns	r2, r3
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	4013      	ands	r3, r2
 8005f84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	091b      	lsrs	r3, r3, #4
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	401a      	ands	r2, r3
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	409a      	lsls	r2, r3
 8005f94:	0013      	movs	r3, r2
 8005f96:	693a      	ldr	r2, [r7, #16]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	693a      	ldr	r2, [r7, #16]
 8005fa0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	2203      	movs	r2, #3
 8005fa8:	4013      	ands	r3, r2
 8005faa:	2b03      	cmp	r3, #3
 8005fac:	d017      	beq.n	8005fde <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	005b      	lsls	r3, r3, #1
 8005fb8:	2203      	movs	r2, #3
 8005fba:	409a      	lsls	r2, r3
 8005fbc:	0013      	movs	r3, r2
 8005fbe:	43da      	mvns	r2, r3
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	4013      	ands	r3, r2
 8005fc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	689a      	ldr	r2, [r3, #8]
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	005b      	lsls	r3, r3, #1
 8005fce:	409a      	lsls	r2, r3
 8005fd0:	0013      	movs	r3, r2
 8005fd2:	693a      	ldr	r2, [r7, #16]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	693a      	ldr	r2, [r7, #16]
 8005fdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	2203      	movs	r2, #3
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	2b02      	cmp	r3, #2
 8005fe8:	d123      	bne.n	8006032 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	08da      	lsrs	r2, r3, #3
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	3208      	adds	r2, #8
 8005ff2:	0092      	lsls	r2, r2, #2
 8005ff4:	58d3      	ldr	r3, [r2, r3]
 8005ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	2207      	movs	r2, #7
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	220f      	movs	r2, #15
 8006002:	409a      	lsls	r2, r3
 8006004:	0013      	movs	r3, r2
 8006006:	43da      	mvns	r2, r3
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	4013      	ands	r3, r2
 800600c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	691a      	ldr	r2, [r3, #16]
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	2107      	movs	r1, #7
 8006016:	400b      	ands	r3, r1
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	409a      	lsls	r2, r3
 800601c:	0013      	movs	r3, r2
 800601e:	693a      	ldr	r2, [r7, #16]
 8006020:	4313      	orrs	r3, r2
 8006022:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	08da      	lsrs	r2, r3, #3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	3208      	adds	r2, #8
 800602c:	0092      	lsls	r2, r2, #2
 800602e:	6939      	ldr	r1, [r7, #16]
 8006030:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	005b      	lsls	r3, r3, #1
 800603c:	2203      	movs	r2, #3
 800603e:	409a      	lsls	r2, r3
 8006040:	0013      	movs	r3, r2
 8006042:	43da      	mvns	r2, r3
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	4013      	ands	r3, r2
 8006048:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	2203      	movs	r2, #3
 8006050:	401a      	ands	r2, r3
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	005b      	lsls	r3, r3, #1
 8006056:	409a      	lsls	r2, r3
 8006058:	0013      	movs	r3, r2
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	4313      	orrs	r3, r2
 800605e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	685a      	ldr	r2, [r3, #4]
 800606a:	23c0      	movs	r3, #192	; 0xc0
 800606c:	029b      	lsls	r3, r3, #10
 800606e:	4013      	ands	r3, r2
 8006070:	d100      	bne.n	8006074 <HAL_GPIO_Init+0x174>
 8006072:	e092      	b.n	800619a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8006074:	4a50      	ldr	r2, [pc, #320]	; (80061b8 <HAL_GPIO_Init+0x2b8>)
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	089b      	lsrs	r3, r3, #2
 800607a:	3318      	adds	r3, #24
 800607c:	009b      	lsls	r3, r3, #2
 800607e:	589b      	ldr	r3, [r3, r2]
 8006080:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	2203      	movs	r2, #3
 8006086:	4013      	ands	r3, r2
 8006088:	00db      	lsls	r3, r3, #3
 800608a:	220f      	movs	r2, #15
 800608c:	409a      	lsls	r2, r3
 800608e:	0013      	movs	r3, r2
 8006090:	43da      	mvns	r2, r3
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	4013      	ands	r3, r2
 8006096:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8006098:	687a      	ldr	r2, [r7, #4]
 800609a:	23a0      	movs	r3, #160	; 0xa0
 800609c:	05db      	lsls	r3, r3, #23
 800609e:	429a      	cmp	r2, r3
 80060a0:	d013      	beq.n	80060ca <HAL_GPIO_Init+0x1ca>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a45      	ldr	r2, [pc, #276]	; (80061bc <HAL_GPIO_Init+0x2bc>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d00d      	beq.n	80060c6 <HAL_GPIO_Init+0x1c6>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a44      	ldr	r2, [pc, #272]	; (80061c0 <HAL_GPIO_Init+0x2c0>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d007      	beq.n	80060c2 <HAL_GPIO_Init+0x1c2>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a43      	ldr	r2, [pc, #268]	; (80061c4 <HAL_GPIO_Init+0x2c4>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d101      	bne.n	80060be <HAL_GPIO_Init+0x1be>
 80060ba:	2303      	movs	r3, #3
 80060bc:	e006      	b.n	80060cc <HAL_GPIO_Init+0x1cc>
 80060be:	2305      	movs	r3, #5
 80060c0:	e004      	b.n	80060cc <HAL_GPIO_Init+0x1cc>
 80060c2:	2302      	movs	r3, #2
 80060c4:	e002      	b.n	80060cc <HAL_GPIO_Init+0x1cc>
 80060c6:	2301      	movs	r3, #1
 80060c8:	e000      	b.n	80060cc <HAL_GPIO_Init+0x1cc>
 80060ca:	2300      	movs	r3, #0
 80060cc:	697a      	ldr	r2, [r7, #20]
 80060ce:	2103      	movs	r1, #3
 80060d0:	400a      	ands	r2, r1
 80060d2:	00d2      	lsls	r2, r2, #3
 80060d4:	4093      	lsls	r3, r2
 80060d6:	693a      	ldr	r2, [r7, #16]
 80060d8:	4313      	orrs	r3, r2
 80060da:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80060dc:	4936      	ldr	r1, [pc, #216]	; (80061b8 <HAL_GPIO_Init+0x2b8>)
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	089b      	lsrs	r3, r3, #2
 80060e2:	3318      	adds	r3, #24
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80060ea:	4b33      	ldr	r3, [pc, #204]	; (80061b8 <HAL_GPIO_Init+0x2b8>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	43da      	mvns	r2, r3
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	4013      	ands	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	685a      	ldr	r2, [r3, #4]
 80060fe:	2380      	movs	r3, #128	; 0x80
 8006100:	035b      	lsls	r3, r3, #13
 8006102:	4013      	ands	r3, r2
 8006104:	d003      	beq.n	800610e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8006106:	693a      	ldr	r2, [r7, #16]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	4313      	orrs	r3, r2
 800610c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800610e:	4b2a      	ldr	r3, [pc, #168]	; (80061b8 <HAL_GPIO_Init+0x2b8>)
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8006114:	4b28      	ldr	r3, [pc, #160]	; (80061b8 <HAL_GPIO_Init+0x2b8>)
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	43da      	mvns	r2, r3
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	4013      	ands	r3, r2
 8006122:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	685a      	ldr	r2, [r3, #4]
 8006128:	2380      	movs	r3, #128	; 0x80
 800612a:	039b      	lsls	r3, r3, #14
 800612c:	4013      	ands	r3, r2
 800612e:	d003      	beq.n	8006138 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8006130:	693a      	ldr	r2, [r7, #16]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	4313      	orrs	r3, r2
 8006136:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006138:	4b1f      	ldr	r3, [pc, #124]	; (80061b8 <HAL_GPIO_Init+0x2b8>)
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800613e:	4a1e      	ldr	r2, [pc, #120]	; (80061b8 <HAL_GPIO_Init+0x2b8>)
 8006140:	2384      	movs	r3, #132	; 0x84
 8006142:	58d3      	ldr	r3, [r2, r3]
 8006144:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	43da      	mvns	r2, r3
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	4013      	ands	r3, r2
 800614e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	2380      	movs	r3, #128	; 0x80
 8006156:	029b      	lsls	r3, r3, #10
 8006158:	4013      	ands	r3, r2
 800615a:	d003      	beq.n	8006164 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800615c:	693a      	ldr	r2, [r7, #16]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	4313      	orrs	r3, r2
 8006162:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006164:	4914      	ldr	r1, [pc, #80]	; (80061b8 <HAL_GPIO_Init+0x2b8>)
 8006166:	2284      	movs	r2, #132	; 0x84
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800616c:	4a12      	ldr	r2, [pc, #72]	; (80061b8 <HAL_GPIO_Init+0x2b8>)
 800616e:	2380      	movs	r3, #128	; 0x80
 8006170:	58d3      	ldr	r3, [r2, r3]
 8006172:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	43da      	mvns	r2, r3
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	4013      	ands	r3, r2
 800617c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	685a      	ldr	r2, [r3, #4]
 8006182:	2380      	movs	r3, #128	; 0x80
 8006184:	025b      	lsls	r3, r3, #9
 8006186:	4013      	ands	r3, r2
 8006188:	d003      	beq.n	8006192 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800618a:	693a      	ldr	r2, [r7, #16]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	4313      	orrs	r3, r2
 8006190:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006192:	4909      	ldr	r1, [pc, #36]	; (80061b8 <HAL_GPIO_Init+0x2b8>)
 8006194:	2280      	movs	r2, #128	; 0x80
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	3301      	adds	r3, #1
 800619e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	40da      	lsrs	r2, r3
 80061a8:	1e13      	subs	r3, r2, #0
 80061aa:	d000      	beq.n	80061ae <HAL_GPIO_Init+0x2ae>
 80061ac:	e6b0      	b.n	8005f10 <HAL_GPIO_Init+0x10>
  }
}
 80061ae:	46c0      	nop			; (mov r8, r8)
 80061b0:	46c0      	nop			; (mov r8, r8)
 80061b2:	46bd      	mov	sp, r7
 80061b4:	b006      	add	sp, #24
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	40021800 	.word	0x40021800
 80061bc:	50000400 	.word	0x50000400
 80061c0:	50000800 	.word	0x50000800
 80061c4:	50000c00 	.word	0x50000c00

080061c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	0008      	movs	r0, r1
 80061d2:	0011      	movs	r1, r2
 80061d4:	1cbb      	adds	r3, r7, #2
 80061d6:	1c02      	adds	r2, r0, #0
 80061d8:	801a      	strh	r2, [r3, #0]
 80061da:	1c7b      	adds	r3, r7, #1
 80061dc:	1c0a      	adds	r2, r1, #0
 80061de:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80061e0:	1c7b      	adds	r3, r7, #1
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d004      	beq.n	80061f2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80061e8:	1cbb      	adds	r3, r7, #2
 80061ea:	881a      	ldrh	r2, [r3, #0]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80061f0:	e003      	b.n	80061fa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80061f2:	1cbb      	adds	r3, r7, #2
 80061f4:	881a      	ldrh	r2, [r3, #0]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80061fa:	46c0      	nop			; (mov r8, r8)
 80061fc:	46bd      	mov	sp, r7
 80061fe:	b002      	add	sp, #8
 8006200:	bd80      	pop	{r7, pc}
	...

08006204 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	0002      	movs	r2, r0
 800620c:	1dbb      	adds	r3, r7, #6
 800620e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8006210:	4b10      	ldr	r3, [pc, #64]	; (8006254 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	1dba      	adds	r2, r7, #6
 8006216:	8812      	ldrh	r2, [r2, #0]
 8006218:	4013      	ands	r3, r2
 800621a:	d008      	beq.n	800622e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800621c:	4b0d      	ldr	r3, [pc, #52]	; (8006254 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800621e:	1dba      	adds	r2, r7, #6
 8006220:	8812      	ldrh	r2, [r2, #0]
 8006222:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8006224:	1dbb      	adds	r3, r7, #6
 8006226:	881b      	ldrh	r3, [r3, #0]
 8006228:	0018      	movs	r0, r3
 800622a:	f000 f815 	bl	8006258 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800622e:	4b09      	ldr	r3, [pc, #36]	; (8006254 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	1dba      	adds	r2, r7, #6
 8006234:	8812      	ldrh	r2, [r2, #0]
 8006236:	4013      	ands	r3, r2
 8006238:	d008      	beq.n	800624c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800623a:	4b06      	ldr	r3, [pc, #24]	; (8006254 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800623c:	1dba      	adds	r2, r7, #6
 800623e:	8812      	ldrh	r2, [r2, #0]
 8006240:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8006242:	1dbb      	adds	r3, r7, #6
 8006244:	881b      	ldrh	r3, [r3, #0]
 8006246:	0018      	movs	r0, r3
 8006248:	f000 f810 	bl	800626c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800624c:	46c0      	nop			; (mov r8, r8)
 800624e:	46bd      	mov	sp, r7
 8006250:	b002      	add	sp, #8
 8006252:	bd80      	pop	{r7, pc}
 8006254:	40021800 	.word	0x40021800

08006258 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b082      	sub	sp, #8
 800625c:	af00      	add	r7, sp, #0
 800625e:	0002      	movs	r2, r0
 8006260:	1dbb      	adds	r3, r7, #6
 8006262:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8006264:	46c0      	nop			; (mov r8, r8)
 8006266:	46bd      	mov	sp, r7
 8006268:	b002      	add	sp, #8
 800626a:	bd80      	pop	{r7, pc}

0800626c <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b082      	sub	sp, #8
 8006270:	af00      	add	r7, sp, #0
 8006272:	0002      	movs	r2, r0
 8006274:	1dbb      	adds	r3, r7, #6
 8006276:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8006278:	46c0      	nop			; (mov r8, r8)
 800627a:	46bd      	mov	sp, r7
 800627c:	b002      	add	sp, #8
 800627e:	bd80      	pop	{r7, pc}

08006280 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b082      	sub	sp, #8
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d101      	bne.n	8006292 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	e082      	b.n	8006398 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2241      	movs	r2, #65	; 0x41
 8006296:	5c9b      	ldrb	r3, [r3, r2]
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	d107      	bne.n	80062ae <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2240      	movs	r2, #64	; 0x40
 80062a2:	2100      	movs	r1, #0
 80062a4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	0018      	movs	r0, r3
 80062aa:	f7fe f95d 	bl	8004568 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2241      	movs	r2, #65	; 0x41
 80062b2:	2124      	movs	r1, #36	; 0x24
 80062b4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2101      	movs	r1, #1
 80062c2:	438a      	bics	r2, r1
 80062c4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	685a      	ldr	r2, [r3, #4]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4934      	ldr	r1, [pc, #208]	; (80063a0 <HAL_I2C_Init+0x120>)
 80062d0:	400a      	ands	r2, r1
 80062d2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	689a      	ldr	r2, [r3, #8]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4931      	ldr	r1, [pc, #196]	; (80063a4 <HAL_I2C_Init+0x124>)
 80062e0:	400a      	ands	r2, r1
 80062e2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d108      	bne.n	80062fe <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	689a      	ldr	r2, [r3, #8]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2180      	movs	r1, #128	; 0x80
 80062f6:	0209      	lsls	r1, r1, #8
 80062f8:	430a      	orrs	r2, r1
 80062fa:	609a      	str	r2, [r3, #8]
 80062fc:	e007      	b.n	800630e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	689a      	ldr	r2, [r3, #8]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2184      	movs	r1, #132	; 0x84
 8006308:	0209      	lsls	r1, r1, #8
 800630a:	430a      	orrs	r2, r1
 800630c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	2b02      	cmp	r3, #2
 8006314:	d104      	bne.n	8006320 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	2280      	movs	r2, #128	; 0x80
 800631c:	0112      	lsls	r2, r2, #4
 800631e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	685a      	ldr	r2, [r3, #4]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	491f      	ldr	r1, [pc, #124]	; (80063a8 <HAL_I2C_Init+0x128>)
 800632c:	430a      	orrs	r2, r1
 800632e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68da      	ldr	r2, [r3, #12]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	491a      	ldr	r1, [pc, #104]	; (80063a4 <HAL_I2C_Init+0x124>)
 800633c:	400a      	ands	r2, r1
 800633e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	691a      	ldr	r2, [r3, #16]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	431a      	orrs	r2, r3
 800634a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	430a      	orrs	r2, r1
 8006358:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	69d9      	ldr	r1, [r3, #28]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a1a      	ldr	r2, [r3, #32]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	430a      	orrs	r2, r1
 8006368:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	2101      	movs	r1, #1
 8006376:	430a      	orrs	r2, r1
 8006378:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2241      	movs	r2, #65	; 0x41
 8006384:	2120      	movs	r1, #32
 8006386:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2242      	movs	r2, #66	; 0x42
 8006392:	2100      	movs	r1, #0
 8006394:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006396:	2300      	movs	r3, #0
}
 8006398:	0018      	movs	r0, r3
 800639a:	46bd      	mov	sp, r7
 800639c:	b002      	add	sp, #8
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	f0ffffff 	.word	0xf0ffffff
 80063a4:	ffff7fff 	.word	0xffff7fff
 80063a8:	02008000 	.word	0x02008000

080063ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b082      	sub	sp, #8
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2241      	movs	r2, #65	; 0x41
 80063ba:	5c9b      	ldrb	r3, [r3, r2]
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	2b20      	cmp	r3, #32
 80063c0:	d138      	bne.n	8006434 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2240      	movs	r2, #64	; 0x40
 80063c6:	5c9b      	ldrb	r3, [r3, r2]
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d101      	bne.n	80063d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80063cc:	2302      	movs	r3, #2
 80063ce:	e032      	b.n	8006436 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2240      	movs	r2, #64	; 0x40
 80063d4:	2101      	movs	r1, #1
 80063d6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2241      	movs	r2, #65	; 0x41
 80063dc:	2124      	movs	r1, #36	; 0x24
 80063de:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2101      	movs	r1, #1
 80063ec:	438a      	bics	r2, r1
 80063ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4911      	ldr	r1, [pc, #68]	; (8006440 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80063fc:	400a      	ands	r2, r1
 80063fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	6819      	ldr	r1, [r3, #0]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	430a      	orrs	r2, r1
 800640e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2101      	movs	r1, #1
 800641c:	430a      	orrs	r2, r1
 800641e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2241      	movs	r2, #65	; 0x41
 8006424:	2120      	movs	r1, #32
 8006426:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2240      	movs	r2, #64	; 0x40
 800642c:	2100      	movs	r1, #0
 800642e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006430:	2300      	movs	r3, #0
 8006432:	e000      	b.n	8006436 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006434:	2302      	movs	r3, #2
  }
}
 8006436:	0018      	movs	r0, r3
 8006438:	46bd      	mov	sp, r7
 800643a:	b002      	add	sp, #8
 800643c:	bd80      	pop	{r7, pc}
 800643e:	46c0      	nop			; (mov r8, r8)
 8006440:	ffffefff 	.word	0xffffefff

08006444 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2241      	movs	r2, #65	; 0x41
 8006452:	5c9b      	ldrb	r3, [r3, r2]
 8006454:	b2db      	uxtb	r3, r3
 8006456:	2b20      	cmp	r3, #32
 8006458:	d139      	bne.n	80064ce <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2240      	movs	r2, #64	; 0x40
 800645e:	5c9b      	ldrb	r3, [r3, r2]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d101      	bne.n	8006468 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006464:	2302      	movs	r3, #2
 8006466:	e033      	b.n	80064d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2240      	movs	r2, #64	; 0x40
 800646c:	2101      	movs	r1, #1
 800646e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2241      	movs	r2, #65	; 0x41
 8006474:	2124      	movs	r1, #36	; 0x24
 8006476:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	2101      	movs	r1, #1
 8006484:	438a      	bics	r2, r1
 8006486:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	4a11      	ldr	r2, [pc, #68]	; (80064d8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006494:	4013      	ands	r3, r2
 8006496:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	021b      	lsls	r3, r3, #8
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	4313      	orrs	r3, r2
 80064a0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68fa      	ldr	r2, [r7, #12]
 80064a8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2101      	movs	r1, #1
 80064b6:	430a      	orrs	r2, r1
 80064b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2241      	movs	r2, #65	; 0x41
 80064be:	2120      	movs	r1, #32
 80064c0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2240      	movs	r2, #64	; 0x40
 80064c6:	2100      	movs	r1, #0
 80064c8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80064ca:	2300      	movs	r3, #0
 80064cc:	e000      	b.n	80064d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80064ce:	2302      	movs	r3, #2
  }
}
 80064d0:	0018      	movs	r0, r3
 80064d2:	46bd      	mov	sp, r7
 80064d4:	b004      	add	sp, #16
 80064d6:	bd80      	pop	{r7, pc}
 80064d8:	fffff0ff 	.word	0xfffff0ff

080064dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80064e4:	4b19      	ldr	r3, [pc, #100]	; (800654c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a19      	ldr	r2, [pc, #100]	; (8006550 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80064ea:	4013      	ands	r3, r2
 80064ec:	0019      	movs	r1, r3
 80064ee:	4b17      	ldr	r3, [pc, #92]	; (800654c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	430a      	orrs	r2, r1
 80064f4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80064f6:	687a      	ldr	r2, [r7, #4]
 80064f8:	2380      	movs	r3, #128	; 0x80
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d11f      	bne.n	8006540 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8006500:	4b14      	ldr	r3, [pc, #80]	; (8006554 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	0013      	movs	r3, r2
 8006506:	005b      	lsls	r3, r3, #1
 8006508:	189b      	adds	r3, r3, r2
 800650a:	005b      	lsls	r3, r3, #1
 800650c:	4912      	ldr	r1, [pc, #72]	; (8006558 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800650e:	0018      	movs	r0, r3
 8006510:	f7f9 fe14 	bl	800013c <__udivsi3>
 8006514:	0003      	movs	r3, r0
 8006516:	3301      	adds	r3, #1
 8006518:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800651a:	e008      	b.n	800652e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d003      	beq.n	800652a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	3b01      	subs	r3, #1
 8006526:	60fb      	str	r3, [r7, #12]
 8006528:	e001      	b.n	800652e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e009      	b.n	8006542 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800652e:	4b07      	ldr	r3, [pc, #28]	; (800654c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006530:	695a      	ldr	r2, [r3, #20]
 8006532:	2380      	movs	r3, #128	; 0x80
 8006534:	00db      	lsls	r3, r3, #3
 8006536:	401a      	ands	r2, r3
 8006538:	2380      	movs	r3, #128	; 0x80
 800653a:	00db      	lsls	r3, r3, #3
 800653c:	429a      	cmp	r2, r3
 800653e:	d0ed      	beq.n	800651c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8006540:	2300      	movs	r3, #0
}
 8006542:	0018      	movs	r0, r3
 8006544:	46bd      	mov	sp, r7
 8006546:	b004      	add	sp, #16
 8006548:	bd80      	pop	{r7, pc}
 800654a:	46c0      	nop			; (mov r8, r8)
 800654c:	40007000 	.word	0x40007000
 8006550:	fffff9ff 	.word	0xfffff9ff
 8006554:	20000000 	.word	0x20000000
 8006558:	000f4240 	.word	0x000f4240

0800655c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8006560:	4b03      	ldr	r3, [pc, #12]	; (8006570 <LL_RCC_GetAPB1Prescaler+0x14>)
 8006562:	689a      	ldr	r2, [r3, #8]
 8006564:	23e0      	movs	r3, #224	; 0xe0
 8006566:	01db      	lsls	r3, r3, #7
 8006568:	4013      	ands	r3, r2
}
 800656a:	0018      	movs	r0, r3
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}
 8006570:	40021000 	.word	0x40021000

08006574 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b088      	sub	sp, #32
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d101      	bne.n	8006586 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e2fe      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2201      	movs	r2, #1
 800658c:	4013      	ands	r3, r2
 800658e:	d100      	bne.n	8006592 <HAL_RCC_OscConfig+0x1e>
 8006590:	e07c      	b.n	800668c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006592:	4bc3      	ldr	r3, [pc, #780]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	2238      	movs	r2, #56	; 0x38
 8006598:	4013      	ands	r3, r2
 800659a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800659c:	4bc0      	ldr	r3, [pc, #768]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	2203      	movs	r2, #3
 80065a2:	4013      	ands	r3, r2
 80065a4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	2b10      	cmp	r3, #16
 80065aa:	d102      	bne.n	80065b2 <HAL_RCC_OscConfig+0x3e>
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	2b03      	cmp	r3, #3
 80065b0:	d002      	beq.n	80065b8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80065b2:	69bb      	ldr	r3, [r7, #24]
 80065b4:	2b08      	cmp	r3, #8
 80065b6:	d10b      	bne.n	80065d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065b8:	4bb9      	ldr	r3, [pc, #740]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	2380      	movs	r3, #128	; 0x80
 80065be:	029b      	lsls	r3, r3, #10
 80065c0:	4013      	ands	r3, r2
 80065c2:	d062      	beq.n	800668a <HAL_RCC_OscConfig+0x116>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d15e      	bne.n	800668a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e2d9      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	685a      	ldr	r2, [r3, #4]
 80065d4:	2380      	movs	r3, #128	; 0x80
 80065d6:	025b      	lsls	r3, r3, #9
 80065d8:	429a      	cmp	r2, r3
 80065da:	d107      	bne.n	80065ec <HAL_RCC_OscConfig+0x78>
 80065dc:	4bb0      	ldr	r3, [pc, #704]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	4baf      	ldr	r3, [pc, #700]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80065e2:	2180      	movs	r1, #128	; 0x80
 80065e4:	0249      	lsls	r1, r1, #9
 80065e6:	430a      	orrs	r2, r1
 80065e8:	601a      	str	r2, [r3, #0]
 80065ea:	e020      	b.n	800662e <HAL_RCC_OscConfig+0xba>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685a      	ldr	r2, [r3, #4]
 80065f0:	23a0      	movs	r3, #160	; 0xa0
 80065f2:	02db      	lsls	r3, r3, #11
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d10e      	bne.n	8006616 <HAL_RCC_OscConfig+0xa2>
 80065f8:	4ba9      	ldr	r3, [pc, #676]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	4ba8      	ldr	r3, [pc, #672]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80065fe:	2180      	movs	r1, #128	; 0x80
 8006600:	02c9      	lsls	r1, r1, #11
 8006602:	430a      	orrs	r2, r1
 8006604:	601a      	str	r2, [r3, #0]
 8006606:	4ba6      	ldr	r3, [pc, #664]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	4ba5      	ldr	r3, [pc, #660]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800660c:	2180      	movs	r1, #128	; 0x80
 800660e:	0249      	lsls	r1, r1, #9
 8006610:	430a      	orrs	r2, r1
 8006612:	601a      	str	r2, [r3, #0]
 8006614:	e00b      	b.n	800662e <HAL_RCC_OscConfig+0xba>
 8006616:	4ba2      	ldr	r3, [pc, #648]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	4ba1      	ldr	r3, [pc, #644]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800661c:	49a1      	ldr	r1, [pc, #644]	; (80068a4 <HAL_RCC_OscConfig+0x330>)
 800661e:	400a      	ands	r2, r1
 8006620:	601a      	str	r2, [r3, #0]
 8006622:	4b9f      	ldr	r3, [pc, #636]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	4b9e      	ldr	r3, [pc, #632]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006628:	499f      	ldr	r1, [pc, #636]	; (80068a8 <HAL_RCC_OscConfig+0x334>)
 800662a:	400a      	ands	r2, r1
 800662c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d014      	beq.n	8006660 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006636:	f7fe fa8b 	bl	8004b50 <HAL_GetTick>
 800663a:	0003      	movs	r3, r0
 800663c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800663e:	e008      	b.n	8006652 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006640:	f7fe fa86 	bl	8004b50 <HAL_GetTick>
 8006644:	0002      	movs	r2, r0
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	2b64      	cmp	r3, #100	; 0x64
 800664c:	d901      	bls.n	8006652 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e298      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006652:	4b93      	ldr	r3, [pc, #588]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	2380      	movs	r3, #128	; 0x80
 8006658:	029b      	lsls	r3, r3, #10
 800665a:	4013      	ands	r3, r2
 800665c:	d0f0      	beq.n	8006640 <HAL_RCC_OscConfig+0xcc>
 800665e:	e015      	b.n	800668c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006660:	f7fe fa76 	bl	8004b50 <HAL_GetTick>
 8006664:	0003      	movs	r3, r0
 8006666:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006668:	e008      	b.n	800667c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800666a:	f7fe fa71 	bl	8004b50 <HAL_GetTick>
 800666e:	0002      	movs	r2, r0
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	2b64      	cmp	r3, #100	; 0x64
 8006676:	d901      	bls.n	800667c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006678:	2303      	movs	r3, #3
 800667a:	e283      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800667c:	4b88      	ldr	r3, [pc, #544]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800667e:	681a      	ldr	r2, [r3, #0]
 8006680:	2380      	movs	r3, #128	; 0x80
 8006682:	029b      	lsls	r3, r3, #10
 8006684:	4013      	ands	r3, r2
 8006686:	d1f0      	bne.n	800666a <HAL_RCC_OscConfig+0xf6>
 8006688:	e000      	b.n	800668c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800668a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2202      	movs	r2, #2
 8006692:	4013      	ands	r3, r2
 8006694:	d100      	bne.n	8006698 <HAL_RCC_OscConfig+0x124>
 8006696:	e099      	b.n	80067cc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006698:	4b81      	ldr	r3, [pc, #516]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	2238      	movs	r2, #56	; 0x38
 800669e:	4013      	ands	r3, r2
 80066a0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80066a2:	4b7f      	ldr	r3, [pc, #508]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80066a4:	68db      	ldr	r3, [r3, #12]
 80066a6:	2203      	movs	r2, #3
 80066a8:	4013      	ands	r3, r2
 80066aa:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80066ac:	69bb      	ldr	r3, [r7, #24]
 80066ae:	2b10      	cmp	r3, #16
 80066b0:	d102      	bne.n	80066b8 <HAL_RCC_OscConfig+0x144>
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	d002      	beq.n	80066be <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80066b8:	69bb      	ldr	r3, [r7, #24]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d135      	bne.n	800672a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066be:	4b78      	ldr	r3, [pc, #480]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80066c0:	681a      	ldr	r2, [r3, #0]
 80066c2:	2380      	movs	r3, #128	; 0x80
 80066c4:	00db      	lsls	r3, r3, #3
 80066c6:	4013      	ands	r3, r2
 80066c8:	d005      	beq.n	80066d6 <HAL_RCC_OscConfig+0x162>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d101      	bne.n	80066d6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e256      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066d6:	4b72      	ldr	r3, [pc, #456]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	4a74      	ldr	r2, [pc, #464]	; (80068ac <HAL_RCC_OscConfig+0x338>)
 80066dc:	4013      	ands	r3, r2
 80066de:	0019      	movs	r1, r3
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	695b      	ldr	r3, [r3, #20]
 80066e4:	021a      	lsls	r2, r3, #8
 80066e6:	4b6e      	ldr	r3, [pc, #440]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80066e8:	430a      	orrs	r2, r1
 80066ea:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80066ec:	69bb      	ldr	r3, [r7, #24]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d112      	bne.n	8006718 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80066f2:	4b6b      	ldr	r3, [pc, #428]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a6e      	ldr	r2, [pc, #440]	; (80068b0 <HAL_RCC_OscConfig+0x33c>)
 80066f8:	4013      	ands	r3, r2
 80066fa:	0019      	movs	r1, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	691a      	ldr	r2, [r3, #16]
 8006700:	4b67      	ldr	r3, [pc, #412]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006702:	430a      	orrs	r2, r1
 8006704:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8006706:	4b66      	ldr	r3, [pc, #408]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	0adb      	lsrs	r3, r3, #11
 800670c:	2207      	movs	r2, #7
 800670e:	4013      	ands	r3, r2
 8006710:	4a68      	ldr	r2, [pc, #416]	; (80068b4 <HAL_RCC_OscConfig+0x340>)
 8006712:	40da      	lsrs	r2, r3
 8006714:	4b68      	ldr	r3, [pc, #416]	; (80068b8 <HAL_RCC_OscConfig+0x344>)
 8006716:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006718:	4b68      	ldr	r3, [pc, #416]	; (80068bc <HAL_RCC_OscConfig+0x348>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	0018      	movs	r0, r3
 800671e:	f7fe f9bb 	bl	8004a98 <HAL_InitTick>
 8006722:	1e03      	subs	r3, r0, #0
 8006724:	d051      	beq.n	80067ca <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e22c      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	68db      	ldr	r3, [r3, #12]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d030      	beq.n	8006794 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006732:	4b5b      	ldr	r3, [pc, #364]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a5e      	ldr	r2, [pc, #376]	; (80068b0 <HAL_RCC_OscConfig+0x33c>)
 8006738:	4013      	ands	r3, r2
 800673a:	0019      	movs	r1, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	691a      	ldr	r2, [r3, #16]
 8006740:	4b57      	ldr	r3, [pc, #348]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006742:	430a      	orrs	r2, r1
 8006744:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8006746:	4b56      	ldr	r3, [pc, #344]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	4b55      	ldr	r3, [pc, #340]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800674c:	2180      	movs	r1, #128	; 0x80
 800674e:	0049      	lsls	r1, r1, #1
 8006750:	430a      	orrs	r2, r1
 8006752:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006754:	f7fe f9fc 	bl	8004b50 <HAL_GetTick>
 8006758:	0003      	movs	r3, r0
 800675a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800675c:	e008      	b.n	8006770 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800675e:	f7fe f9f7 	bl	8004b50 <HAL_GetTick>
 8006762:	0002      	movs	r2, r0
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	2b02      	cmp	r3, #2
 800676a:	d901      	bls.n	8006770 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	e209      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006770:	4b4b      	ldr	r3, [pc, #300]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	2380      	movs	r3, #128	; 0x80
 8006776:	00db      	lsls	r3, r3, #3
 8006778:	4013      	ands	r3, r2
 800677a:	d0f0      	beq.n	800675e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800677c:	4b48      	ldr	r3, [pc, #288]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	4a4a      	ldr	r2, [pc, #296]	; (80068ac <HAL_RCC_OscConfig+0x338>)
 8006782:	4013      	ands	r3, r2
 8006784:	0019      	movs	r1, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	021a      	lsls	r2, r3, #8
 800678c:	4b44      	ldr	r3, [pc, #272]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800678e:	430a      	orrs	r2, r1
 8006790:	605a      	str	r2, [r3, #4]
 8006792:	e01b      	b.n	80067cc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8006794:	4b42      	ldr	r3, [pc, #264]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	4b41      	ldr	r3, [pc, #260]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800679a:	4949      	ldr	r1, [pc, #292]	; (80068c0 <HAL_RCC_OscConfig+0x34c>)
 800679c:	400a      	ands	r2, r1
 800679e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a0:	f7fe f9d6 	bl	8004b50 <HAL_GetTick>
 80067a4:	0003      	movs	r3, r0
 80067a6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80067a8:	e008      	b.n	80067bc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067aa:	f7fe f9d1 	bl	8004b50 <HAL_GetTick>
 80067ae:	0002      	movs	r2, r0
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d901      	bls.n	80067bc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e1e3      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80067bc:	4b38      	ldr	r3, [pc, #224]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	2380      	movs	r3, #128	; 0x80
 80067c2:	00db      	lsls	r3, r3, #3
 80067c4:	4013      	ands	r3, r2
 80067c6:	d1f0      	bne.n	80067aa <HAL_RCC_OscConfig+0x236>
 80067c8:	e000      	b.n	80067cc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80067ca:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2208      	movs	r2, #8
 80067d2:	4013      	ands	r3, r2
 80067d4:	d047      	beq.n	8006866 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80067d6:	4b32      	ldr	r3, [pc, #200]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	2238      	movs	r2, #56	; 0x38
 80067dc:	4013      	ands	r3, r2
 80067de:	2b18      	cmp	r3, #24
 80067e0:	d10a      	bne.n	80067f8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80067e2:	4b2f      	ldr	r3, [pc, #188]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 80067e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067e6:	2202      	movs	r2, #2
 80067e8:	4013      	ands	r3, r2
 80067ea:	d03c      	beq.n	8006866 <HAL_RCC_OscConfig+0x2f2>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	699b      	ldr	r3, [r3, #24]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d138      	bne.n	8006866 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e1c5      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	699b      	ldr	r3, [r3, #24]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d019      	beq.n	8006834 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8006800:	4b27      	ldr	r3, [pc, #156]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006802:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006804:	4b26      	ldr	r3, [pc, #152]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006806:	2101      	movs	r1, #1
 8006808:	430a      	orrs	r2, r1
 800680a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800680c:	f7fe f9a0 	bl	8004b50 <HAL_GetTick>
 8006810:	0003      	movs	r3, r0
 8006812:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006814:	e008      	b.n	8006828 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006816:	f7fe f99b 	bl	8004b50 <HAL_GetTick>
 800681a:	0002      	movs	r2, r0
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	2b02      	cmp	r3, #2
 8006822:	d901      	bls.n	8006828 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e1ad      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006828:	4b1d      	ldr	r3, [pc, #116]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800682a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800682c:	2202      	movs	r2, #2
 800682e:	4013      	ands	r3, r2
 8006830:	d0f1      	beq.n	8006816 <HAL_RCC_OscConfig+0x2a2>
 8006832:	e018      	b.n	8006866 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8006834:	4b1a      	ldr	r3, [pc, #104]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006836:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006838:	4b19      	ldr	r3, [pc, #100]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800683a:	2101      	movs	r1, #1
 800683c:	438a      	bics	r2, r1
 800683e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006840:	f7fe f986 	bl	8004b50 <HAL_GetTick>
 8006844:	0003      	movs	r3, r0
 8006846:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006848:	e008      	b.n	800685c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800684a:	f7fe f981 	bl	8004b50 <HAL_GetTick>
 800684e:	0002      	movs	r2, r0
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	2b02      	cmp	r3, #2
 8006856:	d901      	bls.n	800685c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	e193      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800685c:	4b10      	ldr	r3, [pc, #64]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800685e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006860:	2202      	movs	r2, #2
 8006862:	4013      	ands	r3, r2
 8006864:	d1f1      	bne.n	800684a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2204      	movs	r2, #4
 800686c:	4013      	ands	r3, r2
 800686e:	d100      	bne.n	8006872 <HAL_RCC_OscConfig+0x2fe>
 8006870:	e0c6      	b.n	8006a00 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006872:	231f      	movs	r3, #31
 8006874:	18fb      	adds	r3, r7, r3
 8006876:	2200      	movs	r2, #0
 8006878:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800687a:	4b09      	ldr	r3, [pc, #36]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	2238      	movs	r2, #56	; 0x38
 8006880:	4013      	ands	r3, r2
 8006882:	2b20      	cmp	r3, #32
 8006884:	d11e      	bne.n	80068c4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8006886:	4b06      	ldr	r3, [pc, #24]	; (80068a0 <HAL_RCC_OscConfig+0x32c>)
 8006888:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800688a:	2202      	movs	r2, #2
 800688c:	4013      	ands	r3, r2
 800688e:	d100      	bne.n	8006892 <HAL_RCC_OscConfig+0x31e>
 8006890:	e0b6      	b.n	8006a00 <HAL_RCC_OscConfig+0x48c>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d000      	beq.n	800689c <HAL_RCC_OscConfig+0x328>
 800689a:	e0b1      	b.n	8006a00 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	e171      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
 80068a0:	40021000 	.word	0x40021000
 80068a4:	fffeffff 	.word	0xfffeffff
 80068a8:	fffbffff 	.word	0xfffbffff
 80068ac:	ffff80ff 	.word	0xffff80ff
 80068b0:	ffffc7ff 	.word	0xffffc7ff
 80068b4:	00f42400 	.word	0x00f42400
 80068b8:	20000000 	.word	0x20000000
 80068bc:	20000004 	.word	0x20000004
 80068c0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80068c4:	4bb1      	ldr	r3, [pc, #708]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 80068c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068c8:	2380      	movs	r3, #128	; 0x80
 80068ca:	055b      	lsls	r3, r3, #21
 80068cc:	4013      	ands	r3, r2
 80068ce:	d101      	bne.n	80068d4 <HAL_RCC_OscConfig+0x360>
 80068d0:	2301      	movs	r3, #1
 80068d2:	e000      	b.n	80068d6 <HAL_RCC_OscConfig+0x362>
 80068d4:	2300      	movs	r3, #0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d011      	beq.n	80068fe <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80068da:	4bac      	ldr	r3, [pc, #688]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 80068dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068de:	4bab      	ldr	r3, [pc, #684]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 80068e0:	2180      	movs	r1, #128	; 0x80
 80068e2:	0549      	lsls	r1, r1, #21
 80068e4:	430a      	orrs	r2, r1
 80068e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80068e8:	4ba8      	ldr	r3, [pc, #672]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 80068ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068ec:	2380      	movs	r3, #128	; 0x80
 80068ee:	055b      	lsls	r3, r3, #21
 80068f0:	4013      	ands	r3, r2
 80068f2:	60fb      	str	r3, [r7, #12]
 80068f4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80068f6:	231f      	movs	r3, #31
 80068f8:	18fb      	adds	r3, r7, r3
 80068fa:	2201      	movs	r2, #1
 80068fc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80068fe:	4ba4      	ldr	r3, [pc, #656]	; (8006b90 <HAL_RCC_OscConfig+0x61c>)
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	2380      	movs	r3, #128	; 0x80
 8006904:	005b      	lsls	r3, r3, #1
 8006906:	4013      	ands	r3, r2
 8006908:	d11a      	bne.n	8006940 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800690a:	4ba1      	ldr	r3, [pc, #644]	; (8006b90 <HAL_RCC_OscConfig+0x61c>)
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	4ba0      	ldr	r3, [pc, #640]	; (8006b90 <HAL_RCC_OscConfig+0x61c>)
 8006910:	2180      	movs	r1, #128	; 0x80
 8006912:	0049      	lsls	r1, r1, #1
 8006914:	430a      	orrs	r2, r1
 8006916:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8006918:	f7fe f91a 	bl	8004b50 <HAL_GetTick>
 800691c:	0003      	movs	r3, r0
 800691e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006920:	e008      	b.n	8006934 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006922:	f7fe f915 	bl	8004b50 <HAL_GetTick>
 8006926:	0002      	movs	r2, r0
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	1ad3      	subs	r3, r2, r3
 800692c:	2b02      	cmp	r3, #2
 800692e:	d901      	bls.n	8006934 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8006930:	2303      	movs	r3, #3
 8006932:	e127      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006934:	4b96      	ldr	r3, [pc, #600]	; (8006b90 <HAL_RCC_OscConfig+0x61c>)
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	2380      	movs	r3, #128	; 0x80
 800693a:	005b      	lsls	r3, r3, #1
 800693c:	4013      	ands	r3, r2
 800693e:	d0f0      	beq.n	8006922 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	2b01      	cmp	r3, #1
 8006946:	d106      	bne.n	8006956 <HAL_RCC_OscConfig+0x3e2>
 8006948:	4b90      	ldr	r3, [pc, #576]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 800694a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800694c:	4b8f      	ldr	r3, [pc, #572]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 800694e:	2101      	movs	r1, #1
 8006950:	430a      	orrs	r2, r1
 8006952:	65da      	str	r2, [r3, #92]	; 0x5c
 8006954:	e01c      	b.n	8006990 <HAL_RCC_OscConfig+0x41c>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	2b05      	cmp	r3, #5
 800695c:	d10c      	bne.n	8006978 <HAL_RCC_OscConfig+0x404>
 800695e:	4b8b      	ldr	r3, [pc, #556]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006960:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006962:	4b8a      	ldr	r3, [pc, #552]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006964:	2104      	movs	r1, #4
 8006966:	430a      	orrs	r2, r1
 8006968:	65da      	str	r2, [r3, #92]	; 0x5c
 800696a:	4b88      	ldr	r3, [pc, #544]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 800696c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800696e:	4b87      	ldr	r3, [pc, #540]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006970:	2101      	movs	r1, #1
 8006972:	430a      	orrs	r2, r1
 8006974:	65da      	str	r2, [r3, #92]	; 0x5c
 8006976:	e00b      	b.n	8006990 <HAL_RCC_OscConfig+0x41c>
 8006978:	4b84      	ldr	r3, [pc, #528]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 800697a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800697c:	4b83      	ldr	r3, [pc, #524]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 800697e:	2101      	movs	r1, #1
 8006980:	438a      	bics	r2, r1
 8006982:	65da      	str	r2, [r3, #92]	; 0x5c
 8006984:	4b81      	ldr	r3, [pc, #516]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006986:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006988:	4b80      	ldr	r3, [pc, #512]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 800698a:	2104      	movs	r1, #4
 800698c:	438a      	bics	r2, r1
 800698e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d014      	beq.n	80069c2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006998:	f7fe f8da 	bl	8004b50 <HAL_GetTick>
 800699c:	0003      	movs	r3, r0
 800699e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069a0:	e009      	b.n	80069b6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069a2:	f7fe f8d5 	bl	8004b50 <HAL_GetTick>
 80069a6:	0002      	movs	r2, r0
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	4a79      	ldr	r2, [pc, #484]	; (8006b94 <HAL_RCC_OscConfig+0x620>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d901      	bls.n	80069b6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80069b2:	2303      	movs	r3, #3
 80069b4:	e0e6      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069b6:	4b75      	ldr	r3, [pc, #468]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 80069b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069ba:	2202      	movs	r2, #2
 80069bc:	4013      	ands	r3, r2
 80069be:	d0f0      	beq.n	80069a2 <HAL_RCC_OscConfig+0x42e>
 80069c0:	e013      	b.n	80069ea <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069c2:	f7fe f8c5 	bl	8004b50 <HAL_GetTick>
 80069c6:	0003      	movs	r3, r0
 80069c8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80069ca:	e009      	b.n	80069e0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069cc:	f7fe f8c0 	bl	8004b50 <HAL_GetTick>
 80069d0:	0002      	movs	r2, r0
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	4a6f      	ldr	r2, [pc, #444]	; (8006b94 <HAL_RCC_OscConfig+0x620>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d901      	bls.n	80069e0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80069dc:	2303      	movs	r3, #3
 80069de:	e0d1      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80069e0:	4b6a      	ldr	r3, [pc, #424]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 80069e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069e4:	2202      	movs	r2, #2
 80069e6:	4013      	ands	r3, r2
 80069e8:	d1f0      	bne.n	80069cc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80069ea:	231f      	movs	r3, #31
 80069ec:	18fb      	adds	r3, r7, r3
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d105      	bne.n	8006a00 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80069f4:	4b65      	ldr	r3, [pc, #404]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 80069f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80069f8:	4b64      	ldr	r3, [pc, #400]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 80069fa:	4967      	ldr	r1, [pc, #412]	; (8006b98 <HAL_RCC_OscConfig+0x624>)
 80069fc:	400a      	ands	r2, r1
 80069fe:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	69db      	ldr	r3, [r3, #28]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d100      	bne.n	8006a0a <HAL_RCC_OscConfig+0x496>
 8006a08:	e0bb      	b.n	8006b82 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a0a:	4b60      	ldr	r3, [pc, #384]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	2238      	movs	r2, #56	; 0x38
 8006a10:	4013      	ands	r3, r2
 8006a12:	2b10      	cmp	r3, #16
 8006a14:	d100      	bne.n	8006a18 <HAL_RCC_OscConfig+0x4a4>
 8006a16:	e07b      	b.n	8006b10 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	69db      	ldr	r3, [r3, #28]
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d156      	bne.n	8006ace <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a20:	4b5a      	ldr	r3, [pc, #360]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	4b59      	ldr	r3, [pc, #356]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006a26:	495d      	ldr	r1, [pc, #372]	; (8006b9c <HAL_RCC_OscConfig+0x628>)
 8006a28:	400a      	ands	r2, r1
 8006a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a2c:	f7fe f890 	bl	8004b50 <HAL_GetTick>
 8006a30:	0003      	movs	r3, r0
 8006a32:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a34:	e008      	b.n	8006a48 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a36:	f7fe f88b 	bl	8004b50 <HAL_GetTick>
 8006a3a:	0002      	movs	r2, r0
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	1ad3      	subs	r3, r2, r3
 8006a40:	2b02      	cmp	r3, #2
 8006a42:	d901      	bls.n	8006a48 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e09d      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a48:	4b50      	ldr	r3, [pc, #320]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	2380      	movs	r3, #128	; 0x80
 8006a4e:	049b      	lsls	r3, r3, #18
 8006a50:	4013      	ands	r3, r2
 8006a52:	d1f0      	bne.n	8006a36 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a54:	4b4d      	ldr	r3, [pc, #308]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	4a51      	ldr	r2, [pc, #324]	; (8006ba0 <HAL_RCC_OscConfig+0x62c>)
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	0019      	movs	r1, r3
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a1a      	ldr	r2, [r3, #32]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a66:	431a      	orrs	r2, r3
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a6c:	021b      	lsls	r3, r3, #8
 8006a6e:	431a      	orrs	r2, r3
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a74:	431a      	orrs	r2, r3
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a7a:	431a      	orrs	r2, r3
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a80:	431a      	orrs	r2, r3
 8006a82:	4b42      	ldr	r3, [pc, #264]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006a84:	430a      	orrs	r2, r1
 8006a86:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a88:	4b40      	ldr	r3, [pc, #256]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	4b3f      	ldr	r3, [pc, #252]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006a8e:	2180      	movs	r1, #128	; 0x80
 8006a90:	0449      	lsls	r1, r1, #17
 8006a92:	430a      	orrs	r2, r1
 8006a94:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8006a96:	4b3d      	ldr	r3, [pc, #244]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006a98:	68da      	ldr	r2, [r3, #12]
 8006a9a:	4b3c      	ldr	r3, [pc, #240]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006a9c:	2180      	movs	r1, #128	; 0x80
 8006a9e:	0549      	lsls	r1, r1, #21
 8006aa0:	430a      	orrs	r2, r1
 8006aa2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aa4:	f7fe f854 	bl	8004b50 <HAL_GetTick>
 8006aa8:	0003      	movs	r3, r0
 8006aaa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006aac:	e008      	b.n	8006ac0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006aae:	f7fe f84f 	bl	8004b50 <HAL_GetTick>
 8006ab2:	0002      	movs	r2, r0
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d901      	bls.n	8006ac0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8006abc:	2303      	movs	r3, #3
 8006abe:	e061      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ac0:	4b32      	ldr	r3, [pc, #200]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	2380      	movs	r3, #128	; 0x80
 8006ac6:	049b      	lsls	r3, r3, #18
 8006ac8:	4013      	ands	r3, r2
 8006aca:	d0f0      	beq.n	8006aae <HAL_RCC_OscConfig+0x53a>
 8006acc:	e059      	b.n	8006b82 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ace:	4b2f      	ldr	r3, [pc, #188]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	4b2e      	ldr	r3, [pc, #184]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006ad4:	4931      	ldr	r1, [pc, #196]	; (8006b9c <HAL_RCC_OscConfig+0x628>)
 8006ad6:	400a      	ands	r2, r1
 8006ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ada:	f7fe f839 	bl	8004b50 <HAL_GetTick>
 8006ade:	0003      	movs	r3, r0
 8006ae0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ae2:	e008      	b.n	8006af6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ae4:	f7fe f834 	bl	8004b50 <HAL_GetTick>
 8006ae8:	0002      	movs	r2, r0
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	1ad3      	subs	r3, r2, r3
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d901      	bls.n	8006af6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8006af2:	2303      	movs	r3, #3
 8006af4:	e046      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006af6:	4b25      	ldr	r3, [pc, #148]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	2380      	movs	r3, #128	; 0x80
 8006afc:	049b      	lsls	r3, r3, #18
 8006afe:	4013      	ands	r3, r2
 8006b00:	d1f0      	bne.n	8006ae4 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8006b02:	4b22      	ldr	r3, [pc, #136]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006b04:	68da      	ldr	r2, [r3, #12]
 8006b06:	4b21      	ldr	r3, [pc, #132]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006b08:	4926      	ldr	r1, [pc, #152]	; (8006ba4 <HAL_RCC_OscConfig+0x630>)
 8006b0a:	400a      	ands	r2, r1
 8006b0c:	60da      	str	r2, [r3, #12]
 8006b0e:	e038      	b.n	8006b82 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	69db      	ldr	r3, [r3, #28]
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d101      	bne.n	8006b1c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e033      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8006b1c:	4b1b      	ldr	r3, [pc, #108]	; (8006b8c <HAL_RCC_OscConfig+0x618>)
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	2203      	movs	r2, #3
 8006b26:	401a      	ands	r2, r3
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d126      	bne.n	8006b7e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	2270      	movs	r2, #112	; 0x70
 8006b34:	401a      	ands	r2, r3
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d11f      	bne.n	8006b7e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b3e:	697a      	ldr	r2, [r7, #20]
 8006b40:	23fe      	movs	r3, #254	; 0xfe
 8006b42:	01db      	lsls	r3, r3, #7
 8006b44:	401a      	ands	r2, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b4a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d116      	bne.n	8006b7e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006b50:	697a      	ldr	r2, [r7, #20]
 8006b52:	23f8      	movs	r3, #248	; 0xf8
 8006b54:	039b      	lsls	r3, r3, #14
 8006b56:	401a      	ands	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d10e      	bne.n	8006b7e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006b60:	697a      	ldr	r2, [r7, #20]
 8006b62:	23e0      	movs	r3, #224	; 0xe0
 8006b64:	051b      	lsls	r3, r3, #20
 8006b66:	401a      	ands	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d106      	bne.n	8006b7e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	0f5b      	lsrs	r3, r3, #29
 8006b74:	075a      	lsls	r2, r3, #29
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d001      	beq.n	8006b82 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e000      	b.n	8006b84 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8006b82:	2300      	movs	r3, #0
}
 8006b84:	0018      	movs	r0, r3
 8006b86:	46bd      	mov	sp, r7
 8006b88:	b008      	add	sp, #32
 8006b8a:	bd80      	pop	{r7, pc}
 8006b8c:	40021000 	.word	0x40021000
 8006b90:	40007000 	.word	0x40007000
 8006b94:	00001388 	.word	0x00001388
 8006b98:	efffffff 	.word	0xefffffff
 8006b9c:	feffffff 	.word	0xfeffffff
 8006ba0:	11c1808c 	.word	0x11c1808c
 8006ba4:	eefefffc 	.word	0xeefefffc

08006ba8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d101      	bne.n	8006bbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e0e9      	b.n	8006d90 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006bbc:	4b76      	ldr	r3, [pc, #472]	; (8006d98 <HAL_RCC_ClockConfig+0x1f0>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2207      	movs	r2, #7
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	683a      	ldr	r2, [r7, #0]
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d91e      	bls.n	8006c08 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bca:	4b73      	ldr	r3, [pc, #460]	; (8006d98 <HAL_RCC_ClockConfig+0x1f0>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2207      	movs	r2, #7
 8006bd0:	4393      	bics	r3, r2
 8006bd2:	0019      	movs	r1, r3
 8006bd4:	4b70      	ldr	r3, [pc, #448]	; (8006d98 <HAL_RCC_ClockConfig+0x1f0>)
 8006bd6:	683a      	ldr	r2, [r7, #0]
 8006bd8:	430a      	orrs	r2, r1
 8006bda:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006bdc:	f7fd ffb8 	bl	8004b50 <HAL_GetTick>
 8006be0:	0003      	movs	r3, r0
 8006be2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006be4:	e009      	b.n	8006bfa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006be6:	f7fd ffb3 	bl	8004b50 <HAL_GetTick>
 8006bea:	0002      	movs	r2, r0
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	1ad3      	subs	r3, r2, r3
 8006bf0:	4a6a      	ldr	r2, [pc, #424]	; (8006d9c <HAL_RCC_ClockConfig+0x1f4>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d901      	bls.n	8006bfa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	e0ca      	b.n	8006d90 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006bfa:	4b67      	ldr	r3, [pc, #412]	; (8006d98 <HAL_RCC_ClockConfig+0x1f0>)
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	2207      	movs	r2, #7
 8006c00:	4013      	ands	r3, r2
 8006c02:	683a      	ldr	r2, [r7, #0]
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d1ee      	bne.n	8006be6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	2202      	movs	r2, #2
 8006c0e:	4013      	ands	r3, r2
 8006c10:	d015      	beq.n	8006c3e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2204      	movs	r2, #4
 8006c18:	4013      	ands	r3, r2
 8006c1a:	d006      	beq.n	8006c2a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006c1c:	4b60      	ldr	r3, [pc, #384]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006c1e:	689a      	ldr	r2, [r3, #8]
 8006c20:	4b5f      	ldr	r3, [pc, #380]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006c22:	21e0      	movs	r1, #224	; 0xe0
 8006c24:	01c9      	lsls	r1, r1, #7
 8006c26:	430a      	orrs	r2, r1
 8006c28:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c2a:	4b5d      	ldr	r3, [pc, #372]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	4a5d      	ldr	r2, [pc, #372]	; (8006da4 <HAL_RCC_ClockConfig+0x1fc>)
 8006c30:	4013      	ands	r3, r2
 8006c32:	0019      	movs	r1, r3
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	689a      	ldr	r2, [r3, #8]
 8006c38:	4b59      	ldr	r3, [pc, #356]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006c3a:	430a      	orrs	r2, r1
 8006c3c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2201      	movs	r2, #1
 8006c44:	4013      	ands	r3, r2
 8006c46:	d057      	beq.n	8006cf8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d107      	bne.n	8006c60 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c50:	4b53      	ldr	r3, [pc, #332]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	2380      	movs	r3, #128	; 0x80
 8006c56:	029b      	lsls	r3, r3, #10
 8006c58:	4013      	ands	r3, r2
 8006c5a:	d12b      	bne.n	8006cb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	e097      	b.n	8006d90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	2b02      	cmp	r3, #2
 8006c66:	d107      	bne.n	8006c78 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c68:	4b4d      	ldr	r3, [pc, #308]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	2380      	movs	r3, #128	; 0x80
 8006c6e:	049b      	lsls	r3, r3, #18
 8006c70:	4013      	ands	r3, r2
 8006c72:	d11f      	bne.n	8006cb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e08b      	b.n	8006d90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d107      	bne.n	8006c90 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c80:	4b47      	ldr	r3, [pc, #284]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	2380      	movs	r3, #128	; 0x80
 8006c86:	00db      	lsls	r3, r3, #3
 8006c88:	4013      	ands	r3, r2
 8006c8a:	d113      	bne.n	8006cb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e07f      	b.n	8006d90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	2b03      	cmp	r3, #3
 8006c96:	d106      	bne.n	8006ca6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c98:	4b41      	ldr	r3, [pc, #260]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006c9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c9c:	2202      	movs	r2, #2
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	d108      	bne.n	8006cb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e074      	b.n	8006d90 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ca6:	4b3e      	ldr	r3, [pc, #248]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006ca8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006caa:	2202      	movs	r2, #2
 8006cac:	4013      	ands	r3, r2
 8006cae:	d101      	bne.n	8006cb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e06d      	b.n	8006d90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006cb4:	4b3a      	ldr	r3, [pc, #232]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	2207      	movs	r2, #7
 8006cba:	4393      	bics	r3, r2
 8006cbc:	0019      	movs	r1, r3
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	685a      	ldr	r2, [r3, #4]
 8006cc2:	4b37      	ldr	r3, [pc, #220]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006cc4:	430a      	orrs	r2, r1
 8006cc6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cc8:	f7fd ff42 	bl	8004b50 <HAL_GetTick>
 8006ccc:	0003      	movs	r3, r0
 8006cce:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cd0:	e009      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cd2:	f7fd ff3d 	bl	8004b50 <HAL_GetTick>
 8006cd6:	0002      	movs	r2, r0
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	1ad3      	subs	r3, r2, r3
 8006cdc:	4a2f      	ldr	r2, [pc, #188]	; (8006d9c <HAL_RCC_ClockConfig+0x1f4>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d901      	bls.n	8006ce6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e054      	b.n	8006d90 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ce6:	4b2e      	ldr	r3, [pc, #184]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	2238      	movs	r2, #56	; 0x38
 8006cec:	401a      	ands	r2, r3
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	00db      	lsls	r3, r3, #3
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d1ec      	bne.n	8006cd2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006cf8:	4b27      	ldr	r3, [pc, #156]	; (8006d98 <HAL_RCC_ClockConfig+0x1f0>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	2207      	movs	r2, #7
 8006cfe:	4013      	ands	r3, r2
 8006d00:	683a      	ldr	r2, [r7, #0]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d21e      	bcs.n	8006d44 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d06:	4b24      	ldr	r3, [pc, #144]	; (8006d98 <HAL_RCC_ClockConfig+0x1f0>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	2207      	movs	r2, #7
 8006d0c:	4393      	bics	r3, r2
 8006d0e:	0019      	movs	r1, r3
 8006d10:	4b21      	ldr	r3, [pc, #132]	; (8006d98 <HAL_RCC_ClockConfig+0x1f0>)
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	430a      	orrs	r2, r1
 8006d16:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006d18:	f7fd ff1a 	bl	8004b50 <HAL_GetTick>
 8006d1c:	0003      	movs	r3, r0
 8006d1e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006d20:	e009      	b.n	8006d36 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d22:	f7fd ff15 	bl	8004b50 <HAL_GetTick>
 8006d26:	0002      	movs	r2, r0
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	1ad3      	subs	r3, r2, r3
 8006d2c:	4a1b      	ldr	r2, [pc, #108]	; (8006d9c <HAL_RCC_ClockConfig+0x1f4>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d901      	bls.n	8006d36 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8006d32:	2303      	movs	r3, #3
 8006d34:	e02c      	b.n	8006d90 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006d36:	4b18      	ldr	r3, [pc, #96]	; (8006d98 <HAL_RCC_ClockConfig+0x1f0>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	2207      	movs	r2, #7
 8006d3c:	4013      	ands	r3, r2
 8006d3e:	683a      	ldr	r2, [r7, #0]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d1ee      	bne.n	8006d22 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2204      	movs	r2, #4
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	d009      	beq.n	8006d62 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006d4e:	4b14      	ldr	r3, [pc, #80]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	4a15      	ldr	r2, [pc, #84]	; (8006da8 <HAL_RCC_ClockConfig+0x200>)
 8006d54:	4013      	ands	r3, r2
 8006d56:	0019      	movs	r1, r3
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	68da      	ldr	r2, [r3, #12]
 8006d5c:	4b10      	ldr	r3, [pc, #64]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8006d62:	f000 f829 	bl	8006db8 <HAL_RCC_GetSysClockFreq>
 8006d66:	0001      	movs	r1, r0
 8006d68:	4b0d      	ldr	r3, [pc, #52]	; (8006da0 <HAL_RCC_ClockConfig+0x1f8>)
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	0a1b      	lsrs	r3, r3, #8
 8006d6e:	220f      	movs	r2, #15
 8006d70:	401a      	ands	r2, r3
 8006d72:	4b0e      	ldr	r3, [pc, #56]	; (8006dac <HAL_RCC_ClockConfig+0x204>)
 8006d74:	0092      	lsls	r2, r2, #2
 8006d76:	58d3      	ldr	r3, [r2, r3]
 8006d78:	221f      	movs	r2, #31
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	000a      	movs	r2, r1
 8006d7e:	40da      	lsrs	r2, r3
 8006d80:	4b0b      	ldr	r3, [pc, #44]	; (8006db0 <HAL_RCC_ClockConfig+0x208>)
 8006d82:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006d84:	4b0b      	ldr	r3, [pc, #44]	; (8006db4 <HAL_RCC_ClockConfig+0x20c>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	0018      	movs	r0, r3
 8006d8a:	f7fd fe85 	bl	8004a98 <HAL_InitTick>
 8006d8e:	0003      	movs	r3, r0
}
 8006d90:	0018      	movs	r0, r3
 8006d92:	46bd      	mov	sp, r7
 8006d94:	b004      	add	sp, #16
 8006d96:	bd80      	pop	{r7, pc}
 8006d98:	40022000 	.word	0x40022000
 8006d9c:	00001388 	.word	0x00001388
 8006da0:	40021000 	.word	0x40021000
 8006da4:	fffff0ff 	.word	0xfffff0ff
 8006da8:	ffff8fff 	.word	0xffff8fff
 8006dac:	0800d920 	.word	0x0800d920
 8006db0:	20000000 	.word	0x20000000
 8006db4:	20000004 	.word	0x20000004

08006db8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b086      	sub	sp, #24
 8006dbc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006dbe:	4b3c      	ldr	r3, [pc, #240]	; (8006eb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	2238      	movs	r2, #56	; 0x38
 8006dc4:	4013      	ands	r3, r2
 8006dc6:	d10f      	bne.n	8006de8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006dc8:	4b39      	ldr	r3, [pc, #228]	; (8006eb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	0adb      	lsrs	r3, r3, #11
 8006dce:	2207      	movs	r2, #7
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	409a      	lsls	r2, r3
 8006dd6:	0013      	movs	r3, r2
 8006dd8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8006dda:	6839      	ldr	r1, [r7, #0]
 8006ddc:	4835      	ldr	r0, [pc, #212]	; (8006eb4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006dde:	f7f9 f9ad 	bl	800013c <__udivsi3>
 8006de2:	0003      	movs	r3, r0
 8006de4:	613b      	str	r3, [r7, #16]
 8006de6:	e05d      	b.n	8006ea4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006de8:	4b31      	ldr	r3, [pc, #196]	; (8006eb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	2238      	movs	r2, #56	; 0x38
 8006dee:	4013      	ands	r3, r2
 8006df0:	2b08      	cmp	r3, #8
 8006df2:	d102      	bne.n	8006dfa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006df4:	4b30      	ldr	r3, [pc, #192]	; (8006eb8 <HAL_RCC_GetSysClockFreq+0x100>)
 8006df6:	613b      	str	r3, [r7, #16]
 8006df8:	e054      	b.n	8006ea4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006dfa:	4b2d      	ldr	r3, [pc, #180]	; (8006eb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	2238      	movs	r2, #56	; 0x38
 8006e00:	4013      	ands	r3, r2
 8006e02:	2b10      	cmp	r3, #16
 8006e04:	d138      	bne.n	8006e78 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8006e06:	4b2a      	ldr	r3, [pc, #168]	; (8006eb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e08:	68db      	ldr	r3, [r3, #12]
 8006e0a:	2203      	movs	r2, #3
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006e10:	4b27      	ldr	r3, [pc, #156]	; (8006eb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	091b      	lsrs	r3, r3, #4
 8006e16:	2207      	movs	r2, #7
 8006e18:	4013      	ands	r3, r2
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2b03      	cmp	r3, #3
 8006e22:	d10d      	bne.n	8006e40 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006e24:	68b9      	ldr	r1, [r7, #8]
 8006e26:	4824      	ldr	r0, [pc, #144]	; (8006eb8 <HAL_RCC_GetSysClockFreq+0x100>)
 8006e28:	f7f9 f988 	bl	800013c <__udivsi3>
 8006e2c:	0003      	movs	r3, r0
 8006e2e:	0019      	movs	r1, r3
 8006e30:	4b1f      	ldr	r3, [pc, #124]	; (8006eb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	0a1b      	lsrs	r3, r3, #8
 8006e36:	227f      	movs	r2, #127	; 0x7f
 8006e38:	4013      	ands	r3, r2
 8006e3a:	434b      	muls	r3, r1
 8006e3c:	617b      	str	r3, [r7, #20]
        break;
 8006e3e:	e00d      	b.n	8006e5c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006e40:	68b9      	ldr	r1, [r7, #8]
 8006e42:	481c      	ldr	r0, [pc, #112]	; (8006eb4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006e44:	f7f9 f97a 	bl	800013c <__udivsi3>
 8006e48:	0003      	movs	r3, r0
 8006e4a:	0019      	movs	r1, r3
 8006e4c:	4b18      	ldr	r3, [pc, #96]	; (8006eb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	0a1b      	lsrs	r3, r3, #8
 8006e52:	227f      	movs	r2, #127	; 0x7f
 8006e54:	4013      	ands	r3, r2
 8006e56:	434b      	muls	r3, r1
 8006e58:	617b      	str	r3, [r7, #20]
        break;
 8006e5a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8006e5c:	4b14      	ldr	r3, [pc, #80]	; (8006eb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	0f5b      	lsrs	r3, r3, #29
 8006e62:	2207      	movs	r2, #7
 8006e64:	4013      	ands	r3, r2
 8006e66:	3301      	adds	r3, #1
 8006e68:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8006e6a:	6879      	ldr	r1, [r7, #4]
 8006e6c:	6978      	ldr	r0, [r7, #20]
 8006e6e:	f7f9 f965 	bl	800013c <__udivsi3>
 8006e72:	0003      	movs	r3, r0
 8006e74:	613b      	str	r3, [r7, #16]
 8006e76:	e015      	b.n	8006ea4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006e78:	4b0d      	ldr	r3, [pc, #52]	; (8006eb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	2238      	movs	r2, #56	; 0x38
 8006e7e:	4013      	ands	r3, r2
 8006e80:	2b20      	cmp	r3, #32
 8006e82:	d103      	bne.n	8006e8c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8006e84:	2380      	movs	r3, #128	; 0x80
 8006e86:	021b      	lsls	r3, r3, #8
 8006e88:	613b      	str	r3, [r7, #16]
 8006e8a:	e00b      	b.n	8006ea4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006e8c:	4b08      	ldr	r3, [pc, #32]	; (8006eb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	2238      	movs	r2, #56	; 0x38
 8006e92:	4013      	ands	r3, r2
 8006e94:	2b18      	cmp	r3, #24
 8006e96:	d103      	bne.n	8006ea0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8006e98:	23fa      	movs	r3, #250	; 0xfa
 8006e9a:	01db      	lsls	r3, r3, #7
 8006e9c:	613b      	str	r3, [r7, #16]
 8006e9e:	e001      	b.n	8006ea4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006ea4:	693b      	ldr	r3, [r7, #16]
}
 8006ea6:	0018      	movs	r0, r3
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	b006      	add	sp, #24
 8006eac:	bd80      	pop	{r7, pc}
 8006eae:	46c0      	nop			; (mov r8, r8)
 8006eb0:	40021000 	.word	0x40021000
 8006eb4:	00f42400 	.word	0x00f42400
 8006eb8:	007a1200 	.word	0x007a1200

08006ebc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ec0:	4b02      	ldr	r3, [pc, #8]	; (8006ecc <HAL_RCC_GetHCLKFreq+0x10>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
}
 8006ec4:	0018      	movs	r0, r3
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	46c0      	nop			; (mov r8, r8)
 8006ecc:	20000000 	.word	0x20000000

08006ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ed0:	b5b0      	push	{r4, r5, r7, lr}
 8006ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006ed4:	f7ff fff2 	bl	8006ebc <HAL_RCC_GetHCLKFreq>
 8006ed8:	0004      	movs	r4, r0
 8006eda:	f7ff fb3f 	bl	800655c <LL_RCC_GetAPB1Prescaler>
 8006ede:	0003      	movs	r3, r0
 8006ee0:	0b1a      	lsrs	r2, r3, #12
 8006ee2:	4b05      	ldr	r3, [pc, #20]	; (8006ef8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006ee4:	0092      	lsls	r2, r2, #2
 8006ee6:	58d3      	ldr	r3, [r2, r3]
 8006ee8:	221f      	movs	r2, #31
 8006eea:	4013      	ands	r3, r2
 8006eec:	40dc      	lsrs	r4, r3
 8006eee:	0023      	movs	r3, r4
}
 8006ef0:	0018      	movs	r0, r3
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bdb0      	pop	{r4, r5, r7, pc}
 8006ef6:	46c0      	nop			; (mov r8, r8)
 8006ef8:	0800d960 	.word	0x0800d960

08006efc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b086      	sub	sp, #24
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8006f04:	2313      	movs	r3, #19
 8006f06:	18fb      	adds	r3, r7, r3
 8006f08:	2200      	movs	r2, #0
 8006f0a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006f0c:	2312      	movs	r3, #18
 8006f0e:	18fb      	adds	r3, r7, r3
 8006f10:	2200      	movs	r2, #0
 8006f12:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681a      	ldr	r2, [r3, #0]
 8006f18:	2380      	movs	r3, #128	; 0x80
 8006f1a:	029b      	lsls	r3, r3, #10
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	d100      	bne.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006f20:	e0a3      	b.n	800706a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f22:	2011      	movs	r0, #17
 8006f24:	183b      	adds	r3, r7, r0
 8006f26:	2200      	movs	r2, #0
 8006f28:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f2a:	4ba5      	ldr	r3, [pc, #660]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f2e:	2380      	movs	r3, #128	; 0x80
 8006f30:	055b      	lsls	r3, r3, #21
 8006f32:	4013      	ands	r3, r2
 8006f34:	d110      	bne.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f36:	4ba2      	ldr	r3, [pc, #648]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f3a:	4ba1      	ldr	r3, [pc, #644]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f3c:	2180      	movs	r1, #128	; 0x80
 8006f3e:	0549      	lsls	r1, r1, #21
 8006f40:	430a      	orrs	r2, r1
 8006f42:	63da      	str	r2, [r3, #60]	; 0x3c
 8006f44:	4b9e      	ldr	r3, [pc, #632]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f48:	2380      	movs	r3, #128	; 0x80
 8006f4a:	055b      	lsls	r3, r3, #21
 8006f4c:	4013      	ands	r3, r2
 8006f4e:	60bb      	str	r3, [r7, #8]
 8006f50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f52:	183b      	adds	r3, r7, r0
 8006f54:	2201      	movs	r2, #1
 8006f56:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f58:	4b9a      	ldr	r3, [pc, #616]	; (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	4b99      	ldr	r3, [pc, #612]	; (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006f5e:	2180      	movs	r1, #128	; 0x80
 8006f60:	0049      	lsls	r1, r1, #1
 8006f62:	430a      	orrs	r2, r1
 8006f64:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f66:	f7fd fdf3 	bl	8004b50 <HAL_GetTick>
 8006f6a:	0003      	movs	r3, r0
 8006f6c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f6e:	e00b      	b.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f70:	f7fd fdee 	bl	8004b50 <HAL_GetTick>
 8006f74:	0002      	movs	r2, r0
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d904      	bls.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8006f7e:	2313      	movs	r3, #19
 8006f80:	18fb      	adds	r3, r7, r3
 8006f82:	2203      	movs	r2, #3
 8006f84:	701a      	strb	r2, [r3, #0]
        break;
 8006f86:	e005      	b.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f88:	4b8e      	ldr	r3, [pc, #568]	; (80071c4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	2380      	movs	r3, #128	; 0x80
 8006f8e:	005b      	lsls	r3, r3, #1
 8006f90:	4013      	ands	r3, r2
 8006f92:	d0ed      	beq.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8006f94:	2313      	movs	r3, #19
 8006f96:	18fb      	adds	r3, r7, r3
 8006f98:	781b      	ldrb	r3, [r3, #0]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d154      	bne.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006f9e:	4b88      	ldr	r3, [pc, #544]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fa0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006fa2:	23c0      	movs	r3, #192	; 0xc0
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4013      	ands	r3, r2
 8006fa8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d019      	beq.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb4:	697a      	ldr	r2, [r7, #20]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d014      	beq.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006fba:	4b81      	ldr	r3, [pc, #516]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fbe:	4a82      	ldr	r2, [pc, #520]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006fc0:	4013      	ands	r3, r2
 8006fc2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006fc4:	4b7e      	ldr	r3, [pc, #504]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fc6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006fc8:	4b7d      	ldr	r3, [pc, #500]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fca:	2180      	movs	r1, #128	; 0x80
 8006fcc:	0249      	lsls	r1, r1, #9
 8006fce:	430a      	orrs	r2, r1
 8006fd0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006fd2:	4b7b      	ldr	r3, [pc, #492]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fd4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006fd6:	4b7a      	ldr	r3, [pc, #488]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fd8:	497c      	ldr	r1, [pc, #496]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8006fda:	400a      	ands	r2, r1
 8006fdc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006fde:	4b78      	ldr	r3, [pc, #480]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006fe0:	697a      	ldr	r2, [r7, #20]
 8006fe2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	4013      	ands	r3, r2
 8006fea:	d016      	beq.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fec:	f7fd fdb0 	bl	8004b50 <HAL_GetTick>
 8006ff0:	0003      	movs	r3, r0
 8006ff2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ff4:	e00c      	b.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ff6:	f7fd fdab 	bl	8004b50 <HAL_GetTick>
 8006ffa:	0002      	movs	r2, r0
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	4a73      	ldr	r2, [pc, #460]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d904      	bls.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8007006:	2313      	movs	r3, #19
 8007008:	18fb      	adds	r3, r7, r3
 800700a:	2203      	movs	r2, #3
 800700c:	701a      	strb	r2, [r3, #0]
            break;
 800700e:	e004      	b.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007010:	4b6b      	ldr	r3, [pc, #428]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007012:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007014:	2202      	movs	r2, #2
 8007016:	4013      	ands	r3, r2
 8007018:	d0ed      	beq.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800701a:	2313      	movs	r3, #19
 800701c:	18fb      	adds	r3, r7, r3
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d10a      	bne.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007024:	4b66      	ldr	r3, [pc, #408]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007026:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007028:	4a67      	ldr	r2, [pc, #412]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800702a:	4013      	ands	r3, r2
 800702c:	0019      	movs	r1, r3
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007032:	4b63      	ldr	r3, [pc, #396]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007034:	430a      	orrs	r2, r1
 8007036:	65da      	str	r2, [r3, #92]	; 0x5c
 8007038:	e00c      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800703a:	2312      	movs	r3, #18
 800703c:	18fb      	adds	r3, r7, r3
 800703e:	2213      	movs	r2, #19
 8007040:	18ba      	adds	r2, r7, r2
 8007042:	7812      	ldrb	r2, [r2, #0]
 8007044:	701a      	strb	r2, [r3, #0]
 8007046:	e005      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007048:	2312      	movs	r3, #18
 800704a:	18fb      	adds	r3, r7, r3
 800704c:	2213      	movs	r2, #19
 800704e:	18ba      	adds	r2, r7, r2
 8007050:	7812      	ldrb	r2, [r2, #0]
 8007052:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007054:	2311      	movs	r3, #17
 8007056:	18fb      	adds	r3, r7, r3
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	2b01      	cmp	r3, #1
 800705c:	d105      	bne.n	800706a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800705e:	4b58      	ldr	r3, [pc, #352]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007060:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007062:	4b57      	ldr	r3, [pc, #348]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007064:	495b      	ldr	r1, [pc, #364]	; (80071d4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007066:	400a      	ands	r2, r1
 8007068:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2201      	movs	r2, #1
 8007070:	4013      	ands	r3, r2
 8007072:	d009      	beq.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007074:	4b52      	ldr	r3, [pc, #328]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007078:	2203      	movs	r2, #3
 800707a:	4393      	bics	r3, r2
 800707c:	0019      	movs	r1, r3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	685a      	ldr	r2, [r3, #4]
 8007082:	4b4f      	ldr	r3, [pc, #316]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007084:	430a      	orrs	r2, r1
 8007086:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	2210      	movs	r2, #16
 800708e:	4013      	ands	r3, r2
 8007090:	d009      	beq.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007092:	4b4b      	ldr	r3, [pc, #300]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007096:	4a50      	ldr	r2, [pc, #320]	; (80071d8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8007098:	4013      	ands	r3, r2
 800709a:	0019      	movs	r1, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	689a      	ldr	r2, [r3, #8]
 80070a0:	4b47      	ldr	r3, [pc, #284]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070a2:	430a      	orrs	r2, r1
 80070a4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	2380      	movs	r3, #128	; 0x80
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	4013      	ands	r3, r2
 80070b0:	d009      	beq.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80070b2:	4b43      	ldr	r3, [pc, #268]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070b6:	4a49      	ldr	r2, [pc, #292]	; (80071dc <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80070b8:	4013      	ands	r3, r2
 80070ba:	0019      	movs	r1, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	695a      	ldr	r2, [r3, #20]
 80070c0:	4b3f      	ldr	r3, [pc, #252]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070c2:	430a      	orrs	r2, r1
 80070c4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	2380      	movs	r3, #128	; 0x80
 80070cc:	00db      	lsls	r3, r3, #3
 80070ce:	4013      	ands	r3, r2
 80070d0:	d009      	beq.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80070d2:	4b3b      	ldr	r3, [pc, #236]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070d6:	4a42      	ldr	r2, [pc, #264]	; (80071e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80070d8:	4013      	ands	r3, r2
 80070da:	0019      	movs	r1, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	699a      	ldr	r2, [r3, #24]
 80070e0:	4b37      	ldr	r3, [pc, #220]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070e2:	430a      	orrs	r2, r1
 80070e4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	2220      	movs	r2, #32
 80070ec:	4013      	ands	r3, r2
 80070ee:	d009      	beq.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80070f0:	4b33      	ldr	r3, [pc, #204]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070f4:	4a3b      	ldr	r2, [pc, #236]	; (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80070f6:	4013      	ands	r3, r2
 80070f8:	0019      	movs	r1, r3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	68da      	ldr	r2, [r3, #12]
 80070fe:	4b30      	ldr	r3, [pc, #192]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007100:	430a      	orrs	r2, r1
 8007102:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	2380      	movs	r3, #128	; 0x80
 800710a:	01db      	lsls	r3, r3, #7
 800710c:	4013      	ands	r3, r2
 800710e:	d015      	beq.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007110:	4b2b      	ldr	r3, [pc, #172]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007114:	009b      	lsls	r3, r3, #2
 8007116:	0899      	lsrs	r1, r3, #2
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	69da      	ldr	r2, [r3, #28]
 800711c:	4b28      	ldr	r3, [pc, #160]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800711e:	430a      	orrs	r2, r1
 8007120:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	69da      	ldr	r2, [r3, #28]
 8007126:	2380      	movs	r3, #128	; 0x80
 8007128:	05db      	lsls	r3, r3, #23
 800712a:	429a      	cmp	r2, r3
 800712c:	d106      	bne.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800712e:	4b24      	ldr	r3, [pc, #144]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007130:	68da      	ldr	r2, [r3, #12]
 8007132:	4b23      	ldr	r3, [pc, #140]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007134:	2180      	movs	r1, #128	; 0x80
 8007136:	0249      	lsls	r1, r1, #9
 8007138:	430a      	orrs	r2, r1
 800713a:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	2380      	movs	r3, #128	; 0x80
 8007142:	039b      	lsls	r3, r3, #14
 8007144:	4013      	ands	r3, r2
 8007146:	d016      	beq.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8007148:	4b1d      	ldr	r3, [pc, #116]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800714a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800714c:	4a26      	ldr	r2, [pc, #152]	; (80071e8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800714e:	4013      	ands	r3, r2
 8007150:	0019      	movs	r1, r3
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a1a      	ldr	r2, [r3, #32]
 8007156:	4b1a      	ldr	r3, [pc, #104]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007158:	430a      	orrs	r2, r1
 800715a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6a1a      	ldr	r2, [r3, #32]
 8007160:	2380      	movs	r3, #128	; 0x80
 8007162:	03db      	lsls	r3, r3, #15
 8007164:	429a      	cmp	r2, r3
 8007166:	d106      	bne.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8007168:	4b15      	ldr	r3, [pc, #84]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800716a:	68da      	ldr	r2, [r3, #12]
 800716c:	4b14      	ldr	r3, [pc, #80]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800716e:	2180      	movs	r1, #128	; 0x80
 8007170:	0449      	lsls	r1, r1, #17
 8007172:	430a      	orrs	r2, r1
 8007174:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	2380      	movs	r3, #128	; 0x80
 800717c:	011b      	lsls	r3, r3, #4
 800717e:	4013      	ands	r3, r2
 8007180:	d016      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8007182:	4b0f      	ldr	r3, [pc, #60]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007184:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007186:	4a19      	ldr	r2, [pc, #100]	; (80071ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007188:	4013      	ands	r3, r2
 800718a:	0019      	movs	r1, r3
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	691a      	ldr	r2, [r3, #16]
 8007190:	4b0b      	ldr	r3, [pc, #44]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007192:	430a      	orrs	r2, r1
 8007194:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	691a      	ldr	r2, [r3, #16]
 800719a:	2380      	movs	r3, #128	; 0x80
 800719c:	01db      	lsls	r3, r3, #7
 800719e:	429a      	cmp	r2, r3
 80071a0:	d106      	bne.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80071a2:	4b07      	ldr	r3, [pc, #28]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80071a4:	68da      	ldr	r2, [r3, #12]
 80071a6:	4b06      	ldr	r3, [pc, #24]	; (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80071a8:	2180      	movs	r1, #128	; 0x80
 80071aa:	0249      	lsls	r1, r1, #9
 80071ac:	430a      	orrs	r2, r1
 80071ae:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80071b0:	2312      	movs	r3, #18
 80071b2:	18fb      	adds	r3, r7, r3
 80071b4:	781b      	ldrb	r3, [r3, #0]
}
 80071b6:	0018      	movs	r0, r3
 80071b8:	46bd      	mov	sp, r7
 80071ba:	b006      	add	sp, #24
 80071bc:	bd80      	pop	{r7, pc}
 80071be:	46c0      	nop			; (mov r8, r8)
 80071c0:	40021000 	.word	0x40021000
 80071c4:	40007000 	.word	0x40007000
 80071c8:	fffffcff 	.word	0xfffffcff
 80071cc:	fffeffff 	.word	0xfffeffff
 80071d0:	00001388 	.word	0x00001388
 80071d4:	efffffff 	.word	0xefffffff
 80071d8:	fffff3ff 	.word	0xfffff3ff
 80071dc:	fff3ffff 	.word	0xfff3ffff
 80071e0:	ffcfffff 	.word	0xffcfffff
 80071e4:	ffffcfff 	.word	0xffffcfff
 80071e8:	ffbfffff 	.word	0xffbfffff
 80071ec:	ffff3fff 	.word	0xffff3fff

080071f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b082      	sub	sp, #8
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d101      	bne.n	8007202 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e04a      	b.n	8007298 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	223d      	movs	r2, #61	; 0x3d
 8007206:	5c9b      	ldrb	r3, [r3, r2]
 8007208:	b2db      	uxtb	r3, r3
 800720a:	2b00      	cmp	r3, #0
 800720c:	d107      	bne.n	800721e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	223c      	movs	r2, #60	; 0x3c
 8007212:	2100      	movs	r1, #0
 8007214:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	0018      	movs	r0, r3
 800721a:	f7fd f9f1 	bl	8004600 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	223d      	movs	r2, #61	; 0x3d
 8007222:	2102      	movs	r1, #2
 8007224:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	3304      	adds	r3, #4
 800722e:	0019      	movs	r1, r3
 8007230:	0010      	movs	r0, r2
 8007232:	f000 fab1 	bl	8007798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2248      	movs	r2, #72	; 0x48
 800723a:	2101      	movs	r1, #1
 800723c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	223e      	movs	r2, #62	; 0x3e
 8007242:	2101      	movs	r1, #1
 8007244:	5499      	strb	r1, [r3, r2]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	223f      	movs	r2, #63	; 0x3f
 800724a:	2101      	movs	r1, #1
 800724c:	5499      	strb	r1, [r3, r2]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2240      	movs	r2, #64	; 0x40
 8007252:	2101      	movs	r1, #1
 8007254:	5499      	strb	r1, [r3, r2]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2241      	movs	r2, #65	; 0x41
 800725a:	2101      	movs	r1, #1
 800725c:	5499      	strb	r1, [r3, r2]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2242      	movs	r2, #66	; 0x42
 8007262:	2101      	movs	r1, #1
 8007264:	5499      	strb	r1, [r3, r2]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2243      	movs	r2, #67	; 0x43
 800726a:	2101      	movs	r1, #1
 800726c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2244      	movs	r2, #68	; 0x44
 8007272:	2101      	movs	r1, #1
 8007274:	5499      	strb	r1, [r3, r2]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2245      	movs	r2, #69	; 0x45
 800727a:	2101      	movs	r1, #1
 800727c:	5499      	strb	r1, [r3, r2]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2246      	movs	r2, #70	; 0x46
 8007282:	2101      	movs	r1, #1
 8007284:	5499      	strb	r1, [r3, r2]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2247      	movs	r2, #71	; 0x47
 800728a:	2101      	movs	r1, #1
 800728c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	223d      	movs	r2, #61	; 0x3d
 8007292:	2101      	movs	r1, #1
 8007294:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007296:	2300      	movs	r3, #0
}
 8007298:	0018      	movs	r0, r3
 800729a:	46bd      	mov	sp, r7
 800729c:	b002      	add	sp, #8
 800729e:	bd80      	pop	{r7, pc}

080072a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	223d      	movs	r2, #61	; 0x3d
 80072ac:	5c9b      	ldrb	r3, [r3, r2]
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	d001      	beq.n	80072b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80072b4:	2301      	movs	r3, #1
 80072b6:	e03d      	b.n	8007334 <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	223d      	movs	r2, #61	; 0x3d
 80072bc:	2102      	movs	r1, #2
 80072be:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68da      	ldr	r2, [r3, #12]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	2101      	movs	r1, #1
 80072cc:	430a      	orrs	r2, r1
 80072ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a19      	ldr	r2, [pc, #100]	; (800733c <HAL_TIM_Base_Start_IT+0x9c>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d00a      	beq.n	80072f0 <HAL_TIM_Base_Start_IT+0x50>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	2380      	movs	r3, #128	; 0x80
 80072e0:	05db      	lsls	r3, r3, #23
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d004      	beq.n	80072f0 <HAL_TIM_Base_Start_IT+0x50>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a15      	ldr	r2, [pc, #84]	; (8007340 <HAL_TIM_Base_Start_IT+0xa0>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d116      	bne.n	800731e <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	4a13      	ldr	r2, [pc, #76]	; (8007344 <HAL_TIM_Base_Start_IT+0xa4>)
 80072f8:	4013      	ands	r3, r2
 80072fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2b06      	cmp	r3, #6
 8007300:	d016      	beq.n	8007330 <HAL_TIM_Base_Start_IT+0x90>
 8007302:	68fa      	ldr	r2, [r7, #12]
 8007304:	2380      	movs	r3, #128	; 0x80
 8007306:	025b      	lsls	r3, r3, #9
 8007308:	429a      	cmp	r2, r3
 800730a:	d011      	beq.n	8007330 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2101      	movs	r1, #1
 8007318:	430a      	orrs	r2, r1
 800731a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800731c:	e008      	b.n	8007330 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	2101      	movs	r1, #1
 800732a:	430a      	orrs	r2, r1
 800732c:	601a      	str	r2, [r3, #0]
 800732e:	e000      	b.n	8007332 <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007330:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8007332:	2300      	movs	r3, #0
}
 8007334:	0018      	movs	r0, r3
 8007336:	46bd      	mov	sp, r7
 8007338:	b004      	add	sp, #16
 800733a:	bd80      	pop	{r7, pc}
 800733c:	40012c00 	.word	0x40012c00
 8007340:	40000400 	.word	0x40000400
 8007344:	00010007 	.word	0x00010007

08007348 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b082      	sub	sp, #8
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	691b      	ldr	r3, [r3, #16]
 8007356:	2202      	movs	r2, #2
 8007358:	4013      	ands	r3, r2
 800735a:	2b02      	cmp	r3, #2
 800735c:	d124      	bne.n	80073a8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	2202      	movs	r2, #2
 8007366:	4013      	ands	r3, r2
 8007368:	2b02      	cmp	r3, #2
 800736a:	d11d      	bne.n	80073a8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	2203      	movs	r2, #3
 8007372:	4252      	negs	r2, r2
 8007374:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2201      	movs	r2, #1
 800737a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	699b      	ldr	r3, [r3, #24]
 8007382:	2203      	movs	r2, #3
 8007384:	4013      	ands	r3, r2
 8007386:	d004      	beq.n	8007392 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	0018      	movs	r0, r3
 800738c:	f000 f9ec 	bl	8007768 <HAL_TIM_IC_CaptureCallback>
 8007390:	e007      	b.n	80073a2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	0018      	movs	r0, r3
 8007396:	f000 f9df 	bl	8007758 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	0018      	movs	r0, r3
 800739e:	f000 f9eb 	bl	8007778 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	2204      	movs	r2, #4
 80073b0:	4013      	ands	r3, r2
 80073b2:	2b04      	cmp	r3, #4
 80073b4:	d125      	bne.n	8007402 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	2204      	movs	r2, #4
 80073be:	4013      	ands	r3, r2
 80073c0:	2b04      	cmp	r3, #4
 80073c2:	d11e      	bne.n	8007402 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	2205      	movs	r2, #5
 80073ca:	4252      	negs	r2, r2
 80073cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2202      	movs	r2, #2
 80073d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	699a      	ldr	r2, [r3, #24]
 80073da:	23c0      	movs	r3, #192	; 0xc0
 80073dc:	009b      	lsls	r3, r3, #2
 80073de:	4013      	ands	r3, r2
 80073e0:	d004      	beq.n	80073ec <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	0018      	movs	r0, r3
 80073e6:	f000 f9bf 	bl	8007768 <HAL_TIM_IC_CaptureCallback>
 80073ea:	e007      	b.n	80073fc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	0018      	movs	r0, r3
 80073f0:	f000 f9b2 	bl	8007758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	0018      	movs	r0, r3
 80073f8:	f000 f9be 	bl	8007778 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	691b      	ldr	r3, [r3, #16]
 8007408:	2208      	movs	r2, #8
 800740a:	4013      	ands	r3, r2
 800740c:	2b08      	cmp	r3, #8
 800740e:	d124      	bne.n	800745a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	68db      	ldr	r3, [r3, #12]
 8007416:	2208      	movs	r2, #8
 8007418:	4013      	ands	r3, r2
 800741a:	2b08      	cmp	r3, #8
 800741c:	d11d      	bne.n	800745a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	2209      	movs	r2, #9
 8007424:	4252      	negs	r2, r2
 8007426:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2204      	movs	r2, #4
 800742c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	69db      	ldr	r3, [r3, #28]
 8007434:	2203      	movs	r2, #3
 8007436:	4013      	ands	r3, r2
 8007438:	d004      	beq.n	8007444 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	0018      	movs	r0, r3
 800743e:	f000 f993 	bl	8007768 <HAL_TIM_IC_CaptureCallback>
 8007442:	e007      	b.n	8007454 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	0018      	movs	r0, r3
 8007448:	f000 f986 	bl	8007758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	0018      	movs	r0, r3
 8007450:	f000 f992 	bl	8007778 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2200      	movs	r2, #0
 8007458:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	691b      	ldr	r3, [r3, #16]
 8007460:	2210      	movs	r2, #16
 8007462:	4013      	ands	r3, r2
 8007464:	2b10      	cmp	r3, #16
 8007466:	d125      	bne.n	80074b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68db      	ldr	r3, [r3, #12]
 800746e:	2210      	movs	r2, #16
 8007470:	4013      	ands	r3, r2
 8007472:	2b10      	cmp	r3, #16
 8007474:	d11e      	bne.n	80074b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	2211      	movs	r2, #17
 800747c:	4252      	negs	r2, r2
 800747e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2208      	movs	r2, #8
 8007484:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	69da      	ldr	r2, [r3, #28]
 800748c:	23c0      	movs	r3, #192	; 0xc0
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	4013      	ands	r3, r2
 8007492:	d004      	beq.n	800749e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	0018      	movs	r0, r3
 8007498:	f000 f966 	bl	8007768 <HAL_TIM_IC_CaptureCallback>
 800749c:	e007      	b.n	80074ae <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	0018      	movs	r0, r3
 80074a2:	f000 f959 	bl	8007758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	0018      	movs	r0, r3
 80074aa:	f000 f965 	bl	8007778 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2200      	movs	r2, #0
 80074b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	691b      	ldr	r3, [r3, #16]
 80074ba:	2201      	movs	r2, #1
 80074bc:	4013      	ands	r3, r2
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d10f      	bne.n	80074e2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	2201      	movs	r2, #1
 80074ca:	4013      	ands	r3, r2
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d108      	bne.n	80074e2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2202      	movs	r2, #2
 80074d6:	4252      	negs	r2, r2
 80074d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	0018      	movs	r0, r3
 80074de:	f7fc fa5b 	bl	8003998 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	691b      	ldr	r3, [r3, #16]
 80074e8:	2280      	movs	r2, #128	; 0x80
 80074ea:	4013      	ands	r3, r2
 80074ec:	2b80      	cmp	r3, #128	; 0x80
 80074ee:	d10f      	bne.n	8007510 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	68db      	ldr	r3, [r3, #12]
 80074f6:	2280      	movs	r2, #128	; 0x80
 80074f8:	4013      	ands	r3, r2
 80074fa:	2b80      	cmp	r3, #128	; 0x80
 80074fc:	d108      	bne.n	8007510 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	2281      	movs	r2, #129	; 0x81
 8007504:	4252      	negs	r2, r2
 8007506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	0018      	movs	r0, r3
 800750c:	f000 fac6 	bl	8007a9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	691a      	ldr	r2, [r3, #16]
 8007516:	2380      	movs	r3, #128	; 0x80
 8007518:	005b      	lsls	r3, r3, #1
 800751a:	401a      	ands	r2, r3
 800751c:	2380      	movs	r3, #128	; 0x80
 800751e:	005b      	lsls	r3, r3, #1
 8007520:	429a      	cmp	r2, r3
 8007522:	d10e      	bne.n	8007542 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	2280      	movs	r2, #128	; 0x80
 800752c:	4013      	ands	r3, r2
 800752e:	2b80      	cmp	r3, #128	; 0x80
 8007530:	d107      	bne.n	8007542 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a1c      	ldr	r2, [pc, #112]	; (80075a8 <HAL_TIM_IRQHandler+0x260>)
 8007538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	0018      	movs	r0, r3
 800753e:	f000 fab5 	bl	8007aac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	691b      	ldr	r3, [r3, #16]
 8007548:	2240      	movs	r2, #64	; 0x40
 800754a:	4013      	ands	r3, r2
 800754c:	2b40      	cmp	r3, #64	; 0x40
 800754e:	d10f      	bne.n	8007570 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	68db      	ldr	r3, [r3, #12]
 8007556:	2240      	movs	r2, #64	; 0x40
 8007558:	4013      	ands	r3, r2
 800755a:	2b40      	cmp	r3, #64	; 0x40
 800755c:	d108      	bne.n	8007570 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2241      	movs	r2, #65	; 0x41
 8007564:	4252      	negs	r2, r2
 8007566:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	0018      	movs	r0, r3
 800756c:	f000 f90c 	bl	8007788 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	691b      	ldr	r3, [r3, #16]
 8007576:	2220      	movs	r2, #32
 8007578:	4013      	ands	r3, r2
 800757a:	2b20      	cmp	r3, #32
 800757c:	d10f      	bne.n	800759e <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	68db      	ldr	r3, [r3, #12]
 8007584:	2220      	movs	r2, #32
 8007586:	4013      	ands	r3, r2
 8007588:	2b20      	cmp	r3, #32
 800758a:	d108      	bne.n	800759e <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	2221      	movs	r2, #33	; 0x21
 8007592:	4252      	negs	r2, r2
 8007594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	0018      	movs	r0, r3
 800759a:	f000 fa77 	bl	8007a8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800759e:	46c0      	nop			; (mov r8, r8)
 80075a0:	46bd      	mov	sp, r7
 80075a2:	b002      	add	sp, #8
 80075a4:	bd80      	pop	{r7, pc}
 80075a6:	46c0      	nop			; (mov r8, r8)
 80075a8:	fffffeff 	.word	0xfffffeff

080075ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b084      	sub	sp, #16
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
 80075b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80075b6:	230f      	movs	r3, #15
 80075b8:	18fb      	adds	r3, r7, r3
 80075ba:	2200      	movs	r2, #0
 80075bc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	223c      	movs	r2, #60	; 0x3c
 80075c2:	5c9b      	ldrb	r3, [r3, r2]
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	d101      	bne.n	80075cc <HAL_TIM_ConfigClockSource+0x20>
 80075c8:	2302      	movs	r3, #2
 80075ca:	e0bc      	b.n	8007746 <HAL_TIM_ConfigClockSource+0x19a>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	223c      	movs	r2, #60	; 0x3c
 80075d0:	2101      	movs	r1, #1
 80075d2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	223d      	movs	r2, #61	; 0x3d
 80075d8:	2102      	movs	r1, #2
 80075da:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	4a5a      	ldr	r2, [pc, #360]	; (8007750 <HAL_TIM_ConfigClockSource+0x1a4>)
 80075e8:	4013      	ands	r3, r2
 80075ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	4a59      	ldr	r2, [pc, #356]	; (8007754 <HAL_TIM_ConfigClockSource+0x1a8>)
 80075f0:	4013      	ands	r3, r2
 80075f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	68ba      	ldr	r2, [r7, #8]
 80075fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2280      	movs	r2, #128	; 0x80
 8007602:	0192      	lsls	r2, r2, #6
 8007604:	4293      	cmp	r3, r2
 8007606:	d040      	beq.n	800768a <HAL_TIM_ConfigClockSource+0xde>
 8007608:	2280      	movs	r2, #128	; 0x80
 800760a:	0192      	lsls	r2, r2, #6
 800760c:	4293      	cmp	r3, r2
 800760e:	d900      	bls.n	8007612 <HAL_TIM_ConfigClockSource+0x66>
 8007610:	e088      	b.n	8007724 <HAL_TIM_ConfigClockSource+0x178>
 8007612:	2280      	movs	r2, #128	; 0x80
 8007614:	0152      	lsls	r2, r2, #5
 8007616:	4293      	cmp	r3, r2
 8007618:	d100      	bne.n	800761c <HAL_TIM_ConfigClockSource+0x70>
 800761a:	e088      	b.n	800772e <HAL_TIM_ConfigClockSource+0x182>
 800761c:	2280      	movs	r2, #128	; 0x80
 800761e:	0152      	lsls	r2, r2, #5
 8007620:	4293      	cmp	r3, r2
 8007622:	d900      	bls.n	8007626 <HAL_TIM_ConfigClockSource+0x7a>
 8007624:	e07e      	b.n	8007724 <HAL_TIM_ConfigClockSource+0x178>
 8007626:	2b70      	cmp	r3, #112	; 0x70
 8007628:	d018      	beq.n	800765c <HAL_TIM_ConfigClockSource+0xb0>
 800762a:	d900      	bls.n	800762e <HAL_TIM_ConfigClockSource+0x82>
 800762c:	e07a      	b.n	8007724 <HAL_TIM_ConfigClockSource+0x178>
 800762e:	2b60      	cmp	r3, #96	; 0x60
 8007630:	d04f      	beq.n	80076d2 <HAL_TIM_ConfigClockSource+0x126>
 8007632:	d900      	bls.n	8007636 <HAL_TIM_ConfigClockSource+0x8a>
 8007634:	e076      	b.n	8007724 <HAL_TIM_ConfigClockSource+0x178>
 8007636:	2b50      	cmp	r3, #80	; 0x50
 8007638:	d03b      	beq.n	80076b2 <HAL_TIM_ConfigClockSource+0x106>
 800763a:	d900      	bls.n	800763e <HAL_TIM_ConfigClockSource+0x92>
 800763c:	e072      	b.n	8007724 <HAL_TIM_ConfigClockSource+0x178>
 800763e:	2b40      	cmp	r3, #64	; 0x40
 8007640:	d057      	beq.n	80076f2 <HAL_TIM_ConfigClockSource+0x146>
 8007642:	d900      	bls.n	8007646 <HAL_TIM_ConfigClockSource+0x9a>
 8007644:	e06e      	b.n	8007724 <HAL_TIM_ConfigClockSource+0x178>
 8007646:	2b30      	cmp	r3, #48	; 0x30
 8007648:	d063      	beq.n	8007712 <HAL_TIM_ConfigClockSource+0x166>
 800764a:	d86b      	bhi.n	8007724 <HAL_TIM_ConfigClockSource+0x178>
 800764c:	2b20      	cmp	r3, #32
 800764e:	d060      	beq.n	8007712 <HAL_TIM_ConfigClockSource+0x166>
 8007650:	d868      	bhi.n	8007724 <HAL_TIM_ConfigClockSource+0x178>
 8007652:	2b00      	cmp	r3, #0
 8007654:	d05d      	beq.n	8007712 <HAL_TIM_ConfigClockSource+0x166>
 8007656:	2b10      	cmp	r3, #16
 8007658:	d05b      	beq.n	8007712 <HAL_TIM_ConfigClockSource+0x166>
 800765a:	e063      	b.n	8007724 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6818      	ldr	r0, [r3, #0]
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	6899      	ldr	r1, [r3, #8]
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	685a      	ldr	r2, [r3, #4]
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	68db      	ldr	r3, [r3, #12]
 800766c:	f000 f986 	bl	800797c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	2277      	movs	r2, #119	; 0x77
 800767c:	4313      	orrs	r3, r2
 800767e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	68ba      	ldr	r2, [r7, #8]
 8007686:	609a      	str	r2, [r3, #8]
      break;
 8007688:	e052      	b.n	8007730 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6818      	ldr	r0, [r3, #0]
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	6899      	ldr	r1, [r3, #8]
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	685a      	ldr	r2, [r3, #4]
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	f000 f96f 	bl	800797c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	689a      	ldr	r2, [r3, #8]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	2180      	movs	r1, #128	; 0x80
 80076aa:	01c9      	lsls	r1, r1, #7
 80076ac:	430a      	orrs	r2, r1
 80076ae:	609a      	str	r2, [r3, #8]
      break;
 80076b0:	e03e      	b.n	8007730 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6818      	ldr	r0, [r3, #0]
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	6859      	ldr	r1, [r3, #4]
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	68db      	ldr	r3, [r3, #12]
 80076be:	001a      	movs	r2, r3
 80076c0:	f000 f8e0 	bl	8007884 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	2150      	movs	r1, #80	; 0x50
 80076ca:	0018      	movs	r0, r3
 80076cc:	f000 f93a 	bl	8007944 <TIM_ITRx_SetConfig>
      break;
 80076d0:	e02e      	b.n	8007730 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6818      	ldr	r0, [r3, #0]
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	6859      	ldr	r1, [r3, #4]
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	68db      	ldr	r3, [r3, #12]
 80076de:	001a      	movs	r2, r3
 80076e0:	f000 f8fe 	bl	80078e0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2160      	movs	r1, #96	; 0x60
 80076ea:	0018      	movs	r0, r3
 80076ec:	f000 f92a 	bl	8007944 <TIM_ITRx_SetConfig>
      break;
 80076f0:	e01e      	b.n	8007730 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6818      	ldr	r0, [r3, #0]
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	6859      	ldr	r1, [r3, #4]
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	001a      	movs	r2, r3
 8007700:	f000 f8c0 	bl	8007884 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	2140      	movs	r1, #64	; 0x40
 800770a:	0018      	movs	r0, r3
 800770c:	f000 f91a 	bl	8007944 <TIM_ITRx_SetConfig>
      break;
 8007710:	e00e      	b.n	8007730 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	0019      	movs	r1, r3
 800771c:	0010      	movs	r0, r2
 800771e:	f000 f911 	bl	8007944 <TIM_ITRx_SetConfig>
      break;
 8007722:	e005      	b.n	8007730 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8007724:	230f      	movs	r3, #15
 8007726:	18fb      	adds	r3, r7, r3
 8007728:	2201      	movs	r2, #1
 800772a:	701a      	strb	r2, [r3, #0]
      break;
 800772c:	e000      	b.n	8007730 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800772e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	223d      	movs	r2, #61	; 0x3d
 8007734:	2101      	movs	r1, #1
 8007736:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	223c      	movs	r2, #60	; 0x3c
 800773c:	2100      	movs	r1, #0
 800773e:	5499      	strb	r1, [r3, r2]

  return status;
 8007740:	230f      	movs	r3, #15
 8007742:	18fb      	adds	r3, r7, r3
 8007744:	781b      	ldrb	r3, [r3, #0]
}
 8007746:	0018      	movs	r0, r3
 8007748:	46bd      	mov	sp, r7
 800774a:	b004      	add	sp, #16
 800774c:	bd80      	pop	{r7, pc}
 800774e:	46c0      	nop			; (mov r8, r8)
 8007750:	ffceff88 	.word	0xffceff88
 8007754:	ffff00ff 	.word	0xffff00ff

08007758 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b082      	sub	sp, #8
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007760:	46c0      	nop			; (mov r8, r8)
 8007762:	46bd      	mov	sp, r7
 8007764:	b002      	add	sp, #8
 8007766:	bd80      	pop	{r7, pc}

08007768 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b082      	sub	sp, #8
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007770:	46c0      	nop			; (mov r8, r8)
 8007772:	46bd      	mov	sp, r7
 8007774:	b002      	add	sp, #8
 8007776:	bd80      	pop	{r7, pc}

08007778 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b082      	sub	sp, #8
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007780:	46c0      	nop			; (mov r8, r8)
 8007782:	46bd      	mov	sp, r7
 8007784:	b002      	add	sp, #8
 8007786:	bd80      	pop	{r7, pc}

08007788 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b082      	sub	sp, #8
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007790:	46c0      	nop			; (mov r8, r8)
 8007792:	46bd      	mov	sp, r7
 8007794:	b002      	add	sp, #8
 8007796:	bd80      	pop	{r7, pc}

08007798 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	4a30      	ldr	r2, [pc, #192]	; (800786c <TIM_Base_SetConfig+0xd4>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d008      	beq.n	80077c2 <TIM_Base_SetConfig+0x2a>
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	2380      	movs	r3, #128	; 0x80
 80077b4:	05db      	lsls	r3, r3, #23
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d003      	beq.n	80077c2 <TIM_Base_SetConfig+0x2a>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	4a2c      	ldr	r2, [pc, #176]	; (8007870 <TIM_Base_SetConfig+0xd8>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d108      	bne.n	80077d4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2270      	movs	r2, #112	; 0x70
 80077c6:	4393      	bics	r3, r2
 80077c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	68fa      	ldr	r2, [r7, #12]
 80077d0:	4313      	orrs	r3, r2
 80077d2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	4a25      	ldr	r2, [pc, #148]	; (800786c <TIM_Base_SetConfig+0xd4>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d014      	beq.n	8007806 <TIM_Base_SetConfig+0x6e>
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	2380      	movs	r3, #128	; 0x80
 80077e0:	05db      	lsls	r3, r3, #23
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d00f      	beq.n	8007806 <TIM_Base_SetConfig+0x6e>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a21      	ldr	r2, [pc, #132]	; (8007870 <TIM_Base_SetConfig+0xd8>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d00b      	beq.n	8007806 <TIM_Base_SetConfig+0x6e>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a20      	ldr	r2, [pc, #128]	; (8007874 <TIM_Base_SetConfig+0xdc>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d007      	beq.n	8007806 <TIM_Base_SetConfig+0x6e>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a1f      	ldr	r2, [pc, #124]	; (8007878 <TIM_Base_SetConfig+0xe0>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d003      	beq.n	8007806 <TIM_Base_SetConfig+0x6e>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a1e      	ldr	r2, [pc, #120]	; (800787c <TIM_Base_SetConfig+0xe4>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d108      	bne.n	8007818 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	4a1d      	ldr	r2, [pc, #116]	; (8007880 <TIM_Base_SetConfig+0xe8>)
 800780a:	4013      	ands	r3, r2
 800780c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	4313      	orrs	r3, r2
 8007816:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2280      	movs	r2, #128	; 0x80
 800781c:	4393      	bics	r3, r2
 800781e:	001a      	movs	r2, r3
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	695b      	ldr	r3, [r3, #20]
 8007824:	4313      	orrs	r3, r2
 8007826:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	68fa      	ldr	r2, [r7, #12]
 800782c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	689a      	ldr	r2, [r3, #8]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a0a      	ldr	r2, [pc, #40]	; (800786c <TIM_Base_SetConfig+0xd4>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d007      	beq.n	8007856 <TIM_Base_SetConfig+0xbe>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a0b      	ldr	r2, [pc, #44]	; (8007878 <TIM_Base_SetConfig+0xe0>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d003      	beq.n	8007856 <TIM_Base_SetConfig+0xbe>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a0a      	ldr	r2, [pc, #40]	; (800787c <TIM_Base_SetConfig+0xe4>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d103      	bne.n	800785e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	691a      	ldr	r2, [r3, #16]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2201      	movs	r2, #1
 8007862:	615a      	str	r2, [r3, #20]
}
 8007864:	46c0      	nop			; (mov r8, r8)
 8007866:	46bd      	mov	sp, r7
 8007868:	b004      	add	sp, #16
 800786a:	bd80      	pop	{r7, pc}
 800786c:	40012c00 	.word	0x40012c00
 8007870:	40000400 	.word	0x40000400
 8007874:	40002000 	.word	0x40002000
 8007878:	40014400 	.word	0x40014400
 800787c:	40014800 	.word	0x40014800
 8007880:	fffffcff 	.word	0xfffffcff

08007884 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b086      	sub	sp, #24
 8007888:	af00      	add	r7, sp, #0
 800788a:	60f8      	str	r0, [r7, #12]
 800788c:	60b9      	str	r1, [r7, #8]
 800788e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	6a1b      	ldr	r3, [r3, #32]
 8007894:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	6a1b      	ldr	r3, [r3, #32]
 800789a:	2201      	movs	r2, #1
 800789c:	4393      	bics	r3, r2
 800789e:	001a      	movs	r2, r3
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	699b      	ldr	r3, [r3, #24]
 80078a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	22f0      	movs	r2, #240	; 0xf0
 80078ae:	4393      	bics	r3, r2
 80078b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	011b      	lsls	r3, r3, #4
 80078b6:	693a      	ldr	r2, [r7, #16]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	220a      	movs	r2, #10
 80078c0:	4393      	bics	r3, r2
 80078c2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80078c4:	697a      	ldr	r2, [r7, #20]
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	693a      	ldr	r2, [r7, #16]
 80078d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	697a      	ldr	r2, [r7, #20]
 80078d6:	621a      	str	r2, [r3, #32]
}
 80078d8:	46c0      	nop			; (mov r8, r8)
 80078da:	46bd      	mov	sp, r7
 80078dc:	b006      	add	sp, #24
 80078de:	bd80      	pop	{r7, pc}

080078e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b086      	sub	sp, #24
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	60f8      	str	r0, [r7, #12]
 80078e8:	60b9      	str	r1, [r7, #8]
 80078ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6a1b      	ldr	r3, [r3, #32]
 80078f0:	2210      	movs	r2, #16
 80078f2:	4393      	bics	r3, r2
 80078f4:	001a      	movs	r2, r3
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	699b      	ldr	r3, [r3, #24]
 80078fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6a1b      	ldr	r3, [r3, #32]
 8007904:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	4a0d      	ldr	r2, [pc, #52]	; (8007940 <TIM_TI2_ConfigInputStage+0x60>)
 800790a:	4013      	ands	r3, r2
 800790c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	031b      	lsls	r3, r3, #12
 8007912:	697a      	ldr	r2, [r7, #20]
 8007914:	4313      	orrs	r3, r2
 8007916:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	22a0      	movs	r2, #160	; 0xa0
 800791c:	4393      	bics	r3, r2
 800791e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	011b      	lsls	r3, r3, #4
 8007924:	693a      	ldr	r2, [r7, #16]
 8007926:	4313      	orrs	r3, r2
 8007928:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	697a      	ldr	r2, [r7, #20]
 800792e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	693a      	ldr	r2, [r7, #16]
 8007934:	621a      	str	r2, [r3, #32]
}
 8007936:	46c0      	nop			; (mov r8, r8)
 8007938:	46bd      	mov	sp, r7
 800793a:	b006      	add	sp, #24
 800793c:	bd80      	pop	{r7, pc}
 800793e:	46c0      	nop			; (mov r8, r8)
 8007940:	ffff0fff 	.word	0xffff0fff

08007944 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	4a08      	ldr	r2, [pc, #32]	; (8007978 <TIM_ITRx_SetConfig+0x34>)
 8007958:	4013      	ands	r3, r2
 800795a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800795c:	683a      	ldr	r2, [r7, #0]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	4313      	orrs	r3, r2
 8007962:	2207      	movs	r2, #7
 8007964:	4313      	orrs	r3, r2
 8007966:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	68fa      	ldr	r2, [r7, #12]
 800796c:	609a      	str	r2, [r3, #8]
}
 800796e:	46c0      	nop			; (mov r8, r8)
 8007970:	46bd      	mov	sp, r7
 8007972:	b004      	add	sp, #16
 8007974:	bd80      	pop	{r7, pc}
 8007976:	46c0      	nop			; (mov r8, r8)
 8007978:	ffcfff8f 	.word	0xffcfff8f

0800797c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b086      	sub	sp, #24
 8007980:	af00      	add	r7, sp, #0
 8007982:	60f8      	str	r0, [r7, #12]
 8007984:	60b9      	str	r1, [r7, #8]
 8007986:	607a      	str	r2, [r7, #4]
 8007988:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	689b      	ldr	r3, [r3, #8]
 800798e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	4a09      	ldr	r2, [pc, #36]	; (80079b8 <TIM_ETR_SetConfig+0x3c>)
 8007994:	4013      	ands	r3, r2
 8007996:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	021a      	lsls	r2, r3, #8
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	431a      	orrs	r2, r3
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	697a      	ldr	r2, [r7, #20]
 80079ae:	609a      	str	r2, [r3, #8]
}
 80079b0:	46c0      	nop			; (mov r8, r8)
 80079b2:	46bd      	mov	sp, r7
 80079b4:	b006      	add	sp, #24
 80079b6:	bd80      	pop	{r7, pc}
 80079b8:	ffff00ff 	.word	0xffff00ff

080079bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b084      	sub	sp, #16
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	223c      	movs	r2, #60	; 0x3c
 80079ca:	5c9b      	ldrb	r3, [r3, r2]
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d101      	bne.n	80079d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079d0:	2302      	movs	r3, #2
 80079d2:	e050      	b.n	8007a76 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	223c      	movs	r2, #60	; 0x3c
 80079d8:	2101      	movs	r1, #1
 80079da:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	223d      	movs	r2, #61	; 0x3d
 80079e0:	2102      	movs	r1, #2
 80079e2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a21      	ldr	r2, [pc, #132]	; (8007a80 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d108      	bne.n	8007a10 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	4a20      	ldr	r2, [pc, #128]	; (8007a84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007a02:	4013      	ands	r3, r2
 8007a04:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	68fa      	ldr	r2, [r7, #12]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2270      	movs	r2, #112	; 0x70
 8007a14:	4393      	bics	r3, r2
 8007a16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68fa      	ldr	r2, [r7, #12]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	68fa      	ldr	r2, [r7, #12]
 8007a28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a14      	ldr	r2, [pc, #80]	; (8007a80 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d00a      	beq.n	8007a4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681a      	ldr	r2, [r3, #0]
 8007a38:	2380      	movs	r3, #128	; 0x80
 8007a3a:	05db      	lsls	r3, r3, #23
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d004      	beq.n	8007a4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a10      	ldr	r2, [pc, #64]	; (8007a88 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d10c      	bne.n	8007a64 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	2280      	movs	r2, #128	; 0x80
 8007a4e:	4393      	bics	r3, r2
 8007a50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68ba      	ldr	r2, [r7, #8]
 8007a62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	223d      	movs	r2, #61	; 0x3d
 8007a68:	2101      	movs	r1, #1
 8007a6a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	223c      	movs	r2, #60	; 0x3c
 8007a70:	2100      	movs	r1, #0
 8007a72:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007a74:	2300      	movs	r3, #0
}
 8007a76:	0018      	movs	r0, r3
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	b004      	add	sp, #16
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	46c0      	nop			; (mov r8, r8)
 8007a80:	40012c00 	.word	0x40012c00
 8007a84:	ff0fffff 	.word	0xff0fffff
 8007a88:	40000400 	.word	0x40000400

08007a8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b082      	sub	sp, #8
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a94:	46c0      	nop			; (mov r8, r8)
 8007a96:	46bd      	mov	sp, r7
 8007a98:	b002      	add	sp, #8
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b082      	sub	sp, #8
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007aa4:	46c0      	nop			; (mov r8, r8)
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	b002      	add	sp, #8
 8007aaa:	bd80      	pop	{r7, pc}

08007aac <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b082      	sub	sp, #8
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007ab4:	46c0      	nop			; (mov r8, r8)
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	b002      	add	sp, #8
 8007aba:	bd80      	pop	{r7, pc}

08007abc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b082      	sub	sp, #8
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d101      	bne.n	8007ace <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e046      	b.n	8007b5c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2288      	movs	r2, #136	; 0x88
 8007ad2:	589b      	ldr	r3, [r3, r2]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d107      	bne.n	8007ae8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2284      	movs	r2, #132	; 0x84
 8007adc:	2100      	movs	r1, #0
 8007ade:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	0018      	movs	r0, r3
 8007ae4:	f7fc fde6 	bl	80046b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2288      	movs	r2, #136	; 0x88
 8007aec:	2124      	movs	r1, #36	; 0x24
 8007aee:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	2101      	movs	r1, #1
 8007afc:	438a      	bics	r2, r1
 8007afe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	0018      	movs	r0, r3
 8007b04:	f000 f946 	bl	8007d94 <UART_SetConfig>
 8007b08:	0003      	movs	r3, r0
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d101      	bne.n	8007b12 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	e024      	b.n	8007b5c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d003      	beq.n	8007b22 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	0018      	movs	r0, r3
 8007b1e:	f000 fbb1 	bl	8008284 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	685a      	ldr	r2, [r3, #4]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	490d      	ldr	r1, [pc, #52]	; (8007b64 <HAL_UART_Init+0xa8>)
 8007b2e:	400a      	ands	r2, r1
 8007b30:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	689a      	ldr	r2, [r3, #8]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	212a      	movs	r1, #42	; 0x2a
 8007b3e:	438a      	bics	r2, r1
 8007b40:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	2101      	movs	r1, #1
 8007b4e:	430a      	orrs	r2, r1
 8007b50:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	0018      	movs	r0, r3
 8007b56:	f000 fc49 	bl	80083ec <UART_CheckIdleState>
 8007b5a:	0003      	movs	r3, r0
}
 8007b5c:	0018      	movs	r0, r3
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	b002      	add	sp, #8
 8007b62:	bd80      	pop	{r7, pc}
 8007b64:	ffffb7ff 	.word	0xffffb7ff

08007b68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b08a      	sub	sp, #40	; 0x28
 8007b6c:	af02      	add	r7, sp, #8
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	60b9      	str	r1, [r7, #8]
 8007b72:	603b      	str	r3, [r7, #0]
 8007b74:	1dbb      	adds	r3, r7, #6
 8007b76:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	2288      	movs	r2, #136	; 0x88
 8007b7c:	589b      	ldr	r3, [r3, r2]
 8007b7e:	2b20      	cmp	r3, #32
 8007b80:	d000      	beq.n	8007b84 <HAL_UART_Transmit+0x1c>
 8007b82:	e088      	b.n	8007c96 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d003      	beq.n	8007b92 <HAL_UART_Transmit+0x2a>
 8007b8a:	1dbb      	adds	r3, r7, #6
 8007b8c:	881b      	ldrh	r3, [r3, #0]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d101      	bne.n	8007b96 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e080      	b.n	8007c98 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	689a      	ldr	r2, [r3, #8]
 8007b9a:	2380      	movs	r3, #128	; 0x80
 8007b9c:	015b      	lsls	r3, r3, #5
 8007b9e:	429a      	cmp	r2, r3
 8007ba0:	d109      	bne.n	8007bb6 <HAL_UART_Transmit+0x4e>
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	691b      	ldr	r3, [r3, #16]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d105      	bne.n	8007bb6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	2201      	movs	r2, #1
 8007bae:	4013      	ands	r3, r2
 8007bb0:	d001      	beq.n	8007bb6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e070      	b.n	8007c98 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2290      	movs	r2, #144	; 0x90
 8007bba:	2100      	movs	r1, #0
 8007bbc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2288      	movs	r2, #136	; 0x88
 8007bc2:	2121      	movs	r1, #33	; 0x21
 8007bc4:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007bc6:	f7fc ffc3 	bl	8004b50 <HAL_GetTick>
 8007bca:	0003      	movs	r3, r0
 8007bcc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	1dba      	adds	r2, r7, #6
 8007bd2:	2154      	movs	r1, #84	; 0x54
 8007bd4:	8812      	ldrh	r2, [r2, #0]
 8007bd6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	1dba      	adds	r2, r7, #6
 8007bdc:	2156      	movs	r1, #86	; 0x56
 8007bde:	8812      	ldrh	r2, [r2, #0]
 8007be0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	689a      	ldr	r2, [r3, #8]
 8007be6:	2380      	movs	r3, #128	; 0x80
 8007be8:	015b      	lsls	r3, r3, #5
 8007bea:	429a      	cmp	r2, r3
 8007bec:	d108      	bne.n	8007c00 <HAL_UART_Transmit+0x98>
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	691b      	ldr	r3, [r3, #16]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d104      	bne.n	8007c00 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	61bb      	str	r3, [r7, #24]
 8007bfe:	e003      	b.n	8007c08 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c04:	2300      	movs	r3, #0
 8007c06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007c08:	e02c      	b.n	8007c64 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c0a:	697a      	ldr	r2, [r7, #20]
 8007c0c:	68f8      	ldr	r0, [r7, #12]
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	9300      	str	r3, [sp, #0]
 8007c12:	0013      	movs	r3, r2
 8007c14:	2200      	movs	r2, #0
 8007c16:	2180      	movs	r1, #128	; 0x80
 8007c18:	f000 fc36 	bl	8008488 <UART_WaitOnFlagUntilTimeout>
 8007c1c:	1e03      	subs	r3, r0, #0
 8007c1e:	d001      	beq.n	8007c24 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8007c20:	2303      	movs	r3, #3
 8007c22:	e039      	b.n	8007c98 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d10b      	bne.n	8007c42 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	881b      	ldrh	r3, [r3, #0]
 8007c2e:	001a      	movs	r2, r3
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	05d2      	lsls	r2, r2, #23
 8007c36:	0dd2      	lsrs	r2, r2, #23
 8007c38:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	3302      	adds	r3, #2
 8007c3e:	61bb      	str	r3, [r7, #24]
 8007c40:	e007      	b.n	8007c52 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c42:	69fb      	ldr	r3, [r7, #28]
 8007c44:	781a      	ldrb	r2, [r3, #0]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	3301      	adds	r3, #1
 8007c50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2256      	movs	r2, #86	; 0x56
 8007c56:	5a9b      	ldrh	r3, [r3, r2]
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	3b01      	subs	r3, #1
 8007c5c:	b299      	uxth	r1, r3
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2256      	movs	r2, #86	; 0x56
 8007c62:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2256      	movs	r2, #86	; 0x56
 8007c68:	5a9b      	ldrh	r3, [r3, r2]
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1cc      	bne.n	8007c0a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007c70:	697a      	ldr	r2, [r7, #20]
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	9300      	str	r3, [sp, #0]
 8007c78:	0013      	movs	r3, r2
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	2140      	movs	r1, #64	; 0x40
 8007c7e:	f000 fc03 	bl	8008488 <UART_WaitOnFlagUntilTimeout>
 8007c82:	1e03      	subs	r3, r0, #0
 8007c84:	d001      	beq.n	8007c8a <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8007c86:	2303      	movs	r3, #3
 8007c88:	e006      	b.n	8007c98 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2288      	movs	r2, #136	; 0x88
 8007c8e:	2120      	movs	r1, #32
 8007c90:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8007c92:	2300      	movs	r3, #0
 8007c94:	e000      	b.n	8007c98 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8007c96:	2302      	movs	r3, #2
  }
}
 8007c98:	0018      	movs	r0, r3
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	b008      	add	sp, #32
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b088      	sub	sp, #32
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	60b9      	str	r1, [r7, #8]
 8007caa:	1dbb      	adds	r3, r7, #6
 8007cac:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	228c      	movs	r2, #140	; 0x8c
 8007cb2:	589b      	ldr	r3, [r3, r2]
 8007cb4:	2b20      	cmp	r3, #32
 8007cb6:	d14a      	bne.n	8007d4e <HAL_UART_Receive_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d003      	beq.n	8007cc6 <HAL_UART_Receive_DMA+0x26>
 8007cbe:	1dbb      	adds	r3, r7, #6
 8007cc0:	881b      	ldrh	r3, [r3, #0]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d101      	bne.n	8007cca <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e042      	b.n	8007d50 <HAL_UART_Receive_DMA+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	689a      	ldr	r2, [r3, #8]
 8007cce:	2380      	movs	r3, #128	; 0x80
 8007cd0:	015b      	lsls	r3, r3, #5
 8007cd2:	429a      	cmp	r2, r3
 8007cd4:	d109      	bne.n	8007cea <HAL_UART_Receive_DMA+0x4a>
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	691b      	ldr	r3, [r3, #16]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d105      	bne.n	8007cea <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	4013      	ands	r3, r2
 8007ce4:	d001      	beq.n	8007cea <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e032      	b.n	8007d50 <HAL_UART_Receive_DMA+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2200      	movs	r2, #0
 8007cee:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a18      	ldr	r2, [pc, #96]	; (8007d58 <HAL_UART_Receive_DMA+0xb8>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d020      	beq.n	8007d3c <HAL_UART_Receive_DMA+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	685a      	ldr	r2, [r3, #4]
 8007d00:	2380      	movs	r3, #128	; 0x80
 8007d02:	041b      	lsls	r3, r3, #16
 8007d04:	4013      	ands	r3, r2
 8007d06:	d019      	beq.n	8007d3c <HAL_UART_Receive_DMA+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d08:	f3ef 8310 	mrs	r3, PRIMASK
 8007d0c:	613b      	str	r3, [r7, #16]
  return(result);
 8007d0e:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d10:	61fb      	str	r3, [r7, #28]
 8007d12:	2301      	movs	r3, #1
 8007d14:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	f383 8810 	msr	PRIMASK, r3
}
 8007d1c:	46c0      	nop			; (mov r8, r8)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2180      	movs	r1, #128	; 0x80
 8007d2a:	04c9      	lsls	r1, r1, #19
 8007d2c:	430a      	orrs	r2, r1
 8007d2e:	601a      	str	r2, [r3, #0]
 8007d30:	69fb      	ldr	r3, [r7, #28]
 8007d32:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d34:	69bb      	ldr	r3, [r7, #24]
 8007d36:	f383 8810 	msr	PRIMASK, r3
}
 8007d3a:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007d3c:	1dbb      	adds	r3, r7, #6
 8007d3e:	881a      	ldrh	r2, [r3, #0]
 8007d40:	68b9      	ldr	r1, [r7, #8]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	0018      	movs	r0, r3
 8007d46:	f000 fc67 	bl	8008618 <UART_Start_Receive_DMA>
 8007d4a:	0003      	movs	r3, r0
 8007d4c:	e000      	b.n	8007d50 <HAL_UART_Receive_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8007d4e:	2302      	movs	r3, #2
  }
}
 8007d50:	0018      	movs	r0, r3
 8007d52:	46bd      	mov	sp, r7
 8007d54:	b008      	add	sp, #32
 8007d56:	bd80      	pop	{r7, pc}
 8007d58:	40008000 	.word	0x40008000

08007d5c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b082      	sub	sp, #8
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007d64:	46c0      	nop			; (mov r8, r8)
 8007d66:	46bd      	mov	sp, r7
 8007d68:	b002      	add	sp, #8
 8007d6a:	bd80      	pop	{r7, pc}

08007d6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b082      	sub	sp, #8
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007d74:	46c0      	nop			; (mov r8, r8)
 8007d76:	46bd      	mov	sp, r7
 8007d78:	b002      	add	sp, #8
 8007d7a:	bd80      	pop	{r7, pc}

08007d7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b082      	sub	sp, #8
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	000a      	movs	r2, r1
 8007d86:	1cbb      	adds	r3, r7, #2
 8007d88:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007d8a:	46c0      	nop			; (mov r8, r8)
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	b002      	add	sp, #8
 8007d90:	bd80      	pop	{r7, pc}
	...

08007d94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d94:	b5b0      	push	{r4, r5, r7, lr}
 8007d96:	b090      	sub	sp, #64	; 0x40
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d9c:	231a      	movs	r3, #26
 8007d9e:	2220      	movs	r2, #32
 8007da0:	189b      	adds	r3, r3, r2
 8007da2:	19db      	adds	r3, r3, r7
 8007da4:	2200      	movs	r2, #0
 8007da6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007daa:	689a      	ldr	r2, [r3, #8]
 8007dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dae:	691b      	ldr	r3, [r3, #16]
 8007db0:	431a      	orrs	r2, r3
 8007db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007db4:	695b      	ldr	r3, [r3, #20]
 8007db6:	431a      	orrs	r2, r3
 8007db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dba:	69db      	ldr	r3, [r3, #28]
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4ac4      	ldr	r2, [pc, #784]	; (80080d8 <UART_SetConfig+0x344>)
 8007dc8:	4013      	ands	r3, r2
 8007dca:	0019      	movs	r1, r3
 8007dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dd2:	430b      	orrs	r3, r1
 8007dd4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	4abf      	ldr	r2, [pc, #764]	; (80080dc <UART_SetConfig+0x348>)
 8007dde:	4013      	ands	r3, r2
 8007de0:	0018      	movs	r0, r3
 8007de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de4:	68d9      	ldr	r1, [r3, #12]
 8007de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de8:	681a      	ldr	r2, [r3, #0]
 8007dea:	0003      	movs	r3, r0
 8007dec:	430b      	orrs	r3, r1
 8007dee:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df2:	699b      	ldr	r3, [r3, #24]
 8007df4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4ab9      	ldr	r2, [pc, #740]	; (80080e0 <UART_SetConfig+0x34c>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d004      	beq.n	8007e0a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e02:	6a1b      	ldr	r3, [r3, #32]
 8007e04:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007e06:	4313      	orrs	r3, r2
 8007e08:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	4ab4      	ldr	r2, [pc, #720]	; (80080e4 <UART_SetConfig+0x350>)
 8007e12:	4013      	ands	r3, r2
 8007e14:	0019      	movs	r1, r3
 8007e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e1c:	430b      	orrs	r3, r1
 8007e1e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e26:	220f      	movs	r2, #15
 8007e28:	4393      	bics	r3, r2
 8007e2a:	0018      	movs	r0, r3
 8007e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e2e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	0003      	movs	r3, r0
 8007e36:	430b      	orrs	r3, r1
 8007e38:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4aaa      	ldr	r2, [pc, #680]	; (80080e8 <UART_SetConfig+0x354>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d131      	bne.n	8007ea8 <UART_SetConfig+0x114>
 8007e44:	4ba9      	ldr	r3, [pc, #676]	; (80080ec <UART_SetConfig+0x358>)
 8007e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e48:	2203      	movs	r2, #3
 8007e4a:	4013      	ands	r3, r2
 8007e4c:	2b03      	cmp	r3, #3
 8007e4e:	d01d      	beq.n	8007e8c <UART_SetConfig+0xf8>
 8007e50:	d823      	bhi.n	8007e9a <UART_SetConfig+0x106>
 8007e52:	2b02      	cmp	r3, #2
 8007e54:	d00c      	beq.n	8007e70 <UART_SetConfig+0xdc>
 8007e56:	d820      	bhi.n	8007e9a <UART_SetConfig+0x106>
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d002      	beq.n	8007e62 <UART_SetConfig+0xce>
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d00e      	beq.n	8007e7e <UART_SetConfig+0xea>
 8007e60:	e01b      	b.n	8007e9a <UART_SetConfig+0x106>
 8007e62:	231b      	movs	r3, #27
 8007e64:	2220      	movs	r2, #32
 8007e66:	189b      	adds	r3, r3, r2
 8007e68:	19db      	adds	r3, r3, r7
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	701a      	strb	r2, [r3, #0]
 8007e6e:	e071      	b.n	8007f54 <UART_SetConfig+0x1c0>
 8007e70:	231b      	movs	r3, #27
 8007e72:	2220      	movs	r2, #32
 8007e74:	189b      	adds	r3, r3, r2
 8007e76:	19db      	adds	r3, r3, r7
 8007e78:	2202      	movs	r2, #2
 8007e7a:	701a      	strb	r2, [r3, #0]
 8007e7c:	e06a      	b.n	8007f54 <UART_SetConfig+0x1c0>
 8007e7e:	231b      	movs	r3, #27
 8007e80:	2220      	movs	r2, #32
 8007e82:	189b      	adds	r3, r3, r2
 8007e84:	19db      	adds	r3, r3, r7
 8007e86:	2204      	movs	r2, #4
 8007e88:	701a      	strb	r2, [r3, #0]
 8007e8a:	e063      	b.n	8007f54 <UART_SetConfig+0x1c0>
 8007e8c:	231b      	movs	r3, #27
 8007e8e:	2220      	movs	r2, #32
 8007e90:	189b      	adds	r3, r3, r2
 8007e92:	19db      	adds	r3, r3, r7
 8007e94:	2208      	movs	r2, #8
 8007e96:	701a      	strb	r2, [r3, #0]
 8007e98:	e05c      	b.n	8007f54 <UART_SetConfig+0x1c0>
 8007e9a:	231b      	movs	r3, #27
 8007e9c:	2220      	movs	r2, #32
 8007e9e:	189b      	adds	r3, r3, r2
 8007ea0:	19db      	adds	r3, r3, r7
 8007ea2:	2210      	movs	r2, #16
 8007ea4:	701a      	strb	r2, [r3, #0]
 8007ea6:	e055      	b.n	8007f54 <UART_SetConfig+0x1c0>
 8007ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a90      	ldr	r2, [pc, #576]	; (80080f0 <UART_SetConfig+0x35c>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d106      	bne.n	8007ec0 <UART_SetConfig+0x12c>
 8007eb2:	231b      	movs	r3, #27
 8007eb4:	2220      	movs	r2, #32
 8007eb6:	189b      	adds	r3, r3, r2
 8007eb8:	19db      	adds	r3, r3, r7
 8007eba:	2200      	movs	r2, #0
 8007ebc:	701a      	strb	r2, [r3, #0]
 8007ebe:	e049      	b.n	8007f54 <UART_SetConfig+0x1c0>
 8007ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a86      	ldr	r2, [pc, #536]	; (80080e0 <UART_SetConfig+0x34c>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d13e      	bne.n	8007f48 <UART_SetConfig+0x1b4>
 8007eca:	4b88      	ldr	r3, [pc, #544]	; (80080ec <UART_SetConfig+0x358>)
 8007ecc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007ece:	23c0      	movs	r3, #192	; 0xc0
 8007ed0:	011b      	lsls	r3, r3, #4
 8007ed2:	4013      	ands	r3, r2
 8007ed4:	22c0      	movs	r2, #192	; 0xc0
 8007ed6:	0112      	lsls	r2, r2, #4
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d027      	beq.n	8007f2c <UART_SetConfig+0x198>
 8007edc:	22c0      	movs	r2, #192	; 0xc0
 8007ede:	0112      	lsls	r2, r2, #4
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d82a      	bhi.n	8007f3a <UART_SetConfig+0x1a6>
 8007ee4:	2280      	movs	r2, #128	; 0x80
 8007ee6:	0112      	lsls	r2, r2, #4
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d011      	beq.n	8007f10 <UART_SetConfig+0x17c>
 8007eec:	2280      	movs	r2, #128	; 0x80
 8007eee:	0112      	lsls	r2, r2, #4
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d822      	bhi.n	8007f3a <UART_SetConfig+0x1a6>
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d004      	beq.n	8007f02 <UART_SetConfig+0x16e>
 8007ef8:	2280      	movs	r2, #128	; 0x80
 8007efa:	00d2      	lsls	r2, r2, #3
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d00e      	beq.n	8007f1e <UART_SetConfig+0x18a>
 8007f00:	e01b      	b.n	8007f3a <UART_SetConfig+0x1a6>
 8007f02:	231b      	movs	r3, #27
 8007f04:	2220      	movs	r2, #32
 8007f06:	189b      	adds	r3, r3, r2
 8007f08:	19db      	adds	r3, r3, r7
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	701a      	strb	r2, [r3, #0]
 8007f0e:	e021      	b.n	8007f54 <UART_SetConfig+0x1c0>
 8007f10:	231b      	movs	r3, #27
 8007f12:	2220      	movs	r2, #32
 8007f14:	189b      	adds	r3, r3, r2
 8007f16:	19db      	adds	r3, r3, r7
 8007f18:	2202      	movs	r2, #2
 8007f1a:	701a      	strb	r2, [r3, #0]
 8007f1c:	e01a      	b.n	8007f54 <UART_SetConfig+0x1c0>
 8007f1e:	231b      	movs	r3, #27
 8007f20:	2220      	movs	r2, #32
 8007f22:	189b      	adds	r3, r3, r2
 8007f24:	19db      	adds	r3, r3, r7
 8007f26:	2204      	movs	r2, #4
 8007f28:	701a      	strb	r2, [r3, #0]
 8007f2a:	e013      	b.n	8007f54 <UART_SetConfig+0x1c0>
 8007f2c:	231b      	movs	r3, #27
 8007f2e:	2220      	movs	r2, #32
 8007f30:	189b      	adds	r3, r3, r2
 8007f32:	19db      	adds	r3, r3, r7
 8007f34:	2208      	movs	r2, #8
 8007f36:	701a      	strb	r2, [r3, #0]
 8007f38:	e00c      	b.n	8007f54 <UART_SetConfig+0x1c0>
 8007f3a:	231b      	movs	r3, #27
 8007f3c:	2220      	movs	r2, #32
 8007f3e:	189b      	adds	r3, r3, r2
 8007f40:	19db      	adds	r3, r3, r7
 8007f42:	2210      	movs	r2, #16
 8007f44:	701a      	strb	r2, [r3, #0]
 8007f46:	e005      	b.n	8007f54 <UART_SetConfig+0x1c0>
 8007f48:	231b      	movs	r3, #27
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	189b      	adds	r3, r3, r2
 8007f4e:	19db      	adds	r3, r3, r7
 8007f50:	2210      	movs	r2, #16
 8007f52:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a61      	ldr	r2, [pc, #388]	; (80080e0 <UART_SetConfig+0x34c>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d000      	beq.n	8007f60 <UART_SetConfig+0x1cc>
 8007f5e:	e092      	b.n	8008086 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007f60:	231b      	movs	r3, #27
 8007f62:	2220      	movs	r2, #32
 8007f64:	189b      	adds	r3, r3, r2
 8007f66:	19db      	adds	r3, r3, r7
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	2b08      	cmp	r3, #8
 8007f6c:	d015      	beq.n	8007f9a <UART_SetConfig+0x206>
 8007f6e:	dc18      	bgt.n	8007fa2 <UART_SetConfig+0x20e>
 8007f70:	2b04      	cmp	r3, #4
 8007f72:	d00d      	beq.n	8007f90 <UART_SetConfig+0x1fc>
 8007f74:	dc15      	bgt.n	8007fa2 <UART_SetConfig+0x20e>
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d002      	beq.n	8007f80 <UART_SetConfig+0x1ec>
 8007f7a:	2b02      	cmp	r3, #2
 8007f7c:	d005      	beq.n	8007f8a <UART_SetConfig+0x1f6>
 8007f7e:	e010      	b.n	8007fa2 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f80:	f7fe ffa6 	bl	8006ed0 <HAL_RCC_GetPCLK1Freq>
 8007f84:	0003      	movs	r3, r0
 8007f86:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007f88:	e014      	b.n	8007fb4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f8a:	4b5a      	ldr	r3, [pc, #360]	; (80080f4 <UART_SetConfig+0x360>)
 8007f8c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007f8e:	e011      	b.n	8007fb4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f90:	f7fe ff12 	bl	8006db8 <HAL_RCC_GetSysClockFreq>
 8007f94:	0003      	movs	r3, r0
 8007f96:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007f98:	e00c      	b.n	8007fb4 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f9a:	2380      	movs	r3, #128	; 0x80
 8007f9c:	021b      	lsls	r3, r3, #8
 8007f9e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007fa0:	e008      	b.n	8007fb4 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007fa6:	231a      	movs	r3, #26
 8007fa8:	2220      	movs	r2, #32
 8007faa:	189b      	adds	r3, r3, r2
 8007fac:	19db      	adds	r3, r3, r7
 8007fae:	2201      	movs	r2, #1
 8007fb0:	701a      	strb	r2, [r3, #0]
        break;
 8007fb2:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d100      	bne.n	8007fbc <UART_SetConfig+0x228>
 8007fba:	e147      	b.n	800824c <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007fc0:	4b4d      	ldr	r3, [pc, #308]	; (80080f8 <UART_SetConfig+0x364>)
 8007fc2:	0052      	lsls	r2, r2, #1
 8007fc4:	5ad3      	ldrh	r3, [r2, r3]
 8007fc6:	0019      	movs	r1, r3
 8007fc8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007fca:	f7f8 f8b7 	bl	800013c <__udivsi3>
 8007fce:	0003      	movs	r3, r0
 8007fd0:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd4:	685a      	ldr	r2, [r3, #4]
 8007fd6:	0013      	movs	r3, r2
 8007fd8:	005b      	lsls	r3, r3, #1
 8007fda:	189b      	adds	r3, r3, r2
 8007fdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d305      	bcc.n	8007fee <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fe8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d906      	bls.n	8007ffc <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8007fee:	231a      	movs	r3, #26
 8007ff0:	2220      	movs	r2, #32
 8007ff2:	189b      	adds	r3, r3, r2
 8007ff4:	19db      	adds	r3, r3, r7
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	701a      	strb	r2, [r3, #0]
 8007ffa:	e127      	b.n	800824c <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ffc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ffe:	61bb      	str	r3, [r7, #24]
 8008000:	2300      	movs	r3, #0
 8008002:	61fb      	str	r3, [r7, #28]
 8008004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008006:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008008:	4b3b      	ldr	r3, [pc, #236]	; (80080f8 <UART_SetConfig+0x364>)
 800800a:	0052      	lsls	r2, r2, #1
 800800c:	5ad3      	ldrh	r3, [r2, r3]
 800800e:	613b      	str	r3, [r7, #16]
 8008010:	2300      	movs	r3, #0
 8008012:	617b      	str	r3, [r7, #20]
 8008014:	693a      	ldr	r2, [r7, #16]
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	69b8      	ldr	r0, [r7, #24]
 800801a:	69f9      	ldr	r1, [r7, #28]
 800801c:	f7f8 fa7c 	bl	8000518 <__aeabi_uldivmod>
 8008020:	0002      	movs	r2, r0
 8008022:	000b      	movs	r3, r1
 8008024:	0e11      	lsrs	r1, r2, #24
 8008026:	021d      	lsls	r5, r3, #8
 8008028:	430d      	orrs	r5, r1
 800802a:	0214      	lsls	r4, r2, #8
 800802c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	085b      	lsrs	r3, r3, #1
 8008032:	60bb      	str	r3, [r7, #8]
 8008034:	2300      	movs	r3, #0
 8008036:	60fb      	str	r3, [r7, #12]
 8008038:	68b8      	ldr	r0, [r7, #8]
 800803a:	68f9      	ldr	r1, [r7, #12]
 800803c:	1900      	adds	r0, r0, r4
 800803e:	4169      	adcs	r1, r5
 8008040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	603b      	str	r3, [r7, #0]
 8008046:	2300      	movs	r3, #0
 8008048:	607b      	str	r3, [r7, #4]
 800804a:	683a      	ldr	r2, [r7, #0]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f7f8 fa63 	bl	8000518 <__aeabi_uldivmod>
 8008052:	0002      	movs	r2, r0
 8008054:	000b      	movs	r3, r1
 8008056:	0013      	movs	r3, r2
 8008058:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800805a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800805c:	23c0      	movs	r3, #192	; 0xc0
 800805e:	009b      	lsls	r3, r3, #2
 8008060:	429a      	cmp	r2, r3
 8008062:	d309      	bcc.n	8008078 <UART_SetConfig+0x2e4>
 8008064:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008066:	2380      	movs	r3, #128	; 0x80
 8008068:	035b      	lsls	r3, r3, #13
 800806a:	429a      	cmp	r2, r3
 800806c:	d204      	bcs.n	8008078 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 800806e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008074:	60da      	str	r2, [r3, #12]
 8008076:	e0e9      	b.n	800824c <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8008078:	231a      	movs	r3, #26
 800807a:	2220      	movs	r2, #32
 800807c:	189b      	adds	r3, r3, r2
 800807e:	19db      	adds	r3, r3, r7
 8008080:	2201      	movs	r2, #1
 8008082:	701a      	strb	r2, [r3, #0]
 8008084:	e0e2      	b.n	800824c <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008088:	69da      	ldr	r2, [r3, #28]
 800808a:	2380      	movs	r3, #128	; 0x80
 800808c:	021b      	lsls	r3, r3, #8
 800808e:	429a      	cmp	r2, r3
 8008090:	d000      	beq.n	8008094 <UART_SetConfig+0x300>
 8008092:	e083      	b.n	800819c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8008094:	231b      	movs	r3, #27
 8008096:	2220      	movs	r2, #32
 8008098:	189b      	adds	r3, r3, r2
 800809a:	19db      	adds	r3, r3, r7
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	2b08      	cmp	r3, #8
 80080a0:	d015      	beq.n	80080ce <UART_SetConfig+0x33a>
 80080a2:	dc2b      	bgt.n	80080fc <UART_SetConfig+0x368>
 80080a4:	2b04      	cmp	r3, #4
 80080a6:	d00d      	beq.n	80080c4 <UART_SetConfig+0x330>
 80080a8:	dc28      	bgt.n	80080fc <UART_SetConfig+0x368>
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d002      	beq.n	80080b4 <UART_SetConfig+0x320>
 80080ae:	2b02      	cmp	r3, #2
 80080b0:	d005      	beq.n	80080be <UART_SetConfig+0x32a>
 80080b2:	e023      	b.n	80080fc <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080b4:	f7fe ff0c 	bl	8006ed0 <HAL_RCC_GetPCLK1Freq>
 80080b8:	0003      	movs	r3, r0
 80080ba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80080bc:	e027      	b.n	800810e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080be:	4b0d      	ldr	r3, [pc, #52]	; (80080f4 <UART_SetConfig+0x360>)
 80080c0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80080c2:	e024      	b.n	800810e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080c4:	f7fe fe78 	bl	8006db8 <HAL_RCC_GetSysClockFreq>
 80080c8:	0003      	movs	r3, r0
 80080ca:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80080cc:	e01f      	b.n	800810e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080ce:	2380      	movs	r3, #128	; 0x80
 80080d0:	021b      	lsls	r3, r3, #8
 80080d2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80080d4:	e01b      	b.n	800810e <UART_SetConfig+0x37a>
 80080d6:	46c0      	nop			; (mov r8, r8)
 80080d8:	cfff69f3 	.word	0xcfff69f3
 80080dc:	ffffcfff 	.word	0xffffcfff
 80080e0:	40008000 	.word	0x40008000
 80080e4:	11fff4ff 	.word	0x11fff4ff
 80080e8:	40013800 	.word	0x40013800
 80080ec:	40021000 	.word	0x40021000
 80080f0:	40004400 	.word	0x40004400
 80080f4:	00f42400 	.word	0x00f42400
 80080f8:	0800d980 	.word	0x0800d980
      default:
        pclk = 0U;
 80080fc:	2300      	movs	r3, #0
 80080fe:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8008100:	231a      	movs	r3, #26
 8008102:	2220      	movs	r2, #32
 8008104:	189b      	adds	r3, r3, r2
 8008106:	19db      	adds	r3, r3, r7
 8008108:	2201      	movs	r2, #1
 800810a:	701a      	strb	r2, [r3, #0]
        break;
 800810c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800810e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008110:	2b00      	cmp	r3, #0
 8008112:	d100      	bne.n	8008116 <UART_SetConfig+0x382>
 8008114:	e09a      	b.n	800824c <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008118:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800811a:	4b58      	ldr	r3, [pc, #352]	; (800827c <UART_SetConfig+0x4e8>)
 800811c:	0052      	lsls	r2, r2, #1
 800811e:	5ad3      	ldrh	r3, [r2, r3]
 8008120:	0019      	movs	r1, r3
 8008122:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008124:	f7f8 f80a 	bl	800013c <__udivsi3>
 8008128:	0003      	movs	r3, r0
 800812a:	005a      	lsls	r2, r3, #1
 800812c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	085b      	lsrs	r3, r3, #1
 8008132:	18d2      	adds	r2, r2, r3
 8008134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	0019      	movs	r1, r3
 800813a:	0010      	movs	r0, r2
 800813c:	f7f7 fffe 	bl	800013c <__udivsi3>
 8008140:	0003      	movs	r3, r0
 8008142:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008146:	2b0f      	cmp	r3, #15
 8008148:	d921      	bls.n	800818e <UART_SetConfig+0x3fa>
 800814a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800814c:	2380      	movs	r3, #128	; 0x80
 800814e:	025b      	lsls	r3, r3, #9
 8008150:	429a      	cmp	r2, r3
 8008152:	d21c      	bcs.n	800818e <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008156:	b29a      	uxth	r2, r3
 8008158:	200e      	movs	r0, #14
 800815a:	2420      	movs	r4, #32
 800815c:	1903      	adds	r3, r0, r4
 800815e:	19db      	adds	r3, r3, r7
 8008160:	210f      	movs	r1, #15
 8008162:	438a      	bics	r2, r1
 8008164:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008168:	085b      	lsrs	r3, r3, #1
 800816a:	b29b      	uxth	r3, r3
 800816c:	2207      	movs	r2, #7
 800816e:	4013      	ands	r3, r2
 8008170:	b299      	uxth	r1, r3
 8008172:	1903      	adds	r3, r0, r4
 8008174:	19db      	adds	r3, r3, r7
 8008176:	1902      	adds	r2, r0, r4
 8008178:	19d2      	adds	r2, r2, r7
 800817a:	8812      	ldrh	r2, [r2, #0]
 800817c:	430a      	orrs	r2, r1
 800817e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	1902      	adds	r2, r0, r4
 8008186:	19d2      	adds	r2, r2, r7
 8008188:	8812      	ldrh	r2, [r2, #0]
 800818a:	60da      	str	r2, [r3, #12]
 800818c:	e05e      	b.n	800824c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 800818e:	231a      	movs	r3, #26
 8008190:	2220      	movs	r2, #32
 8008192:	189b      	adds	r3, r3, r2
 8008194:	19db      	adds	r3, r3, r7
 8008196:	2201      	movs	r2, #1
 8008198:	701a      	strb	r2, [r3, #0]
 800819a:	e057      	b.n	800824c <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800819c:	231b      	movs	r3, #27
 800819e:	2220      	movs	r2, #32
 80081a0:	189b      	adds	r3, r3, r2
 80081a2:	19db      	adds	r3, r3, r7
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	2b08      	cmp	r3, #8
 80081a8:	d015      	beq.n	80081d6 <UART_SetConfig+0x442>
 80081aa:	dc18      	bgt.n	80081de <UART_SetConfig+0x44a>
 80081ac:	2b04      	cmp	r3, #4
 80081ae:	d00d      	beq.n	80081cc <UART_SetConfig+0x438>
 80081b0:	dc15      	bgt.n	80081de <UART_SetConfig+0x44a>
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d002      	beq.n	80081bc <UART_SetConfig+0x428>
 80081b6:	2b02      	cmp	r3, #2
 80081b8:	d005      	beq.n	80081c6 <UART_SetConfig+0x432>
 80081ba:	e010      	b.n	80081de <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081bc:	f7fe fe88 	bl	8006ed0 <HAL_RCC_GetPCLK1Freq>
 80081c0:	0003      	movs	r3, r0
 80081c2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80081c4:	e014      	b.n	80081f0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081c6:	4b2e      	ldr	r3, [pc, #184]	; (8008280 <UART_SetConfig+0x4ec>)
 80081c8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80081ca:	e011      	b.n	80081f0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081cc:	f7fe fdf4 	bl	8006db8 <HAL_RCC_GetSysClockFreq>
 80081d0:	0003      	movs	r3, r0
 80081d2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80081d4:	e00c      	b.n	80081f0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081d6:	2380      	movs	r3, #128	; 0x80
 80081d8:	021b      	lsls	r3, r3, #8
 80081da:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80081dc:	e008      	b.n	80081f0 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 80081de:	2300      	movs	r3, #0
 80081e0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80081e2:	231a      	movs	r3, #26
 80081e4:	2220      	movs	r2, #32
 80081e6:	189b      	adds	r3, r3, r2
 80081e8:	19db      	adds	r3, r3, r7
 80081ea:	2201      	movs	r2, #1
 80081ec:	701a      	strb	r2, [r3, #0]
        break;
 80081ee:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80081f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d02a      	beq.n	800824c <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80081fa:	4b20      	ldr	r3, [pc, #128]	; (800827c <UART_SetConfig+0x4e8>)
 80081fc:	0052      	lsls	r2, r2, #1
 80081fe:	5ad3      	ldrh	r3, [r2, r3]
 8008200:	0019      	movs	r1, r3
 8008202:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008204:	f7f7 ff9a 	bl	800013c <__udivsi3>
 8008208:	0003      	movs	r3, r0
 800820a:	001a      	movs	r2, r3
 800820c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	085b      	lsrs	r3, r3, #1
 8008212:	18d2      	adds	r2, r2, r3
 8008214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	0019      	movs	r1, r3
 800821a:	0010      	movs	r0, r2
 800821c:	f7f7 ff8e 	bl	800013c <__udivsi3>
 8008220:	0003      	movs	r3, r0
 8008222:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008226:	2b0f      	cmp	r3, #15
 8008228:	d90a      	bls.n	8008240 <UART_SetConfig+0x4ac>
 800822a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800822c:	2380      	movs	r3, #128	; 0x80
 800822e:	025b      	lsls	r3, r3, #9
 8008230:	429a      	cmp	r2, r3
 8008232:	d205      	bcs.n	8008240 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008236:	b29a      	uxth	r2, r3
 8008238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	60da      	str	r2, [r3, #12]
 800823e:	e005      	b.n	800824c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8008240:	231a      	movs	r3, #26
 8008242:	2220      	movs	r2, #32
 8008244:	189b      	adds	r3, r3, r2
 8008246:	19db      	adds	r3, r3, r7
 8008248:	2201      	movs	r2, #1
 800824a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800824c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800824e:	226a      	movs	r2, #106	; 0x6a
 8008250:	2101      	movs	r1, #1
 8008252:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8008254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008256:	2268      	movs	r2, #104	; 0x68
 8008258:	2101      	movs	r1, #1
 800825a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800825c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800825e:	2200      	movs	r2, #0
 8008260:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8008262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008264:	2200      	movs	r2, #0
 8008266:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8008268:	231a      	movs	r3, #26
 800826a:	2220      	movs	r2, #32
 800826c:	189b      	adds	r3, r3, r2
 800826e:	19db      	adds	r3, r3, r7
 8008270:	781b      	ldrb	r3, [r3, #0]
}
 8008272:	0018      	movs	r0, r3
 8008274:	46bd      	mov	sp, r7
 8008276:	b010      	add	sp, #64	; 0x40
 8008278:	bdb0      	pop	{r4, r5, r7, pc}
 800827a:	46c0      	nop			; (mov r8, r8)
 800827c:	0800d980 	.word	0x0800d980
 8008280:	00f42400 	.word	0x00f42400

08008284 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b082      	sub	sp, #8
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008290:	2201      	movs	r2, #1
 8008292:	4013      	ands	r3, r2
 8008294:	d00b      	beq.n	80082ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	4a4a      	ldr	r2, [pc, #296]	; (80083c8 <UART_AdvFeatureConfig+0x144>)
 800829e:	4013      	ands	r3, r2
 80082a0:	0019      	movs	r1, r3
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	430a      	orrs	r2, r1
 80082ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082b2:	2202      	movs	r2, #2
 80082b4:	4013      	ands	r3, r2
 80082b6:	d00b      	beq.n	80082d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	4a43      	ldr	r2, [pc, #268]	; (80083cc <UART_AdvFeatureConfig+0x148>)
 80082c0:	4013      	ands	r3, r2
 80082c2:	0019      	movs	r1, r3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	430a      	orrs	r2, r1
 80082ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082d4:	2204      	movs	r2, #4
 80082d6:	4013      	ands	r3, r2
 80082d8:	d00b      	beq.n	80082f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	4a3b      	ldr	r2, [pc, #236]	; (80083d0 <UART_AdvFeatureConfig+0x14c>)
 80082e2:	4013      	ands	r3, r2
 80082e4:	0019      	movs	r1, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	430a      	orrs	r2, r1
 80082f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f6:	2208      	movs	r2, #8
 80082f8:	4013      	ands	r3, r2
 80082fa:	d00b      	beq.n	8008314 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	4a34      	ldr	r2, [pc, #208]	; (80083d4 <UART_AdvFeatureConfig+0x150>)
 8008304:	4013      	ands	r3, r2
 8008306:	0019      	movs	r1, r3
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	430a      	orrs	r2, r1
 8008312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008318:	2210      	movs	r2, #16
 800831a:	4013      	ands	r3, r2
 800831c:	d00b      	beq.n	8008336 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	4a2c      	ldr	r2, [pc, #176]	; (80083d8 <UART_AdvFeatureConfig+0x154>)
 8008326:	4013      	ands	r3, r2
 8008328:	0019      	movs	r1, r3
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	430a      	orrs	r2, r1
 8008334:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800833a:	2220      	movs	r2, #32
 800833c:	4013      	ands	r3, r2
 800833e:	d00b      	beq.n	8008358 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	689b      	ldr	r3, [r3, #8]
 8008346:	4a25      	ldr	r2, [pc, #148]	; (80083dc <UART_AdvFeatureConfig+0x158>)
 8008348:	4013      	ands	r3, r2
 800834a:	0019      	movs	r1, r3
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	430a      	orrs	r2, r1
 8008356:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800835c:	2240      	movs	r2, #64	; 0x40
 800835e:	4013      	ands	r3, r2
 8008360:	d01d      	beq.n	800839e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	4a1d      	ldr	r2, [pc, #116]	; (80083e0 <UART_AdvFeatureConfig+0x15c>)
 800836a:	4013      	ands	r3, r2
 800836c:	0019      	movs	r1, r3
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	430a      	orrs	r2, r1
 8008378:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800837e:	2380      	movs	r3, #128	; 0x80
 8008380:	035b      	lsls	r3, r3, #13
 8008382:	429a      	cmp	r2, r3
 8008384:	d10b      	bne.n	800839e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	4a15      	ldr	r2, [pc, #84]	; (80083e4 <UART_AdvFeatureConfig+0x160>)
 800838e:	4013      	ands	r3, r2
 8008390:	0019      	movs	r1, r3
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	430a      	orrs	r2, r1
 800839c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083a2:	2280      	movs	r2, #128	; 0x80
 80083a4:	4013      	ands	r3, r2
 80083a6:	d00b      	beq.n	80083c0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	4a0e      	ldr	r2, [pc, #56]	; (80083e8 <UART_AdvFeatureConfig+0x164>)
 80083b0:	4013      	ands	r3, r2
 80083b2:	0019      	movs	r1, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	430a      	orrs	r2, r1
 80083be:	605a      	str	r2, [r3, #4]
  }
}
 80083c0:	46c0      	nop			; (mov r8, r8)
 80083c2:	46bd      	mov	sp, r7
 80083c4:	b002      	add	sp, #8
 80083c6:	bd80      	pop	{r7, pc}
 80083c8:	fffdffff 	.word	0xfffdffff
 80083cc:	fffeffff 	.word	0xfffeffff
 80083d0:	fffbffff 	.word	0xfffbffff
 80083d4:	ffff7fff 	.word	0xffff7fff
 80083d8:	ffffefff 	.word	0xffffefff
 80083dc:	ffffdfff 	.word	0xffffdfff
 80083e0:	ffefffff 	.word	0xffefffff
 80083e4:	ff9fffff 	.word	0xff9fffff
 80083e8:	fff7ffff 	.word	0xfff7ffff

080083ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b086      	sub	sp, #24
 80083f0:	af02      	add	r7, sp, #8
 80083f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2290      	movs	r2, #144	; 0x90
 80083f8:	2100      	movs	r1, #0
 80083fa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80083fc:	f7fc fba8 	bl	8004b50 <HAL_GetTick>
 8008400:	0003      	movs	r3, r0
 8008402:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	2208      	movs	r2, #8
 800840c:	4013      	ands	r3, r2
 800840e:	2b08      	cmp	r3, #8
 8008410:	d10c      	bne.n	800842c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2280      	movs	r2, #128	; 0x80
 8008416:	0391      	lsls	r1, r2, #14
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	4a1a      	ldr	r2, [pc, #104]	; (8008484 <UART_CheckIdleState+0x98>)
 800841c:	9200      	str	r2, [sp, #0]
 800841e:	2200      	movs	r2, #0
 8008420:	f000 f832 	bl	8008488 <UART_WaitOnFlagUntilTimeout>
 8008424:	1e03      	subs	r3, r0, #0
 8008426:	d001      	beq.n	800842c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008428:	2303      	movs	r3, #3
 800842a:	e026      	b.n	800847a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	2204      	movs	r2, #4
 8008434:	4013      	ands	r3, r2
 8008436:	2b04      	cmp	r3, #4
 8008438:	d10c      	bne.n	8008454 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2280      	movs	r2, #128	; 0x80
 800843e:	03d1      	lsls	r1, r2, #15
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	4a10      	ldr	r2, [pc, #64]	; (8008484 <UART_CheckIdleState+0x98>)
 8008444:	9200      	str	r2, [sp, #0]
 8008446:	2200      	movs	r2, #0
 8008448:	f000 f81e 	bl	8008488 <UART_WaitOnFlagUntilTimeout>
 800844c:	1e03      	subs	r3, r0, #0
 800844e:	d001      	beq.n	8008454 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008450:	2303      	movs	r3, #3
 8008452:	e012      	b.n	800847a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2288      	movs	r2, #136	; 0x88
 8008458:	2120      	movs	r1, #32
 800845a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	228c      	movs	r2, #140	; 0x8c
 8008460:	2120      	movs	r1, #32
 8008462:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2200      	movs	r2, #0
 8008468:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2200      	movs	r2, #0
 800846e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2284      	movs	r2, #132	; 0x84
 8008474:	2100      	movs	r1, #0
 8008476:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008478:	2300      	movs	r3, #0
}
 800847a:	0018      	movs	r0, r3
 800847c:	46bd      	mov	sp, r7
 800847e:	b004      	add	sp, #16
 8008480:	bd80      	pop	{r7, pc}
 8008482:	46c0      	nop			; (mov r8, r8)
 8008484:	01ffffff 	.word	0x01ffffff

08008488 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b094      	sub	sp, #80	; 0x50
 800848c:	af00      	add	r7, sp, #0
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	60b9      	str	r1, [r7, #8]
 8008492:	603b      	str	r3, [r7, #0]
 8008494:	1dfb      	adds	r3, r7, #7
 8008496:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008498:	e0a7      	b.n	80085ea <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800849a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800849c:	3301      	adds	r3, #1
 800849e:	d100      	bne.n	80084a2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80084a0:	e0a3      	b.n	80085ea <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084a2:	f7fc fb55 	bl	8004b50 <HAL_GetTick>
 80084a6:	0002      	movs	r2, r0
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	1ad3      	subs	r3, r2, r3
 80084ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d302      	bcc.n	80084b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80084b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d13f      	bne.n	8008538 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084b8:	f3ef 8310 	mrs	r3, PRIMASK
 80084bc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80084be:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80084c0:	647b      	str	r3, [r7, #68]	; 0x44
 80084c2:	2301      	movs	r3, #1
 80084c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084c8:	f383 8810 	msr	PRIMASK, r3
}
 80084cc:	46c0      	nop			; (mov r8, r8)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	681a      	ldr	r2, [r3, #0]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	494e      	ldr	r1, [pc, #312]	; (8008614 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80084da:	400a      	ands	r2, r1
 80084dc:	601a      	str	r2, [r3, #0]
 80084de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084e0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e4:	f383 8810 	msr	PRIMASK, r3
}
 80084e8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084ea:	f3ef 8310 	mrs	r3, PRIMASK
 80084ee:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80084f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084f2:	643b      	str	r3, [r7, #64]	; 0x40
 80084f4:	2301      	movs	r3, #1
 80084f6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084fa:	f383 8810 	msr	PRIMASK, r3
}
 80084fe:	46c0      	nop			; (mov r8, r8)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	689a      	ldr	r2, [r3, #8]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	2101      	movs	r1, #1
 800850c:	438a      	bics	r2, r1
 800850e:	609a      	str	r2, [r3, #8]
 8008510:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008512:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008516:	f383 8810 	msr	PRIMASK, r3
}
 800851a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2288      	movs	r2, #136	; 0x88
 8008520:	2120      	movs	r1, #32
 8008522:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	228c      	movs	r2, #140	; 0x8c
 8008528:	2120      	movs	r1, #32
 800852a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2284      	movs	r2, #132	; 0x84
 8008530:	2100      	movs	r1, #0
 8008532:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008534:	2303      	movs	r3, #3
 8008536:	e069      	b.n	800860c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2204      	movs	r2, #4
 8008540:	4013      	ands	r3, r2
 8008542:	d052      	beq.n	80085ea <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	69da      	ldr	r2, [r3, #28]
 800854a:	2380      	movs	r3, #128	; 0x80
 800854c:	011b      	lsls	r3, r3, #4
 800854e:	401a      	ands	r2, r3
 8008550:	2380      	movs	r3, #128	; 0x80
 8008552:	011b      	lsls	r3, r3, #4
 8008554:	429a      	cmp	r2, r3
 8008556:	d148      	bne.n	80085ea <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2280      	movs	r2, #128	; 0x80
 800855e:	0112      	lsls	r2, r2, #4
 8008560:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008562:	f3ef 8310 	mrs	r3, PRIMASK
 8008566:	613b      	str	r3, [r7, #16]
  return(result);
 8008568:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800856a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800856c:	2301      	movs	r3, #1
 800856e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	f383 8810 	msr	PRIMASK, r3
}
 8008576:	46c0      	nop			; (mov r8, r8)
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4924      	ldr	r1, [pc, #144]	; (8008614 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8008584:	400a      	ands	r2, r1
 8008586:	601a      	str	r2, [r3, #0]
 8008588:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800858a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800858c:	69bb      	ldr	r3, [r7, #24]
 800858e:	f383 8810 	msr	PRIMASK, r3
}
 8008592:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008594:	f3ef 8310 	mrs	r3, PRIMASK
 8008598:	61fb      	str	r3, [r7, #28]
  return(result);
 800859a:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800859c:	64bb      	str	r3, [r7, #72]	; 0x48
 800859e:	2301      	movs	r3, #1
 80085a0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085a2:	6a3b      	ldr	r3, [r7, #32]
 80085a4:	f383 8810 	msr	PRIMASK, r3
}
 80085a8:	46c0      	nop			; (mov r8, r8)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	689a      	ldr	r2, [r3, #8]
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	2101      	movs	r1, #1
 80085b6:	438a      	bics	r2, r1
 80085b8:	609a      	str	r2, [r3, #8]
 80085ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80085bc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085c0:	f383 8810 	msr	PRIMASK, r3
}
 80085c4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2288      	movs	r2, #136	; 0x88
 80085ca:	2120      	movs	r1, #32
 80085cc:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	228c      	movs	r2, #140	; 0x8c
 80085d2:	2120      	movs	r1, #32
 80085d4:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2290      	movs	r2, #144	; 0x90
 80085da:	2120      	movs	r1, #32
 80085dc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2284      	movs	r2, #132	; 0x84
 80085e2:	2100      	movs	r1, #0
 80085e4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80085e6:	2303      	movs	r3, #3
 80085e8:	e010      	b.n	800860c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	69db      	ldr	r3, [r3, #28]
 80085f0:	68ba      	ldr	r2, [r7, #8]
 80085f2:	4013      	ands	r3, r2
 80085f4:	68ba      	ldr	r2, [r7, #8]
 80085f6:	1ad3      	subs	r3, r2, r3
 80085f8:	425a      	negs	r2, r3
 80085fa:	4153      	adcs	r3, r2
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	001a      	movs	r2, r3
 8008600:	1dfb      	adds	r3, r7, #7
 8008602:	781b      	ldrb	r3, [r3, #0]
 8008604:	429a      	cmp	r2, r3
 8008606:	d100      	bne.n	800860a <UART_WaitOnFlagUntilTimeout+0x182>
 8008608:	e747      	b.n	800849a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800860a:	2300      	movs	r3, #0
}
 800860c:	0018      	movs	r0, r3
 800860e:	46bd      	mov	sp, r7
 8008610:	b014      	add	sp, #80	; 0x50
 8008612:	bd80      	pop	{r7, pc}
 8008614:	fffffe5f 	.word	0xfffffe5f

08008618 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b090      	sub	sp, #64	; 0x40
 800861c:	af00      	add	r7, sp, #0
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	60b9      	str	r1, [r7, #8]
 8008622:	1dbb      	adds	r3, r7, #6
 8008624:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	68ba      	ldr	r2, [r7, #8]
 800862a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	1dba      	adds	r2, r7, #6
 8008630:	215c      	movs	r1, #92	; 0x5c
 8008632:	8812      	ldrh	r2, [r2, #0]
 8008634:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2290      	movs	r2, #144	; 0x90
 800863a:	2100      	movs	r1, #0
 800863c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	228c      	movs	r2, #140	; 0x8c
 8008642:	2122      	movs	r1, #34	; 0x22
 8008644:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2280      	movs	r2, #128	; 0x80
 800864a:	589b      	ldr	r3, [r3, r2]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d02d      	beq.n	80086ac <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2280      	movs	r2, #128	; 0x80
 8008654:	589b      	ldr	r3, [r3, r2]
 8008656:	4a40      	ldr	r2, [pc, #256]	; (8008758 <UART_Start_Receive_DMA+0x140>)
 8008658:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2280      	movs	r2, #128	; 0x80
 800865e:	589b      	ldr	r3, [r3, r2]
 8008660:	4a3e      	ldr	r2, [pc, #248]	; (800875c <UART_Start_Receive_DMA+0x144>)
 8008662:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2280      	movs	r2, #128	; 0x80
 8008668:	589b      	ldr	r3, [r3, r2]
 800866a:	4a3d      	ldr	r2, [pc, #244]	; (8008760 <UART_Start_Receive_DMA+0x148>)
 800866c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2280      	movs	r2, #128	; 0x80
 8008672:	589b      	ldr	r3, [r3, r2]
 8008674:	2200      	movs	r2, #0
 8008676:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2280      	movs	r2, #128	; 0x80
 800867c:	5898      	ldr	r0, [r3, r2]
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	3324      	adds	r3, #36	; 0x24
 8008684:	0019      	movs	r1, r3
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800868a:	001a      	movs	r2, r3
 800868c:	1dbb      	adds	r3, r7, #6
 800868e:	881b      	ldrh	r3, [r3, #0]
 8008690:	f7fd fa6e 	bl	8005b70 <HAL_DMA_Start_IT>
 8008694:	1e03      	subs	r3, r0, #0
 8008696:	d009      	beq.n	80086ac <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2290      	movs	r2, #144	; 0x90
 800869c:	2110      	movs	r1, #16
 800869e:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	228c      	movs	r2, #140	; 0x8c
 80086a4:	2120      	movs	r1, #32
 80086a6:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	e050      	b.n	800874e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	691b      	ldr	r3, [r3, #16]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d019      	beq.n	80086e8 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086b4:	f3ef 8310 	mrs	r3, PRIMASK
 80086b8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80086ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80086be:	2301      	movs	r3, #1
 80086c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086c4:	f383 8810 	msr	PRIMASK, r3
}
 80086c8:	46c0      	nop			; (mov r8, r8)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2180      	movs	r1, #128	; 0x80
 80086d6:	0049      	lsls	r1, r1, #1
 80086d8:	430a      	orrs	r2, r1
 80086da:	601a      	str	r2, [r3, #0]
 80086dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086de:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e2:	f383 8810 	msr	PRIMASK, r3
}
 80086e6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086e8:	f3ef 8310 	mrs	r3, PRIMASK
 80086ec:	613b      	str	r3, [r7, #16]
  return(result);
 80086ee:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80086f2:	2301      	movs	r3, #1
 80086f4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	f383 8810 	msr	PRIMASK, r3
}
 80086fc:	46c0      	nop			; (mov r8, r8)
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	689a      	ldr	r2, [r3, #8]
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2101      	movs	r1, #1
 800870a:	430a      	orrs	r2, r1
 800870c:	609a      	str	r2, [r3, #8]
 800870e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008710:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008712:	69bb      	ldr	r3, [r7, #24]
 8008714:	f383 8810 	msr	PRIMASK, r3
}
 8008718:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800871a:	f3ef 8310 	mrs	r3, PRIMASK
 800871e:	61fb      	str	r3, [r7, #28]
  return(result);
 8008720:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008722:	637b      	str	r3, [r7, #52]	; 0x34
 8008724:	2301      	movs	r3, #1
 8008726:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008728:	6a3b      	ldr	r3, [r7, #32]
 800872a:	f383 8810 	msr	PRIMASK, r3
}
 800872e:	46c0      	nop			; (mov r8, r8)
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	689a      	ldr	r2, [r3, #8]
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	2140      	movs	r1, #64	; 0x40
 800873c:	430a      	orrs	r2, r1
 800873e:	609a      	str	r2, [r3, #8]
 8008740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008742:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008746:	f383 8810 	msr	PRIMASK, r3
}
 800874a:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 800874c:	2300      	movs	r3, #0
}
 800874e:	0018      	movs	r0, r3
 8008750:	46bd      	mov	sp, r7
 8008752:	b010      	add	sp, #64	; 0x40
 8008754:	bd80      	pop	{r7, pc}
 8008756:	46c0      	nop			; (mov r8, r8)
 8008758:	080088b1 	.word	0x080088b1
 800875c:	080089e1 	.word	0x080089e1
 8008760:	08008a23 	.word	0x08008a23

08008764 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b08a      	sub	sp, #40	; 0x28
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800876c:	f3ef 8310 	mrs	r3, PRIMASK
 8008770:	60bb      	str	r3, [r7, #8]
  return(result);
 8008772:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008774:	627b      	str	r3, [r7, #36]	; 0x24
 8008776:	2301      	movs	r3, #1
 8008778:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	f383 8810 	msr	PRIMASK, r3
}
 8008780:	46c0      	nop			; (mov r8, r8)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	681a      	ldr	r2, [r3, #0]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	21c0      	movs	r1, #192	; 0xc0
 800878e:	438a      	bics	r2, r1
 8008790:	601a      	str	r2, [r3, #0]
 8008792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008794:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	f383 8810 	msr	PRIMASK, r3
}
 800879c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800879e:	f3ef 8310 	mrs	r3, PRIMASK
 80087a2:	617b      	str	r3, [r7, #20]
  return(result);
 80087a4:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80087a6:	623b      	str	r3, [r7, #32]
 80087a8:	2301      	movs	r3, #1
 80087aa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087ac:	69bb      	ldr	r3, [r7, #24]
 80087ae:	f383 8810 	msr	PRIMASK, r3
}
 80087b2:	46c0      	nop			; (mov r8, r8)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	689a      	ldr	r2, [r3, #8]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4908      	ldr	r1, [pc, #32]	; (80087e0 <UART_EndTxTransfer+0x7c>)
 80087c0:	400a      	ands	r2, r1
 80087c2:	609a      	str	r2, [r3, #8]
 80087c4:	6a3b      	ldr	r3, [r7, #32]
 80087c6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087c8:	69fb      	ldr	r3, [r7, #28]
 80087ca:	f383 8810 	msr	PRIMASK, r3
}
 80087ce:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2288      	movs	r2, #136	; 0x88
 80087d4:	2120      	movs	r1, #32
 80087d6:	5099      	str	r1, [r3, r2]
}
 80087d8:	46c0      	nop			; (mov r8, r8)
 80087da:	46bd      	mov	sp, r7
 80087dc:	b00a      	add	sp, #40	; 0x28
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	ff7fffff 	.word	0xff7fffff

080087e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b08e      	sub	sp, #56	; 0x38
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087ec:	f3ef 8310 	mrs	r3, PRIMASK
 80087f0:	617b      	str	r3, [r7, #20]
  return(result);
 80087f2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80087f4:	637b      	str	r3, [r7, #52]	; 0x34
 80087f6:	2301      	movs	r3, #1
 80087f8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087fa:	69bb      	ldr	r3, [r7, #24]
 80087fc:	f383 8810 	msr	PRIMASK, r3
}
 8008800:	46c0      	nop			; (mov r8, r8)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	681a      	ldr	r2, [r3, #0]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4926      	ldr	r1, [pc, #152]	; (80088a8 <UART_EndRxTransfer+0xc4>)
 800880e:	400a      	ands	r2, r1
 8008810:	601a      	str	r2, [r3, #0]
 8008812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008814:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008816:	69fb      	ldr	r3, [r7, #28]
 8008818:	f383 8810 	msr	PRIMASK, r3
}
 800881c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800881e:	f3ef 8310 	mrs	r3, PRIMASK
 8008822:	623b      	str	r3, [r7, #32]
  return(result);
 8008824:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008826:	633b      	str	r3, [r7, #48]	; 0x30
 8008828:	2301      	movs	r3, #1
 800882a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800882c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800882e:	f383 8810 	msr	PRIMASK, r3
}
 8008832:	46c0      	nop			; (mov r8, r8)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	689a      	ldr	r2, [r3, #8]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	491b      	ldr	r1, [pc, #108]	; (80088ac <UART_EndRxTransfer+0xc8>)
 8008840:	400a      	ands	r2, r1
 8008842:	609a      	str	r2, [r3, #8]
 8008844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008846:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800884a:	f383 8810 	msr	PRIMASK, r3
}
 800884e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008854:	2b01      	cmp	r3, #1
 8008856:	d118      	bne.n	800888a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008858:	f3ef 8310 	mrs	r3, PRIMASK
 800885c:	60bb      	str	r3, [r7, #8]
  return(result);
 800885e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008860:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008862:	2301      	movs	r3, #1
 8008864:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	f383 8810 	msr	PRIMASK, r3
}
 800886c:	46c0      	nop			; (mov r8, r8)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	681a      	ldr	r2, [r3, #0]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2110      	movs	r1, #16
 800887a:	438a      	bics	r2, r1
 800887c:	601a      	str	r2, [r3, #0]
 800887e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008880:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	f383 8810 	msr	PRIMASK, r3
}
 8008888:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	228c      	movs	r2, #140	; 0x8c
 800888e:	2120      	movs	r1, #32
 8008890:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2200      	movs	r2, #0
 800889c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800889e:	46c0      	nop			; (mov r8, r8)
 80088a0:	46bd      	mov	sp, r7
 80088a2:	b00e      	add	sp, #56	; 0x38
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	46c0      	nop			; (mov r8, r8)
 80088a8:	fffffedf 	.word	0xfffffedf
 80088ac:	effffffe 	.word	0xeffffffe

080088b0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b094      	sub	sp, #80	; 0x50
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088bc:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	2220      	movs	r2, #32
 80088c6:	4013      	ands	r3, r2
 80088c8:	d16f      	bne.n	80089aa <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 80088ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088cc:	225e      	movs	r2, #94	; 0x5e
 80088ce:	2100      	movs	r1, #0
 80088d0:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088d2:	f3ef 8310 	mrs	r3, PRIMASK
 80088d6:	61bb      	str	r3, [r7, #24]
  return(result);
 80088d8:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088da:	64bb      	str	r3, [r7, #72]	; 0x48
 80088dc:	2301      	movs	r3, #1
 80088de:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	f383 8810 	msr	PRIMASK, r3
}
 80088e6:	46c0      	nop			; (mov r8, r8)
 80088e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	681a      	ldr	r2, [r3, #0]
 80088ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	493a      	ldr	r1, [pc, #232]	; (80089dc <UART_DMAReceiveCplt+0x12c>)
 80088f4:	400a      	ands	r2, r1
 80088f6:	601a      	str	r2, [r3, #0]
 80088f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80088fa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088fc:	6a3b      	ldr	r3, [r7, #32]
 80088fe:	f383 8810 	msr	PRIMASK, r3
}
 8008902:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008904:	f3ef 8310 	mrs	r3, PRIMASK
 8008908:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800890a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800890c:	647b      	str	r3, [r7, #68]	; 0x44
 800890e:	2301      	movs	r3, #1
 8008910:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008914:	f383 8810 	msr	PRIMASK, r3
}
 8008918:	46c0      	nop			; (mov r8, r8)
 800891a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	689a      	ldr	r2, [r3, #8]
 8008920:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	2101      	movs	r1, #1
 8008926:	438a      	bics	r2, r1
 8008928:	609a      	str	r2, [r3, #8]
 800892a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800892c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800892e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008930:	f383 8810 	msr	PRIMASK, r3
}
 8008934:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008936:	f3ef 8310 	mrs	r3, PRIMASK
 800893a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800893c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800893e:	643b      	str	r3, [r7, #64]	; 0x40
 8008940:	2301      	movs	r3, #1
 8008942:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008946:	f383 8810 	msr	PRIMASK, r3
}
 800894a:	46c0      	nop			; (mov r8, r8)
 800894c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	689a      	ldr	r2, [r3, #8]
 8008952:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2140      	movs	r1, #64	; 0x40
 8008958:	438a      	bics	r2, r1
 800895a:	609a      	str	r2, [r3, #8]
 800895c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800895e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008962:	f383 8810 	msr	PRIMASK, r3
}
 8008966:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008968:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800896a:	228c      	movs	r2, #140	; 0x8c
 800896c:	2120      	movs	r1, #32
 800896e:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008970:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008972:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008974:	2b01      	cmp	r3, #1
 8008976:	d118      	bne.n	80089aa <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008978:	f3ef 8310 	mrs	r3, PRIMASK
 800897c:	60fb      	str	r3, [r7, #12]
  return(result);
 800897e:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008980:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008982:	2301      	movs	r3, #1
 8008984:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	f383 8810 	msr	PRIMASK, r3
}
 800898c:	46c0      	nop			; (mov r8, r8)
 800898e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	681a      	ldr	r2, [r3, #0]
 8008994:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	2110      	movs	r1, #16
 800899a:	438a      	bics	r2, r1
 800899c:	601a      	str	r2, [r3, #0]
 800899e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	f383 8810 	msr	PRIMASK, r3
}
 80089a8:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089ac:	2200      	movs	r2, #0
 80089ae:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d108      	bne.n	80089ca <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80089b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089ba:	225c      	movs	r2, #92	; 0x5c
 80089bc:	5a9a      	ldrh	r2, [r3, r2]
 80089be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089c0:	0011      	movs	r1, r2
 80089c2:	0018      	movs	r0, r3
 80089c4:	f7ff f9da 	bl	8007d7c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80089c8:	e003      	b.n	80089d2 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 80089ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089cc:	0018      	movs	r0, r3
 80089ce:	f7fa ffbb 	bl	8003948 <HAL_UART_RxCpltCallback>
}
 80089d2:	46c0      	nop			; (mov r8, r8)
 80089d4:	46bd      	mov	sp, r7
 80089d6:	b014      	add	sp, #80	; 0x50
 80089d8:	bd80      	pop	{r7, pc}
 80089da:	46c0      	nop			; (mov r8, r8)
 80089dc:	fffffeff 	.word	0xfffffeff

080089e0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b084      	sub	sp, #16
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089ec:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	2201      	movs	r2, #1
 80089f2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d10a      	bne.n	8008a12 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	225c      	movs	r2, #92	; 0x5c
 8008a00:	5a9b      	ldrh	r3, [r3, r2]
 8008a02:	085b      	lsrs	r3, r3, #1
 8008a04:	b29a      	uxth	r2, r3
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	0011      	movs	r1, r2
 8008a0a:	0018      	movs	r0, r3
 8008a0c:	f7ff f9b6 	bl	8007d7c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a10:	e003      	b.n	8008a1a <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	0018      	movs	r0, r3
 8008a16:	f7ff f9a1 	bl	8007d5c <HAL_UART_RxHalfCpltCallback>
}
 8008a1a:	46c0      	nop			; (mov r8, r8)
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	b004      	add	sp, #16
 8008a20:	bd80      	pop	{r7, pc}

08008a22 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008a22:	b580      	push	{r7, lr}
 8008a24:	b086      	sub	sp, #24
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a2e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	2288      	movs	r2, #136	; 0x88
 8008a34:	589b      	ldr	r3, [r3, r2]
 8008a36:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	228c      	movs	r2, #140	; 0x8c
 8008a3c:	589b      	ldr	r3, [r3, r2]
 8008a3e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	689b      	ldr	r3, [r3, #8]
 8008a46:	2280      	movs	r2, #128	; 0x80
 8008a48:	4013      	ands	r3, r2
 8008a4a:	2b80      	cmp	r3, #128	; 0x80
 8008a4c:	d10a      	bne.n	8008a64 <UART_DMAError+0x42>
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	2b21      	cmp	r3, #33	; 0x21
 8008a52:	d107      	bne.n	8008a64 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	2256      	movs	r2, #86	; 0x56
 8008a58:	2100      	movs	r1, #0
 8008a5a:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	0018      	movs	r0, r3
 8008a60:	f7ff fe80 	bl	8008764 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	689b      	ldr	r3, [r3, #8]
 8008a6a:	2240      	movs	r2, #64	; 0x40
 8008a6c:	4013      	ands	r3, r2
 8008a6e:	2b40      	cmp	r3, #64	; 0x40
 8008a70:	d10a      	bne.n	8008a88 <UART_DMAError+0x66>
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	2b22      	cmp	r3, #34	; 0x22
 8008a76:	d107      	bne.n	8008a88 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	225e      	movs	r2, #94	; 0x5e
 8008a7c:	2100      	movs	r1, #0
 8008a7e:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	0018      	movs	r0, r3
 8008a84:	f7ff feae 	bl	80087e4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	2290      	movs	r2, #144	; 0x90
 8008a8c:	589b      	ldr	r3, [r3, r2]
 8008a8e:	2210      	movs	r2, #16
 8008a90:	431a      	orrs	r2, r3
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	2190      	movs	r1, #144	; 0x90
 8008a96:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a98:	697b      	ldr	r3, [r7, #20]
 8008a9a:	0018      	movs	r0, r3
 8008a9c:	f7ff f966 	bl	8007d6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008aa0:	46c0      	nop			; (mov r8, r8)
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	b006      	add	sp, #24
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b084      	sub	sp, #16
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2284      	movs	r2, #132	; 0x84
 8008ab4:	5c9b      	ldrb	r3, [r3, r2]
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d101      	bne.n	8008abe <HAL_UARTEx_DisableFifoMode+0x16>
 8008aba:	2302      	movs	r3, #2
 8008abc:	e027      	b.n	8008b0e <HAL_UARTEx_DisableFifoMode+0x66>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2284      	movs	r2, #132	; 0x84
 8008ac2:	2101      	movs	r1, #1
 8008ac4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2288      	movs	r2, #136	; 0x88
 8008aca:	2124      	movs	r1, #36	; 0x24
 8008acc:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	681a      	ldr	r2, [r3, #0]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2101      	movs	r1, #1
 8008ae2:	438a      	bics	r2, r1
 8008ae4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	4a0b      	ldr	r2, [pc, #44]	; (8008b18 <HAL_UARTEx_DisableFifoMode+0x70>)
 8008aea:	4013      	ands	r3, r2
 8008aec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	68fa      	ldr	r2, [r7, #12]
 8008afa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2288      	movs	r2, #136	; 0x88
 8008b00:	2120      	movs	r1, #32
 8008b02:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2284      	movs	r2, #132	; 0x84
 8008b08:	2100      	movs	r1, #0
 8008b0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008b0c:	2300      	movs	r3, #0
}
 8008b0e:	0018      	movs	r0, r3
 8008b10:	46bd      	mov	sp, r7
 8008b12:	b004      	add	sp, #16
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	46c0      	nop			; (mov r8, r8)
 8008b18:	dfffffff 	.word	0xdfffffff

08008b1c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b084      	sub	sp, #16
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
 8008b24:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2284      	movs	r2, #132	; 0x84
 8008b2a:	5c9b      	ldrb	r3, [r3, r2]
 8008b2c:	2b01      	cmp	r3, #1
 8008b2e:	d101      	bne.n	8008b34 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008b30:	2302      	movs	r3, #2
 8008b32:	e02e      	b.n	8008b92 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2284      	movs	r2, #132	; 0x84
 8008b38:	2101      	movs	r1, #1
 8008b3a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2288      	movs	r2, #136	; 0x88
 8008b40:	2124      	movs	r1, #36	; 0x24
 8008b42:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	681a      	ldr	r2, [r3, #0]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	2101      	movs	r1, #1
 8008b58:	438a      	bics	r2, r1
 8008b5a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	689b      	ldr	r3, [r3, #8]
 8008b62:	00db      	lsls	r3, r3, #3
 8008b64:	08d9      	lsrs	r1, r3, #3
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	683a      	ldr	r2, [r7, #0]
 8008b6c:	430a      	orrs	r2, r1
 8008b6e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	0018      	movs	r0, r3
 8008b74:	f000 f854 	bl	8008c20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	68fa      	ldr	r2, [r7, #12]
 8008b7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2288      	movs	r2, #136	; 0x88
 8008b84:	2120      	movs	r1, #32
 8008b86:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2284      	movs	r2, #132	; 0x84
 8008b8c:	2100      	movs	r1, #0
 8008b8e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008b90:	2300      	movs	r3, #0
}
 8008b92:	0018      	movs	r0, r3
 8008b94:	46bd      	mov	sp, r7
 8008b96:	b004      	add	sp, #16
 8008b98:	bd80      	pop	{r7, pc}
	...

08008b9c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b084      	sub	sp, #16
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
 8008ba4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2284      	movs	r2, #132	; 0x84
 8008baa:	5c9b      	ldrb	r3, [r3, r2]
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d101      	bne.n	8008bb4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008bb0:	2302      	movs	r3, #2
 8008bb2:	e02f      	b.n	8008c14 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2284      	movs	r2, #132	; 0x84
 8008bb8:	2101      	movs	r1, #1
 8008bba:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2288      	movs	r2, #136	; 0x88
 8008bc0:	2124      	movs	r1, #36	; 0x24
 8008bc2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	681a      	ldr	r2, [r3, #0]
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	2101      	movs	r1, #1
 8008bd8:	438a      	bics	r2, r1
 8008bda:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	689b      	ldr	r3, [r3, #8]
 8008be2:	4a0e      	ldr	r2, [pc, #56]	; (8008c1c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8008be4:	4013      	ands	r3, r2
 8008be6:	0019      	movs	r1, r3
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	683a      	ldr	r2, [r7, #0]
 8008bee:	430a      	orrs	r2, r1
 8008bf0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	0018      	movs	r0, r3
 8008bf6:	f000 f813 	bl	8008c20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	68fa      	ldr	r2, [r7, #12]
 8008c00:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2288      	movs	r2, #136	; 0x88
 8008c06:	2120      	movs	r1, #32
 8008c08:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2284      	movs	r2, #132	; 0x84
 8008c0e:	2100      	movs	r1, #0
 8008c10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008c12:	2300      	movs	r3, #0
}
 8008c14:	0018      	movs	r0, r3
 8008c16:	46bd      	mov	sp, r7
 8008c18:	b004      	add	sp, #16
 8008c1a:	bd80      	pop	{r7, pc}
 8008c1c:	f1ffffff 	.word	0xf1ffffff

08008c20 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c22:	b085      	sub	sp, #20
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d108      	bne.n	8008c42 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	226a      	movs	r2, #106	; 0x6a
 8008c34:	2101      	movs	r1, #1
 8008c36:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2268      	movs	r2, #104	; 0x68
 8008c3c:	2101      	movs	r1, #1
 8008c3e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008c40:	e043      	b.n	8008cca <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008c42:	260f      	movs	r6, #15
 8008c44:	19bb      	adds	r3, r7, r6
 8008c46:	2208      	movs	r2, #8
 8008c48:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008c4a:	200e      	movs	r0, #14
 8008c4c:	183b      	adds	r3, r7, r0
 8008c4e:	2208      	movs	r2, #8
 8008c50:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	689b      	ldr	r3, [r3, #8]
 8008c58:	0e5b      	lsrs	r3, r3, #25
 8008c5a:	b2da      	uxtb	r2, r3
 8008c5c:	240d      	movs	r4, #13
 8008c5e:	193b      	adds	r3, r7, r4
 8008c60:	2107      	movs	r1, #7
 8008c62:	400a      	ands	r2, r1
 8008c64:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	689b      	ldr	r3, [r3, #8]
 8008c6c:	0f5b      	lsrs	r3, r3, #29
 8008c6e:	b2da      	uxtb	r2, r3
 8008c70:	250c      	movs	r5, #12
 8008c72:	197b      	adds	r3, r7, r5
 8008c74:	2107      	movs	r1, #7
 8008c76:	400a      	ands	r2, r1
 8008c78:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008c7a:	183b      	adds	r3, r7, r0
 8008c7c:	781b      	ldrb	r3, [r3, #0]
 8008c7e:	197a      	adds	r2, r7, r5
 8008c80:	7812      	ldrb	r2, [r2, #0]
 8008c82:	4914      	ldr	r1, [pc, #80]	; (8008cd4 <UARTEx_SetNbDataToProcess+0xb4>)
 8008c84:	5c8a      	ldrb	r2, [r1, r2]
 8008c86:	435a      	muls	r2, r3
 8008c88:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8008c8a:	197b      	adds	r3, r7, r5
 8008c8c:	781b      	ldrb	r3, [r3, #0]
 8008c8e:	4a12      	ldr	r2, [pc, #72]	; (8008cd8 <UARTEx_SetNbDataToProcess+0xb8>)
 8008c90:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008c92:	0019      	movs	r1, r3
 8008c94:	f7f7 fadc 	bl	8000250 <__divsi3>
 8008c98:	0003      	movs	r3, r0
 8008c9a:	b299      	uxth	r1, r3
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	226a      	movs	r2, #106	; 0x6a
 8008ca0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008ca2:	19bb      	adds	r3, r7, r6
 8008ca4:	781b      	ldrb	r3, [r3, #0]
 8008ca6:	193a      	adds	r2, r7, r4
 8008ca8:	7812      	ldrb	r2, [r2, #0]
 8008caa:	490a      	ldr	r1, [pc, #40]	; (8008cd4 <UARTEx_SetNbDataToProcess+0xb4>)
 8008cac:	5c8a      	ldrb	r2, [r1, r2]
 8008cae:	435a      	muls	r2, r3
 8008cb0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8008cb2:	193b      	adds	r3, r7, r4
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	4a08      	ldr	r2, [pc, #32]	; (8008cd8 <UARTEx_SetNbDataToProcess+0xb8>)
 8008cb8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008cba:	0019      	movs	r1, r3
 8008cbc:	f7f7 fac8 	bl	8000250 <__divsi3>
 8008cc0:	0003      	movs	r3, r0
 8008cc2:	b299      	uxth	r1, r3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2268      	movs	r2, #104	; 0x68
 8008cc8:	5299      	strh	r1, [r3, r2]
}
 8008cca:	46c0      	nop			; (mov r8, r8)
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	b005      	add	sp, #20
 8008cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cd2:	46c0      	nop			; (mov r8, r8)
 8008cd4:	0800d998 	.word	0x0800d998
 8008cd8:	0800d9a0 	.word	0x0800d9a0

08008cdc <atoi>:
 8008cdc:	b510      	push	{r4, lr}
 8008cde:	220a      	movs	r2, #10
 8008ce0:	2100      	movs	r1, #0
 8008ce2:	f001 fe9b 	bl	800aa1c <strtol>
 8008ce6:	bd10      	pop	{r4, pc}

08008ce8 <__errno>:
 8008ce8:	4b01      	ldr	r3, [pc, #4]	; (8008cf0 <__errno+0x8>)
 8008cea:	6818      	ldr	r0, [r3, #0]
 8008cec:	4770      	bx	lr
 8008cee:	46c0      	nop			; (mov r8, r8)
 8008cf0:	2000000c 	.word	0x2000000c

08008cf4 <__libc_init_array>:
 8008cf4:	b570      	push	{r4, r5, r6, lr}
 8008cf6:	2600      	movs	r6, #0
 8008cf8:	4d0c      	ldr	r5, [pc, #48]	; (8008d2c <__libc_init_array+0x38>)
 8008cfa:	4c0d      	ldr	r4, [pc, #52]	; (8008d30 <__libc_init_array+0x3c>)
 8008cfc:	1b64      	subs	r4, r4, r5
 8008cfe:	10a4      	asrs	r4, r4, #2
 8008d00:	42a6      	cmp	r6, r4
 8008d02:	d109      	bne.n	8008d18 <__libc_init_array+0x24>
 8008d04:	2600      	movs	r6, #0
 8008d06:	f004 fd53 	bl	800d7b0 <_init>
 8008d0a:	4d0a      	ldr	r5, [pc, #40]	; (8008d34 <__libc_init_array+0x40>)
 8008d0c:	4c0a      	ldr	r4, [pc, #40]	; (8008d38 <__libc_init_array+0x44>)
 8008d0e:	1b64      	subs	r4, r4, r5
 8008d10:	10a4      	asrs	r4, r4, #2
 8008d12:	42a6      	cmp	r6, r4
 8008d14:	d105      	bne.n	8008d22 <__libc_init_array+0x2e>
 8008d16:	bd70      	pop	{r4, r5, r6, pc}
 8008d18:	00b3      	lsls	r3, r6, #2
 8008d1a:	58eb      	ldr	r3, [r5, r3]
 8008d1c:	4798      	blx	r3
 8008d1e:	3601      	adds	r6, #1
 8008d20:	e7ee      	b.n	8008d00 <__libc_init_array+0xc>
 8008d22:	00b3      	lsls	r3, r6, #2
 8008d24:	58eb      	ldr	r3, [r5, r3]
 8008d26:	4798      	blx	r3
 8008d28:	3601      	adds	r6, #1
 8008d2a:	e7f2      	b.n	8008d12 <__libc_init_array+0x1e>
 8008d2c:	0800de5c 	.word	0x0800de5c
 8008d30:	0800de5c 	.word	0x0800de5c
 8008d34:	0800de5c 	.word	0x0800de5c
 8008d38:	0800de60 	.word	0x0800de60

08008d3c <malloc>:
 8008d3c:	b510      	push	{r4, lr}
 8008d3e:	4b03      	ldr	r3, [pc, #12]	; (8008d4c <malloc+0x10>)
 8008d40:	0001      	movs	r1, r0
 8008d42:	6818      	ldr	r0, [r3, #0]
 8008d44:	f000 f882 	bl	8008e4c <_malloc_r>
 8008d48:	bd10      	pop	{r4, pc}
 8008d4a:	46c0      	nop			; (mov r8, r8)
 8008d4c:	2000000c 	.word	0x2000000c

08008d50 <memcpy>:
 8008d50:	2300      	movs	r3, #0
 8008d52:	b510      	push	{r4, lr}
 8008d54:	429a      	cmp	r2, r3
 8008d56:	d100      	bne.n	8008d5a <memcpy+0xa>
 8008d58:	bd10      	pop	{r4, pc}
 8008d5a:	5ccc      	ldrb	r4, [r1, r3]
 8008d5c:	54c4      	strb	r4, [r0, r3]
 8008d5e:	3301      	adds	r3, #1
 8008d60:	e7f8      	b.n	8008d54 <memcpy+0x4>

08008d62 <memset>:
 8008d62:	0003      	movs	r3, r0
 8008d64:	1882      	adds	r2, r0, r2
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d100      	bne.n	8008d6c <memset+0xa>
 8008d6a:	4770      	bx	lr
 8008d6c:	7019      	strb	r1, [r3, #0]
 8008d6e:	3301      	adds	r3, #1
 8008d70:	e7f9      	b.n	8008d66 <memset+0x4>
	...

08008d74 <_free_r>:
 8008d74:	b570      	push	{r4, r5, r6, lr}
 8008d76:	0005      	movs	r5, r0
 8008d78:	2900      	cmp	r1, #0
 8008d7a:	d010      	beq.n	8008d9e <_free_r+0x2a>
 8008d7c:	1f0c      	subs	r4, r1, #4
 8008d7e:	6823      	ldr	r3, [r4, #0]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	da00      	bge.n	8008d86 <_free_r+0x12>
 8008d84:	18e4      	adds	r4, r4, r3
 8008d86:	0028      	movs	r0, r5
 8008d88:	f003 f890 	bl	800beac <__malloc_lock>
 8008d8c:	4a1d      	ldr	r2, [pc, #116]	; (8008e04 <_free_r+0x90>)
 8008d8e:	6813      	ldr	r3, [r2, #0]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d105      	bne.n	8008da0 <_free_r+0x2c>
 8008d94:	6063      	str	r3, [r4, #4]
 8008d96:	6014      	str	r4, [r2, #0]
 8008d98:	0028      	movs	r0, r5
 8008d9a:	f003 f88f 	bl	800bebc <__malloc_unlock>
 8008d9e:	bd70      	pop	{r4, r5, r6, pc}
 8008da0:	42a3      	cmp	r3, r4
 8008da2:	d908      	bls.n	8008db6 <_free_r+0x42>
 8008da4:	6821      	ldr	r1, [r4, #0]
 8008da6:	1860      	adds	r0, r4, r1
 8008da8:	4283      	cmp	r3, r0
 8008daa:	d1f3      	bne.n	8008d94 <_free_r+0x20>
 8008dac:	6818      	ldr	r0, [r3, #0]
 8008dae:	685b      	ldr	r3, [r3, #4]
 8008db0:	1841      	adds	r1, r0, r1
 8008db2:	6021      	str	r1, [r4, #0]
 8008db4:	e7ee      	b.n	8008d94 <_free_r+0x20>
 8008db6:	001a      	movs	r2, r3
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d001      	beq.n	8008dc2 <_free_r+0x4e>
 8008dbe:	42a3      	cmp	r3, r4
 8008dc0:	d9f9      	bls.n	8008db6 <_free_r+0x42>
 8008dc2:	6811      	ldr	r1, [r2, #0]
 8008dc4:	1850      	adds	r0, r2, r1
 8008dc6:	42a0      	cmp	r0, r4
 8008dc8:	d10b      	bne.n	8008de2 <_free_r+0x6e>
 8008dca:	6820      	ldr	r0, [r4, #0]
 8008dcc:	1809      	adds	r1, r1, r0
 8008dce:	1850      	adds	r0, r2, r1
 8008dd0:	6011      	str	r1, [r2, #0]
 8008dd2:	4283      	cmp	r3, r0
 8008dd4:	d1e0      	bne.n	8008d98 <_free_r+0x24>
 8008dd6:	6818      	ldr	r0, [r3, #0]
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	1841      	adds	r1, r0, r1
 8008ddc:	6011      	str	r1, [r2, #0]
 8008dde:	6053      	str	r3, [r2, #4]
 8008de0:	e7da      	b.n	8008d98 <_free_r+0x24>
 8008de2:	42a0      	cmp	r0, r4
 8008de4:	d902      	bls.n	8008dec <_free_r+0x78>
 8008de6:	230c      	movs	r3, #12
 8008de8:	602b      	str	r3, [r5, #0]
 8008dea:	e7d5      	b.n	8008d98 <_free_r+0x24>
 8008dec:	6821      	ldr	r1, [r4, #0]
 8008dee:	1860      	adds	r0, r4, r1
 8008df0:	4283      	cmp	r3, r0
 8008df2:	d103      	bne.n	8008dfc <_free_r+0x88>
 8008df4:	6818      	ldr	r0, [r3, #0]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	1841      	adds	r1, r0, r1
 8008dfa:	6021      	str	r1, [r4, #0]
 8008dfc:	6063      	str	r3, [r4, #4]
 8008dfe:	6054      	str	r4, [r2, #4]
 8008e00:	e7ca      	b.n	8008d98 <_free_r+0x24>
 8008e02:	46c0      	nop			; (mov r8, r8)
 8008e04:	20000534 	.word	0x20000534

08008e08 <sbrk_aligned>:
 8008e08:	b570      	push	{r4, r5, r6, lr}
 8008e0a:	4e0f      	ldr	r6, [pc, #60]	; (8008e48 <sbrk_aligned+0x40>)
 8008e0c:	000d      	movs	r5, r1
 8008e0e:	6831      	ldr	r1, [r6, #0]
 8008e10:	0004      	movs	r4, r0
 8008e12:	2900      	cmp	r1, #0
 8008e14:	d102      	bne.n	8008e1c <sbrk_aligned+0x14>
 8008e16:	f000 ff05 	bl	8009c24 <_sbrk_r>
 8008e1a:	6030      	str	r0, [r6, #0]
 8008e1c:	0029      	movs	r1, r5
 8008e1e:	0020      	movs	r0, r4
 8008e20:	f000 ff00 	bl	8009c24 <_sbrk_r>
 8008e24:	1c43      	adds	r3, r0, #1
 8008e26:	d00a      	beq.n	8008e3e <sbrk_aligned+0x36>
 8008e28:	2303      	movs	r3, #3
 8008e2a:	1cc5      	adds	r5, r0, #3
 8008e2c:	439d      	bics	r5, r3
 8008e2e:	42a8      	cmp	r0, r5
 8008e30:	d007      	beq.n	8008e42 <sbrk_aligned+0x3a>
 8008e32:	1a29      	subs	r1, r5, r0
 8008e34:	0020      	movs	r0, r4
 8008e36:	f000 fef5 	bl	8009c24 <_sbrk_r>
 8008e3a:	1c43      	adds	r3, r0, #1
 8008e3c:	d101      	bne.n	8008e42 <sbrk_aligned+0x3a>
 8008e3e:	2501      	movs	r5, #1
 8008e40:	426d      	negs	r5, r5
 8008e42:	0028      	movs	r0, r5
 8008e44:	bd70      	pop	{r4, r5, r6, pc}
 8008e46:	46c0      	nop			; (mov r8, r8)
 8008e48:	20000538 	.word	0x20000538

08008e4c <_malloc_r>:
 8008e4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e4e:	2203      	movs	r2, #3
 8008e50:	1ccb      	adds	r3, r1, #3
 8008e52:	4393      	bics	r3, r2
 8008e54:	3308      	adds	r3, #8
 8008e56:	0006      	movs	r6, r0
 8008e58:	001f      	movs	r7, r3
 8008e5a:	2b0c      	cmp	r3, #12
 8008e5c:	d232      	bcs.n	8008ec4 <_malloc_r+0x78>
 8008e5e:	270c      	movs	r7, #12
 8008e60:	42b9      	cmp	r1, r7
 8008e62:	d831      	bhi.n	8008ec8 <_malloc_r+0x7c>
 8008e64:	0030      	movs	r0, r6
 8008e66:	f003 f821 	bl	800beac <__malloc_lock>
 8008e6a:	4d32      	ldr	r5, [pc, #200]	; (8008f34 <_malloc_r+0xe8>)
 8008e6c:	682b      	ldr	r3, [r5, #0]
 8008e6e:	001c      	movs	r4, r3
 8008e70:	2c00      	cmp	r4, #0
 8008e72:	d12e      	bne.n	8008ed2 <_malloc_r+0x86>
 8008e74:	0039      	movs	r1, r7
 8008e76:	0030      	movs	r0, r6
 8008e78:	f7ff ffc6 	bl	8008e08 <sbrk_aligned>
 8008e7c:	0004      	movs	r4, r0
 8008e7e:	1c43      	adds	r3, r0, #1
 8008e80:	d11e      	bne.n	8008ec0 <_malloc_r+0x74>
 8008e82:	682c      	ldr	r4, [r5, #0]
 8008e84:	0025      	movs	r5, r4
 8008e86:	2d00      	cmp	r5, #0
 8008e88:	d14a      	bne.n	8008f20 <_malloc_r+0xd4>
 8008e8a:	6823      	ldr	r3, [r4, #0]
 8008e8c:	0029      	movs	r1, r5
 8008e8e:	18e3      	adds	r3, r4, r3
 8008e90:	0030      	movs	r0, r6
 8008e92:	9301      	str	r3, [sp, #4]
 8008e94:	f000 fec6 	bl	8009c24 <_sbrk_r>
 8008e98:	9b01      	ldr	r3, [sp, #4]
 8008e9a:	4283      	cmp	r3, r0
 8008e9c:	d143      	bne.n	8008f26 <_malloc_r+0xda>
 8008e9e:	6823      	ldr	r3, [r4, #0]
 8008ea0:	3703      	adds	r7, #3
 8008ea2:	1aff      	subs	r7, r7, r3
 8008ea4:	2303      	movs	r3, #3
 8008ea6:	439f      	bics	r7, r3
 8008ea8:	3708      	adds	r7, #8
 8008eaa:	2f0c      	cmp	r7, #12
 8008eac:	d200      	bcs.n	8008eb0 <_malloc_r+0x64>
 8008eae:	270c      	movs	r7, #12
 8008eb0:	0039      	movs	r1, r7
 8008eb2:	0030      	movs	r0, r6
 8008eb4:	f7ff ffa8 	bl	8008e08 <sbrk_aligned>
 8008eb8:	1c43      	adds	r3, r0, #1
 8008eba:	d034      	beq.n	8008f26 <_malloc_r+0xda>
 8008ebc:	6823      	ldr	r3, [r4, #0]
 8008ebe:	19df      	adds	r7, r3, r7
 8008ec0:	6027      	str	r7, [r4, #0]
 8008ec2:	e013      	b.n	8008eec <_malloc_r+0xa0>
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	dacb      	bge.n	8008e60 <_malloc_r+0x14>
 8008ec8:	230c      	movs	r3, #12
 8008eca:	2500      	movs	r5, #0
 8008ecc:	6033      	str	r3, [r6, #0]
 8008ece:	0028      	movs	r0, r5
 8008ed0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008ed2:	6822      	ldr	r2, [r4, #0]
 8008ed4:	1bd1      	subs	r1, r2, r7
 8008ed6:	d420      	bmi.n	8008f1a <_malloc_r+0xce>
 8008ed8:	290b      	cmp	r1, #11
 8008eda:	d917      	bls.n	8008f0c <_malloc_r+0xc0>
 8008edc:	19e2      	adds	r2, r4, r7
 8008ede:	6027      	str	r7, [r4, #0]
 8008ee0:	42a3      	cmp	r3, r4
 8008ee2:	d111      	bne.n	8008f08 <_malloc_r+0xbc>
 8008ee4:	602a      	str	r2, [r5, #0]
 8008ee6:	6863      	ldr	r3, [r4, #4]
 8008ee8:	6011      	str	r1, [r2, #0]
 8008eea:	6053      	str	r3, [r2, #4]
 8008eec:	0030      	movs	r0, r6
 8008eee:	0025      	movs	r5, r4
 8008ef0:	f002 ffe4 	bl	800bebc <__malloc_unlock>
 8008ef4:	2207      	movs	r2, #7
 8008ef6:	350b      	adds	r5, #11
 8008ef8:	1d23      	adds	r3, r4, #4
 8008efa:	4395      	bics	r5, r2
 8008efc:	1aea      	subs	r2, r5, r3
 8008efe:	429d      	cmp	r5, r3
 8008f00:	d0e5      	beq.n	8008ece <_malloc_r+0x82>
 8008f02:	1b5b      	subs	r3, r3, r5
 8008f04:	50a3      	str	r3, [r4, r2]
 8008f06:	e7e2      	b.n	8008ece <_malloc_r+0x82>
 8008f08:	605a      	str	r2, [r3, #4]
 8008f0a:	e7ec      	b.n	8008ee6 <_malloc_r+0x9a>
 8008f0c:	6862      	ldr	r2, [r4, #4]
 8008f0e:	42a3      	cmp	r3, r4
 8008f10:	d101      	bne.n	8008f16 <_malloc_r+0xca>
 8008f12:	602a      	str	r2, [r5, #0]
 8008f14:	e7ea      	b.n	8008eec <_malloc_r+0xa0>
 8008f16:	605a      	str	r2, [r3, #4]
 8008f18:	e7e8      	b.n	8008eec <_malloc_r+0xa0>
 8008f1a:	0023      	movs	r3, r4
 8008f1c:	6864      	ldr	r4, [r4, #4]
 8008f1e:	e7a7      	b.n	8008e70 <_malloc_r+0x24>
 8008f20:	002c      	movs	r4, r5
 8008f22:	686d      	ldr	r5, [r5, #4]
 8008f24:	e7af      	b.n	8008e86 <_malloc_r+0x3a>
 8008f26:	230c      	movs	r3, #12
 8008f28:	0030      	movs	r0, r6
 8008f2a:	6033      	str	r3, [r6, #0]
 8008f2c:	f002 ffc6 	bl	800bebc <__malloc_unlock>
 8008f30:	e7cd      	b.n	8008ece <_malloc_r+0x82>
 8008f32:	46c0      	nop			; (mov r8, r8)
 8008f34:	20000534 	.word	0x20000534

08008f38 <__cvt>:
 8008f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f3a:	001e      	movs	r6, r3
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	0014      	movs	r4, r2
 8008f40:	b08b      	sub	sp, #44	; 0x2c
 8008f42:	429e      	cmp	r6, r3
 8008f44:	da04      	bge.n	8008f50 <__cvt+0x18>
 8008f46:	2180      	movs	r1, #128	; 0x80
 8008f48:	0609      	lsls	r1, r1, #24
 8008f4a:	1873      	adds	r3, r6, r1
 8008f4c:	001e      	movs	r6, r3
 8008f4e:	232d      	movs	r3, #45	; 0x2d
 8008f50:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f52:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008f54:	7013      	strb	r3, [r2, #0]
 8008f56:	2320      	movs	r3, #32
 8008f58:	2203      	movs	r2, #3
 8008f5a:	439f      	bics	r7, r3
 8008f5c:	2f46      	cmp	r7, #70	; 0x46
 8008f5e:	d007      	beq.n	8008f70 <__cvt+0x38>
 8008f60:	003b      	movs	r3, r7
 8008f62:	3b45      	subs	r3, #69	; 0x45
 8008f64:	4259      	negs	r1, r3
 8008f66:	414b      	adcs	r3, r1
 8008f68:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008f6a:	3a01      	subs	r2, #1
 8008f6c:	18cb      	adds	r3, r1, r3
 8008f6e:	9310      	str	r3, [sp, #64]	; 0x40
 8008f70:	ab09      	add	r3, sp, #36	; 0x24
 8008f72:	9304      	str	r3, [sp, #16]
 8008f74:	ab08      	add	r3, sp, #32
 8008f76:	9303      	str	r3, [sp, #12]
 8008f78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f7a:	9200      	str	r2, [sp, #0]
 8008f7c:	9302      	str	r3, [sp, #8]
 8008f7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f80:	0022      	movs	r2, r4
 8008f82:	9301      	str	r3, [sp, #4]
 8008f84:	0033      	movs	r3, r6
 8008f86:	f001 fde1 	bl	800ab4c <_dtoa_r>
 8008f8a:	0005      	movs	r5, r0
 8008f8c:	2f47      	cmp	r7, #71	; 0x47
 8008f8e:	d102      	bne.n	8008f96 <__cvt+0x5e>
 8008f90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f92:	07db      	lsls	r3, r3, #31
 8008f94:	d528      	bpl.n	8008fe8 <__cvt+0xb0>
 8008f96:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f98:	18eb      	adds	r3, r5, r3
 8008f9a:	9307      	str	r3, [sp, #28]
 8008f9c:	2f46      	cmp	r7, #70	; 0x46
 8008f9e:	d114      	bne.n	8008fca <__cvt+0x92>
 8008fa0:	782b      	ldrb	r3, [r5, #0]
 8008fa2:	2b30      	cmp	r3, #48	; 0x30
 8008fa4:	d10c      	bne.n	8008fc0 <__cvt+0x88>
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	2300      	movs	r3, #0
 8008faa:	0020      	movs	r0, r4
 8008fac:	0031      	movs	r1, r6
 8008fae:	f7f7 fa4b 	bl	8000448 <__aeabi_dcmpeq>
 8008fb2:	2800      	cmp	r0, #0
 8008fb4:	d104      	bne.n	8008fc0 <__cvt+0x88>
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008fba:	1a9b      	subs	r3, r3, r2
 8008fbc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008fbe:	6013      	str	r3, [r2, #0]
 8008fc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008fc2:	9a07      	ldr	r2, [sp, #28]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	18d3      	adds	r3, r2, r3
 8008fc8:	9307      	str	r3, [sp, #28]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	2300      	movs	r3, #0
 8008fce:	0020      	movs	r0, r4
 8008fd0:	0031      	movs	r1, r6
 8008fd2:	f7f7 fa39 	bl	8000448 <__aeabi_dcmpeq>
 8008fd6:	2800      	cmp	r0, #0
 8008fd8:	d001      	beq.n	8008fde <__cvt+0xa6>
 8008fda:	9b07      	ldr	r3, [sp, #28]
 8008fdc:	9309      	str	r3, [sp, #36]	; 0x24
 8008fde:	2230      	movs	r2, #48	; 0x30
 8008fe0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fe2:	9907      	ldr	r1, [sp, #28]
 8008fe4:	428b      	cmp	r3, r1
 8008fe6:	d306      	bcc.n	8008ff6 <__cvt+0xbe>
 8008fe8:	0028      	movs	r0, r5
 8008fea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fec:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008fee:	1b5b      	subs	r3, r3, r5
 8008ff0:	6013      	str	r3, [r2, #0]
 8008ff2:	b00b      	add	sp, #44	; 0x2c
 8008ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ff6:	1c59      	adds	r1, r3, #1
 8008ff8:	9109      	str	r1, [sp, #36]	; 0x24
 8008ffa:	701a      	strb	r2, [r3, #0]
 8008ffc:	e7f0      	b.n	8008fe0 <__cvt+0xa8>

08008ffe <__exponent>:
 8008ffe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009000:	1c83      	adds	r3, r0, #2
 8009002:	b087      	sub	sp, #28
 8009004:	9303      	str	r3, [sp, #12]
 8009006:	0005      	movs	r5, r0
 8009008:	000c      	movs	r4, r1
 800900a:	232b      	movs	r3, #43	; 0x2b
 800900c:	7002      	strb	r2, [r0, #0]
 800900e:	2900      	cmp	r1, #0
 8009010:	da01      	bge.n	8009016 <__exponent+0x18>
 8009012:	424c      	negs	r4, r1
 8009014:	3302      	adds	r3, #2
 8009016:	706b      	strb	r3, [r5, #1]
 8009018:	2c09      	cmp	r4, #9
 800901a:	dd31      	ble.n	8009080 <__exponent+0x82>
 800901c:	270a      	movs	r7, #10
 800901e:	ab04      	add	r3, sp, #16
 8009020:	1dde      	adds	r6, r3, #7
 8009022:	0020      	movs	r0, r4
 8009024:	0039      	movs	r1, r7
 8009026:	9601      	str	r6, [sp, #4]
 8009028:	f7f7 f9f8 	bl	800041c <__aeabi_idivmod>
 800902c:	3e01      	subs	r6, #1
 800902e:	3130      	adds	r1, #48	; 0x30
 8009030:	0020      	movs	r0, r4
 8009032:	7031      	strb	r1, [r6, #0]
 8009034:	0039      	movs	r1, r7
 8009036:	9402      	str	r4, [sp, #8]
 8009038:	f7f7 f90a 	bl	8000250 <__divsi3>
 800903c:	9b02      	ldr	r3, [sp, #8]
 800903e:	0004      	movs	r4, r0
 8009040:	2b63      	cmp	r3, #99	; 0x63
 8009042:	dcee      	bgt.n	8009022 <__exponent+0x24>
 8009044:	9b01      	ldr	r3, [sp, #4]
 8009046:	3430      	adds	r4, #48	; 0x30
 8009048:	1e9a      	subs	r2, r3, #2
 800904a:	0013      	movs	r3, r2
 800904c:	9903      	ldr	r1, [sp, #12]
 800904e:	7014      	strb	r4, [r2, #0]
 8009050:	a804      	add	r0, sp, #16
 8009052:	3007      	adds	r0, #7
 8009054:	4298      	cmp	r0, r3
 8009056:	d80e      	bhi.n	8009076 <__exponent+0x78>
 8009058:	ab04      	add	r3, sp, #16
 800905a:	3307      	adds	r3, #7
 800905c:	2000      	movs	r0, #0
 800905e:	429a      	cmp	r2, r3
 8009060:	d804      	bhi.n	800906c <__exponent+0x6e>
 8009062:	ab04      	add	r3, sp, #16
 8009064:	3009      	adds	r0, #9
 8009066:	18c0      	adds	r0, r0, r3
 8009068:	9b01      	ldr	r3, [sp, #4]
 800906a:	1ac0      	subs	r0, r0, r3
 800906c:	9b03      	ldr	r3, [sp, #12]
 800906e:	1818      	adds	r0, r3, r0
 8009070:	1b40      	subs	r0, r0, r5
 8009072:	b007      	add	sp, #28
 8009074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009076:	7818      	ldrb	r0, [r3, #0]
 8009078:	3301      	adds	r3, #1
 800907a:	7008      	strb	r0, [r1, #0]
 800907c:	3101      	adds	r1, #1
 800907e:	e7e7      	b.n	8009050 <__exponent+0x52>
 8009080:	2330      	movs	r3, #48	; 0x30
 8009082:	18e4      	adds	r4, r4, r3
 8009084:	70ab      	strb	r3, [r5, #2]
 8009086:	1d28      	adds	r0, r5, #4
 8009088:	70ec      	strb	r4, [r5, #3]
 800908a:	e7f1      	b.n	8009070 <__exponent+0x72>

0800908c <_printf_float>:
 800908c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800908e:	b095      	sub	sp, #84	; 0x54
 8009090:	000c      	movs	r4, r1
 8009092:	9209      	str	r2, [sp, #36]	; 0x24
 8009094:	001e      	movs	r6, r3
 8009096:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8009098:	0007      	movs	r7, r0
 800909a:	f002 fee5 	bl	800be68 <_localeconv_r>
 800909e:	6803      	ldr	r3, [r0, #0]
 80090a0:	0018      	movs	r0, r3
 80090a2:	930c      	str	r3, [sp, #48]	; 0x30
 80090a4:	f7f7 f82e 	bl	8000104 <strlen>
 80090a8:	2300      	movs	r3, #0
 80090aa:	9312      	str	r3, [sp, #72]	; 0x48
 80090ac:	7e23      	ldrb	r3, [r4, #24]
 80090ae:	2207      	movs	r2, #7
 80090b0:	930a      	str	r3, [sp, #40]	; 0x28
 80090b2:	6823      	ldr	r3, [r4, #0]
 80090b4:	900e      	str	r0, [sp, #56]	; 0x38
 80090b6:	930d      	str	r3, [sp, #52]	; 0x34
 80090b8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80090ba:	682b      	ldr	r3, [r5, #0]
 80090bc:	05c9      	lsls	r1, r1, #23
 80090be:	d547      	bpl.n	8009150 <_printf_float+0xc4>
 80090c0:	189b      	adds	r3, r3, r2
 80090c2:	4393      	bics	r3, r2
 80090c4:	001a      	movs	r2, r3
 80090c6:	3208      	adds	r2, #8
 80090c8:	602a      	str	r2, [r5, #0]
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	685b      	ldr	r3, [r3, #4]
 80090ce:	64a2      	str	r2, [r4, #72]	; 0x48
 80090d0:	64e3      	str	r3, [r4, #76]	; 0x4c
 80090d2:	2201      	movs	r2, #1
 80090d4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80090d6:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80090d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80090da:	006b      	lsls	r3, r5, #1
 80090dc:	085b      	lsrs	r3, r3, #1
 80090de:	930f      	str	r3, [sp, #60]	; 0x3c
 80090e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80090e2:	4ba7      	ldr	r3, [pc, #668]	; (8009380 <_printf_float+0x2f4>)
 80090e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80090e6:	4252      	negs	r2, r2
 80090e8:	f7f9 ff98 	bl	800301c <__aeabi_dcmpun>
 80090ec:	2800      	cmp	r0, #0
 80090ee:	d131      	bne.n	8009154 <_printf_float+0xc8>
 80090f0:	2201      	movs	r2, #1
 80090f2:	4ba3      	ldr	r3, [pc, #652]	; (8009380 <_printf_float+0x2f4>)
 80090f4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80090f6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80090f8:	4252      	negs	r2, r2
 80090fa:	f7f7 f9b5 	bl	8000468 <__aeabi_dcmple>
 80090fe:	2800      	cmp	r0, #0
 8009100:	d128      	bne.n	8009154 <_printf_float+0xc8>
 8009102:	2200      	movs	r2, #0
 8009104:	2300      	movs	r3, #0
 8009106:	0029      	movs	r1, r5
 8009108:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800910a:	f7f7 f9a3 	bl	8000454 <__aeabi_dcmplt>
 800910e:	2800      	cmp	r0, #0
 8009110:	d003      	beq.n	800911a <_printf_float+0x8e>
 8009112:	0023      	movs	r3, r4
 8009114:	222d      	movs	r2, #45	; 0x2d
 8009116:	3343      	adds	r3, #67	; 0x43
 8009118:	701a      	strb	r2, [r3, #0]
 800911a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800911c:	4d99      	ldr	r5, [pc, #612]	; (8009384 <_printf_float+0x2f8>)
 800911e:	2b47      	cmp	r3, #71	; 0x47
 8009120:	d900      	bls.n	8009124 <_printf_float+0x98>
 8009122:	4d99      	ldr	r5, [pc, #612]	; (8009388 <_printf_float+0x2fc>)
 8009124:	2303      	movs	r3, #3
 8009126:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009128:	6123      	str	r3, [r4, #16]
 800912a:	3301      	adds	r3, #1
 800912c:	439a      	bics	r2, r3
 800912e:	2300      	movs	r3, #0
 8009130:	6022      	str	r2, [r4, #0]
 8009132:	930b      	str	r3, [sp, #44]	; 0x2c
 8009134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009136:	0021      	movs	r1, r4
 8009138:	0038      	movs	r0, r7
 800913a:	9600      	str	r6, [sp, #0]
 800913c:	aa13      	add	r2, sp, #76	; 0x4c
 800913e:	f000 f9e7 	bl	8009510 <_printf_common>
 8009142:	1c43      	adds	r3, r0, #1
 8009144:	d000      	beq.n	8009148 <_printf_float+0xbc>
 8009146:	e0a2      	b.n	800928e <_printf_float+0x202>
 8009148:	2001      	movs	r0, #1
 800914a:	4240      	negs	r0, r0
 800914c:	b015      	add	sp, #84	; 0x54
 800914e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009150:	3307      	adds	r3, #7
 8009152:	e7b6      	b.n	80090c2 <_printf_float+0x36>
 8009154:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009156:	002b      	movs	r3, r5
 8009158:	0010      	movs	r0, r2
 800915a:	0029      	movs	r1, r5
 800915c:	f7f9 ff5e 	bl	800301c <__aeabi_dcmpun>
 8009160:	2800      	cmp	r0, #0
 8009162:	d00b      	beq.n	800917c <_printf_float+0xf0>
 8009164:	2d00      	cmp	r5, #0
 8009166:	da03      	bge.n	8009170 <_printf_float+0xe4>
 8009168:	0023      	movs	r3, r4
 800916a:	222d      	movs	r2, #45	; 0x2d
 800916c:	3343      	adds	r3, #67	; 0x43
 800916e:	701a      	strb	r2, [r3, #0]
 8009170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009172:	4d86      	ldr	r5, [pc, #536]	; (800938c <_printf_float+0x300>)
 8009174:	2b47      	cmp	r3, #71	; 0x47
 8009176:	d9d5      	bls.n	8009124 <_printf_float+0x98>
 8009178:	4d85      	ldr	r5, [pc, #532]	; (8009390 <_printf_float+0x304>)
 800917a:	e7d3      	b.n	8009124 <_printf_float+0x98>
 800917c:	2220      	movs	r2, #32
 800917e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009180:	6863      	ldr	r3, [r4, #4]
 8009182:	4391      	bics	r1, r2
 8009184:	910f      	str	r1, [sp, #60]	; 0x3c
 8009186:	1c5a      	adds	r2, r3, #1
 8009188:	d149      	bne.n	800921e <_printf_float+0x192>
 800918a:	3307      	adds	r3, #7
 800918c:	6063      	str	r3, [r4, #4]
 800918e:	2380      	movs	r3, #128	; 0x80
 8009190:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009192:	00db      	lsls	r3, r3, #3
 8009194:	4313      	orrs	r3, r2
 8009196:	2200      	movs	r2, #0
 8009198:	9206      	str	r2, [sp, #24]
 800919a:	aa12      	add	r2, sp, #72	; 0x48
 800919c:	9205      	str	r2, [sp, #20]
 800919e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091a0:	a908      	add	r1, sp, #32
 80091a2:	9204      	str	r2, [sp, #16]
 80091a4:	aa11      	add	r2, sp, #68	; 0x44
 80091a6:	9203      	str	r2, [sp, #12]
 80091a8:	2223      	movs	r2, #35	; 0x23
 80091aa:	6023      	str	r3, [r4, #0]
 80091ac:	9301      	str	r3, [sp, #4]
 80091ae:	6863      	ldr	r3, [r4, #4]
 80091b0:	1852      	adds	r2, r2, r1
 80091b2:	9202      	str	r2, [sp, #8]
 80091b4:	9300      	str	r3, [sp, #0]
 80091b6:	0038      	movs	r0, r7
 80091b8:	002b      	movs	r3, r5
 80091ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80091bc:	f7ff febc 	bl	8008f38 <__cvt>
 80091c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091c2:	0005      	movs	r5, r0
 80091c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80091c6:	2b47      	cmp	r3, #71	; 0x47
 80091c8:	d108      	bne.n	80091dc <_printf_float+0x150>
 80091ca:	1ccb      	adds	r3, r1, #3
 80091cc:	db02      	blt.n	80091d4 <_printf_float+0x148>
 80091ce:	6863      	ldr	r3, [r4, #4]
 80091d0:	4299      	cmp	r1, r3
 80091d2:	dd48      	ble.n	8009266 <_printf_float+0x1da>
 80091d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091d6:	3b02      	subs	r3, #2
 80091d8:	b2db      	uxtb	r3, r3
 80091da:	930a      	str	r3, [sp, #40]	; 0x28
 80091dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091de:	2b65      	cmp	r3, #101	; 0x65
 80091e0:	d824      	bhi.n	800922c <_printf_float+0x1a0>
 80091e2:	0020      	movs	r0, r4
 80091e4:	001a      	movs	r2, r3
 80091e6:	3901      	subs	r1, #1
 80091e8:	3050      	adds	r0, #80	; 0x50
 80091ea:	9111      	str	r1, [sp, #68]	; 0x44
 80091ec:	f7ff ff07 	bl	8008ffe <__exponent>
 80091f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80091f2:	900b      	str	r0, [sp, #44]	; 0x2c
 80091f4:	1813      	adds	r3, r2, r0
 80091f6:	6123      	str	r3, [r4, #16]
 80091f8:	2a01      	cmp	r2, #1
 80091fa:	dc02      	bgt.n	8009202 <_printf_float+0x176>
 80091fc:	6822      	ldr	r2, [r4, #0]
 80091fe:	07d2      	lsls	r2, r2, #31
 8009200:	d501      	bpl.n	8009206 <_printf_float+0x17a>
 8009202:	3301      	adds	r3, #1
 8009204:	6123      	str	r3, [r4, #16]
 8009206:	2323      	movs	r3, #35	; 0x23
 8009208:	aa08      	add	r2, sp, #32
 800920a:	189b      	adds	r3, r3, r2
 800920c:	781b      	ldrb	r3, [r3, #0]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d100      	bne.n	8009214 <_printf_float+0x188>
 8009212:	e78f      	b.n	8009134 <_printf_float+0xa8>
 8009214:	0023      	movs	r3, r4
 8009216:	222d      	movs	r2, #45	; 0x2d
 8009218:	3343      	adds	r3, #67	; 0x43
 800921a:	701a      	strb	r2, [r3, #0]
 800921c:	e78a      	b.n	8009134 <_printf_float+0xa8>
 800921e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009220:	2a47      	cmp	r2, #71	; 0x47
 8009222:	d1b4      	bne.n	800918e <_printf_float+0x102>
 8009224:	2b00      	cmp	r3, #0
 8009226:	d1b2      	bne.n	800918e <_printf_float+0x102>
 8009228:	3301      	adds	r3, #1
 800922a:	e7af      	b.n	800918c <_printf_float+0x100>
 800922c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800922e:	2b66      	cmp	r3, #102	; 0x66
 8009230:	d11b      	bne.n	800926a <_printf_float+0x1de>
 8009232:	6863      	ldr	r3, [r4, #4]
 8009234:	2900      	cmp	r1, #0
 8009236:	dd0d      	ble.n	8009254 <_printf_float+0x1c8>
 8009238:	6121      	str	r1, [r4, #16]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d102      	bne.n	8009244 <_printf_float+0x1b8>
 800923e:	6822      	ldr	r2, [r4, #0]
 8009240:	07d2      	lsls	r2, r2, #31
 8009242:	d502      	bpl.n	800924a <_printf_float+0x1be>
 8009244:	3301      	adds	r3, #1
 8009246:	1859      	adds	r1, r3, r1
 8009248:	6121      	str	r1, [r4, #16]
 800924a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800924c:	65a3      	str	r3, [r4, #88]	; 0x58
 800924e:	2300      	movs	r3, #0
 8009250:	930b      	str	r3, [sp, #44]	; 0x2c
 8009252:	e7d8      	b.n	8009206 <_printf_float+0x17a>
 8009254:	2b00      	cmp	r3, #0
 8009256:	d103      	bne.n	8009260 <_printf_float+0x1d4>
 8009258:	2201      	movs	r2, #1
 800925a:	6821      	ldr	r1, [r4, #0]
 800925c:	4211      	tst	r1, r2
 800925e:	d000      	beq.n	8009262 <_printf_float+0x1d6>
 8009260:	1c9a      	adds	r2, r3, #2
 8009262:	6122      	str	r2, [r4, #16]
 8009264:	e7f1      	b.n	800924a <_printf_float+0x1be>
 8009266:	2367      	movs	r3, #103	; 0x67
 8009268:	930a      	str	r3, [sp, #40]	; 0x28
 800926a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800926c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800926e:	4293      	cmp	r3, r2
 8009270:	db06      	blt.n	8009280 <_printf_float+0x1f4>
 8009272:	6822      	ldr	r2, [r4, #0]
 8009274:	6123      	str	r3, [r4, #16]
 8009276:	07d2      	lsls	r2, r2, #31
 8009278:	d5e7      	bpl.n	800924a <_printf_float+0x1be>
 800927a:	3301      	adds	r3, #1
 800927c:	6123      	str	r3, [r4, #16]
 800927e:	e7e4      	b.n	800924a <_printf_float+0x1be>
 8009280:	2101      	movs	r1, #1
 8009282:	2b00      	cmp	r3, #0
 8009284:	dc01      	bgt.n	800928a <_printf_float+0x1fe>
 8009286:	1849      	adds	r1, r1, r1
 8009288:	1ac9      	subs	r1, r1, r3
 800928a:	1852      	adds	r2, r2, r1
 800928c:	e7e9      	b.n	8009262 <_printf_float+0x1d6>
 800928e:	6822      	ldr	r2, [r4, #0]
 8009290:	0553      	lsls	r3, r2, #21
 8009292:	d407      	bmi.n	80092a4 <_printf_float+0x218>
 8009294:	6923      	ldr	r3, [r4, #16]
 8009296:	002a      	movs	r2, r5
 8009298:	0038      	movs	r0, r7
 800929a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800929c:	47b0      	blx	r6
 800929e:	1c43      	adds	r3, r0, #1
 80092a0:	d128      	bne.n	80092f4 <_printf_float+0x268>
 80092a2:	e751      	b.n	8009148 <_printf_float+0xbc>
 80092a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092a6:	2b65      	cmp	r3, #101	; 0x65
 80092a8:	d800      	bhi.n	80092ac <_printf_float+0x220>
 80092aa:	e0e1      	b.n	8009470 <_printf_float+0x3e4>
 80092ac:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80092ae:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80092b0:	2200      	movs	r2, #0
 80092b2:	2300      	movs	r3, #0
 80092b4:	f7f7 f8c8 	bl	8000448 <__aeabi_dcmpeq>
 80092b8:	2800      	cmp	r0, #0
 80092ba:	d031      	beq.n	8009320 <_printf_float+0x294>
 80092bc:	2301      	movs	r3, #1
 80092be:	0038      	movs	r0, r7
 80092c0:	4a34      	ldr	r2, [pc, #208]	; (8009394 <_printf_float+0x308>)
 80092c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092c4:	47b0      	blx	r6
 80092c6:	1c43      	adds	r3, r0, #1
 80092c8:	d100      	bne.n	80092cc <_printf_float+0x240>
 80092ca:	e73d      	b.n	8009148 <_printf_float+0xbc>
 80092cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80092d0:	4293      	cmp	r3, r2
 80092d2:	db02      	blt.n	80092da <_printf_float+0x24e>
 80092d4:	6823      	ldr	r3, [r4, #0]
 80092d6:	07db      	lsls	r3, r3, #31
 80092d8:	d50c      	bpl.n	80092f4 <_printf_float+0x268>
 80092da:	0038      	movs	r0, r7
 80092dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80092de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092e2:	47b0      	blx	r6
 80092e4:	2500      	movs	r5, #0
 80092e6:	1c43      	adds	r3, r0, #1
 80092e8:	d100      	bne.n	80092ec <_printf_float+0x260>
 80092ea:	e72d      	b.n	8009148 <_printf_float+0xbc>
 80092ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80092ee:	3b01      	subs	r3, #1
 80092f0:	42ab      	cmp	r3, r5
 80092f2:	dc0a      	bgt.n	800930a <_printf_float+0x27e>
 80092f4:	6823      	ldr	r3, [r4, #0]
 80092f6:	079b      	lsls	r3, r3, #30
 80092f8:	d500      	bpl.n	80092fc <_printf_float+0x270>
 80092fa:	e106      	b.n	800950a <_printf_float+0x47e>
 80092fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092fe:	68e0      	ldr	r0, [r4, #12]
 8009300:	4298      	cmp	r0, r3
 8009302:	db00      	blt.n	8009306 <_printf_float+0x27a>
 8009304:	e722      	b.n	800914c <_printf_float+0xc0>
 8009306:	0018      	movs	r0, r3
 8009308:	e720      	b.n	800914c <_printf_float+0xc0>
 800930a:	0022      	movs	r2, r4
 800930c:	2301      	movs	r3, #1
 800930e:	0038      	movs	r0, r7
 8009310:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009312:	321a      	adds	r2, #26
 8009314:	47b0      	blx	r6
 8009316:	1c43      	adds	r3, r0, #1
 8009318:	d100      	bne.n	800931c <_printf_float+0x290>
 800931a:	e715      	b.n	8009148 <_printf_float+0xbc>
 800931c:	3501      	adds	r5, #1
 800931e:	e7e5      	b.n	80092ec <_printf_float+0x260>
 8009320:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009322:	2b00      	cmp	r3, #0
 8009324:	dc38      	bgt.n	8009398 <_printf_float+0x30c>
 8009326:	2301      	movs	r3, #1
 8009328:	0038      	movs	r0, r7
 800932a:	4a1a      	ldr	r2, [pc, #104]	; (8009394 <_printf_float+0x308>)
 800932c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800932e:	47b0      	blx	r6
 8009330:	1c43      	adds	r3, r0, #1
 8009332:	d100      	bne.n	8009336 <_printf_float+0x2aa>
 8009334:	e708      	b.n	8009148 <_printf_float+0xbc>
 8009336:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009338:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800933a:	4313      	orrs	r3, r2
 800933c:	d102      	bne.n	8009344 <_printf_float+0x2b8>
 800933e:	6823      	ldr	r3, [r4, #0]
 8009340:	07db      	lsls	r3, r3, #31
 8009342:	d5d7      	bpl.n	80092f4 <_printf_float+0x268>
 8009344:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009346:	0038      	movs	r0, r7
 8009348:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800934a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800934c:	47b0      	blx	r6
 800934e:	1c43      	adds	r3, r0, #1
 8009350:	d100      	bne.n	8009354 <_printf_float+0x2c8>
 8009352:	e6f9      	b.n	8009148 <_printf_float+0xbc>
 8009354:	2300      	movs	r3, #0
 8009356:	930a      	str	r3, [sp, #40]	; 0x28
 8009358:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800935a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800935c:	425b      	negs	r3, r3
 800935e:	4293      	cmp	r3, r2
 8009360:	dc01      	bgt.n	8009366 <_printf_float+0x2da>
 8009362:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009364:	e797      	b.n	8009296 <_printf_float+0x20a>
 8009366:	0022      	movs	r2, r4
 8009368:	2301      	movs	r3, #1
 800936a:	0038      	movs	r0, r7
 800936c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800936e:	321a      	adds	r2, #26
 8009370:	47b0      	blx	r6
 8009372:	1c43      	adds	r3, r0, #1
 8009374:	d100      	bne.n	8009378 <_printf_float+0x2ec>
 8009376:	e6e7      	b.n	8009148 <_printf_float+0xbc>
 8009378:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800937a:	3301      	adds	r3, #1
 800937c:	e7eb      	b.n	8009356 <_printf_float+0x2ca>
 800937e:	46c0      	nop			; (mov r8, r8)
 8009380:	7fefffff 	.word	0x7fefffff
 8009384:	0800dab0 	.word	0x0800dab0
 8009388:	0800dab4 	.word	0x0800dab4
 800938c:	0800dab8 	.word	0x0800dab8
 8009390:	0800dabc 	.word	0x0800dabc
 8009394:	0800dac0 	.word	0x0800dac0
 8009398:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800939a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800939c:	920a      	str	r2, [sp, #40]	; 0x28
 800939e:	429a      	cmp	r2, r3
 80093a0:	dd00      	ble.n	80093a4 <_printf_float+0x318>
 80093a2:	930a      	str	r3, [sp, #40]	; 0x28
 80093a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	dc3c      	bgt.n	8009424 <_printf_float+0x398>
 80093aa:	2300      	movs	r3, #0
 80093ac:	930d      	str	r3, [sp, #52]	; 0x34
 80093ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093b0:	43db      	mvns	r3, r3
 80093b2:	17db      	asrs	r3, r3, #31
 80093b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80093b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80093b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80093ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80093bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093be:	4013      	ands	r3, r2
 80093c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80093c2:	1ad3      	subs	r3, r2, r3
 80093c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80093c6:	4293      	cmp	r3, r2
 80093c8:	dc34      	bgt.n	8009434 <_printf_float+0x3a8>
 80093ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80093cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80093ce:	4293      	cmp	r3, r2
 80093d0:	db3d      	blt.n	800944e <_printf_float+0x3c2>
 80093d2:	6823      	ldr	r3, [r4, #0]
 80093d4:	07db      	lsls	r3, r3, #31
 80093d6:	d43a      	bmi.n	800944e <_printf_float+0x3c2>
 80093d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80093da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093dc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80093de:	1ad3      	subs	r3, r2, r3
 80093e0:	1a52      	subs	r2, r2, r1
 80093e2:	920a      	str	r2, [sp, #40]	; 0x28
 80093e4:	429a      	cmp	r2, r3
 80093e6:	dd00      	ble.n	80093ea <_printf_float+0x35e>
 80093e8:	930a      	str	r3, [sp, #40]	; 0x28
 80093ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	dc36      	bgt.n	800945e <_printf_float+0x3d2>
 80093f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093f2:	2500      	movs	r5, #0
 80093f4:	43db      	mvns	r3, r3
 80093f6:	17db      	asrs	r3, r3, #31
 80093f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80093fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80093fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80093fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009400:	1a9b      	subs	r3, r3, r2
 8009402:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009404:	400a      	ands	r2, r1
 8009406:	1a9b      	subs	r3, r3, r2
 8009408:	42ab      	cmp	r3, r5
 800940a:	dc00      	bgt.n	800940e <_printf_float+0x382>
 800940c:	e772      	b.n	80092f4 <_printf_float+0x268>
 800940e:	0022      	movs	r2, r4
 8009410:	2301      	movs	r3, #1
 8009412:	0038      	movs	r0, r7
 8009414:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009416:	321a      	adds	r2, #26
 8009418:	47b0      	blx	r6
 800941a:	1c43      	adds	r3, r0, #1
 800941c:	d100      	bne.n	8009420 <_printf_float+0x394>
 800941e:	e693      	b.n	8009148 <_printf_float+0xbc>
 8009420:	3501      	adds	r5, #1
 8009422:	e7ea      	b.n	80093fa <_printf_float+0x36e>
 8009424:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009426:	002a      	movs	r2, r5
 8009428:	0038      	movs	r0, r7
 800942a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800942c:	47b0      	blx	r6
 800942e:	1c43      	adds	r3, r0, #1
 8009430:	d1bb      	bne.n	80093aa <_printf_float+0x31e>
 8009432:	e689      	b.n	8009148 <_printf_float+0xbc>
 8009434:	0022      	movs	r2, r4
 8009436:	2301      	movs	r3, #1
 8009438:	0038      	movs	r0, r7
 800943a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800943c:	321a      	adds	r2, #26
 800943e:	47b0      	blx	r6
 8009440:	1c43      	adds	r3, r0, #1
 8009442:	d100      	bne.n	8009446 <_printf_float+0x3ba>
 8009444:	e680      	b.n	8009148 <_printf_float+0xbc>
 8009446:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009448:	3301      	adds	r3, #1
 800944a:	930d      	str	r3, [sp, #52]	; 0x34
 800944c:	e7b3      	b.n	80093b6 <_printf_float+0x32a>
 800944e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009450:	0038      	movs	r0, r7
 8009452:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009454:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009456:	47b0      	blx	r6
 8009458:	1c43      	adds	r3, r0, #1
 800945a:	d1bd      	bne.n	80093d8 <_printf_float+0x34c>
 800945c:	e674      	b.n	8009148 <_printf_float+0xbc>
 800945e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009460:	0038      	movs	r0, r7
 8009462:	18ea      	adds	r2, r5, r3
 8009464:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009468:	47b0      	blx	r6
 800946a:	1c43      	adds	r3, r0, #1
 800946c:	d1c0      	bne.n	80093f0 <_printf_float+0x364>
 800946e:	e66b      	b.n	8009148 <_printf_float+0xbc>
 8009470:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009472:	2b01      	cmp	r3, #1
 8009474:	dc02      	bgt.n	800947c <_printf_float+0x3f0>
 8009476:	2301      	movs	r3, #1
 8009478:	421a      	tst	r2, r3
 800947a:	d034      	beq.n	80094e6 <_printf_float+0x45a>
 800947c:	2301      	movs	r3, #1
 800947e:	002a      	movs	r2, r5
 8009480:	0038      	movs	r0, r7
 8009482:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009484:	47b0      	blx	r6
 8009486:	1c43      	adds	r3, r0, #1
 8009488:	d100      	bne.n	800948c <_printf_float+0x400>
 800948a:	e65d      	b.n	8009148 <_printf_float+0xbc>
 800948c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800948e:	0038      	movs	r0, r7
 8009490:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009492:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009494:	47b0      	blx	r6
 8009496:	1c43      	adds	r3, r0, #1
 8009498:	d100      	bne.n	800949c <_printf_float+0x410>
 800949a:	e655      	b.n	8009148 <_printf_float+0xbc>
 800949c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800949e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80094a0:	2200      	movs	r2, #0
 80094a2:	2300      	movs	r3, #0
 80094a4:	f7f6 ffd0 	bl	8000448 <__aeabi_dcmpeq>
 80094a8:	2800      	cmp	r0, #0
 80094aa:	d11a      	bne.n	80094e2 <_printf_float+0x456>
 80094ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094ae:	1c6a      	adds	r2, r5, #1
 80094b0:	3b01      	subs	r3, #1
 80094b2:	0038      	movs	r0, r7
 80094b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094b6:	47b0      	blx	r6
 80094b8:	1c43      	adds	r3, r0, #1
 80094ba:	d10e      	bne.n	80094da <_printf_float+0x44e>
 80094bc:	e644      	b.n	8009148 <_printf_float+0xbc>
 80094be:	0022      	movs	r2, r4
 80094c0:	2301      	movs	r3, #1
 80094c2:	0038      	movs	r0, r7
 80094c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094c6:	321a      	adds	r2, #26
 80094c8:	47b0      	blx	r6
 80094ca:	1c43      	adds	r3, r0, #1
 80094cc:	d100      	bne.n	80094d0 <_printf_float+0x444>
 80094ce:	e63b      	b.n	8009148 <_printf_float+0xbc>
 80094d0:	3501      	adds	r5, #1
 80094d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094d4:	3b01      	subs	r3, #1
 80094d6:	42ab      	cmp	r3, r5
 80094d8:	dcf1      	bgt.n	80094be <_printf_float+0x432>
 80094da:	0022      	movs	r2, r4
 80094dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094de:	3250      	adds	r2, #80	; 0x50
 80094e0:	e6da      	b.n	8009298 <_printf_float+0x20c>
 80094e2:	2500      	movs	r5, #0
 80094e4:	e7f5      	b.n	80094d2 <_printf_float+0x446>
 80094e6:	002a      	movs	r2, r5
 80094e8:	e7e3      	b.n	80094b2 <_printf_float+0x426>
 80094ea:	0022      	movs	r2, r4
 80094ec:	2301      	movs	r3, #1
 80094ee:	0038      	movs	r0, r7
 80094f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094f2:	3219      	adds	r2, #25
 80094f4:	47b0      	blx	r6
 80094f6:	1c43      	adds	r3, r0, #1
 80094f8:	d100      	bne.n	80094fc <_printf_float+0x470>
 80094fa:	e625      	b.n	8009148 <_printf_float+0xbc>
 80094fc:	3501      	adds	r5, #1
 80094fe:	68e3      	ldr	r3, [r4, #12]
 8009500:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009502:	1a9b      	subs	r3, r3, r2
 8009504:	42ab      	cmp	r3, r5
 8009506:	dcf0      	bgt.n	80094ea <_printf_float+0x45e>
 8009508:	e6f8      	b.n	80092fc <_printf_float+0x270>
 800950a:	2500      	movs	r5, #0
 800950c:	e7f7      	b.n	80094fe <_printf_float+0x472>
 800950e:	46c0      	nop			; (mov r8, r8)

08009510 <_printf_common>:
 8009510:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009512:	0015      	movs	r5, r2
 8009514:	9301      	str	r3, [sp, #4]
 8009516:	688a      	ldr	r2, [r1, #8]
 8009518:	690b      	ldr	r3, [r1, #16]
 800951a:	000c      	movs	r4, r1
 800951c:	9000      	str	r0, [sp, #0]
 800951e:	4293      	cmp	r3, r2
 8009520:	da00      	bge.n	8009524 <_printf_common+0x14>
 8009522:	0013      	movs	r3, r2
 8009524:	0022      	movs	r2, r4
 8009526:	602b      	str	r3, [r5, #0]
 8009528:	3243      	adds	r2, #67	; 0x43
 800952a:	7812      	ldrb	r2, [r2, #0]
 800952c:	2a00      	cmp	r2, #0
 800952e:	d001      	beq.n	8009534 <_printf_common+0x24>
 8009530:	3301      	adds	r3, #1
 8009532:	602b      	str	r3, [r5, #0]
 8009534:	6823      	ldr	r3, [r4, #0]
 8009536:	069b      	lsls	r3, r3, #26
 8009538:	d502      	bpl.n	8009540 <_printf_common+0x30>
 800953a:	682b      	ldr	r3, [r5, #0]
 800953c:	3302      	adds	r3, #2
 800953e:	602b      	str	r3, [r5, #0]
 8009540:	6822      	ldr	r2, [r4, #0]
 8009542:	2306      	movs	r3, #6
 8009544:	0017      	movs	r7, r2
 8009546:	401f      	ands	r7, r3
 8009548:	421a      	tst	r2, r3
 800954a:	d027      	beq.n	800959c <_printf_common+0x8c>
 800954c:	0023      	movs	r3, r4
 800954e:	3343      	adds	r3, #67	; 0x43
 8009550:	781b      	ldrb	r3, [r3, #0]
 8009552:	1e5a      	subs	r2, r3, #1
 8009554:	4193      	sbcs	r3, r2
 8009556:	6822      	ldr	r2, [r4, #0]
 8009558:	0692      	lsls	r2, r2, #26
 800955a:	d430      	bmi.n	80095be <_printf_common+0xae>
 800955c:	0022      	movs	r2, r4
 800955e:	9901      	ldr	r1, [sp, #4]
 8009560:	9800      	ldr	r0, [sp, #0]
 8009562:	9e08      	ldr	r6, [sp, #32]
 8009564:	3243      	adds	r2, #67	; 0x43
 8009566:	47b0      	blx	r6
 8009568:	1c43      	adds	r3, r0, #1
 800956a:	d025      	beq.n	80095b8 <_printf_common+0xa8>
 800956c:	2306      	movs	r3, #6
 800956e:	6820      	ldr	r0, [r4, #0]
 8009570:	682a      	ldr	r2, [r5, #0]
 8009572:	68e1      	ldr	r1, [r4, #12]
 8009574:	2500      	movs	r5, #0
 8009576:	4003      	ands	r3, r0
 8009578:	2b04      	cmp	r3, #4
 800957a:	d103      	bne.n	8009584 <_printf_common+0x74>
 800957c:	1a8d      	subs	r5, r1, r2
 800957e:	43eb      	mvns	r3, r5
 8009580:	17db      	asrs	r3, r3, #31
 8009582:	401d      	ands	r5, r3
 8009584:	68a3      	ldr	r3, [r4, #8]
 8009586:	6922      	ldr	r2, [r4, #16]
 8009588:	4293      	cmp	r3, r2
 800958a:	dd01      	ble.n	8009590 <_printf_common+0x80>
 800958c:	1a9b      	subs	r3, r3, r2
 800958e:	18ed      	adds	r5, r5, r3
 8009590:	2700      	movs	r7, #0
 8009592:	42bd      	cmp	r5, r7
 8009594:	d120      	bne.n	80095d8 <_printf_common+0xc8>
 8009596:	2000      	movs	r0, #0
 8009598:	e010      	b.n	80095bc <_printf_common+0xac>
 800959a:	3701      	adds	r7, #1
 800959c:	68e3      	ldr	r3, [r4, #12]
 800959e:	682a      	ldr	r2, [r5, #0]
 80095a0:	1a9b      	subs	r3, r3, r2
 80095a2:	42bb      	cmp	r3, r7
 80095a4:	ddd2      	ble.n	800954c <_printf_common+0x3c>
 80095a6:	0022      	movs	r2, r4
 80095a8:	2301      	movs	r3, #1
 80095aa:	9901      	ldr	r1, [sp, #4]
 80095ac:	9800      	ldr	r0, [sp, #0]
 80095ae:	9e08      	ldr	r6, [sp, #32]
 80095b0:	3219      	adds	r2, #25
 80095b2:	47b0      	blx	r6
 80095b4:	1c43      	adds	r3, r0, #1
 80095b6:	d1f0      	bne.n	800959a <_printf_common+0x8a>
 80095b8:	2001      	movs	r0, #1
 80095ba:	4240      	negs	r0, r0
 80095bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80095be:	2030      	movs	r0, #48	; 0x30
 80095c0:	18e1      	adds	r1, r4, r3
 80095c2:	3143      	adds	r1, #67	; 0x43
 80095c4:	7008      	strb	r0, [r1, #0]
 80095c6:	0021      	movs	r1, r4
 80095c8:	1c5a      	adds	r2, r3, #1
 80095ca:	3145      	adds	r1, #69	; 0x45
 80095cc:	7809      	ldrb	r1, [r1, #0]
 80095ce:	18a2      	adds	r2, r4, r2
 80095d0:	3243      	adds	r2, #67	; 0x43
 80095d2:	3302      	adds	r3, #2
 80095d4:	7011      	strb	r1, [r2, #0]
 80095d6:	e7c1      	b.n	800955c <_printf_common+0x4c>
 80095d8:	0022      	movs	r2, r4
 80095da:	2301      	movs	r3, #1
 80095dc:	9901      	ldr	r1, [sp, #4]
 80095de:	9800      	ldr	r0, [sp, #0]
 80095e0:	9e08      	ldr	r6, [sp, #32]
 80095e2:	321a      	adds	r2, #26
 80095e4:	47b0      	blx	r6
 80095e6:	1c43      	adds	r3, r0, #1
 80095e8:	d0e6      	beq.n	80095b8 <_printf_common+0xa8>
 80095ea:	3701      	adds	r7, #1
 80095ec:	e7d1      	b.n	8009592 <_printf_common+0x82>
	...

080095f0 <_printf_i>:
 80095f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095f2:	b08b      	sub	sp, #44	; 0x2c
 80095f4:	9206      	str	r2, [sp, #24]
 80095f6:	000a      	movs	r2, r1
 80095f8:	3243      	adds	r2, #67	; 0x43
 80095fa:	9307      	str	r3, [sp, #28]
 80095fc:	9005      	str	r0, [sp, #20]
 80095fe:	9204      	str	r2, [sp, #16]
 8009600:	7e0a      	ldrb	r2, [r1, #24]
 8009602:	000c      	movs	r4, r1
 8009604:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009606:	2a78      	cmp	r2, #120	; 0x78
 8009608:	d807      	bhi.n	800961a <_printf_i+0x2a>
 800960a:	2a62      	cmp	r2, #98	; 0x62
 800960c:	d809      	bhi.n	8009622 <_printf_i+0x32>
 800960e:	2a00      	cmp	r2, #0
 8009610:	d100      	bne.n	8009614 <_printf_i+0x24>
 8009612:	e0c1      	b.n	8009798 <_printf_i+0x1a8>
 8009614:	2a58      	cmp	r2, #88	; 0x58
 8009616:	d100      	bne.n	800961a <_printf_i+0x2a>
 8009618:	e08c      	b.n	8009734 <_printf_i+0x144>
 800961a:	0026      	movs	r6, r4
 800961c:	3642      	adds	r6, #66	; 0x42
 800961e:	7032      	strb	r2, [r6, #0]
 8009620:	e022      	b.n	8009668 <_printf_i+0x78>
 8009622:	0010      	movs	r0, r2
 8009624:	3863      	subs	r0, #99	; 0x63
 8009626:	2815      	cmp	r0, #21
 8009628:	d8f7      	bhi.n	800961a <_printf_i+0x2a>
 800962a:	f7f6 fd7d 	bl	8000128 <__gnu_thumb1_case_shi>
 800962e:	0016      	.short	0x0016
 8009630:	fff6001f 	.word	0xfff6001f
 8009634:	fff6fff6 	.word	0xfff6fff6
 8009638:	001ffff6 	.word	0x001ffff6
 800963c:	fff6fff6 	.word	0xfff6fff6
 8009640:	fff6fff6 	.word	0xfff6fff6
 8009644:	003600a8 	.word	0x003600a8
 8009648:	fff6009a 	.word	0xfff6009a
 800964c:	00b9fff6 	.word	0x00b9fff6
 8009650:	0036fff6 	.word	0x0036fff6
 8009654:	fff6fff6 	.word	0xfff6fff6
 8009658:	009e      	.short	0x009e
 800965a:	0026      	movs	r6, r4
 800965c:	681a      	ldr	r2, [r3, #0]
 800965e:	3642      	adds	r6, #66	; 0x42
 8009660:	1d11      	adds	r1, r2, #4
 8009662:	6019      	str	r1, [r3, #0]
 8009664:	6813      	ldr	r3, [r2, #0]
 8009666:	7033      	strb	r3, [r6, #0]
 8009668:	2301      	movs	r3, #1
 800966a:	e0a7      	b.n	80097bc <_printf_i+0x1cc>
 800966c:	6808      	ldr	r0, [r1, #0]
 800966e:	6819      	ldr	r1, [r3, #0]
 8009670:	1d0a      	adds	r2, r1, #4
 8009672:	0605      	lsls	r5, r0, #24
 8009674:	d50b      	bpl.n	800968e <_printf_i+0x9e>
 8009676:	680d      	ldr	r5, [r1, #0]
 8009678:	601a      	str	r2, [r3, #0]
 800967a:	2d00      	cmp	r5, #0
 800967c:	da03      	bge.n	8009686 <_printf_i+0x96>
 800967e:	232d      	movs	r3, #45	; 0x2d
 8009680:	9a04      	ldr	r2, [sp, #16]
 8009682:	426d      	negs	r5, r5
 8009684:	7013      	strb	r3, [r2, #0]
 8009686:	4b61      	ldr	r3, [pc, #388]	; (800980c <_printf_i+0x21c>)
 8009688:	270a      	movs	r7, #10
 800968a:	9303      	str	r3, [sp, #12]
 800968c:	e01b      	b.n	80096c6 <_printf_i+0xd6>
 800968e:	680d      	ldr	r5, [r1, #0]
 8009690:	601a      	str	r2, [r3, #0]
 8009692:	0641      	lsls	r1, r0, #25
 8009694:	d5f1      	bpl.n	800967a <_printf_i+0x8a>
 8009696:	b22d      	sxth	r5, r5
 8009698:	e7ef      	b.n	800967a <_printf_i+0x8a>
 800969a:	680d      	ldr	r5, [r1, #0]
 800969c:	6819      	ldr	r1, [r3, #0]
 800969e:	1d08      	adds	r0, r1, #4
 80096a0:	6018      	str	r0, [r3, #0]
 80096a2:	062e      	lsls	r6, r5, #24
 80096a4:	d501      	bpl.n	80096aa <_printf_i+0xba>
 80096a6:	680d      	ldr	r5, [r1, #0]
 80096a8:	e003      	b.n	80096b2 <_printf_i+0xc2>
 80096aa:	066d      	lsls	r5, r5, #25
 80096ac:	d5fb      	bpl.n	80096a6 <_printf_i+0xb6>
 80096ae:	680d      	ldr	r5, [r1, #0]
 80096b0:	b2ad      	uxth	r5, r5
 80096b2:	4b56      	ldr	r3, [pc, #344]	; (800980c <_printf_i+0x21c>)
 80096b4:	2708      	movs	r7, #8
 80096b6:	9303      	str	r3, [sp, #12]
 80096b8:	2a6f      	cmp	r2, #111	; 0x6f
 80096ba:	d000      	beq.n	80096be <_printf_i+0xce>
 80096bc:	3702      	adds	r7, #2
 80096be:	0023      	movs	r3, r4
 80096c0:	2200      	movs	r2, #0
 80096c2:	3343      	adds	r3, #67	; 0x43
 80096c4:	701a      	strb	r2, [r3, #0]
 80096c6:	6863      	ldr	r3, [r4, #4]
 80096c8:	60a3      	str	r3, [r4, #8]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	db03      	blt.n	80096d6 <_printf_i+0xe6>
 80096ce:	2204      	movs	r2, #4
 80096d0:	6821      	ldr	r1, [r4, #0]
 80096d2:	4391      	bics	r1, r2
 80096d4:	6021      	str	r1, [r4, #0]
 80096d6:	2d00      	cmp	r5, #0
 80096d8:	d102      	bne.n	80096e0 <_printf_i+0xf0>
 80096da:	9e04      	ldr	r6, [sp, #16]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d00c      	beq.n	80096fa <_printf_i+0x10a>
 80096e0:	9e04      	ldr	r6, [sp, #16]
 80096e2:	0028      	movs	r0, r5
 80096e4:	0039      	movs	r1, r7
 80096e6:	f7f6 fdaf 	bl	8000248 <__aeabi_uidivmod>
 80096ea:	9b03      	ldr	r3, [sp, #12]
 80096ec:	3e01      	subs	r6, #1
 80096ee:	5c5b      	ldrb	r3, [r3, r1]
 80096f0:	7033      	strb	r3, [r6, #0]
 80096f2:	002b      	movs	r3, r5
 80096f4:	0005      	movs	r5, r0
 80096f6:	429f      	cmp	r7, r3
 80096f8:	d9f3      	bls.n	80096e2 <_printf_i+0xf2>
 80096fa:	2f08      	cmp	r7, #8
 80096fc:	d109      	bne.n	8009712 <_printf_i+0x122>
 80096fe:	6823      	ldr	r3, [r4, #0]
 8009700:	07db      	lsls	r3, r3, #31
 8009702:	d506      	bpl.n	8009712 <_printf_i+0x122>
 8009704:	6863      	ldr	r3, [r4, #4]
 8009706:	6922      	ldr	r2, [r4, #16]
 8009708:	4293      	cmp	r3, r2
 800970a:	dc02      	bgt.n	8009712 <_printf_i+0x122>
 800970c:	2330      	movs	r3, #48	; 0x30
 800970e:	3e01      	subs	r6, #1
 8009710:	7033      	strb	r3, [r6, #0]
 8009712:	9b04      	ldr	r3, [sp, #16]
 8009714:	1b9b      	subs	r3, r3, r6
 8009716:	6123      	str	r3, [r4, #16]
 8009718:	9b07      	ldr	r3, [sp, #28]
 800971a:	0021      	movs	r1, r4
 800971c:	9300      	str	r3, [sp, #0]
 800971e:	9805      	ldr	r0, [sp, #20]
 8009720:	9b06      	ldr	r3, [sp, #24]
 8009722:	aa09      	add	r2, sp, #36	; 0x24
 8009724:	f7ff fef4 	bl	8009510 <_printf_common>
 8009728:	1c43      	adds	r3, r0, #1
 800972a:	d14c      	bne.n	80097c6 <_printf_i+0x1d6>
 800972c:	2001      	movs	r0, #1
 800972e:	4240      	negs	r0, r0
 8009730:	b00b      	add	sp, #44	; 0x2c
 8009732:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009734:	3145      	adds	r1, #69	; 0x45
 8009736:	700a      	strb	r2, [r1, #0]
 8009738:	4a34      	ldr	r2, [pc, #208]	; (800980c <_printf_i+0x21c>)
 800973a:	9203      	str	r2, [sp, #12]
 800973c:	681a      	ldr	r2, [r3, #0]
 800973e:	6821      	ldr	r1, [r4, #0]
 8009740:	ca20      	ldmia	r2!, {r5}
 8009742:	601a      	str	r2, [r3, #0]
 8009744:	0608      	lsls	r0, r1, #24
 8009746:	d516      	bpl.n	8009776 <_printf_i+0x186>
 8009748:	07cb      	lsls	r3, r1, #31
 800974a:	d502      	bpl.n	8009752 <_printf_i+0x162>
 800974c:	2320      	movs	r3, #32
 800974e:	4319      	orrs	r1, r3
 8009750:	6021      	str	r1, [r4, #0]
 8009752:	2710      	movs	r7, #16
 8009754:	2d00      	cmp	r5, #0
 8009756:	d1b2      	bne.n	80096be <_printf_i+0xce>
 8009758:	2320      	movs	r3, #32
 800975a:	6822      	ldr	r2, [r4, #0]
 800975c:	439a      	bics	r2, r3
 800975e:	6022      	str	r2, [r4, #0]
 8009760:	e7ad      	b.n	80096be <_printf_i+0xce>
 8009762:	2220      	movs	r2, #32
 8009764:	6809      	ldr	r1, [r1, #0]
 8009766:	430a      	orrs	r2, r1
 8009768:	6022      	str	r2, [r4, #0]
 800976a:	0022      	movs	r2, r4
 800976c:	2178      	movs	r1, #120	; 0x78
 800976e:	3245      	adds	r2, #69	; 0x45
 8009770:	7011      	strb	r1, [r2, #0]
 8009772:	4a27      	ldr	r2, [pc, #156]	; (8009810 <_printf_i+0x220>)
 8009774:	e7e1      	b.n	800973a <_printf_i+0x14a>
 8009776:	0648      	lsls	r0, r1, #25
 8009778:	d5e6      	bpl.n	8009748 <_printf_i+0x158>
 800977a:	b2ad      	uxth	r5, r5
 800977c:	e7e4      	b.n	8009748 <_printf_i+0x158>
 800977e:	681a      	ldr	r2, [r3, #0]
 8009780:	680d      	ldr	r5, [r1, #0]
 8009782:	1d10      	adds	r0, r2, #4
 8009784:	6949      	ldr	r1, [r1, #20]
 8009786:	6018      	str	r0, [r3, #0]
 8009788:	6813      	ldr	r3, [r2, #0]
 800978a:	062e      	lsls	r6, r5, #24
 800978c:	d501      	bpl.n	8009792 <_printf_i+0x1a2>
 800978e:	6019      	str	r1, [r3, #0]
 8009790:	e002      	b.n	8009798 <_printf_i+0x1a8>
 8009792:	066d      	lsls	r5, r5, #25
 8009794:	d5fb      	bpl.n	800978e <_printf_i+0x19e>
 8009796:	8019      	strh	r1, [r3, #0]
 8009798:	2300      	movs	r3, #0
 800979a:	9e04      	ldr	r6, [sp, #16]
 800979c:	6123      	str	r3, [r4, #16]
 800979e:	e7bb      	b.n	8009718 <_printf_i+0x128>
 80097a0:	681a      	ldr	r2, [r3, #0]
 80097a2:	1d11      	adds	r1, r2, #4
 80097a4:	6019      	str	r1, [r3, #0]
 80097a6:	6816      	ldr	r6, [r2, #0]
 80097a8:	2100      	movs	r1, #0
 80097aa:	0030      	movs	r0, r6
 80097ac:	6862      	ldr	r2, [r4, #4]
 80097ae:	f002 fb71 	bl	800be94 <memchr>
 80097b2:	2800      	cmp	r0, #0
 80097b4:	d001      	beq.n	80097ba <_printf_i+0x1ca>
 80097b6:	1b80      	subs	r0, r0, r6
 80097b8:	6060      	str	r0, [r4, #4]
 80097ba:	6863      	ldr	r3, [r4, #4]
 80097bc:	6123      	str	r3, [r4, #16]
 80097be:	2300      	movs	r3, #0
 80097c0:	9a04      	ldr	r2, [sp, #16]
 80097c2:	7013      	strb	r3, [r2, #0]
 80097c4:	e7a8      	b.n	8009718 <_printf_i+0x128>
 80097c6:	6923      	ldr	r3, [r4, #16]
 80097c8:	0032      	movs	r2, r6
 80097ca:	9906      	ldr	r1, [sp, #24]
 80097cc:	9805      	ldr	r0, [sp, #20]
 80097ce:	9d07      	ldr	r5, [sp, #28]
 80097d0:	47a8      	blx	r5
 80097d2:	1c43      	adds	r3, r0, #1
 80097d4:	d0aa      	beq.n	800972c <_printf_i+0x13c>
 80097d6:	6823      	ldr	r3, [r4, #0]
 80097d8:	079b      	lsls	r3, r3, #30
 80097da:	d415      	bmi.n	8009808 <_printf_i+0x218>
 80097dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097de:	68e0      	ldr	r0, [r4, #12]
 80097e0:	4298      	cmp	r0, r3
 80097e2:	daa5      	bge.n	8009730 <_printf_i+0x140>
 80097e4:	0018      	movs	r0, r3
 80097e6:	e7a3      	b.n	8009730 <_printf_i+0x140>
 80097e8:	0022      	movs	r2, r4
 80097ea:	2301      	movs	r3, #1
 80097ec:	9906      	ldr	r1, [sp, #24]
 80097ee:	9805      	ldr	r0, [sp, #20]
 80097f0:	9e07      	ldr	r6, [sp, #28]
 80097f2:	3219      	adds	r2, #25
 80097f4:	47b0      	blx	r6
 80097f6:	1c43      	adds	r3, r0, #1
 80097f8:	d098      	beq.n	800972c <_printf_i+0x13c>
 80097fa:	3501      	adds	r5, #1
 80097fc:	68e3      	ldr	r3, [r4, #12]
 80097fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009800:	1a9b      	subs	r3, r3, r2
 8009802:	42ab      	cmp	r3, r5
 8009804:	dcf0      	bgt.n	80097e8 <_printf_i+0x1f8>
 8009806:	e7e9      	b.n	80097dc <_printf_i+0x1ec>
 8009808:	2500      	movs	r5, #0
 800980a:	e7f7      	b.n	80097fc <_printf_i+0x20c>
 800980c:	0800dac2 	.word	0x0800dac2
 8009810:	0800dad3 	.word	0x0800dad3

08009814 <_scanf_float>:
 8009814:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009816:	b08b      	sub	sp, #44	; 0x2c
 8009818:	0015      	movs	r5, r2
 800981a:	9001      	str	r0, [sp, #4]
 800981c:	22ae      	movs	r2, #174	; 0xae
 800981e:	2000      	movs	r0, #0
 8009820:	9306      	str	r3, [sp, #24]
 8009822:	688b      	ldr	r3, [r1, #8]
 8009824:	000e      	movs	r6, r1
 8009826:	1e59      	subs	r1, r3, #1
 8009828:	0052      	lsls	r2, r2, #1
 800982a:	9005      	str	r0, [sp, #20]
 800982c:	4291      	cmp	r1, r2
 800982e:	d905      	bls.n	800983c <_scanf_float+0x28>
 8009830:	3b5e      	subs	r3, #94	; 0x5e
 8009832:	3bff      	subs	r3, #255	; 0xff
 8009834:	9305      	str	r3, [sp, #20]
 8009836:	235e      	movs	r3, #94	; 0x5e
 8009838:	33ff      	adds	r3, #255	; 0xff
 800983a:	60b3      	str	r3, [r6, #8]
 800983c:	23f0      	movs	r3, #240	; 0xf0
 800983e:	6832      	ldr	r2, [r6, #0]
 8009840:	00db      	lsls	r3, r3, #3
 8009842:	4313      	orrs	r3, r2
 8009844:	6033      	str	r3, [r6, #0]
 8009846:	0033      	movs	r3, r6
 8009848:	2400      	movs	r4, #0
 800984a:	331c      	adds	r3, #28
 800984c:	001f      	movs	r7, r3
 800984e:	9303      	str	r3, [sp, #12]
 8009850:	9402      	str	r4, [sp, #8]
 8009852:	9408      	str	r4, [sp, #32]
 8009854:	9407      	str	r4, [sp, #28]
 8009856:	9400      	str	r4, [sp, #0]
 8009858:	9404      	str	r4, [sp, #16]
 800985a:	68b2      	ldr	r2, [r6, #8]
 800985c:	2a00      	cmp	r2, #0
 800985e:	d00a      	beq.n	8009876 <_scanf_float+0x62>
 8009860:	682b      	ldr	r3, [r5, #0]
 8009862:	781b      	ldrb	r3, [r3, #0]
 8009864:	2b4e      	cmp	r3, #78	; 0x4e
 8009866:	d844      	bhi.n	80098f2 <_scanf_float+0xde>
 8009868:	0018      	movs	r0, r3
 800986a:	2b40      	cmp	r3, #64	; 0x40
 800986c:	d82c      	bhi.n	80098c8 <_scanf_float+0xb4>
 800986e:	382b      	subs	r0, #43	; 0x2b
 8009870:	b2c1      	uxtb	r1, r0
 8009872:	290e      	cmp	r1, #14
 8009874:	d92a      	bls.n	80098cc <_scanf_float+0xb8>
 8009876:	9b00      	ldr	r3, [sp, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d003      	beq.n	8009884 <_scanf_float+0x70>
 800987c:	6832      	ldr	r2, [r6, #0]
 800987e:	4ba4      	ldr	r3, [pc, #656]	; (8009b10 <_scanf_float+0x2fc>)
 8009880:	4013      	ands	r3, r2
 8009882:	6033      	str	r3, [r6, #0]
 8009884:	9b02      	ldr	r3, [sp, #8]
 8009886:	3b01      	subs	r3, #1
 8009888:	2b01      	cmp	r3, #1
 800988a:	d900      	bls.n	800988e <_scanf_float+0x7a>
 800988c:	e0f9      	b.n	8009a82 <_scanf_float+0x26e>
 800988e:	24be      	movs	r4, #190	; 0xbe
 8009890:	0064      	lsls	r4, r4, #1
 8009892:	9b03      	ldr	r3, [sp, #12]
 8009894:	429f      	cmp	r7, r3
 8009896:	d900      	bls.n	800989a <_scanf_float+0x86>
 8009898:	e0e9      	b.n	8009a6e <_scanf_float+0x25a>
 800989a:	2301      	movs	r3, #1
 800989c:	9302      	str	r3, [sp, #8]
 800989e:	e185      	b.n	8009bac <_scanf_float+0x398>
 80098a0:	0018      	movs	r0, r3
 80098a2:	3861      	subs	r0, #97	; 0x61
 80098a4:	280d      	cmp	r0, #13
 80098a6:	d8e6      	bhi.n	8009876 <_scanf_float+0x62>
 80098a8:	f7f6 fc3e 	bl	8000128 <__gnu_thumb1_case_shi>
 80098ac:	ffe50083 	.word	0xffe50083
 80098b0:	ffe5ffe5 	.word	0xffe5ffe5
 80098b4:	00a200b6 	.word	0x00a200b6
 80098b8:	ffe5ffe5 	.word	0xffe5ffe5
 80098bc:	ffe50089 	.word	0xffe50089
 80098c0:	ffe5ffe5 	.word	0xffe5ffe5
 80098c4:	0065ffe5 	.word	0x0065ffe5
 80098c8:	3841      	subs	r0, #65	; 0x41
 80098ca:	e7eb      	b.n	80098a4 <_scanf_float+0x90>
 80098cc:	280e      	cmp	r0, #14
 80098ce:	d8d2      	bhi.n	8009876 <_scanf_float+0x62>
 80098d0:	f7f6 fc2a 	bl	8000128 <__gnu_thumb1_case_shi>
 80098d4:	ffd1004b 	.word	0xffd1004b
 80098d8:	0098004b 	.word	0x0098004b
 80098dc:	0020ffd1 	.word	0x0020ffd1
 80098e0:	00400040 	.word	0x00400040
 80098e4:	00400040 	.word	0x00400040
 80098e8:	00400040 	.word	0x00400040
 80098ec:	00400040 	.word	0x00400040
 80098f0:	0040      	.short	0x0040
 80098f2:	2b6e      	cmp	r3, #110	; 0x6e
 80098f4:	d809      	bhi.n	800990a <_scanf_float+0xf6>
 80098f6:	2b60      	cmp	r3, #96	; 0x60
 80098f8:	d8d2      	bhi.n	80098a0 <_scanf_float+0x8c>
 80098fa:	2b54      	cmp	r3, #84	; 0x54
 80098fc:	d07d      	beq.n	80099fa <_scanf_float+0x1e6>
 80098fe:	2b59      	cmp	r3, #89	; 0x59
 8009900:	d1b9      	bne.n	8009876 <_scanf_float+0x62>
 8009902:	2c07      	cmp	r4, #7
 8009904:	d1b7      	bne.n	8009876 <_scanf_float+0x62>
 8009906:	2408      	movs	r4, #8
 8009908:	e02c      	b.n	8009964 <_scanf_float+0x150>
 800990a:	2b74      	cmp	r3, #116	; 0x74
 800990c:	d075      	beq.n	80099fa <_scanf_float+0x1e6>
 800990e:	2b79      	cmp	r3, #121	; 0x79
 8009910:	d0f7      	beq.n	8009902 <_scanf_float+0xee>
 8009912:	e7b0      	b.n	8009876 <_scanf_float+0x62>
 8009914:	6831      	ldr	r1, [r6, #0]
 8009916:	05c8      	lsls	r0, r1, #23
 8009918:	d51c      	bpl.n	8009954 <_scanf_float+0x140>
 800991a:	2380      	movs	r3, #128	; 0x80
 800991c:	4399      	bics	r1, r3
 800991e:	9b00      	ldr	r3, [sp, #0]
 8009920:	6031      	str	r1, [r6, #0]
 8009922:	3301      	adds	r3, #1
 8009924:	9300      	str	r3, [sp, #0]
 8009926:	9b05      	ldr	r3, [sp, #20]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d003      	beq.n	8009934 <_scanf_float+0x120>
 800992c:	3b01      	subs	r3, #1
 800992e:	3201      	adds	r2, #1
 8009930:	9305      	str	r3, [sp, #20]
 8009932:	60b2      	str	r2, [r6, #8]
 8009934:	68b3      	ldr	r3, [r6, #8]
 8009936:	3b01      	subs	r3, #1
 8009938:	60b3      	str	r3, [r6, #8]
 800993a:	6933      	ldr	r3, [r6, #16]
 800993c:	3301      	adds	r3, #1
 800993e:	6133      	str	r3, [r6, #16]
 8009940:	686b      	ldr	r3, [r5, #4]
 8009942:	3b01      	subs	r3, #1
 8009944:	606b      	str	r3, [r5, #4]
 8009946:	2b00      	cmp	r3, #0
 8009948:	dc00      	bgt.n	800994c <_scanf_float+0x138>
 800994a:	e086      	b.n	8009a5a <_scanf_float+0x246>
 800994c:	682b      	ldr	r3, [r5, #0]
 800994e:	3301      	adds	r3, #1
 8009950:	602b      	str	r3, [r5, #0]
 8009952:	e782      	b.n	800985a <_scanf_float+0x46>
 8009954:	9a02      	ldr	r2, [sp, #8]
 8009956:	1912      	adds	r2, r2, r4
 8009958:	2a00      	cmp	r2, #0
 800995a:	d18c      	bne.n	8009876 <_scanf_float+0x62>
 800995c:	4a6d      	ldr	r2, [pc, #436]	; (8009b14 <_scanf_float+0x300>)
 800995e:	6831      	ldr	r1, [r6, #0]
 8009960:	400a      	ands	r2, r1
 8009962:	6032      	str	r2, [r6, #0]
 8009964:	703b      	strb	r3, [r7, #0]
 8009966:	3701      	adds	r7, #1
 8009968:	e7e4      	b.n	8009934 <_scanf_float+0x120>
 800996a:	2180      	movs	r1, #128	; 0x80
 800996c:	6832      	ldr	r2, [r6, #0]
 800996e:	420a      	tst	r2, r1
 8009970:	d081      	beq.n	8009876 <_scanf_float+0x62>
 8009972:	438a      	bics	r2, r1
 8009974:	e7f5      	b.n	8009962 <_scanf_float+0x14e>
 8009976:	9a02      	ldr	r2, [sp, #8]
 8009978:	2a00      	cmp	r2, #0
 800997a:	d10f      	bne.n	800999c <_scanf_float+0x188>
 800997c:	9a00      	ldr	r2, [sp, #0]
 800997e:	2a00      	cmp	r2, #0
 8009980:	d10f      	bne.n	80099a2 <_scanf_float+0x18e>
 8009982:	6832      	ldr	r2, [r6, #0]
 8009984:	21e0      	movs	r1, #224	; 0xe0
 8009986:	0010      	movs	r0, r2
 8009988:	00c9      	lsls	r1, r1, #3
 800998a:	4008      	ands	r0, r1
 800998c:	4288      	cmp	r0, r1
 800998e:	d108      	bne.n	80099a2 <_scanf_float+0x18e>
 8009990:	4961      	ldr	r1, [pc, #388]	; (8009b18 <_scanf_float+0x304>)
 8009992:	400a      	ands	r2, r1
 8009994:	6032      	str	r2, [r6, #0]
 8009996:	2201      	movs	r2, #1
 8009998:	9202      	str	r2, [sp, #8]
 800999a:	e7e3      	b.n	8009964 <_scanf_float+0x150>
 800999c:	9a02      	ldr	r2, [sp, #8]
 800999e:	2a02      	cmp	r2, #2
 80099a0:	d059      	beq.n	8009a56 <_scanf_float+0x242>
 80099a2:	2c01      	cmp	r4, #1
 80099a4:	d002      	beq.n	80099ac <_scanf_float+0x198>
 80099a6:	2c04      	cmp	r4, #4
 80099a8:	d000      	beq.n	80099ac <_scanf_float+0x198>
 80099aa:	e764      	b.n	8009876 <_scanf_float+0x62>
 80099ac:	3401      	adds	r4, #1
 80099ae:	b2e4      	uxtb	r4, r4
 80099b0:	e7d8      	b.n	8009964 <_scanf_float+0x150>
 80099b2:	9a02      	ldr	r2, [sp, #8]
 80099b4:	2a01      	cmp	r2, #1
 80099b6:	d000      	beq.n	80099ba <_scanf_float+0x1a6>
 80099b8:	e75d      	b.n	8009876 <_scanf_float+0x62>
 80099ba:	2202      	movs	r2, #2
 80099bc:	e7ec      	b.n	8009998 <_scanf_float+0x184>
 80099be:	2c00      	cmp	r4, #0
 80099c0:	d110      	bne.n	80099e4 <_scanf_float+0x1d0>
 80099c2:	9a00      	ldr	r2, [sp, #0]
 80099c4:	2a00      	cmp	r2, #0
 80099c6:	d000      	beq.n	80099ca <_scanf_float+0x1b6>
 80099c8:	e758      	b.n	800987c <_scanf_float+0x68>
 80099ca:	6832      	ldr	r2, [r6, #0]
 80099cc:	21e0      	movs	r1, #224	; 0xe0
 80099ce:	0010      	movs	r0, r2
 80099d0:	00c9      	lsls	r1, r1, #3
 80099d2:	4008      	ands	r0, r1
 80099d4:	4288      	cmp	r0, r1
 80099d6:	d000      	beq.n	80099da <_scanf_float+0x1c6>
 80099d8:	e754      	b.n	8009884 <_scanf_float+0x70>
 80099da:	494f      	ldr	r1, [pc, #316]	; (8009b18 <_scanf_float+0x304>)
 80099dc:	3401      	adds	r4, #1
 80099de:	400a      	ands	r2, r1
 80099e0:	6032      	str	r2, [r6, #0]
 80099e2:	e7bf      	b.n	8009964 <_scanf_float+0x150>
 80099e4:	21fd      	movs	r1, #253	; 0xfd
 80099e6:	1ee2      	subs	r2, r4, #3
 80099e8:	420a      	tst	r2, r1
 80099ea:	d000      	beq.n	80099ee <_scanf_float+0x1da>
 80099ec:	e743      	b.n	8009876 <_scanf_float+0x62>
 80099ee:	e7dd      	b.n	80099ac <_scanf_float+0x198>
 80099f0:	2c02      	cmp	r4, #2
 80099f2:	d000      	beq.n	80099f6 <_scanf_float+0x1e2>
 80099f4:	e73f      	b.n	8009876 <_scanf_float+0x62>
 80099f6:	2403      	movs	r4, #3
 80099f8:	e7b4      	b.n	8009964 <_scanf_float+0x150>
 80099fa:	2c06      	cmp	r4, #6
 80099fc:	d000      	beq.n	8009a00 <_scanf_float+0x1ec>
 80099fe:	e73a      	b.n	8009876 <_scanf_float+0x62>
 8009a00:	2407      	movs	r4, #7
 8009a02:	e7af      	b.n	8009964 <_scanf_float+0x150>
 8009a04:	6832      	ldr	r2, [r6, #0]
 8009a06:	0591      	lsls	r1, r2, #22
 8009a08:	d400      	bmi.n	8009a0c <_scanf_float+0x1f8>
 8009a0a:	e734      	b.n	8009876 <_scanf_float+0x62>
 8009a0c:	4943      	ldr	r1, [pc, #268]	; (8009b1c <_scanf_float+0x308>)
 8009a0e:	400a      	ands	r2, r1
 8009a10:	6032      	str	r2, [r6, #0]
 8009a12:	9a00      	ldr	r2, [sp, #0]
 8009a14:	9204      	str	r2, [sp, #16]
 8009a16:	e7a5      	b.n	8009964 <_scanf_float+0x150>
 8009a18:	21a0      	movs	r1, #160	; 0xa0
 8009a1a:	2080      	movs	r0, #128	; 0x80
 8009a1c:	6832      	ldr	r2, [r6, #0]
 8009a1e:	00c9      	lsls	r1, r1, #3
 8009a20:	4011      	ands	r1, r2
 8009a22:	00c0      	lsls	r0, r0, #3
 8009a24:	4281      	cmp	r1, r0
 8009a26:	d006      	beq.n	8009a36 <_scanf_float+0x222>
 8009a28:	4202      	tst	r2, r0
 8009a2a:	d100      	bne.n	8009a2e <_scanf_float+0x21a>
 8009a2c:	e723      	b.n	8009876 <_scanf_float+0x62>
 8009a2e:	9900      	ldr	r1, [sp, #0]
 8009a30:	2900      	cmp	r1, #0
 8009a32:	d100      	bne.n	8009a36 <_scanf_float+0x222>
 8009a34:	e726      	b.n	8009884 <_scanf_float+0x70>
 8009a36:	0591      	lsls	r1, r2, #22
 8009a38:	d404      	bmi.n	8009a44 <_scanf_float+0x230>
 8009a3a:	9900      	ldr	r1, [sp, #0]
 8009a3c:	9804      	ldr	r0, [sp, #16]
 8009a3e:	9708      	str	r7, [sp, #32]
 8009a40:	1a09      	subs	r1, r1, r0
 8009a42:	9107      	str	r1, [sp, #28]
 8009a44:	4934      	ldr	r1, [pc, #208]	; (8009b18 <_scanf_float+0x304>)
 8009a46:	400a      	ands	r2, r1
 8009a48:	21c0      	movs	r1, #192	; 0xc0
 8009a4a:	0049      	lsls	r1, r1, #1
 8009a4c:	430a      	orrs	r2, r1
 8009a4e:	6032      	str	r2, [r6, #0]
 8009a50:	2200      	movs	r2, #0
 8009a52:	9200      	str	r2, [sp, #0]
 8009a54:	e786      	b.n	8009964 <_scanf_float+0x150>
 8009a56:	2203      	movs	r2, #3
 8009a58:	e79e      	b.n	8009998 <_scanf_float+0x184>
 8009a5a:	23c0      	movs	r3, #192	; 0xc0
 8009a5c:	005b      	lsls	r3, r3, #1
 8009a5e:	0029      	movs	r1, r5
 8009a60:	58f3      	ldr	r3, [r6, r3]
 8009a62:	9801      	ldr	r0, [sp, #4]
 8009a64:	4798      	blx	r3
 8009a66:	2800      	cmp	r0, #0
 8009a68:	d100      	bne.n	8009a6c <_scanf_float+0x258>
 8009a6a:	e6f6      	b.n	800985a <_scanf_float+0x46>
 8009a6c:	e703      	b.n	8009876 <_scanf_float+0x62>
 8009a6e:	3f01      	subs	r7, #1
 8009a70:	5933      	ldr	r3, [r6, r4]
 8009a72:	002a      	movs	r2, r5
 8009a74:	7839      	ldrb	r1, [r7, #0]
 8009a76:	9801      	ldr	r0, [sp, #4]
 8009a78:	4798      	blx	r3
 8009a7a:	6933      	ldr	r3, [r6, #16]
 8009a7c:	3b01      	subs	r3, #1
 8009a7e:	6133      	str	r3, [r6, #16]
 8009a80:	e707      	b.n	8009892 <_scanf_float+0x7e>
 8009a82:	1e63      	subs	r3, r4, #1
 8009a84:	2b06      	cmp	r3, #6
 8009a86:	d80e      	bhi.n	8009aa6 <_scanf_float+0x292>
 8009a88:	9702      	str	r7, [sp, #8]
 8009a8a:	2c02      	cmp	r4, #2
 8009a8c:	d920      	bls.n	8009ad0 <_scanf_float+0x2bc>
 8009a8e:	1be3      	subs	r3, r4, r7
 8009a90:	b2db      	uxtb	r3, r3
 8009a92:	9305      	str	r3, [sp, #20]
 8009a94:	9b02      	ldr	r3, [sp, #8]
 8009a96:	9a05      	ldr	r2, [sp, #20]
 8009a98:	189b      	adds	r3, r3, r2
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	2b03      	cmp	r3, #3
 8009a9e:	d827      	bhi.n	8009af0 <_scanf_float+0x2dc>
 8009aa0:	3c03      	subs	r4, #3
 8009aa2:	b2e4      	uxtb	r4, r4
 8009aa4:	1b3f      	subs	r7, r7, r4
 8009aa6:	6833      	ldr	r3, [r6, #0]
 8009aa8:	05da      	lsls	r2, r3, #23
 8009aaa:	d554      	bpl.n	8009b56 <_scanf_float+0x342>
 8009aac:	055b      	lsls	r3, r3, #21
 8009aae:	d537      	bpl.n	8009b20 <_scanf_float+0x30c>
 8009ab0:	24be      	movs	r4, #190	; 0xbe
 8009ab2:	0064      	lsls	r4, r4, #1
 8009ab4:	9b03      	ldr	r3, [sp, #12]
 8009ab6:	429f      	cmp	r7, r3
 8009ab8:	d800      	bhi.n	8009abc <_scanf_float+0x2a8>
 8009aba:	e6ee      	b.n	800989a <_scanf_float+0x86>
 8009abc:	3f01      	subs	r7, #1
 8009abe:	5933      	ldr	r3, [r6, r4]
 8009ac0:	002a      	movs	r2, r5
 8009ac2:	7839      	ldrb	r1, [r7, #0]
 8009ac4:	9801      	ldr	r0, [sp, #4]
 8009ac6:	4798      	blx	r3
 8009ac8:	6933      	ldr	r3, [r6, #16]
 8009aca:	3b01      	subs	r3, #1
 8009acc:	6133      	str	r3, [r6, #16]
 8009ace:	e7f1      	b.n	8009ab4 <_scanf_float+0x2a0>
 8009ad0:	24be      	movs	r4, #190	; 0xbe
 8009ad2:	0064      	lsls	r4, r4, #1
 8009ad4:	9b03      	ldr	r3, [sp, #12]
 8009ad6:	429f      	cmp	r7, r3
 8009ad8:	d800      	bhi.n	8009adc <_scanf_float+0x2c8>
 8009ada:	e6de      	b.n	800989a <_scanf_float+0x86>
 8009adc:	3f01      	subs	r7, #1
 8009ade:	5933      	ldr	r3, [r6, r4]
 8009ae0:	002a      	movs	r2, r5
 8009ae2:	7839      	ldrb	r1, [r7, #0]
 8009ae4:	9801      	ldr	r0, [sp, #4]
 8009ae6:	4798      	blx	r3
 8009ae8:	6933      	ldr	r3, [r6, #16]
 8009aea:	3b01      	subs	r3, #1
 8009aec:	6133      	str	r3, [r6, #16]
 8009aee:	e7f1      	b.n	8009ad4 <_scanf_float+0x2c0>
 8009af0:	9b02      	ldr	r3, [sp, #8]
 8009af2:	002a      	movs	r2, r5
 8009af4:	3b01      	subs	r3, #1
 8009af6:	7819      	ldrb	r1, [r3, #0]
 8009af8:	9302      	str	r3, [sp, #8]
 8009afa:	23be      	movs	r3, #190	; 0xbe
 8009afc:	005b      	lsls	r3, r3, #1
 8009afe:	58f3      	ldr	r3, [r6, r3]
 8009b00:	9801      	ldr	r0, [sp, #4]
 8009b02:	9309      	str	r3, [sp, #36]	; 0x24
 8009b04:	4798      	blx	r3
 8009b06:	6933      	ldr	r3, [r6, #16]
 8009b08:	3b01      	subs	r3, #1
 8009b0a:	6133      	str	r3, [r6, #16]
 8009b0c:	e7c2      	b.n	8009a94 <_scanf_float+0x280>
 8009b0e:	46c0      	nop			; (mov r8, r8)
 8009b10:	fffffeff 	.word	0xfffffeff
 8009b14:	fffffe7f 	.word	0xfffffe7f
 8009b18:	fffff87f 	.word	0xfffff87f
 8009b1c:	fffffd7f 	.word	0xfffffd7f
 8009b20:	6933      	ldr	r3, [r6, #16]
 8009b22:	1e7c      	subs	r4, r7, #1
 8009b24:	7821      	ldrb	r1, [r4, #0]
 8009b26:	3b01      	subs	r3, #1
 8009b28:	6133      	str	r3, [r6, #16]
 8009b2a:	2965      	cmp	r1, #101	; 0x65
 8009b2c:	d00c      	beq.n	8009b48 <_scanf_float+0x334>
 8009b2e:	2945      	cmp	r1, #69	; 0x45
 8009b30:	d00a      	beq.n	8009b48 <_scanf_float+0x334>
 8009b32:	23be      	movs	r3, #190	; 0xbe
 8009b34:	005b      	lsls	r3, r3, #1
 8009b36:	58f3      	ldr	r3, [r6, r3]
 8009b38:	002a      	movs	r2, r5
 8009b3a:	9801      	ldr	r0, [sp, #4]
 8009b3c:	4798      	blx	r3
 8009b3e:	6933      	ldr	r3, [r6, #16]
 8009b40:	1ebc      	subs	r4, r7, #2
 8009b42:	3b01      	subs	r3, #1
 8009b44:	7821      	ldrb	r1, [r4, #0]
 8009b46:	6133      	str	r3, [r6, #16]
 8009b48:	23be      	movs	r3, #190	; 0xbe
 8009b4a:	005b      	lsls	r3, r3, #1
 8009b4c:	002a      	movs	r2, r5
 8009b4e:	58f3      	ldr	r3, [r6, r3]
 8009b50:	9801      	ldr	r0, [sp, #4]
 8009b52:	4798      	blx	r3
 8009b54:	0027      	movs	r7, r4
 8009b56:	6832      	ldr	r2, [r6, #0]
 8009b58:	2310      	movs	r3, #16
 8009b5a:	0011      	movs	r1, r2
 8009b5c:	4019      	ands	r1, r3
 8009b5e:	9102      	str	r1, [sp, #8]
 8009b60:	421a      	tst	r2, r3
 8009b62:	d158      	bne.n	8009c16 <_scanf_float+0x402>
 8009b64:	23c0      	movs	r3, #192	; 0xc0
 8009b66:	7039      	strb	r1, [r7, #0]
 8009b68:	6832      	ldr	r2, [r6, #0]
 8009b6a:	00db      	lsls	r3, r3, #3
 8009b6c:	4013      	ands	r3, r2
 8009b6e:	2280      	movs	r2, #128	; 0x80
 8009b70:	00d2      	lsls	r2, r2, #3
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d11d      	bne.n	8009bb2 <_scanf_float+0x39e>
 8009b76:	9b04      	ldr	r3, [sp, #16]
 8009b78:	9a00      	ldr	r2, [sp, #0]
 8009b7a:	9900      	ldr	r1, [sp, #0]
 8009b7c:	1a9a      	subs	r2, r3, r2
 8009b7e:	428b      	cmp	r3, r1
 8009b80:	d124      	bne.n	8009bcc <_scanf_float+0x3b8>
 8009b82:	2200      	movs	r2, #0
 8009b84:	9903      	ldr	r1, [sp, #12]
 8009b86:	9801      	ldr	r0, [sp, #4]
 8009b88:	f000 feae 	bl	800a8e8 <_strtod_r>
 8009b8c:	9b06      	ldr	r3, [sp, #24]
 8009b8e:	000d      	movs	r5, r1
 8009b90:	6831      	ldr	r1, [r6, #0]
 8009b92:	0004      	movs	r4, r0
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	078a      	lsls	r2, r1, #30
 8009b98:	d525      	bpl.n	8009be6 <_scanf_float+0x3d2>
 8009b9a:	1d1a      	adds	r2, r3, #4
 8009b9c:	9906      	ldr	r1, [sp, #24]
 8009b9e:	600a      	str	r2, [r1, #0]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	601c      	str	r4, [r3, #0]
 8009ba4:	605d      	str	r5, [r3, #4]
 8009ba6:	68f3      	ldr	r3, [r6, #12]
 8009ba8:	3301      	adds	r3, #1
 8009baa:	60f3      	str	r3, [r6, #12]
 8009bac:	9802      	ldr	r0, [sp, #8]
 8009bae:	b00b      	add	sp, #44	; 0x2c
 8009bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bb2:	9b07      	ldr	r3, [sp, #28]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d0e4      	beq.n	8009b82 <_scanf_float+0x36e>
 8009bb8:	9b08      	ldr	r3, [sp, #32]
 8009bba:	9a02      	ldr	r2, [sp, #8]
 8009bbc:	1c59      	adds	r1, r3, #1
 8009bbe:	9801      	ldr	r0, [sp, #4]
 8009bc0:	230a      	movs	r3, #10
 8009bc2:	f000 ff27 	bl	800aa14 <_strtol_r>
 8009bc6:	9b07      	ldr	r3, [sp, #28]
 8009bc8:	9f08      	ldr	r7, [sp, #32]
 8009bca:	1ac2      	subs	r2, r0, r3
 8009bcc:	0033      	movs	r3, r6
 8009bce:	3370      	adds	r3, #112	; 0x70
 8009bd0:	33ff      	adds	r3, #255	; 0xff
 8009bd2:	429f      	cmp	r7, r3
 8009bd4:	d302      	bcc.n	8009bdc <_scanf_float+0x3c8>
 8009bd6:	0037      	movs	r7, r6
 8009bd8:	376f      	adds	r7, #111	; 0x6f
 8009bda:	37ff      	adds	r7, #255	; 0xff
 8009bdc:	0038      	movs	r0, r7
 8009bde:	490f      	ldr	r1, [pc, #60]	; (8009c1c <_scanf_float+0x408>)
 8009be0:	f000 f836 	bl	8009c50 <siprintf>
 8009be4:	e7cd      	b.n	8009b82 <_scanf_float+0x36e>
 8009be6:	1d1a      	adds	r2, r3, #4
 8009be8:	0749      	lsls	r1, r1, #29
 8009bea:	d4d7      	bmi.n	8009b9c <_scanf_float+0x388>
 8009bec:	9906      	ldr	r1, [sp, #24]
 8009bee:	0020      	movs	r0, r4
 8009bf0:	600a      	str	r2, [r1, #0]
 8009bf2:	681f      	ldr	r7, [r3, #0]
 8009bf4:	0022      	movs	r2, r4
 8009bf6:	002b      	movs	r3, r5
 8009bf8:	0029      	movs	r1, r5
 8009bfa:	f7f9 fa0f 	bl	800301c <__aeabi_dcmpun>
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	d004      	beq.n	8009c0c <_scanf_float+0x3f8>
 8009c02:	4807      	ldr	r0, [pc, #28]	; (8009c20 <_scanf_float+0x40c>)
 8009c04:	f000 f820 	bl	8009c48 <nanf>
 8009c08:	6038      	str	r0, [r7, #0]
 8009c0a:	e7cc      	b.n	8009ba6 <_scanf_float+0x392>
 8009c0c:	0020      	movs	r0, r4
 8009c0e:	0029      	movs	r1, r5
 8009c10:	f7f9 faf6 	bl	8003200 <__aeabi_d2f>
 8009c14:	e7f8      	b.n	8009c08 <_scanf_float+0x3f4>
 8009c16:	2300      	movs	r3, #0
 8009c18:	e640      	b.n	800989c <_scanf_float+0x88>
 8009c1a:	46c0      	nop			; (mov r8, r8)
 8009c1c:	0800dae4 	.word	0x0800dae4
 8009c20:	0800ddf0 	.word	0x0800ddf0

08009c24 <_sbrk_r>:
 8009c24:	2300      	movs	r3, #0
 8009c26:	b570      	push	{r4, r5, r6, lr}
 8009c28:	4d06      	ldr	r5, [pc, #24]	; (8009c44 <_sbrk_r+0x20>)
 8009c2a:	0004      	movs	r4, r0
 8009c2c:	0008      	movs	r0, r1
 8009c2e:	602b      	str	r3, [r5, #0]
 8009c30:	f7fa feac 	bl	800498c <_sbrk>
 8009c34:	1c43      	adds	r3, r0, #1
 8009c36:	d103      	bne.n	8009c40 <_sbrk_r+0x1c>
 8009c38:	682b      	ldr	r3, [r5, #0]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d000      	beq.n	8009c40 <_sbrk_r+0x1c>
 8009c3e:	6023      	str	r3, [r4, #0]
 8009c40:	bd70      	pop	{r4, r5, r6, pc}
 8009c42:	46c0      	nop			; (mov r8, r8)
 8009c44:	2000053c 	.word	0x2000053c

08009c48 <nanf>:
 8009c48:	4800      	ldr	r0, [pc, #0]	; (8009c4c <nanf+0x4>)
 8009c4a:	4770      	bx	lr
 8009c4c:	7fc00000 	.word	0x7fc00000

08009c50 <siprintf>:
 8009c50:	b40e      	push	{r1, r2, r3}
 8009c52:	b500      	push	{lr}
 8009c54:	490b      	ldr	r1, [pc, #44]	; (8009c84 <siprintf+0x34>)
 8009c56:	b09c      	sub	sp, #112	; 0x70
 8009c58:	ab1d      	add	r3, sp, #116	; 0x74
 8009c5a:	9002      	str	r0, [sp, #8]
 8009c5c:	9006      	str	r0, [sp, #24]
 8009c5e:	9107      	str	r1, [sp, #28]
 8009c60:	9104      	str	r1, [sp, #16]
 8009c62:	4809      	ldr	r0, [pc, #36]	; (8009c88 <siprintf+0x38>)
 8009c64:	4909      	ldr	r1, [pc, #36]	; (8009c8c <siprintf+0x3c>)
 8009c66:	cb04      	ldmia	r3!, {r2}
 8009c68:	9105      	str	r1, [sp, #20]
 8009c6a:	6800      	ldr	r0, [r0, #0]
 8009c6c:	a902      	add	r1, sp, #8
 8009c6e:	9301      	str	r3, [sp, #4]
 8009c70:	f002 fe84 	bl	800c97c <_svfiprintf_r>
 8009c74:	2300      	movs	r3, #0
 8009c76:	9a02      	ldr	r2, [sp, #8]
 8009c78:	7013      	strb	r3, [r2, #0]
 8009c7a:	b01c      	add	sp, #112	; 0x70
 8009c7c:	bc08      	pop	{r3}
 8009c7e:	b003      	add	sp, #12
 8009c80:	4718      	bx	r3
 8009c82:	46c0      	nop			; (mov r8, r8)
 8009c84:	7fffffff 	.word	0x7fffffff
 8009c88:	2000000c 	.word	0x2000000c
 8009c8c:	ffff0208 	.word	0xffff0208

08009c90 <sulp>:
 8009c90:	b570      	push	{r4, r5, r6, lr}
 8009c92:	0016      	movs	r6, r2
 8009c94:	000d      	movs	r5, r1
 8009c96:	f002 fc9d 	bl	800c5d4 <__ulp>
 8009c9a:	2e00      	cmp	r6, #0
 8009c9c:	d00d      	beq.n	8009cba <sulp+0x2a>
 8009c9e:	236b      	movs	r3, #107	; 0x6b
 8009ca0:	006a      	lsls	r2, r5, #1
 8009ca2:	0d52      	lsrs	r2, r2, #21
 8009ca4:	1a9b      	subs	r3, r3, r2
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	dd07      	ble.n	8009cba <sulp+0x2a>
 8009caa:	2400      	movs	r4, #0
 8009cac:	4a03      	ldr	r2, [pc, #12]	; (8009cbc <sulp+0x2c>)
 8009cae:	051b      	lsls	r3, r3, #20
 8009cb0:	189d      	adds	r5, r3, r2
 8009cb2:	002b      	movs	r3, r5
 8009cb4:	0022      	movs	r2, r4
 8009cb6:	f7f8 fbb3 	bl	8002420 <__aeabi_dmul>
 8009cba:	bd70      	pop	{r4, r5, r6, pc}
 8009cbc:	3ff00000 	.word	0x3ff00000

08009cc0 <_strtod_l>:
 8009cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009cc2:	001d      	movs	r5, r3
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	b0a5      	sub	sp, #148	; 0x94
 8009cc8:	9320      	str	r3, [sp, #128]	; 0x80
 8009cca:	4bac      	ldr	r3, [pc, #688]	; (8009f7c <_strtod_l+0x2bc>)
 8009ccc:	9005      	str	r0, [sp, #20]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	9108      	str	r1, [sp, #32]
 8009cd2:	0018      	movs	r0, r3
 8009cd4:	9307      	str	r3, [sp, #28]
 8009cd6:	921b      	str	r2, [sp, #108]	; 0x6c
 8009cd8:	f7f6 fa14 	bl	8000104 <strlen>
 8009cdc:	2600      	movs	r6, #0
 8009cde:	0004      	movs	r4, r0
 8009ce0:	2700      	movs	r7, #0
 8009ce2:	9b08      	ldr	r3, [sp, #32]
 8009ce4:	931f      	str	r3, [sp, #124]	; 0x7c
 8009ce6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009ce8:	7813      	ldrb	r3, [r2, #0]
 8009cea:	2b2b      	cmp	r3, #43	; 0x2b
 8009cec:	d058      	beq.n	8009da0 <_strtod_l+0xe0>
 8009cee:	d844      	bhi.n	8009d7a <_strtod_l+0xba>
 8009cf0:	2b0d      	cmp	r3, #13
 8009cf2:	d83d      	bhi.n	8009d70 <_strtod_l+0xb0>
 8009cf4:	2b08      	cmp	r3, #8
 8009cf6:	d83d      	bhi.n	8009d74 <_strtod_l+0xb4>
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d047      	beq.n	8009d8c <_strtod_l+0xcc>
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	930e      	str	r3, [sp, #56]	; 0x38
 8009d00:	2200      	movs	r2, #0
 8009d02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009d04:	920a      	str	r2, [sp, #40]	; 0x28
 8009d06:	9306      	str	r3, [sp, #24]
 8009d08:	781b      	ldrb	r3, [r3, #0]
 8009d0a:	2b30      	cmp	r3, #48	; 0x30
 8009d0c:	d000      	beq.n	8009d10 <_strtod_l+0x50>
 8009d0e:	e07f      	b.n	8009e10 <_strtod_l+0x150>
 8009d10:	9b06      	ldr	r3, [sp, #24]
 8009d12:	3220      	adds	r2, #32
 8009d14:	785b      	ldrb	r3, [r3, #1]
 8009d16:	4393      	bics	r3, r2
 8009d18:	2b58      	cmp	r3, #88	; 0x58
 8009d1a:	d000      	beq.n	8009d1e <_strtod_l+0x5e>
 8009d1c:	e06e      	b.n	8009dfc <_strtod_l+0x13c>
 8009d1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d20:	9502      	str	r5, [sp, #8]
 8009d22:	9301      	str	r3, [sp, #4]
 8009d24:	ab20      	add	r3, sp, #128	; 0x80
 8009d26:	9300      	str	r3, [sp, #0]
 8009d28:	4a95      	ldr	r2, [pc, #596]	; (8009f80 <_strtod_l+0x2c0>)
 8009d2a:	ab21      	add	r3, sp, #132	; 0x84
 8009d2c:	9805      	ldr	r0, [sp, #20]
 8009d2e:	a91f      	add	r1, sp, #124	; 0x7c
 8009d30:	f001 fd90 	bl	800b854 <__gethex>
 8009d34:	2307      	movs	r3, #7
 8009d36:	0005      	movs	r5, r0
 8009d38:	0004      	movs	r4, r0
 8009d3a:	401d      	ands	r5, r3
 8009d3c:	4218      	tst	r0, r3
 8009d3e:	d006      	beq.n	8009d4e <_strtod_l+0x8e>
 8009d40:	2d06      	cmp	r5, #6
 8009d42:	d12f      	bne.n	8009da4 <_strtod_l+0xe4>
 8009d44:	9b06      	ldr	r3, [sp, #24]
 8009d46:	3301      	adds	r3, #1
 8009d48:	931f      	str	r3, [sp, #124]	; 0x7c
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	930e      	str	r3, [sp, #56]	; 0x38
 8009d4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d002      	beq.n	8009d5a <_strtod_l+0x9a>
 8009d54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009d56:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009d58:	601a      	str	r2, [r3, #0]
 8009d5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d01c      	beq.n	8009d9a <_strtod_l+0xda>
 8009d60:	2380      	movs	r3, #128	; 0x80
 8009d62:	0032      	movs	r2, r6
 8009d64:	061b      	lsls	r3, r3, #24
 8009d66:	18fb      	adds	r3, r7, r3
 8009d68:	0010      	movs	r0, r2
 8009d6a:	0019      	movs	r1, r3
 8009d6c:	b025      	add	sp, #148	; 0x94
 8009d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d70:	2b20      	cmp	r3, #32
 8009d72:	d1c3      	bne.n	8009cfc <_strtod_l+0x3c>
 8009d74:	3201      	adds	r2, #1
 8009d76:	921f      	str	r2, [sp, #124]	; 0x7c
 8009d78:	e7b5      	b.n	8009ce6 <_strtod_l+0x26>
 8009d7a:	2b2d      	cmp	r3, #45	; 0x2d
 8009d7c:	d1be      	bne.n	8009cfc <_strtod_l+0x3c>
 8009d7e:	3b2c      	subs	r3, #44	; 0x2c
 8009d80:	930e      	str	r3, [sp, #56]	; 0x38
 8009d82:	1c53      	adds	r3, r2, #1
 8009d84:	931f      	str	r3, [sp, #124]	; 0x7c
 8009d86:	7853      	ldrb	r3, [r2, #1]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d1b9      	bne.n	8009d00 <_strtod_l+0x40>
 8009d8c:	9b08      	ldr	r3, [sp, #32]
 8009d8e:	931f      	str	r3, [sp, #124]	; 0x7c
 8009d90:	2300      	movs	r3, #0
 8009d92:	930e      	str	r3, [sp, #56]	; 0x38
 8009d94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d1dc      	bne.n	8009d54 <_strtod_l+0x94>
 8009d9a:	0032      	movs	r2, r6
 8009d9c:	003b      	movs	r3, r7
 8009d9e:	e7e3      	b.n	8009d68 <_strtod_l+0xa8>
 8009da0:	2300      	movs	r3, #0
 8009da2:	e7ed      	b.n	8009d80 <_strtod_l+0xc0>
 8009da4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009da6:	2a00      	cmp	r2, #0
 8009da8:	d007      	beq.n	8009dba <_strtod_l+0xfa>
 8009daa:	2135      	movs	r1, #53	; 0x35
 8009dac:	a822      	add	r0, sp, #136	; 0x88
 8009dae:	f002 fd12 	bl	800c7d6 <__copybits>
 8009db2:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009db4:	9805      	ldr	r0, [sp, #20]
 8009db6:	f002 f8cd 	bl	800bf54 <_Bfree>
 8009dba:	1e68      	subs	r0, r5, #1
 8009dbc:	2804      	cmp	r0, #4
 8009dbe:	d806      	bhi.n	8009dce <_strtod_l+0x10e>
 8009dc0:	f7f6 f9a8 	bl	8000114 <__gnu_thumb1_case_uqi>
 8009dc4:	1816030b 	.word	0x1816030b
 8009dc8:	0b          	.byte	0x0b
 8009dc9:	00          	.byte	0x00
 8009dca:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8009dcc:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8009dce:	0723      	lsls	r3, r4, #28
 8009dd0:	d5bd      	bpl.n	8009d4e <_strtod_l+0x8e>
 8009dd2:	2380      	movs	r3, #128	; 0x80
 8009dd4:	061b      	lsls	r3, r3, #24
 8009dd6:	431f      	orrs	r7, r3
 8009dd8:	e7b9      	b.n	8009d4e <_strtod_l+0x8e>
 8009dda:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009ddc:	4a69      	ldr	r2, [pc, #420]	; (8009f84 <_strtod_l+0x2c4>)
 8009dde:	496a      	ldr	r1, [pc, #424]	; (8009f88 <_strtod_l+0x2c8>)
 8009de0:	401a      	ands	r2, r3
 8009de2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009de4:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8009de6:	185b      	adds	r3, r3, r1
 8009de8:	051b      	lsls	r3, r3, #20
 8009dea:	431a      	orrs	r2, r3
 8009dec:	0017      	movs	r7, r2
 8009dee:	e7ee      	b.n	8009dce <_strtod_l+0x10e>
 8009df0:	4f66      	ldr	r7, [pc, #408]	; (8009f8c <_strtod_l+0x2cc>)
 8009df2:	e7ec      	b.n	8009dce <_strtod_l+0x10e>
 8009df4:	2601      	movs	r6, #1
 8009df6:	4f66      	ldr	r7, [pc, #408]	; (8009f90 <_strtod_l+0x2d0>)
 8009df8:	4276      	negs	r6, r6
 8009dfa:	e7e8      	b.n	8009dce <_strtod_l+0x10e>
 8009dfc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009dfe:	1c5a      	adds	r2, r3, #1
 8009e00:	921f      	str	r2, [sp, #124]	; 0x7c
 8009e02:	785b      	ldrb	r3, [r3, #1]
 8009e04:	2b30      	cmp	r3, #48	; 0x30
 8009e06:	d0f9      	beq.n	8009dfc <_strtod_l+0x13c>
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d0a0      	beq.n	8009d4e <_strtod_l+0x8e>
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	930a      	str	r3, [sp, #40]	; 0x28
 8009e10:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009e12:	220a      	movs	r2, #10
 8009e14:	9310      	str	r3, [sp, #64]	; 0x40
 8009e16:	2300      	movs	r3, #0
 8009e18:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e1c:	9309      	str	r3, [sp, #36]	; 0x24
 8009e1e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8009e20:	7805      	ldrb	r5, [r0, #0]
 8009e22:	002b      	movs	r3, r5
 8009e24:	3b30      	subs	r3, #48	; 0x30
 8009e26:	b2d9      	uxtb	r1, r3
 8009e28:	2909      	cmp	r1, #9
 8009e2a:	d927      	bls.n	8009e7c <_strtod_l+0x1bc>
 8009e2c:	0022      	movs	r2, r4
 8009e2e:	9907      	ldr	r1, [sp, #28]
 8009e30:	f002 feaa 	bl	800cb88 <strncmp>
 8009e34:	2800      	cmp	r0, #0
 8009e36:	d033      	beq.n	8009ea0 <_strtod_l+0x1e0>
 8009e38:	2000      	movs	r0, #0
 8009e3a:	002b      	movs	r3, r5
 8009e3c:	4684      	mov	ip, r0
 8009e3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e40:	900c      	str	r0, [sp, #48]	; 0x30
 8009e42:	9206      	str	r2, [sp, #24]
 8009e44:	2220      	movs	r2, #32
 8009e46:	0019      	movs	r1, r3
 8009e48:	4391      	bics	r1, r2
 8009e4a:	000a      	movs	r2, r1
 8009e4c:	2100      	movs	r1, #0
 8009e4e:	9107      	str	r1, [sp, #28]
 8009e50:	2a45      	cmp	r2, #69	; 0x45
 8009e52:	d000      	beq.n	8009e56 <_strtod_l+0x196>
 8009e54:	e0c5      	b.n	8009fe2 <_strtod_l+0x322>
 8009e56:	9b06      	ldr	r3, [sp, #24]
 8009e58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e5a:	4303      	orrs	r3, r0
 8009e5c:	4313      	orrs	r3, r2
 8009e5e:	428b      	cmp	r3, r1
 8009e60:	d094      	beq.n	8009d8c <_strtod_l+0xcc>
 8009e62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009e64:	9308      	str	r3, [sp, #32]
 8009e66:	3301      	adds	r3, #1
 8009e68:	931f      	str	r3, [sp, #124]	; 0x7c
 8009e6a:	9b08      	ldr	r3, [sp, #32]
 8009e6c:	785b      	ldrb	r3, [r3, #1]
 8009e6e:	2b2b      	cmp	r3, #43	; 0x2b
 8009e70:	d076      	beq.n	8009f60 <_strtod_l+0x2a0>
 8009e72:	000c      	movs	r4, r1
 8009e74:	2b2d      	cmp	r3, #45	; 0x2d
 8009e76:	d179      	bne.n	8009f6c <_strtod_l+0x2ac>
 8009e78:	2401      	movs	r4, #1
 8009e7a:	e072      	b.n	8009f62 <_strtod_l+0x2a2>
 8009e7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e7e:	2908      	cmp	r1, #8
 8009e80:	dc09      	bgt.n	8009e96 <_strtod_l+0x1d6>
 8009e82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e84:	4351      	muls	r1, r2
 8009e86:	185b      	adds	r3, r3, r1
 8009e88:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e8c:	3001      	adds	r0, #1
 8009e8e:	3301      	adds	r3, #1
 8009e90:	9309      	str	r3, [sp, #36]	; 0x24
 8009e92:	901f      	str	r0, [sp, #124]	; 0x7c
 8009e94:	e7c3      	b.n	8009e1e <_strtod_l+0x15e>
 8009e96:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009e98:	4351      	muls	r1, r2
 8009e9a:	185b      	adds	r3, r3, r1
 8009e9c:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e9e:	e7f4      	b.n	8009e8a <_strtod_l+0x1ca>
 8009ea0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009ea2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ea4:	191c      	adds	r4, r3, r4
 8009ea6:	941f      	str	r4, [sp, #124]	; 0x7c
 8009ea8:	7823      	ldrb	r3, [r4, #0]
 8009eaa:	2a00      	cmp	r2, #0
 8009eac:	d039      	beq.n	8009f22 <_strtod_l+0x262>
 8009eae:	900c      	str	r0, [sp, #48]	; 0x30
 8009eb0:	9206      	str	r2, [sp, #24]
 8009eb2:	001a      	movs	r2, r3
 8009eb4:	3a30      	subs	r2, #48	; 0x30
 8009eb6:	2a09      	cmp	r2, #9
 8009eb8:	d912      	bls.n	8009ee0 <_strtod_l+0x220>
 8009eba:	2201      	movs	r2, #1
 8009ebc:	4694      	mov	ip, r2
 8009ebe:	e7c1      	b.n	8009e44 <_strtod_l+0x184>
 8009ec0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009ec2:	3001      	adds	r0, #1
 8009ec4:	1c5a      	adds	r2, r3, #1
 8009ec6:	921f      	str	r2, [sp, #124]	; 0x7c
 8009ec8:	785b      	ldrb	r3, [r3, #1]
 8009eca:	2b30      	cmp	r3, #48	; 0x30
 8009ecc:	d0f8      	beq.n	8009ec0 <_strtod_l+0x200>
 8009ece:	001a      	movs	r2, r3
 8009ed0:	3a31      	subs	r2, #49	; 0x31
 8009ed2:	2a08      	cmp	r2, #8
 8009ed4:	d83f      	bhi.n	8009f56 <_strtod_l+0x296>
 8009ed6:	900c      	str	r0, [sp, #48]	; 0x30
 8009ed8:	2000      	movs	r0, #0
 8009eda:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009edc:	9006      	str	r0, [sp, #24]
 8009ede:	9210      	str	r2, [sp, #64]	; 0x40
 8009ee0:	001a      	movs	r2, r3
 8009ee2:	1c41      	adds	r1, r0, #1
 8009ee4:	3a30      	subs	r2, #48	; 0x30
 8009ee6:	2b30      	cmp	r3, #48	; 0x30
 8009ee8:	d015      	beq.n	8009f16 <_strtod_l+0x256>
 8009eea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009eec:	185b      	adds	r3, r3, r1
 8009eee:	210a      	movs	r1, #10
 8009ef0:	930c      	str	r3, [sp, #48]	; 0x30
 8009ef2:	9b06      	ldr	r3, [sp, #24]
 8009ef4:	18c4      	adds	r4, r0, r3
 8009ef6:	42a3      	cmp	r3, r4
 8009ef8:	d115      	bne.n	8009f26 <_strtod_l+0x266>
 8009efa:	9906      	ldr	r1, [sp, #24]
 8009efc:	9b06      	ldr	r3, [sp, #24]
 8009efe:	3101      	adds	r1, #1
 8009f00:	1809      	adds	r1, r1, r0
 8009f02:	181b      	adds	r3, r3, r0
 8009f04:	9106      	str	r1, [sp, #24]
 8009f06:	2b08      	cmp	r3, #8
 8009f08:	dc1b      	bgt.n	8009f42 <_strtod_l+0x282>
 8009f0a:	230a      	movs	r3, #10
 8009f0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009f0e:	434b      	muls	r3, r1
 8009f10:	2100      	movs	r1, #0
 8009f12:	18d3      	adds	r3, r2, r3
 8009f14:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f16:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009f18:	0008      	movs	r0, r1
 8009f1a:	1c5a      	adds	r2, r3, #1
 8009f1c:	921f      	str	r2, [sp, #124]	; 0x7c
 8009f1e:	785b      	ldrb	r3, [r3, #1]
 8009f20:	e7c7      	b.n	8009eb2 <_strtod_l+0x1f2>
 8009f22:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f24:	e7d1      	b.n	8009eca <_strtod_l+0x20a>
 8009f26:	2b08      	cmp	r3, #8
 8009f28:	dc04      	bgt.n	8009f34 <_strtod_l+0x274>
 8009f2a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009f2c:	434d      	muls	r5, r1
 8009f2e:	950b      	str	r5, [sp, #44]	; 0x2c
 8009f30:	3301      	adds	r3, #1
 8009f32:	e7e0      	b.n	8009ef6 <_strtod_l+0x236>
 8009f34:	1c5d      	adds	r5, r3, #1
 8009f36:	2d10      	cmp	r5, #16
 8009f38:	dcfa      	bgt.n	8009f30 <_strtod_l+0x270>
 8009f3a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009f3c:	434d      	muls	r5, r1
 8009f3e:	950f      	str	r5, [sp, #60]	; 0x3c
 8009f40:	e7f6      	b.n	8009f30 <_strtod_l+0x270>
 8009f42:	9b06      	ldr	r3, [sp, #24]
 8009f44:	2100      	movs	r1, #0
 8009f46:	2b10      	cmp	r3, #16
 8009f48:	dce5      	bgt.n	8009f16 <_strtod_l+0x256>
 8009f4a:	230a      	movs	r3, #10
 8009f4c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009f4e:	4343      	muls	r3, r0
 8009f50:	18d3      	adds	r3, r2, r3
 8009f52:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f54:	e7df      	b.n	8009f16 <_strtod_l+0x256>
 8009f56:	2200      	movs	r2, #0
 8009f58:	920c      	str	r2, [sp, #48]	; 0x30
 8009f5a:	9206      	str	r2, [sp, #24]
 8009f5c:	3201      	adds	r2, #1
 8009f5e:	e7ad      	b.n	8009ebc <_strtod_l+0x1fc>
 8009f60:	2400      	movs	r4, #0
 8009f62:	9b08      	ldr	r3, [sp, #32]
 8009f64:	3302      	adds	r3, #2
 8009f66:	931f      	str	r3, [sp, #124]	; 0x7c
 8009f68:	9b08      	ldr	r3, [sp, #32]
 8009f6a:	789b      	ldrb	r3, [r3, #2]
 8009f6c:	001a      	movs	r2, r3
 8009f6e:	3a30      	subs	r2, #48	; 0x30
 8009f70:	2a09      	cmp	r2, #9
 8009f72:	d913      	bls.n	8009f9c <_strtod_l+0x2dc>
 8009f74:	9a08      	ldr	r2, [sp, #32]
 8009f76:	921f      	str	r2, [sp, #124]	; 0x7c
 8009f78:	2200      	movs	r2, #0
 8009f7a:	e031      	b.n	8009fe0 <_strtod_l+0x320>
 8009f7c:	0800dc38 	.word	0x0800dc38
 8009f80:	0800daec 	.word	0x0800daec
 8009f84:	ffefffff 	.word	0xffefffff
 8009f88:	00000433 	.word	0x00000433
 8009f8c:	7ff00000 	.word	0x7ff00000
 8009f90:	7fffffff 	.word	0x7fffffff
 8009f94:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009f96:	1c5a      	adds	r2, r3, #1
 8009f98:	921f      	str	r2, [sp, #124]	; 0x7c
 8009f9a:	785b      	ldrb	r3, [r3, #1]
 8009f9c:	2b30      	cmp	r3, #48	; 0x30
 8009f9e:	d0f9      	beq.n	8009f94 <_strtod_l+0x2d4>
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	9207      	str	r2, [sp, #28]
 8009fa4:	001a      	movs	r2, r3
 8009fa6:	3a31      	subs	r2, #49	; 0x31
 8009fa8:	2a08      	cmp	r2, #8
 8009faa:	d81a      	bhi.n	8009fe2 <_strtod_l+0x322>
 8009fac:	3b30      	subs	r3, #48	; 0x30
 8009fae:	001a      	movs	r2, r3
 8009fb0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009fb2:	9307      	str	r3, [sp, #28]
 8009fb4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009fb6:	1c59      	adds	r1, r3, #1
 8009fb8:	911f      	str	r1, [sp, #124]	; 0x7c
 8009fba:	785b      	ldrb	r3, [r3, #1]
 8009fbc:	001d      	movs	r5, r3
 8009fbe:	3d30      	subs	r5, #48	; 0x30
 8009fc0:	2d09      	cmp	r5, #9
 8009fc2:	d939      	bls.n	800a038 <_strtod_l+0x378>
 8009fc4:	9d07      	ldr	r5, [sp, #28]
 8009fc6:	1b49      	subs	r1, r1, r5
 8009fc8:	4db0      	ldr	r5, [pc, #704]	; (800a28c <_strtod_l+0x5cc>)
 8009fca:	9507      	str	r5, [sp, #28]
 8009fcc:	2908      	cmp	r1, #8
 8009fce:	dc03      	bgt.n	8009fd8 <_strtod_l+0x318>
 8009fd0:	9207      	str	r2, [sp, #28]
 8009fd2:	42aa      	cmp	r2, r5
 8009fd4:	dd00      	ble.n	8009fd8 <_strtod_l+0x318>
 8009fd6:	9507      	str	r5, [sp, #28]
 8009fd8:	2c00      	cmp	r4, #0
 8009fda:	d002      	beq.n	8009fe2 <_strtod_l+0x322>
 8009fdc:	9a07      	ldr	r2, [sp, #28]
 8009fde:	4252      	negs	r2, r2
 8009fe0:	9207      	str	r2, [sp, #28]
 8009fe2:	9a06      	ldr	r2, [sp, #24]
 8009fe4:	2a00      	cmp	r2, #0
 8009fe6:	d14b      	bne.n	800a080 <_strtod_l+0x3c0>
 8009fe8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009fea:	4310      	orrs	r0, r2
 8009fec:	d000      	beq.n	8009ff0 <_strtod_l+0x330>
 8009fee:	e6ae      	b.n	8009d4e <_strtod_l+0x8e>
 8009ff0:	4662      	mov	r2, ip
 8009ff2:	2a00      	cmp	r2, #0
 8009ff4:	d000      	beq.n	8009ff8 <_strtod_l+0x338>
 8009ff6:	e6c9      	b.n	8009d8c <_strtod_l+0xcc>
 8009ff8:	2b69      	cmp	r3, #105	; 0x69
 8009ffa:	d025      	beq.n	800a048 <_strtod_l+0x388>
 8009ffc:	dc21      	bgt.n	800a042 <_strtod_l+0x382>
 8009ffe:	2b49      	cmp	r3, #73	; 0x49
 800a000:	d022      	beq.n	800a048 <_strtod_l+0x388>
 800a002:	2b4e      	cmp	r3, #78	; 0x4e
 800a004:	d000      	beq.n	800a008 <_strtod_l+0x348>
 800a006:	e6c1      	b.n	8009d8c <_strtod_l+0xcc>
 800a008:	49a1      	ldr	r1, [pc, #644]	; (800a290 <_strtod_l+0x5d0>)
 800a00a:	a81f      	add	r0, sp, #124	; 0x7c
 800a00c:	f001 fe70 	bl	800bcf0 <__match>
 800a010:	2800      	cmp	r0, #0
 800a012:	d100      	bne.n	800a016 <_strtod_l+0x356>
 800a014:	e6ba      	b.n	8009d8c <_strtod_l+0xcc>
 800a016:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	2b28      	cmp	r3, #40	; 0x28
 800a01c:	d12a      	bne.n	800a074 <_strtod_l+0x3b4>
 800a01e:	499d      	ldr	r1, [pc, #628]	; (800a294 <_strtod_l+0x5d4>)
 800a020:	aa22      	add	r2, sp, #136	; 0x88
 800a022:	a81f      	add	r0, sp, #124	; 0x7c
 800a024:	f001 fe78 	bl	800bd18 <__hexnan>
 800a028:	2805      	cmp	r0, #5
 800a02a:	d123      	bne.n	800a074 <_strtod_l+0x3b4>
 800a02c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a02e:	4a9a      	ldr	r2, [pc, #616]	; (800a298 <_strtod_l+0x5d8>)
 800a030:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800a032:	431a      	orrs	r2, r3
 800a034:	0017      	movs	r7, r2
 800a036:	e68a      	b.n	8009d4e <_strtod_l+0x8e>
 800a038:	210a      	movs	r1, #10
 800a03a:	434a      	muls	r2, r1
 800a03c:	18d2      	adds	r2, r2, r3
 800a03e:	3a30      	subs	r2, #48	; 0x30
 800a040:	e7b8      	b.n	8009fb4 <_strtod_l+0x2f4>
 800a042:	2b6e      	cmp	r3, #110	; 0x6e
 800a044:	d0e0      	beq.n	800a008 <_strtod_l+0x348>
 800a046:	e6a1      	b.n	8009d8c <_strtod_l+0xcc>
 800a048:	4994      	ldr	r1, [pc, #592]	; (800a29c <_strtod_l+0x5dc>)
 800a04a:	a81f      	add	r0, sp, #124	; 0x7c
 800a04c:	f001 fe50 	bl	800bcf0 <__match>
 800a050:	2800      	cmp	r0, #0
 800a052:	d100      	bne.n	800a056 <_strtod_l+0x396>
 800a054:	e69a      	b.n	8009d8c <_strtod_l+0xcc>
 800a056:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a058:	4991      	ldr	r1, [pc, #580]	; (800a2a0 <_strtod_l+0x5e0>)
 800a05a:	3b01      	subs	r3, #1
 800a05c:	a81f      	add	r0, sp, #124	; 0x7c
 800a05e:	931f      	str	r3, [sp, #124]	; 0x7c
 800a060:	f001 fe46 	bl	800bcf0 <__match>
 800a064:	2800      	cmp	r0, #0
 800a066:	d102      	bne.n	800a06e <_strtod_l+0x3ae>
 800a068:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a06a:	3301      	adds	r3, #1
 800a06c:	931f      	str	r3, [sp, #124]	; 0x7c
 800a06e:	2600      	movs	r6, #0
 800a070:	4f89      	ldr	r7, [pc, #548]	; (800a298 <_strtod_l+0x5d8>)
 800a072:	e66c      	b.n	8009d4e <_strtod_l+0x8e>
 800a074:	488b      	ldr	r0, [pc, #556]	; (800a2a4 <_strtod_l+0x5e4>)
 800a076:	f002 fd81 	bl	800cb7c <nan>
 800a07a:	0006      	movs	r6, r0
 800a07c:	000f      	movs	r7, r1
 800a07e:	e666      	b.n	8009d4e <_strtod_l+0x8e>
 800a080:	9b07      	ldr	r3, [sp, #28]
 800a082:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a084:	1a9b      	subs	r3, r3, r2
 800a086:	930a      	str	r3, [sp, #40]	; 0x28
 800a088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d101      	bne.n	800a092 <_strtod_l+0x3d2>
 800a08e:	9b06      	ldr	r3, [sp, #24]
 800a090:	9309      	str	r3, [sp, #36]	; 0x24
 800a092:	9c06      	ldr	r4, [sp, #24]
 800a094:	2c10      	cmp	r4, #16
 800a096:	dd00      	ble.n	800a09a <_strtod_l+0x3da>
 800a098:	2410      	movs	r4, #16
 800a09a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800a09c:	f7f9 f842 	bl	8003124 <__aeabi_ui2d>
 800a0a0:	9b06      	ldr	r3, [sp, #24]
 800a0a2:	0006      	movs	r6, r0
 800a0a4:	000f      	movs	r7, r1
 800a0a6:	2b09      	cmp	r3, #9
 800a0a8:	dd15      	ble.n	800a0d6 <_strtod_l+0x416>
 800a0aa:	0022      	movs	r2, r4
 800a0ac:	4b7e      	ldr	r3, [pc, #504]	; (800a2a8 <_strtod_l+0x5e8>)
 800a0ae:	3a09      	subs	r2, #9
 800a0b0:	00d2      	lsls	r2, r2, #3
 800a0b2:	189b      	adds	r3, r3, r2
 800a0b4:	681a      	ldr	r2, [r3, #0]
 800a0b6:	685b      	ldr	r3, [r3, #4]
 800a0b8:	f7f8 f9b2 	bl	8002420 <__aeabi_dmul>
 800a0bc:	0006      	movs	r6, r0
 800a0be:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a0c0:	000f      	movs	r7, r1
 800a0c2:	f7f9 f82f 	bl	8003124 <__aeabi_ui2d>
 800a0c6:	0002      	movs	r2, r0
 800a0c8:	000b      	movs	r3, r1
 800a0ca:	0030      	movs	r0, r6
 800a0cc:	0039      	movs	r1, r7
 800a0ce:	f7f7 fa69 	bl	80015a4 <__aeabi_dadd>
 800a0d2:	0006      	movs	r6, r0
 800a0d4:	000f      	movs	r7, r1
 800a0d6:	9b06      	ldr	r3, [sp, #24]
 800a0d8:	2b0f      	cmp	r3, #15
 800a0da:	dc39      	bgt.n	800a150 <_strtod_l+0x490>
 800a0dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d100      	bne.n	800a0e4 <_strtod_l+0x424>
 800a0e2:	e634      	b.n	8009d4e <_strtod_l+0x8e>
 800a0e4:	dd24      	ble.n	800a130 <_strtod_l+0x470>
 800a0e6:	2b16      	cmp	r3, #22
 800a0e8:	dc09      	bgt.n	800a0fe <_strtod_l+0x43e>
 800a0ea:	496f      	ldr	r1, [pc, #444]	; (800a2a8 <_strtod_l+0x5e8>)
 800a0ec:	00db      	lsls	r3, r3, #3
 800a0ee:	18c9      	adds	r1, r1, r3
 800a0f0:	0032      	movs	r2, r6
 800a0f2:	6808      	ldr	r0, [r1, #0]
 800a0f4:	6849      	ldr	r1, [r1, #4]
 800a0f6:	003b      	movs	r3, r7
 800a0f8:	f7f8 f992 	bl	8002420 <__aeabi_dmul>
 800a0fc:	e7bd      	b.n	800a07a <_strtod_l+0x3ba>
 800a0fe:	2325      	movs	r3, #37	; 0x25
 800a100:	9a06      	ldr	r2, [sp, #24]
 800a102:	1a9b      	subs	r3, r3, r2
 800a104:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a106:	4293      	cmp	r3, r2
 800a108:	db22      	blt.n	800a150 <_strtod_l+0x490>
 800a10a:	240f      	movs	r4, #15
 800a10c:	9b06      	ldr	r3, [sp, #24]
 800a10e:	4d66      	ldr	r5, [pc, #408]	; (800a2a8 <_strtod_l+0x5e8>)
 800a110:	1ae4      	subs	r4, r4, r3
 800a112:	00e1      	lsls	r1, r4, #3
 800a114:	1869      	adds	r1, r5, r1
 800a116:	0032      	movs	r2, r6
 800a118:	6808      	ldr	r0, [r1, #0]
 800a11a:	6849      	ldr	r1, [r1, #4]
 800a11c:	003b      	movs	r3, r7
 800a11e:	f7f8 f97f 	bl	8002420 <__aeabi_dmul>
 800a122:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a124:	1b1c      	subs	r4, r3, r4
 800a126:	00e4      	lsls	r4, r4, #3
 800a128:	192c      	adds	r4, r5, r4
 800a12a:	6822      	ldr	r2, [r4, #0]
 800a12c:	6863      	ldr	r3, [r4, #4]
 800a12e:	e7e3      	b.n	800a0f8 <_strtod_l+0x438>
 800a130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a132:	3316      	adds	r3, #22
 800a134:	db0c      	blt.n	800a150 <_strtod_l+0x490>
 800a136:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a138:	9a07      	ldr	r2, [sp, #28]
 800a13a:	0030      	movs	r0, r6
 800a13c:	1a9a      	subs	r2, r3, r2
 800a13e:	4b5a      	ldr	r3, [pc, #360]	; (800a2a8 <_strtod_l+0x5e8>)
 800a140:	00d2      	lsls	r2, r2, #3
 800a142:	189b      	adds	r3, r3, r2
 800a144:	0039      	movs	r1, r7
 800a146:	681a      	ldr	r2, [r3, #0]
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	f7f7 fd67 	bl	8001c1c <__aeabi_ddiv>
 800a14e:	e794      	b.n	800a07a <_strtod_l+0x3ba>
 800a150:	9b06      	ldr	r3, [sp, #24]
 800a152:	1b1c      	subs	r4, r3, r4
 800a154:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a156:	18e4      	adds	r4, r4, r3
 800a158:	2c00      	cmp	r4, #0
 800a15a:	dd72      	ble.n	800a242 <_strtod_l+0x582>
 800a15c:	230f      	movs	r3, #15
 800a15e:	0021      	movs	r1, r4
 800a160:	4019      	ands	r1, r3
 800a162:	421c      	tst	r4, r3
 800a164:	d00a      	beq.n	800a17c <_strtod_l+0x4bc>
 800a166:	00cb      	lsls	r3, r1, #3
 800a168:	494f      	ldr	r1, [pc, #316]	; (800a2a8 <_strtod_l+0x5e8>)
 800a16a:	0032      	movs	r2, r6
 800a16c:	18c9      	adds	r1, r1, r3
 800a16e:	6808      	ldr	r0, [r1, #0]
 800a170:	6849      	ldr	r1, [r1, #4]
 800a172:	003b      	movs	r3, r7
 800a174:	f7f8 f954 	bl	8002420 <__aeabi_dmul>
 800a178:	0006      	movs	r6, r0
 800a17a:	000f      	movs	r7, r1
 800a17c:	230f      	movs	r3, #15
 800a17e:	439c      	bics	r4, r3
 800a180:	d04a      	beq.n	800a218 <_strtod_l+0x558>
 800a182:	3326      	adds	r3, #38	; 0x26
 800a184:	33ff      	adds	r3, #255	; 0xff
 800a186:	429c      	cmp	r4, r3
 800a188:	dd22      	ble.n	800a1d0 <_strtod_l+0x510>
 800a18a:	2300      	movs	r3, #0
 800a18c:	9306      	str	r3, [sp, #24]
 800a18e:	9307      	str	r3, [sp, #28]
 800a190:	930b      	str	r3, [sp, #44]	; 0x2c
 800a192:	9309      	str	r3, [sp, #36]	; 0x24
 800a194:	2322      	movs	r3, #34	; 0x22
 800a196:	2600      	movs	r6, #0
 800a198:	9a05      	ldr	r2, [sp, #20]
 800a19a:	4f3f      	ldr	r7, [pc, #252]	; (800a298 <_strtod_l+0x5d8>)
 800a19c:	6013      	str	r3, [r2, #0]
 800a19e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1a0:	42b3      	cmp	r3, r6
 800a1a2:	d100      	bne.n	800a1a6 <_strtod_l+0x4e6>
 800a1a4:	e5d3      	b.n	8009d4e <_strtod_l+0x8e>
 800a1a6:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a1a8:	9805      	ldr	r0, [sp, #20]
 800a1aa:	f001 fed3 	bl	800bf54 <_Bfree>
 800a1ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a1b0:	9805      	ldr	r0, [sp, #20]
 800a1b2:	f001 fecf 	bl	800bf54 <_Bfree>
 800a1b6:	9907      	ldr	r1, [sp, #28]
 800a1b8:	9805      	ldr	r0, [sp, #20]
 800a1ba:	f001 fecb 	bl	800bf54 <_Bfree>
 800a1be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a1c0:	9805      	ldr	r0, [sp, #20]
 800a1c2:	f001 fec7 	bl	800bf54 <_Bfree>
 800a1c6:	9906      	ldr	r1, [sp, #24]
 800a1c8:	9805      	ldr	r0, [sp, #20]
 800a1ca:	f001 fec3 	bl	800bf54 <_Bfree>
 800a1ce:	e5be      	b.n	8009d4e <_strtod_l+0x8e>
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	0030      	movs	r0, r6
 800a1d4:	0039      	movs	r1, r7
 800a1d6:	4d35      	ldr	r5, [pc, #212]	; (800a2ac <_strtod_l+0x5ec>)
 800a1d8:	1124      	asrs	r4, r4, #4
 800a1da:	9308      	str	r3, [sp, #32]
 800a1dc:	2c01      	cmp	r4, #1
 800a1de:	dc1e      	bgt.n	800a21e <_strtod_l+0x55e>
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d001      	beq.n	800a1e8 <_strtod_l+0x528>
 800a1e4:	0006      	movs	r6, r0
 800a1e6:	000f      	movs	r7, r1
 800a1e8:	4b31      	ldr	r3, [pc, #196]	; (800a2b0 <_strtod_l+0x5f0>)
 800a1ea:	0032      	movs	r2, r6
 800a1ec:	18ff      	adds	r7, r7, r3
 800a1ee:	9b08      	ldr	r3, [sp, #32]
 800a1f0:	00dd      	lsls	r5, r3, #3
 800a1f2:	4b2e      	ldr	r3, [pc, #184]	; (800a2ac <_strtod_l+0x5ec>)
 800a1f4:	195d      	adds	r5, r3, r5
 800a1f6:	6828      	ldr	r0, [r5, #0]
 800a1f8:	6869      	ldr	r1, [r5, #4]
 800a1fa:	003b      	movs	r3, r7
 800a1fc:	f7f8 f910 	bl	8002420 <__aeabi_dmul>
 800a200:	4b25      	ldr	r3, [pc, #148]	; (800a298 <_strtod_l+0x5d8>)
 800a202:	4a2c      	ldr	r2, [pc, #176]	; (800a2b4 <_strtod_l+0x5f4>)
 800a204:	0006      	movs	r6, r0
 800a206:	400b      	ands	r3, r1
 800a208:	4293      	cmp	r3, r2
 800a20a:	d8be      	bhi.n	800a18a <_strtod_l+0x4ca>
 800a20c:	4a2a      	ldr	r2, [pc, #168]	; (800a2b8 <_strtod_l+0x5f8>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d913      	bls.n	800a23a <_strtod_l+0x57a>
 800a212:	2601      	movs	r6, #1
 800a214:	4f29      	ldr	r7, [pc, #164]	; (800a2bc <_strtod_l+0x5fc>)
 800a216:	4276      	negs	r6, r6
 800a218:	2300      	movs	r3, #0
 800a21a:	9308      	str	r3, [sp, #32]
 800a21c:	e087      	b.n	800a32e <_strtod_l+0x66e>
 800a21e:	2201      	movs	r2, #1
 800a220:	4214      	tst	r4, r2
 800a222:	d004      	beq.n	800a22e <_strtod_l+0x56e>
 800a224:	682a      	ldr	r2, [r5, #0]
 800a226:	686b      	ldr	r3, [r5, #4]
 800a228:	f7f8 f8fa 	bl	8002420 <__aeabi_dmul>
 800a22c:	2301      	movs	r3, #1
 800a22e:	9a08      	ldr	r2, [sp, #32]
 800a230:	1064      	asrs	r4, r4, #1
 800a232:	3201      	adds	r2, #1
 800a234:	9208      	str	r2, [sp, #32]
 800a236:	3508      	adds	r5, #8
 800a238:	e7d0      	b.n	800a1dc <_strtod_l+0x51c>
 800a23a:	23d4      	movs	r3, #212	; 0xd4
 800a23c:	049b      	lsls	r3, r3, #18
 800a23e:	18cf      	adds	r7, r1, r3
 800a240:	e7ea      	b.n	800a218 <_strtod_l+0x558>
 800a242:	2c00      	cmp	r4, #0
 800a244:	d0e8      	beq.n	800a218 <_strtod_l+0x558>
 800a246:	4264      	negs	r4, r4
 800a248:	220f      	movs	r2, #15
 800a24a:	0023      	movs	r3, r4
 800a24c:	4013      	ands	r3, r2
 800a24e:	4214      	tst	r4, r2
 800a250:	d00a      	beq.n	800a268 <_strtod_l+0x5a8>
 800a252:	00da      	lsls	r2, r3, #3
 800a254:	4b14      	ldr	r3, [pc, #80]	; (800a2a8 <_strtod_l+0x5e8>)
 800a256:	0030      	movs	r0, r6
 800a258:	189b      	adds	r3, r3, r2
 800a25a:	0039      	movs	r1, r7
 800a25c:	681a      	ldr	r2, [r3, #0]
 800a25e:	685b      	ldr	r3, [r3, #4]
 800a260:	f7f7 fcdc 	bl	8001c1c <__aeabi_ddiv>
 800a264:	0006      	movs	r6, r0
 800a266:	000f      	movs	r7, r1
 800a268:	1124      	asrs	r4, r4, #4
 800a26a:	d0d5      	beq.n	800a218 <_strtod_l+0x558>
 800a26c:	2c1f      	cmp	r4, #31
 800a26e:	dd27      	ble.n	800a2c0 <_strtod_l+0x600>
 800a270:	2300      	movs	r3, #0
 800a272:	9306      	str	r3, [sp, #24]
 800a274:	9307      	str	r3, [sp, #28]
 800a276:	930b      	str	r3, [sp, #44]	; 0x2c
 800a278:	9309      	str	r3, [sp, #36]	; 0x24
 800a27a:	2322      	movs	r3, #34	; 0x22
 800a27c:	9a05      	ldr	r2, [sp, #20]
 800a27e:	2600      	movs	r6, #0
 800a280:	6013      	str	r3, [r2, #0]
 800a282:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a284:	2700      	movs	r7, #0
 800a286:	2b00      	cmp	r3, #0
 800a288:	d18d      	bne.n	800a1a6 <_strtod_l+0x4e6>
 800a28a:	e560      	b.n	8009d4e <_strtod_l+0x8e>
 800a28c:	00004e1f 	.word	0x00004e1f
 800a290:	0800dabd 	.word	0x0800dabd
 800a294:	0800db00 	.word	0x0800db00
 800a298:	7ff00000 	.word	0x7ff00000
 800a29c:	0800dab5 	.word	0x0800dab5
 800a2a0:	0800db43 	.word	0x0800db43
 800a2a4:	0800ddf0 	.word	0x0800ddf0
 800a2a8:	0800dcd0 	.word	0x0800dcd0
 800a2ac:	0800dca8 	.word	0x0800dca8
 800a2b0:	fcb00000 	.word	0xfcb00000
 800a2b4:	7ca00000 	.word	0x7ca00000
 800a2b8:	7c900000 	.word	0x7c900000
 800a2bc:	7fefffff 	.word	0x7fefffff
 800a2c0:	2310      	movs	r3, #16
 800a2c2:	0022      	movs	r2, r4
 800a2c4:	401a      	ands	r2, r3
 800a2c6:	9208      	str	r2, [sp, #32]
 800a2c8:	421c      	tst	r4, r3
 800a2ca:	d001      	beq.n	800a2d0 <_strtod_l+0x610>
 800a2cc:	335a      	adds	r3, #90	; 0x5a
 800a2ce:	9308      	str	r3, [sp, #32]
 800a2d0:	0030      	movs	r0, r6
 800a2d2:	0039      	movs	r1, r7
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	4dc5      	ldr	r5, [pc, #788]	; (800a5ec <_strtod_l+0x92c>)
 800a2d8:	2201      	movs	r2, #1
 800a2da:	4214      	tst	r4, r2
 800a2dc:	d004      	beq.n	800a2e8 <_strtod_l+0x628>
 800a2de:	682a      	ldr	r2, [r5, #0]
 800a2e0:	686b      	ldr	r3, [r5, #4]
 800a2e2:	f7f8 f89d 	bl	8002420 <__aeabi_dmul>
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	1064      	asrs	r4, r4, #1
 800a2ea:	3508      	adds	r5, #8
 800a2ec:	2c00      	cmp	r4, #0
 800a2ee:	d1f3      	bne.n	800a2d8 <_strtod_l+0x618>
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d001      	beq.n	800a2f8 <_strtod_l+0x638>
 800a2f4:	0006      	movs	r6, r0
 800a2f6:	000f      	movs	r7, r1
 800a2f8:	9b08      	ldr	r3, [sp, #32]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d00f      	beq.n	800a31e <_strtod_l+0x65e>
 800a2fe:	236b      	movs	r3, #107	; 0x6b
 800a300:	007a      	lsls	r2, r7, #1
 800a302:	0d52      	lsrs	r2, r2, #21
 800a304:	0039      	movs	r1, r7
 800a306:	1a9b      	subs	r3, r3, r2
 800a308:	2b00      	cmp	r3, #0
 800a30a:	dd08      	ble.n	800a31e <_strtod_l+0x65e>
 800a30c:	2b1f      	cmp	r3, #31
 800a30e:	dc00      	bgt.n	800a312 <_strtod_l+0x652>
 800a310:	e124      	b.n	800a55c <_strtod_l+0x89c>
 800a312:	2600      	movs	r6, #0
 800a314:	2b34      	cmp	r3, #52	; 0x34
 800a316:	dc00      	bgt.n	800a31a <_strtod_l+0x65a>
 800a318:	e119      	b.n	800a54e <_strtod_l+0x88e>
 800a31a:	27dc      	movs	r7, #220	; 0xdc
 800a31c:	04bf      	lsls	r7, r7, #18
 800a31e:	2200      	movs	r2, #0
 800a320:	2300      	movs	r3, #0
 800a322:	0030      	movs	r0, r6
 800a324:	0039      	movs	r1, r7
 800a326:	f7f6 f88f 	bl	8000448 <__aeabi_dcmpeq>
 800a32a:	2800      	cmp	r0, #0
 800a32c:	d1a0      	bne.n	800a270 <_strtod_l+0x5b0>
 800a32e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a330:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a332:	9300      	str	r3, [sp, #0]
 800a334:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a336:	9b06      	ldr	r3, [sp, #24]
 800a338:	9805      	ldr	r0, [sp, #20]
 800a33a:	f001 fe73 	bl	800c024 <__s2b>
 800a33e:	900b      	str	r0, [sp, #44]	; 0x2c
 800a340:	2800      	cmp	r0, #0
 800a342:	d100      	bne.n	800a346 <_strtod_l+0x686>
 800a344:	e721      	b.n	800a18a <_strtod_l+0x4ca>
 800a346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a348:	9907      	ldr	r1, [sp, #28]
 800a34a:	17da      	asrs	r2, r3, #31
 800a34c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a34e:	1a5b      	subs	r3, r3, r1
 800a350:	401a      	ands	r2, r3
 800a352:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a354:	9215      	str	r2, [sp, #84]	; 0x54
 800a356:	43db      	mvns	r3, r3
 800a358:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a35a:	17db      	asrs	r3, r3, #31
 800a35c:	401a      	ands	r2, r3
 800a35e:	2300      	movs	r3, #0
 800a360:	921a      	str	r2, [sp, #104]	; 0x68
 800a362:	9306      	str	r3, [sp, #24]
 800a364:	9307      	str	r3, [sp, #28]
 800a366:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a368:	9805      	ldr	r0, [sp, #20]
 800a36a:	6859      	ldr	r1, [r3, #4]
 800a36c:	f001 fdae 	bl	800becc <_Balloc>
 800a370:	9009      	str	r0, [sp, #36]	; 0x24
 800a372:	2800      	cmp	r0, #0
 800a374:	d100      	bne.n	800a378 <_strtod_l+0x6b8>
 800a376:	e70d      	b.n	800a194 <_strtod_l+0x4d4>
 800a378:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a37a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a37c:	691b      	ldr	r3, [r3, #16]
 800a37e:	310c      	adds	r1, #12
 800a380:	1c9a      	adds	r2, r3, #2
 800a382:	0092      	lsls	r2, r2, #2
 800a384:	300c      	adds	r0, #12
 800a386:	930c      	str	r3, [sp, #48]	; 0x30
 800a388:	f7fe fce2 	bl	8008d50 <memcpy>
 800a38c:	ab22      	add	r3, sp, #136	; 0x88
 800a38e:	9301      	str	r3, [sp, #4]
 800a390:	ab21      	add	r3, sp, #132	; 0x84
 800a392:	9300      	str	r3, [sp, #0]
 800a394:	0032      	movs	r2, r6
 800a396:	003b      	movs	r3, r7
 800a398:	9805      	ldr	r0, [sp, #20]
 800a39a:	9612      	str	r6, [sp, #72]	; 0x48
 800a39c:	9713      	str	r7, [sp, #76]	; 0x4c
 800a39e:	f002 f98d 	bl	800c6bc <__d2b>
 800a3a2:	9020      	str	r0, [sp, #128]	; 0x80
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	d100      	bne.n	800a3aa <_strtod_l+0x6ea>
 800a3a8:	e6f4      	b.n	800a194 <_strtod_l+0x4d4>
 800a3aa:	2101      	movs	r1, #1
 800a3ac:	9805      	ldr	r0, [sp, #20]
 800a3ae:	f001 fecd 	bl	800c14c <__i2b>
 800a3b2:	9007      	str	r0, [sp, #28]
 800a3b4:	2800      	cmp	r0, #0
 800a3b6:	d100      	bne.n	800a3ba <_strtod_l+0x6fa>
 800a3b8:	e6ec      	b.n	800a194 <_strtod_l+0x4d4>
 800a3ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3bc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a3be:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a3c0:	1ad4      	subs	r4, r2, r3
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	db01      	blt.n	800a3ca <_strtod_l+0x70a>
 800a3c6:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 800a3c8:	195d      	adds	r5, r3, r5
 800a3ca:	9908      	ldr	r1, [sp, #32]
 800a3cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a3ce:	1a5b      	subs	r3, r3, r1
 800a3d0:	2136      	movs	r1, #54	; 0x36
 800a3d2:	189b      	adds	r3, r3, r2
 800a3d4:	1a8a      	subs	r2, r1, r2
 800a3d6:	4986      	ldr	r1, [pc, #536]	; (800a5f0 <_strtod_l+0x930>)
 800a3d8:	2001      	movs	r0, #1
 800a3da:	468c      	mov	ip, r1
 800a3dc:	2100      	movs	r1, #0
 800a3de:	3b01      	subs	r3, #1
 800a3e0:	9110      	str	r1, [sp, #64]	; 0x40
 800a3e2:	9014      	str	r0, [sp, #80]	; 0x50
 800a3e4:	4563      	cmp	r3, ip
 800a3e6:	da07      	bge.n	800a3f8 <_strtod_l+0x738>
 800a3e8:	4661      	mov	r1, ip
 800a3ea:	1ac9      	subs	r1, r1, r3
 800a3ec:	1a52      	subs	r2, r2, r1
 800a3ee:	291f      	cmp	r1, #31
 800a3f0:	dd00      	ble.n	800a3f4 <_strtod_l+0x734>
 800a3f2:	e0b8      	b.n	800a566 <_strtod_l+0x8a6>
 800a3f4:	4088      	lsls	r0, r1
 800a3f6:	9014      	str	r0, [sp, #80]	; 0x50
 800a3f8:	18ab      	adds	r3, r5, r2
 800a3fa:	930c      	str	r3, [sp, #48]	; 0x30
 800a3fc:	18a4      	adds	r4, r4, r2
 800a3fe:	9b08      	ldr	r3, [sp, #32]
 800a400:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a402:	191c      	adds	r4, r3, r4
 800a404:	002b      	movs	r3, r5
 800a406:	4295      	cmp	r5, r2
 800a408:	dd00      	ble.n	800a40c <_strtod_l+0x74c>
 800a40a:	0013      	movs	r3, r2
 800a40c:	42a3      	cmp	r3, r4
 800a40e:	dd00      	ble.n	800a412 <_strtod_l+0x752>
 800a410:	0023      	movs	r3, r4
 800a412:	2b00      	cmp	r3, #0
 800a414:	dd04      	ble.n	800a420 <_strtod_l+0x760>
 800a416:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a418:	1ae4      	subs	r4, r4, r3
 800a41a:	1ad2      	subs	r2, r2, r3
 800a41c:	920c      	str	r2, [sp, #48]	; 0x30
 800a41e:	1aed      	subs	r5, r5, r3
 800a420:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a422:	2b00      	cmp	r3, #0
 800a424:	dd17      	ble.n	800a456 <_strtod_l+0x796>
 800a426:	001a      	movs	r2, r3
 800a428:	9907      	ldr	r1, [sp, #28]
 800a42a:	9805      	ldr	r0, [sp, #20]
 800a42c:	f001 ff54 	bl	800c2d8 <__pow5mult>
 800a430:	9007      	str	r0, [sp, #28]
 800a432:	2800      	cmp	r0, #0
 800a434:	d100      	bne.n	800a438 <_strtod_l+0x778>
 800a436:	e6ad      	b.n	800a194 <_strtod_l+0x4d4>
 800a438:	0001      	movs	r1, r0
 800a43a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a43c:	9805      	ldr	r0, [sp, #20]
 800a43e:	f001 fe9b 	bl	800c178 <__multiply>
 800a442:	900f      	str	r0, [sp, #60]	; 0x3c
 800a444:	2800      	cmp	r0, #0
 800a446:	d100      	bne.n	800a44a <_strtod_l+0x78a>
 800a448:	e6a4      	b.n	800a194 <_strtod_l+0x4d4>
 800a44a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a44c:	9805      	ldr	r0, [sp, #20]
 800a44e:	f001 fd81 	bl	800bf54 <_Bfree>
 800a452:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a454:	9320      	str	r3, [sp, #128]	; 0x80
 800a456:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a458:	2b00      	cmp	r3, #0
 800a45a:	dd00      	ble.n	800a45e <_strtod_l+0x79e>
 800a45c:	e089      	b.n	800a572 <_strtod_l+0x8b2>
 800a45e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a460:	2b00      	cmp	r3, #0
 800a462:	dd08      	ble.n	800a476 <_strtod_l+0x7b6>
 800a464:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a466:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a468:	9805      	ldr	r0, [sp, #20]
 800a46a:	f001 ff35 	bl	800c2d8 <__pow5mult>
 800a46e:	9009      	str	r0, [sp, #36]	; 0x24
 800a470:	2800      	cmp	r0, #0
 800a472:	d100      	bne.n	800a476 <_strtod_l+0x7b6>
 800a474:	e68e      	b.n	800a194 <_strtod_l+0x4d4>
 800a476:	2c00      	cmp	r4, #0
 800a478:	dd08      	ble.n	800a48c <_strtod_l+0x7cc>
 800a47a:	0022      	movs	r2, r4
 800a47c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a47e:	9805      	ldr	r0, [sp, #20]
 800a480:	f001 ff86 	bl	800c390 <__lshift>
 800a484:	9009      	str	r0, [sp, #36]	; 0x24
 800a486:	2800      	cmp	r0, #0
 800a488:	d100      	bne.n	800a48c <_strtod_l+0x7cc>
 800a48a:	e683      	b.n	800a194 <_strtod_l+0x4d4>
 800a48c:	2d00      	cmp	r5, #0
 800a48e:	dd08      	ble.n	800a4a2 <_strtod_l+0x7e2>
 800a490:	002a      	movs	r2, r5
 800a492:	9907      	ldr	r1, [sp, #28]
 800a494:	9805      	ldr	r0, [sp, #20]
 800a496:	f001 ff7b 	bl	800c390 <__lshift>
 800a49a:	9007      	str	r0, [sp, #28]
 800a49c:	2800      	cmp	r0, #0
 800a49e:	d100      	bne.n	800a4a2 <_strtod_l+0x7e2>
 800a4a0:	e678      	b.n	800a194 <_strtod_l+0x4d4>
 800a4a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4a4:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a4a6:	9805      	ldr	r0, [sp, #20]
 800a4a8:	f001 fffc 	bl	800c4a4 <__mdiff>
 800a4ac:	9006      	str	r0, [sp, #24]
 800a4ae:	2800      	cmp	r0, #0
 800a4b0:	d100      	bne.n	800a4b4 <_strtod_l+0x7f4>
 800a4b2:	e66f      	b.n	800a194 <_strtod_l+0x4d4>
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	68c3      	ldr	r3, [r0, #12]
 800a4b8:	9907      	ldr	r1, [sp, #28]
 800a4ba:	60c2      	str	r2, [r0, #12]
 800a4bc:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4be:	f001 ffd5 	bl	800c46c <__mcmp>
 800a4c2:	2800      	cmp	r0, #0
 800a4c4:	da5f      	bge.n	800a586 <_strtod_l+0x8c6>
 800a4c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a4c8:	4333      	orrs	r3, r6
 800a4ca:	d000      	beq.n	800a4ce <_strtod_l+0x80e>
 800a4cc:	e08a      	b.n	800a5e4 <_strtod_l+0x924>
 800a4ce:	033b      	lsls	r3, r7, #12
 800a4d0:	d000      	beq.n	800a4d4 <_strtod_l+0x814>
 800a4d2:	e087      	b.n	800a5e4 <_strtod_l+0x924>
 800a4d4:	22d6      	movs	r2, #214	; 0xd6
 800a4d6:	4b47      	ldr	r3, [pc, #284]	; (800a5f4 <_strtod_l+0x934>)
 800a4d8:	04d2      	lsls	r2, r2, #19
 800a4da:	403b      	ands	r3, r7
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d800      	bhi.n	800a4e2 <_strtod_l+0x822>
 800a4e0:	e080      	b.n	800a5e4 <_strtod_l+0x924>
 800a4e2:	9b06      	ldr	r3, [sp, #24]
 800a4e4:	695b      	ldr	r3, [r3, #20]
 800a4e6:	930a      	str	r3, [sp, #40]	; 0x28
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d104      	bne.n	800a4f6 <_strtod_l+0x836>
 800a4ec:	9b06      	ldr	r3, [sp, #24]
 800a4ee:	691b      	ldr	r3, [r3, #16]
 800a4f0:	930a      	str	r3, [sp, #40]	; 0x28
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	dd76      	ble.n	800a5e4 <_strtod_l+0x924>
 800a4f6:	9906      	ldr	r1, [sp, #24]
 800a4f8:	2201      	movs	r2, #1
 800a4fa:	9805      	ldr	r0, [sp, #20]
 800a4fc:	f001 ff48 	bl	800c390 <__lshift>
 800a500:	9907      	ldr	r1, [sp, #28]
 800a502:	9006      	str	r0, [sp, #24]
 800a504:	f001 ffb2 	bl	800c46c <__mcmp>
 800a508:	2800      	cmp	r0, #0
 800a50a:	dd6b      	ble.n	800a5e4 <_strtod_l+0x924>
 800a50c:	9908      	ldr	r1, [sp, #32]
 800a50e:	003b      	movs	r3, r7
 800a510:	4a38      	ldr	r2, [pc, #224]	; (800a5f4 <_strtod_l+0x934>)
 800a512:	2900      	cmp	r1, #0
 800a514:	d100      	bne.n	800a518 <_strtod_l+0x858>
 800a516:	e092      	b.n	800a63e <_strtod_l+0x97e>
 800a518:	0011      	movs	r1, r2
 800a51a:	20d6      	movs	r0, #214	; 0xd6
 800a51c:	4039      	ands	r1, r7
 800a51e:	04c0      	lsls	r0, r0, #19
 800a520:	4281      	cmp	r1, r0
 800a522:	dd00      	ble.n	800a526 <_strtod_l+0x866>
 800a524:	e08b      	b.n	800a63e <_strtod_l+0x97e>
 800a526:	23dc      	movs	r3, #220	; 0xdc
 800a528:	049b      	lsls	r3, r3, #18
 800a52a:	4299      	cmp	r1, r3
 800a52c:	dc00      	bgt.n	800a530 <_strtod_l+0x870>
 800a52e:	e6a4      	b.n	800a27a <_strtod_l+0x5ba>
 800a530:	0030      	movs	r0, r6
 800a532:	0039      	movs	r1, r7
 800a534:	2200      	movs	r2, #0
 800a536:	4b30      	ldr	r3, [pc, #192]	; (800a5f8 <_strtod_l+0x938>)
 800a538:	f7f7 ff72 	bl	8002420 <__aeabi_dmul>
 800a53c:	0006      	movs	r6, r0
 800a53e:	000f      	movs	r7, r1
 800a540:	4308      	orrs	r0, r1
 800a542:	d000      	beq.n	800a546 <_strtod_l+0x886>
 800a544:	e62f      	b.n	800a1a6 <_strtod_l+0x4e6>
 800a546:	2322      	movs	r3, #34	; 0x22
 800a548:	9a05      	ldr	r2, [sp, #20]
 800a54a:	6013      	str	r3, [r2, #0]
 800a54c:	e62b      	b.n	800a1a6 <_strtod_l+0x4e6>
 800a54e:	234b      	movs	r3, #75	; 0x4b
 800a550:	1a9a      	subs	r2, r3, r2
 800a552:	3b4c      	subs	r3, #76	; 0x4c
 800a554:	4093      	lsls	r3, r2
 800a556:	4019      	ands	r1, r3
 800a558:	000f      	movs	r7, r1
 800a55a:	e6e0      	b.n	800a31e <_strtod_l+0x65e>
 800a55c:	2201      	movs	r2, #1
 800a55e:	4252      	negs	r2, r2
 800a560:	409a      	lsls	r2, r3
 800a562:	4016      	ands	r6, r2
 800a564:	e6db      	b.n	800a31e <_strtod_l+0x65e>
 800a566:	4925      	ldr	r1, [pc, #148]	; (800a5fc <_strtod_l+0x93c>)
 800a568:	1acb      	subs	r3, r1, r3
 800a56a:	0001      	movs	r1, r0
 800a56c:	4099      	lsls	r1, r3
 800a56e:	9110      	str	r1, [sp, #64]	; 0x40
 800a570:	e741      	b.n	800a3f6 <_strtod_l+0x736>
 800a572:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a574:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a576:	9805      	ldr	r0, [sp, #20]
 800a578:	f001 ff0a 	bl	800c390 <__lshift>
 800a57c:	9020      	str	r0, [sp, #128]	; 0x80
 800a57e:	2800      	cmp	r0, #0
 800a580:	d000      	beq.n	800a584 <_strtod_l+0x8c4>
 800a582:	e76c      	b.n	800a45e <_strtod_l+0x79e>
 800a584:	e606      	b.n	800a194 <_strtod_l+0x4d4>
 800a586:	970c      	str	r7, [sp, #48]	; 0x30
 800a588:	2800      	cmp	r0, #0
 800a58a:	d176      	bne.n	800a67a <_strtod_l+0x9ba>
 800a58c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a58e:	033b      	lsls	r3, r7, #12
 800a590:	0b1b      	lsrs	r3, r3, #12
 800a592:	2a00      	cmp	r2, #0
 800a594:	d038      	beq.n	800a608 <_strtod_l+0x948>
 800a596:	4a1a      	ldr	r2, [pc, #104]	; (800a600 <_strtod_l+0x940>)
 800a598:	4293      	cmp	r3, r2
 800a59a:	d138      	bne.n	800a60e <_strtod_l+0x94e>
 800a59c:	2201      	movs	r2, #1
 800a59e:	9b08      	ldr	r3, [sp, #32]
 800a5a0:	4252      	negs	r2, r2
 800a5a2:	0031      	movs	r1, r6
 800a5a4:	0010      	movs	r0, r2
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d00b      	beq.n	800a5c2 <_strtod_l+0x902>
 800a5aa:	24d4      	movs	r4, #212	; 0xd4
 800a5ac:	4b11      	ldr	r3, [pc, #68]	; (800a5f4 <_strtod_l+0x934>)
 800a5ae:	0010      	movs	r0, r2
 800a5b0:	403b      	ands	r3, r7
 800a5b2:	04e4      	lsls	r4, r4, #19
 800a5b4:	42a3      	cmp	r3, r4
 800a5b6:	d804      	bhi.n	800a5c2 <_strtod_l+0x902>
 800a5b8:	306c      	adds	r0, #108	; 0x6c
 800a5ba:	0d1b      	lsrs	r3, r3, #20
 800a5bc:	1ac3      	subs	r3, r0, r3
 800a5be:	409a      	lsls	r2, r3
 800a5c0:	0010      	movs	r0, r2
 800a5c2:	4281      	cmp	r1, r0
 800a5c4:	d123      	bne.n	800a60e <_strtod_l+0x94e>
 800a5c6:	4b0f      	ldr	r3, [pc, #60]	; (800a604 <_strtod_l+0x944>)
 800a5c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5ca:	429a      	cmp	r2, r3
 800a5cc:	d102      	bne.n	800a5d4 <_strtod_l+0x914>
 800a5ce:	1c4b      	adds	r3, r1, #1
 800a5d0:	d100      	bne.n	800a5d4 <_strtod_l+0x914>
 800a5d2:	e5df      	b.n	800a194 <_strtod_l+0x4d4>
 800a5d4:	4b07      	ldr	r3, [pc, #28]	; (800a5f4 <_strtod_l+0x934>)
 800a5d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5d8:	2600      	movs	r6, #0
 800a5da:	401a      	ands	r2, r3
 800a5dc:	0013      	movs	r3, r2
 800a5de:	2280      	movs	r2, #128	; 0x80
 800a5e0:	0352      	lsls	r2, r2, #13
 800a5e2:	189f      	adds	r7, r3, r2
 800a5e4:	9b08      	ldr	r3, [sp, #32]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d1a2      	bne.n	800a530 <_strtod_l+0x870>
 800a5ea:	e5dc      	b.n	800a1a6 <_strtod_l+0x4e6>
 800a5ec:	0800db18 	.word	0x0800db18
 800a5f0:	fffffc02 	.word	0xfffffc02
 800a5f4:	7ff00000 	.word	0x7ff00000
 800a5f8:	39500000 	.word	0x39500000
 800a5fc:	fffffbe2 	.word	0xfffffbe2
 800a600:	000fffff 	.word	0x000fffff
 800a604:	7fefffff 	.word	0x7fefffff
 800a608:	4333      	orrs	r3, r6
 800a60a:	d100      	bne.n	800a60e <_strtod_l+0x94e>
 800a60c:	e77e      	b.n	800a50c <_strtod_l+0x84c>
 800a60e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a610:	2b00      	cmp	r3, #0
 800a612:	d01d      	beq.n	800a650 <_strtod_l+0x990>
 800a614:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a616:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a618:	4213      	tst	r3, r2
 800a61a:	d0e3      	beq.n	800a5e4 <_strtod_l+0x924>
 800a61c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a61e:	0030      	movs	r0, r6
 800a620:	0039      	movs	r1, r7
 800a622:	9a08      	ldr	r2, [sp, #32]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d017      	beq.n	800a658 <_strtod_l+0x998>
 800a628:	f7ff fb32 	bl	8009c90 <sulp>
 800a62c:	0002      	movs	r2, r0
 800a62e:	000b      	movs	r3, r1
 800a630:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a632:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a634:	f7f6 ffb6 	bl	80015a4 <__aeabi_dadd>
 800a638:	0006      	movs	r6, r0
 800a63a:	000f      	movs	r7, r1
 800a63c:	e7d2      	b.n	800a5e4 <_strtod_l+0x924>
 800a63e:	2601      	movs	r6, #1
 800a640:	4013      	ands	r3, r2
 800a642:	4a99      	ldr	r2, [pc, #612]	; (800a8a8 <_strtod_l+0xbe8>)
 800a644:	4276      	negs	r6, r6
 800a646:	189b      	adds	r3, r3, r2
 800a648:	4a98      	ldr	r2, [pc, #608]	; (800a8ac <_strtod_l+0xbec>)
 800a64a:	431a      	orrs	r2, r3
 800a64c:	0017      	movs	r7, r2
 800a64e:	e7c9      	b.n	800a5e4 <_strtod_l+0x924>
 800a650:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a652:	4233      	tst	r3, r6
 800a654:	d0c6      	beq.n	800a5e4 <_strtod_l+0x924>
 800a656:	e7e1      	b.n	800a61c <_strtod_l+0x95c>
 800a658:	f7ff fb1a 	bl	8009c90 <sulp>
 800a65c:	0002      	movs	r2, r0
 800a65e:	000b      	movs	r3, r1
 800a660:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a662:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a664:	f7f8 f948 	bl	80028f8 <__aeabi_dsub>
 800a668:	2200      	movs	r2, #0
 800a66a:	2300      	movs	r3, #0
 800a66c:	0006      	movs	r6, r0
 800a66e:	000f      	movs	r7, r1
 800a670:	f7f5 feea 	bl	8000448 <__aeabi_dcmpeq>
 800a674:	2800      	cmp	r0, #0
 800a676:	d0b5      	beq.n	800a5e4 <_strtod_l+0x924>
 800a678:	e5ff      	b.n	800a27a <_strtod_l+0x5ba>
 800a67a:	9907      	ldr	r1, [sp, #28]
 800a67c:	9806      	ldr	r0, [sp, #24]
 800a67e:	f002 f881 	bl	800c784 <__ratio>
 800a682:	2380      	movs	r3, #128	; 0x80
 800a684:	2200      	movs	r2, #0
 800a686:	05db      	lsls	r3, r3, #23
 800a688:	0004      	movs	r4, r0
 800a68a:	000d      	movs	r5, r1
 800a68c:	f7f5 feec 	bl	8000468 <__aeabi_dcmple>
 800a690:	2800      	cmp	r0, #0
 800a692:	d075      	beq.n	800a780 <_strtod_l+0xac0>
 800a694:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a696:	2b00      	cmp	r3, #0
 800a698:	d047      	beq.n	800a72a <_strtod_l+0xa6a>
 800a69a:	2300      	movs	r3, #0
 800a69c:	4c84      	ldr	r4, [pc, #528]	; (800a8b0 <_strtod_l+0xbf0>)
 800a69e:	2500      	movs	r5, #0
 800a6a0:	9310      	str	r3, [sp, #64]	; 0x40
 800a6a2:	9411      	str	r4, [sp, #68]	; 0x44
 800a6a4:	4c82      	ldr	r4, [pc, #520]	; (800a8b0 <_strtod_l+0xbf0>)
 800a6a6:	4a83      	ldr	r2, [pc, #524]	; (800a8b4 <_strtod_l+0xbf4>)
 800a6a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6aa:	4013      	ands	r3, r2
 800a6ac:	9314      	str	r3, [sp, #80]	; 0x50
 800a6ae:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a6b0:	4b81      	ldr	r3, [pc, #516]	; (800a8b8 <_strtod_l+0xbf8>)
 800a6b2:	429a      	cmp	r2, r3
 800a6b4:	d000      	beq.n	800a6b8 <_strtod_l+0x9f8>
 800a6b6:	e0ac      	b.n	800a812 <_strtod_l+0xb52>
 800a6b8:	4a80      	ldr	r2, [pc, #512]	; (800a8bc <_strtod_l+0xbfc>)
 800a6ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6bc:	4694      	mov	ip, r2
 800a6be:	4463      	add	r3, ip
 800a6c0:	001f      	movs	r7, r3
 800a6c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a6c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6c6:	0030      	movs	r0, r6
 800a6c8:	0039      	movs	r1, r7
 800a6ca:	920c      	str	r2, [sp, #48]	; 0x30
 800a6cc:	930d      	str	r3, [sp, #52]	; 0x34
 800a6ce:	f001 ff81 	bl	800c5d4 <__ulp>
 800a6d2:	0002      	movs	r2, r0
 800a6d4:	000b      	movs	r3, r1
 800a6d6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a6d8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a6da:	f7f7 fea1 	bl	8002420 <__aeabi_dmul>
 800a6de:	0032      	movs	r2, r6
 800a6e0:	003b      	movs	r3, r7
 800a6e2:	f7f6 ff5f 	bl	80015a4 <__aeabi_dadd>
 800a6e6:	4a73      	ldr	r2, [pc, #460]	; (800a8b4 <_strtod_l+0xbf4>)
 800a6e8:	4b75      	ldr	r3, [pc, #468]	; (800a8c0 <_strtod_l+0xc00>)
 800a6ea:	0006      	movs	r6, r0
 800a6ec:	400a      	ands	r2, r1
 800a6ee:	429a      	cmp	r2, r3
 800a6f0:	d95e      	bls.n	800a7b0 <_strtod_l+0xaf0>
 800a6f2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a6f4:	4b73      	ldr	r3, [pc, #460]	; (800a8c4 <_strtod_l+0xc04>)
 800a6f6:	429a      	cmp	r2, r3
 800a6f8:	d103      	bne.n	800a702 <_strtod_l+0xa42>
 800a6fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a6fc:	3301      	adds	r3, #1
 800a6fe:	d100      	bne.n	800a702 <_strtod_l+0xa42>
 800a700:	e548      	b.n	800a194 <_strtod_l+0x4d4>
 800a702:	2601      	movs	r6, #1
 800a704:	4f6f      	ldr	r7, [pc, #444]	; (800a8c4 <_strtod_l+0xc04>)
 800a706:	4276      	negs	r6, r6
 800a708:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a70a:	9805      	ldr	r0, [sp, #20]
 800a70c:	f001 fc22 	bl	800bf54 <_Bfree>
 800a710:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a712:	9805      	ldr	r0, [sp, #20]
 800a714:	f001 fc1e 	bl	800bf54 <_Bfree>
 800a718:	9907      	ldr	r1, [sp, #28]
 800a71a:	9805      	ldr	r0, [sp, #20]
 800a71c:	f001 fc1a 	bl	800bf54 <_Bfree>
 800a720:	9906      	ldr	r1, [sp, #24]
 800a722:	9805      	ldr	r0, [sp, #20]
 800a724:	f001 fc16 	bl	800bf54 <_Bfree>
 800a728:	e61d      	b.n	800a366 <_strtod_l+0x6a6>
 800a72a:	2e00      	cmp	r6, #0
 800a72c:	d11c      	bne.n	800a768 <_strtod_l+0xaa8>
 800a72e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a730:	031b      	lsls	r3, r3, #12
 800a732:	d11f      	bne.n	800a774 <_strtod_l+0xab4>
 800a734:	2200      	movs	r2, #0
 800a736:	0020      	movs	r0, r4
 800a738:	0029      	movs	r1, r5
 800a73a:	4b5d      	ldr	r3, [pc, #372]	; (800a8b0 <_strtod_l+0xbf0>)
 800a73c:	f7f5 fe8a 	bl	8000454 <__aeabi_dcmplt>
 800a740:	2800      	cmp	r0, #0
 800a742:	d11a      	bne.n	800a77a <_strtod_l+0xaba>
 800a744:	0020      	movs	r0, r4
 800a746:	0029      	movs	r1, r5
 800a748:	2200      	movs	r2, #0
 800a74a:	4b5f      	ldr	r3, [pc, #380]	; (800a8c8 <_strtod_l+0xc08>)
 800a74c:	f7f7 fe68 	bl	8002420 <__aeabi_dmul>
 800a750:	0005      	movs	r5, r0
 800a752:	000c      	movs	r4, r1
 800a754:	2380      	movs	r3, #128	; 0x80
 800a756:	061b      	lsls	r3, r3, #24
 800a758:	18e3      	adds	r3, r4, r3
 800a75a:	951c      	str	r5, [sp, #112]	; 0x70
 800a75c:	931d      	str	r3, [sp, #116]	; 0x74
 800a75e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a760:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a762:	9210      	str	r2, [sp, #64]	; 0x40
 800a764:	9311      	str	r3, [sp, #68]	; 0x44
 800a766:	e79e      	b.n	800a6a6 <_strtod_l+0x9e6>
 800a768:	2e01      	cmp	r6, #1
 800a76a:	d103      	bne.n	800a774 <_strtod_l+0xab4>
 800a76c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d100      	bne.n	800a774 <_strtod_l+0xab4>
 800a772:	e582      	b.n	800a27a <_strtod_l+0x5ba>
 800a774:	2300      	movs	r3, #0
 800a776:	4c55      	ldr	r4, [pc, #340]	; (800a8cc <_strtod_l+0xc0c>)
 800a778:	e791      	b.n	800a69e <_strtod_l+0x9de>
 800a77a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a77c:	4c52      	ldr	r4, [pc, #328]	; (800a8c8 <_strtod_l+0xc08>)
 800a77e:	e7e9      	b.n	800a754 <_strtod_l+0xa94>
 800a780:	2200      	movs	r2, #0
 800a782:	0020      	movs	r0, r4
 800a784:	0029      	movs	r1, r5
 800a786:	4b50      	ldr	r3, [pc, #320]	; (800a8c8 <_strtod_l+0xc08>)
 800a788:	f7f7 fe4a 	bl	8002420 <__aeabi_dmul>
 800a78c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a78e:	0005      	movs	r5, r0
 800a790:	000b      	movs	r3, r1
 800a792:	000c      	movs	r4, r1
 800a794:	2a00      	cmp	r2, #0
 800a796:	d107      	bne.n	800a7a8 <_strtod_l+0xae8>
 800a798:	2280      	movs	r2, #128	; 0x80
 800a79a:	0612      	lsls	r2, r2, #24
 800a79c:	188b      	adds	r3, r1, r2
 800a79e:	9016      	str	r0, [sp, #88]	; 0x58
 800a7a0:	9317      	str	r3, [sp, #92]	; 0x5c
 800a7a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a7a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a7a6:	e7dc      	b.n	800a762 <_strtod_l+0xaa2>
 800a7a8:	0002      	movs	r2, r0
 800a7aa:	9216      	str	r2, [sp, #88]	; 0x58
 800a7ac:	9317      	str	r3, [sp, #92]	; 0x5c
 800a7ae:	e7f8      	b.n	800a7a2 <_strtod_l+0xae2>
 800a7b0:	23d4      	movs	r3, #212	; 0xd4
 800a7b2:	049b      	lsls	r3, r3, #18
 800a7b4:	18cf      	adds	r7, r1, r3
 800a7b6:	9b08      	ldr	r3, [sp, #32]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d1a5      	bne.n	800a708 <_strtod_l+0xa48>
 800a7bc:	4b3d      	ldr	r3, [pc, #244]	; (800a8b4 <_strtod_l+0xbf4>)
 800a7be:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a7c0:	403b      	ands	r3, r7
 800a7c2:	429a      	cmp	r2, r3
 800a7c4:	d1a0      	bne.n	800a708 <_strtod_l+0xa48>
 800a7c6:	0028      	movs	r0, r5
 800a7c8:	0021      	movs	r1, r4
 800a7ca:	f7f5 fee3 	bl	8000594 <__aeabi_d2lz>
 800a7ce:	f7f5 ff1d 	bl	800060c <__aeabi_l2d>
 800a7d2:	0002      	movs	r2, r0
 800a7d4:	000b      	movs	r3, r1
 800a7d6:	0028      	movs	r0, r5
 800a7d8:	0021      	movs	r1, r4
 800a7da:	f7f8 f88d 	bl	80028f8 <__aeabi_dsub>
 800a7de:	033b      	lsls	r3, r7, #12
 800a7e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a7e2:	0b1b      	lsrs	r3, r3, #12
 800a7e4:	4333      	orrs	r3, r6
 800a7e6:	4313      	orrs	r3, r2
 800a7e8:	0004      	movs	r4, r0
 800a7ea:	000d      	movs	r5, r1
 800a7ec:	4a38      	ldr	r2, [pc, #224]	; (800a8d0 <_strtod_l+0xc10>)
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d055      	beq.n	800a89e <_strtod_l+0xbde>
 800a7f2:	4b38      	ldr	r3, [pc, #224]	; (800a8d4 <_strtod_l+0xc14>)
 800a7f4:	f7f5 fe2e 	bl	8000454 <__aeabi_dcmplt>
 800a7f8:	2800      	cmp	r0, #0
 800a7fa:	d000      	beq.n	800a7fe <_strtod_l+0xb3e>
 800a7fc:	e4d3      	b.n	800a1a6 <_strtod_l+0x4e6>
 800a7fe:	0020      	movs	r0, r4
 800a800:	0029      	movs	r1, r5
 800a802:	4a35      	ldr	r2, [pc, #212]	; (800a8d8 <_strtod_l+0xc18>)
 800a804:	4b30      	ldr	r3, [pc, #192]	; (800a8c8 <_strtod_l+0xc08>)
 800a806:	f7f5 fe39 	bl	800047c <__aeabi_dcmpgt>
 800a80a:	2800      	cmp	r0, #0
 800a80c:	d100      	bne.n	800a810 <_strtod_l+0xb50>
 800a80e:	e77b      	b.n	800a708 <_strtod_l+0xa48>
 800a810:	e4c9      	b.n	800a1a6 <_strtod_l+0x4e6>
 800a812:	9b08      	ldr	r3, [sp, #32]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d02b      	beq.n	800a870 <_strtod_l+0xbb0>
 800a818:	23d4      	movs	r3, #212	; 0xd4
 800a81a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a81c:	04db      	lsls	r3, r3, #19
 800a81e:	429a      	cmp	r2, r3
 800a820:	d826      	bhi.n	800a870 <_strtod_l+0xbb0>
 800a822:	0028      	movs	r0, r5
 800a824:	0021      	movs	r1, r4
 800a826:	4a2d      	ldr	r2, [pc, #180]	; (800a8dc <_strtod_l+0xc1c>)
 800a828:	4b2d      	ldr	r3, [pc, #180]	; (800a8e0 <_strtod_l+0xc20>)
 800a82a:	f7f5 fe1d 	bl	8000468 <__aeabi_dcmple>
 800a82e:	2800      	cmp	r0, #0
 800a830:	d017      	beq.n	800a862 <_strtod_l+0xba2>
 800a832:	0028      	movs	r0, r5
 800a834:	0021      	movs	r1, r4
 800a836:	f7f5 fe8f 	bl	8000558 <__aeabi_d2uiz>
 800a83a:	2800      	cmp	r0, #0
 800a83c:	d100      	bne.n	800a840 <_strtod_l+0xb80>
 800a83e:	3001      	adds	r0, #1
 800a840:	f7f8 fc70 	bl	8003124 <__aeabi_ui2d>
 800a844:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a846:	0005      	movs	r5, r0
 800a848:	000b      	movs	r3, r1
 800a84a:	000c      	movs	r4, r1
 800a84c:	2a00      	cmp	r2, #0
 800a84e:	d122      	bne.n	800a896 <_strtod_l+0xbd6>
 800a850:	2280      	movs	r2, #128	; 0x80
 800a852:	0612      	lsls	r2, r2, #24
 800a854:	188b      	adds	r3, r1, r2
 800a856:	9018      	str	r0, [sp, #96]	; 0x60
 800a858:	9319      	str	r3, [sp, #100]	; 0x64
 800a85a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a85c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a85e:	9210      	str	r2, [sp, #64]	; 0x40
 800a860:	9311      	str	r3, [sp, #68]	; 0x44
 800a862:	22d6      	movs	r2, #214	; 0xd6
 800a864:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a866:	04d2      	lsls	r2, r2, #19
 800a868:	189b      	adds	r3, r3, r2
 800a86a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a86c:	1a9b      	subs	r3, r3, r2
 800a86e:	9311      	str	r3, [sp, #68]	; 0x44
 800a870:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a872:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a874:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800a876:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800a878:	f001 feac 	bl	800c5d4 <__ulp>
 800a87c:	0002      	movs	r2, r0
 800a87e:	000b      	movs	r3, r1
 800a880:	0030      	movs	r0, r6
 800a882:	0039      	movs	r1, r7
 800a884:	f7f7 fdcc 	bl	8002420 <__aeabi_dmul>
 800a888:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a88a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a88c:	f7f6 fe8a 	bl	80015a4 <__aeabi_dadd>
 800a890:	0006      	movs	r6, r0
 800a892:	000f      	movs	r7, r1
 800a894:	e78f      	b.n	800a7b6 <_strtod_l+0xaf6>
 800a896:	0002      	movs	r2, r0
 800a898:	9218      	str	r2, [sp, #96]	; 0x60
 800a89a:	9319      	str	r3, [sp, #100]	; 0x64
 800a89c:	e7dd      	b.n	800a85a <_strtod_l+0xb9a>
 800a89e:	4b11      	ldr	r3, [pc, #68]	; (800a8e4 <_strtod_l+0xc24>)
 800a8a0:	f7f5 fdd8 	bl	8000454 <__aeabi_dcmplt>
 800a8a4:	e7b1      	b.n	800a80a <_strtod_l+0xb4a>
 800a8a6:	46c0      	nop			; (mov r8, r8)
 800a8a8:	fff00000 	.word	0xfff00000
 800a8ac:	000fffff 	.word	0x000fffff
 800a8b0:	3ff00000 	.word	0x3ff00000
 800a8b4:	7ff00000 	.word	0x7ff00000
 800a8b8:	7fe00000 	.word	0x7fe00000
 800a8bc:	fcb00000 	.word	0xfcb00000
 800a8c0:	7c9fffff 	.word	0x7c9fffff
 800a8c4:	7fefffff 	.word	0x7fefffff
 800a8c8:	3fe00000 	.word	0x3fe00000
 800a8cc:	bff00000 	.word	0xbff00000
 800a8d0:	94a03595 	.word	0x94a03595
 800a8d4:	3fdfffff 	.word	0x3fdfffff
 800a8d8:	35afe535 	.word	0x35afe535
 800a8dc:	ffc00000 	.word	0xffc00000
 800a8e0:	41dfffff 	.word	0x41dfffff
 800a8e4:	3fcfffff 	.word	0x3fcfffff

0800a8e8 <_strtod_r>:
 800a8e8:	b510      	push	{r4, lr}
 800a8ea:	4b02      	ldr	r3, [pc, #8]	; (800a8f4 <_strtod_r+0xc>)
 800a8ec:	f7ff f9e8 	bl	8009cc0 <_strtod_l>
 800a8f0:	bd10      	pop	{r4, pc}
 800a8f2:	46c0      	nop			; (mov r8, r8)
 800a8f4:	20000074 	.word	0x20000074

0800a8f8 <_strtol_l.constprop.0>:
 800a8f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8fa:	b087      	sub	sp, #28
 800a8fc:	001e      	movs	r6, r3
 800a8fe:	9005      	str	r0, [sp, #20]
 800a900:	9101      	str	r1, [sp, #4]
 800a902:	9202      	str	r2, [sp, #8]
 800a904:	2b01      	cmp	r3, #1
 800a906:	d045      	beq.n	800a994 <_strtol_l.constprop.0+0x9c>
 800a908:	000b      	movs	r3, r1
 800a90a:	2e24      	cmp	r6, #36	; 0x24
 800a90c:	d842      	bhi.n	800a994 <_strtol_l.constprop.0+0x9c>
 800a90e:	4a3f      	ldr	r2, [pc, #252]	; (800aa0c <_strtol_l.constprop.0+0x114>)
 800a910:	2108      	movs	r1, #8
 800a912:	4694      	mov	ip, r2
 800a914:	001a      	movs	r2, r3
 800a916:	4660      	mov	r0, ip
 800a918:	7814      	ldrb	r4, [r2, #0]
 800a91a:	3301      	adds	r3, #1
 800a91c:	5d00      	ldrb	r0, [r0, r4]
 800a91e:	001d      	movs	r5, r3
 800a920:	0007      	movs	r7, r0
 800a922:	400f      	ands	r7, r1
 800a924:	4208      	tst	r0, r1
 800a926:	d1f5      	bne.n	800a914 <_strtol_l.constprop.0+0x1c>
 800a928:	2c2d      	cmp	r4, #45	; 0x2d
 800a92a:	d13a      	bne.n	800a9a2 <_strtol_l.constprop.0+0xaa>
 800a92c:	2701      	movs	r7, #1
 800a92e:	781c      	ldrb	r4, [r3, #0]
 800a930:	1c95      	adds	r5, r2, #2
 800a932:	2e00      	cmp	r6, #0
 800a934:	d065      	beq.n	800aa02 <_strtol_l.constprop.0+0x10a>
 800a936:	2e10      	cmp	r6, #16
 800a938:	d109      	bne.n	800a94e <_strtol_l.constprop.0+0x56>
 800a93a:	2c30      	cmp	r4, #48	; 0x30
 800a93c:	d107      	bne.n	800a94e <_strtol_l.constprop.0+0x56>
 800a93e:	2220      	movs	r2, #32
 800a940:	782b      	ldrb	r3, [r5, #0]
 800a942:	4393      	bics	r3, r2
 800a944:	2b58      	cmp	r3, #88	; 0x58
 800a946:	d157      	bne.n	800a9f8 <_strtol_l.constprop.0+0x100>
 800a948:	2610      	movs	r6, #16
 800a94a:	786c      	ldrb	r4, [r5, #1]
 800a94c:	3502      	adds	r5, #2
 800a94e:	4b30      	ldr	r3, [pc, #192]	; (800aa10 <_strtol_l.constprop.0+0x118>)
 800a950:	0031      	movs	r1, r6
 800a952:	18fb      	adds	r3, r7, r3
 800a954:	0018      	movs	r0, r3
 800a956:	9303      	str	r3, [sp, #12]
 800a958:	f7f5 fc76 	bl	8000248 <__aeabi_uidivmod>
 800a95c:	2300      	movs	r3, #0
 800a95e:	2201      	movs	r2, #1
 800a960:	4684      	mov	ip, r0
 800a962:	0018      	movs	r0, r3
 800a964:	9104      	str	r1, [sp, #16]
 800a966:	4252      	negs	r2, r2
 800a968:	0021      	movs	r1, r4
 800a96a:	3930      	subs	r1, #48	; 0x30
 800a96c:	2909      	cmp	r1, #9
 800a96e:	d81d      	bhi.n	800a9ac <_strtol_l.constprop.0+0xb4>
 800a970:	000c      	movs	r4, r1
 800a972:	42a6      	cmp	r6, r4
 800a974:	dd28      	ble.n	800a9c8 <_strtol_l.constprop.0+0xd0>
 800a976:	2b00      	cmp	r3, #0
 800a978:	db24      	blt.n	800a9c4 <_strtol_l.constprop.0+0xcc>
 800a97a:	0013      	movs	r3, r2
 800a97c:	4584      	cmp	ip, r0
 800a97e:	d306      	bcc.n	800a98e <_strtol_l.constprop.0+0x96>
 800a980:	d102      	bne.n	800a988 <_strtol_l.constprop.0+0x90>
 800a982:	9904      	ldr	r1, [sp, #16]
 800a984:	42a1      	cmp	r1, r4
 800a986:	db02      	blt.n	800a98e <_strtol_l.constprop.0+0x96>
 800a988:	2301      	movs	r3, #1
 800a98a:	4370      	muls	r0, r6
 800a98c:	1820      	adds	r0, r4, r0
 800a98e:	782c      	ldrb	r4, [r5, #0]
 800a990:	3501      	adds	r5, #1
 800a992:	e7e9      	b.n	800a968 <_strtol_l.constprop.0+0x70>
 800a994:	f7fe f9a8 	bl	8008ce8 <__errno>
 800a998:	2316      	movs	r3, #22
 800a99a:	6003      	str	r3, [r0, #0]
 800a99c:	2000      	movs	r0, #0
 800a99e:	b007      	add	sp, #28
 800a9a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9a2:	2c2b      	cmp	r4, #43	; 0x2b
 800a9a4:	d1c5      	bne.n	800a932 <_strtol_l.constprop.0+0x3a>
 800a9a6:	781c      	ldrb	r4, [r3, #0]
 800a9a8:	1c95      	adds	r5, r2, #2
 800a9aa:	e7c2      	b.n	800a932 <_strtol_l.constprop.0+0x3a>
 800a9ac:	0021      	movs	r1, r4
 800a9ae:	3941      	subs	r1, #65	; 0x41
 800a9b0:	2919      	cmp	r1, #25
 800a9b2:	d801      	bhi.n	800a9b8 <_strtol_l.constprop.0+0xc0>
 800a9b4:	3c37      	subs	r4, #55	; 0x37
 800a9b6:	e7dc      	b.n	800a972 <_strtol_l.constprop.0+0x7a>
 800a9b8:	0021      	movs	r1, r4
 800a9ba:	3961      	subs	r1, #97	; 0x61
 800a9bc:	2919      	cmp	r1, #25
 800a9be:	d803      	bhi.n	800a9c8 <_strtol_l.constprop.0+0xd0>
 800a9c0:	3c57      	subs	r4, #87	; 0x57
 800a9c2:	e7d6      	b.n	800a972 <_strtol_l.constprop.0+0x7a>
 800a9c4:	0013      	movs	r3, r2
 800a9c6:	e7e2      	b.n	800a98e <_strtol_l.constprop.0+0x96>
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	da09      	bge.n	800a9e0 <_strtol_l.constprop.0+0xe8>
 800a9cc:	2322      	movs	r3, #34	; 0x22
 800a9ce:	9a05      	ldr	r2, [sp, #20]
 800a9d0:	9803      	ldr	r0, [sp, #12]
 800a9d2:	6013      	str	r3, [r2, #0]
 800a9d4:	9b02      	ldr	r3, [sp, #8]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d0e1      	beq.n	800a99e <_strtol_l.constprop.0+0xa6>
 800a9da:	1e6b      	subs	r3, r5, #1
 800a9dc:	9301      	str	r3, [sp, #4]
 800a9de:	e007      	b.n	800a9f0 <_strtol_l.constprop.0+0xf8>
 800a9e0:	2f00      	cmp	r7, #0
 800a9e2:	d000      	beq.n	800a9e6 <_strtol_l.constprop.0+0xee>
 800a9e4:	4240      	negs	r0, r0
 800a9e6:	9a02      	ldr	r2, [sp, #8]
 800a9e8:	2a00      	cmp	r2, #0
 800a9ea:	d0d8      	beq.n	800a99e <_strtol_l.constprop.0+0xa6>
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d1f4      	bne.n	800a9da <_strtol_l.constprop.0+0xe2>
 800a9f0:	9b02      	ldr	r3, [sp, #8]
 800a9f2:	9a01      	ldr	r2, [sp, #4]
 800a9f4:	601a      	str	r2, [r3, #0]
 800a9f6:	e7d2      	b.n	800a99e <_strtol_l.constprop.0+0xa6>
 800a9f8:	2430      	movs	r4, #48	; 0x30
 800a9fa:	2e00      	cmp	r6, #0
 800a9fc:	d1a7      	bne.n	800a94e <_strtol_l.constprop.0+0x56>
 800a9fe:	3608      	adds	r6, #8
 800aa00:	e7a5      	b.n	800a94e <_strtol_l.constprop.0+0x56>
 800aa02:	2c30      	cmp	r4, #48	; 0x30
 800aa04:	d09b      	beq.n	800a93e <_strtol_l.constprop.0+0x46>
 800aa06:	260a      	movs	r6, #10
 800aa08:	e7a1      	b.n	800a94e <_strtol_l.constprop.0+0x56>
 800aa0a:	46c0      	nop			; (mov r8, r8)
 800aa0c:	0800d9a9 	.word	0x0800d9a9
 800aa10:	7fffffff 	.word	0x7fffffff

0800aa14 <_strtol_r>:
 800aa14:	b510      	push	{r4, lr}
 800aa16:	f7ff ff6f 	bl	800a8f8 <_strtol_l.constprop.0>
 800aa1a:	bd10      	pop	{r4, pc}

0800aa1c <strtol>:
 800aa1c:	b510      	push	{r4, lr}
 800aa1e:	0013      	movs	r3, r2
 800aa20:	000a      	movs	r2, r1
 800aa22:	0001      	movs	r1, r0
 800aa24:	4802      	ldr	r0, [pc, #8]	; (800aa30 <strtol+0x14>)
 800aa26:	6800      	ldr	r0, [r0, #0]
 800aa28:	f7ff ff66 	bl	800a8f8 <_strtol_l.constprop.0>
 800aa2c:	bd10      	pop	{r4, pc}
 800aa2e:	46c0      	nop			; (mov r8, r8)
 800aa30:	2000000c 	.word	0x2000000c

0800aa34 <quorem>:
 800aa34:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa36:	0006      	movs	r6, r0
 800aa38:	690b      	ldr	r3, [r1, #16]
 800aa3a:	6932      	ldr	r2, [r6, #16]
 800aa3c:	b087      	sub	sp, #28
 800aa3e:	2000      	movs	r0, #0
 800aa40:	9103      	str	r1, [sp, #12]
 800aa42:	429a      	cmp	r2, r3
 800aa44:	db65      	blt.n	800ab12 <quorem+0xde>
 800aa46:	3b01      	subs	r3, #1
 800aa48:	009c      	lsls	r4, r3, #2
 800aa4a:	9300      	str	r3, [sp, #0]
 800aa4c:	000b      	movs	r3, r1
 800aa4e:	3314      	adds	r3, #20
 800aa50:	9305      	str	r3, [sp, #20]
 800aa52:	191b      	adds	r3, r3, r4
 800aa54:	9304      	str	r3, [sp, #16]
 800aa56:	0033      	movs	r3, r6
 800aa58:	3314      	adds	r3, #20
 800aa5a:	9302      	str	r3, [sp, #8]
 800aa5c:	191c      	adds	r4, r3, r4
 800aa5e:	9b04      	ldr	r3, [sp, #16]
 800aa60:	6827      	ldr	r7, [r4, #0]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	0038      	movs	r0, r7
 800aa66:	1c5d      	adds	r5, r3, #1
 800aa68:	0029      	movs	r1, r5
 800aa6a:	9301      	str	r3, [sp, #4]
 800aa6c:	f7f5 fb66 	bl	800013c <__udivsi3>
 800aa70:	9001      	str	r0, [sp, #4]
 800aa72:	42af      	cmp	r7, r5
 800aa74:	d324      	bcc.n	800aac0 <quorem+0x8c>
 800aa76:	2500      	movs	r5, #0
 800aa78:	46ac      	mov	ip, r5
 800aa7a:	9802      	ldr	r0, [sp, #8]
 800aa7c:	9f05      	ldr	r7, [sp, #20]
 800aa7e:	cf08      	ldmia	r7!, {r3}
 800aa80:	9a01      	ldr	r2, [sp, #4]
 800aa82:	b299      	uxth	r1, r3
 800aa84:	4351      	muls	r1, r2
 800aa86:	0c1b      	lsrs	r3, r3, #16
 800aa88:	4353      	muls	r3, r2
 800aa8a:	1949      	adds	r1, r1, r5
 800aa8c:	0c0a      	lsrs	r2, r1, #16
 800aa8e:	189b      	adds	r3, r3, r2
 800aa90:	6802      	ldr	r2, [r0, #0]
 800aa92:	b289      	uxth	r1, r1
 800aa94:	b292      	uxth	r2, r2
 800aa96:	4462      	add	r2, ip
 800aa98:	1a52      	subs	r2, r2, r1
 800aa9a:	6801      	ldr	r1, [r0, #0]
 800aa9c:	0c1d      	lsrs	r5, r3, #16
 800aa9e:	0c09      	lsrs	r1, r1, #16
 800aaa0:	b29b      	uxth	r3, r3
 800aaa2:	1acb      	subs	r3, r1, r3
 800aaa4:	1411      	asrs	r1, r2, #16
 800aaa6:	185b      	adds	r3, r3, r1
 800aaa8:	1419      	asrs	r1, r3, #16
 800aaaa:	b292      	uxth	r2, r2
 800aaac:	041b      	lsls	r3, r3, #16
 800aaae:	431a      	orrs	r2, r3
 800aab0:	9b04      	ldr	r3, [sp, #16]
 800aab2:	468c      	mov	ip, r1
 800aab4:	c004      	stmia	r0!, {r2}
 800aab6:	42bb      	cmp	r3, r7
 800aab8:	d2e1      	bcs.n	800aa7e <quorem+0x4a>
 800aaba:	6823      	ldr	r3, [r4, #0]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d030      	beq.n	800ab22 <quorem+0xee>
 800aac0:	0030      	movs	r0, r6
 800aac2:	9903      	ldr	r1, [sp, #12]
 800aac4:	f001 fcd2 	bl	800c46c <__mcmp>
 800aac8:	2800      	cmp	r0, #0
 800aaca:	db21      	blt.n	800ab10 <quorem+0xdc>
 800aacc:	0030      	movs	r0, r6
 800aace:	2400      	movs	r4, #0
 800aad0:	9b01      	ldr	r3, [sp, #4]
 800aad2:	9903      	ldr	r1, [sp, #12]
 800aad4:	3301      	adds	r3, #1
 800aad6:	9301      	str	r3, [sp, #4]
 800aad8:	3014      	adds	r0, #20
 800aada:	3114      	adds	r1, #20
 800aadc:	6803      	ldr	r3, [r0, #0]
 800aade:	c920      	ldmia	r1!, {r5}
 800aae0:	b29a      	uxth	r2, r3
 800aae2:	1914      	adds	r4, r2, r4
 800aae4:	b2aa      	uxth	r2, r5
 800aae6:	1aa2      	subs	r2, r4, r2
 800aae8:	0c1b      	lsrs	r3, r3, #16
 800aaea:	0c2d      	lsrs	r5, r5, #16
 800aaec:	1414      	asrs	r4, r2, #16
 800aaee:	1b5b      	subs	r3, r3, r5
 800aaf0:	191b      	adds	r3, r3, r4
 800aaf2:	141c      	asrs	r4, r3, #16
 800aaf4:	b292      	uxth	r2, r2
 800aaf6:	041b      	lsls	r3, r3, #16
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	c008      	stmia	r0!, {r3}
 800aafc:	9b04      	ldr	r3, [sp, #16]
 800aafe:	428b      	cmp	r3, r1
 800ab00:	d2ec      	bcs.n	800aadc <quorem+0xa8>
 800ab02:	9b00      	ldr	r3, [sp, #0]
 800ab04:	9a02      	ldr	r2, [sp, #8]
 800ab06:	009b      	lsls	r3, r3, #2
 800ab08:	18d3      	adds	r3, r2, r3
 800ab0a:	681a      	ldr	r2, [r3, #0]
 800ab0c:	2a00      	cmp	r2, #0
 800ab0e:	d015      	beq.n	800ab3c <quorem+0x108>
 800ab10:	9801      	ldr	r0, [sp, #4]
 800ab12:	b007      	add	sp, #28
 800ab14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab16:	6823      	ldr	r3, [r4, #0]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d106      	bne.n	800ab2a <quorem+0xf6>
 800ab1c:	9b00      	ldr	r3, [sp, #0]
 800ab1e:	3b01      	subs	r3, #1
 800ab20:	9300      	str	r3, [sp, #0]
 800ab22:	9b02      	ldr	r3, [sp, #8]
 800ab24:	3c04      	subs	r4, #4
 800ab26:	42a3      	cmp	r3, r4
 800ab28:	d3f5      	bcc.n	800ab16 <quorem+0xe2>
 800ab2a:	9b00      	ldr	r3, [sp, #0]
 800ab2c:	6133      	str	r3, [r6, #16]
 800ab2e:	e7c7      	b.n	800aac0 <quorem+0x8c>
 800ab30:	681a      	ldr	r2, [r3, #0]
 800ab32:	2a00      	cmp	r2, #0
 800ab34:	d106      	bne.n	800ab44 <quorem+0x110>
 800ab36:	9a00      	ldr	r2, [sp, #0]
 800ab38:	3a01      	subs	r2, #1
 800ab3a:	9200      	str	r2, [sp, #0]
 800ab3c:	9a02      	ldr	r2, [sp, #8]
 800ab3e:	3b04      	subs	r3, #4
 800ab40:	429a      	cmp	r2, r3
 800ab42:	d3f5      	bcc.n	800ab30 <quorem+0xfc>
 800ab44:	9b00      	ldr	r3, [sp, #0]
 800ab46:	6133      	str	r3, [r6, #16]
 800ab48:	e7e2      	b.n	800ab10 <quorem+0xdc>
	...

0800ab4c <_dtoa_r>:
 800ab4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab4e:	b09d      	sub	sp, #116	; 0x74
 800ab50:	9202      	str	r2, [sp, #8]
 800ab52:	9303      	str	r3, [sp, #12]
 800ab54:	9b02      	ldr	r3, [sp, #8]
 800ab56:	9c03      	ldr	r4, [sp, #12]
 800ab58:	9308      	str	r3, [sp, #32]
 800ab5a:	9409      	str	r4, [sp, #36]	; 0x24
 800ab5c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ab5e:	0007      	movs	r7, r0
 800ab60:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800ab62:	2c00      	cmp	r4, #0
 800ab64:	d10e      	bne.n	800ab84 <_dtoa_r+0x38>
 800ab66:	2010      	movs	r0, #16
 800ab68:	f7fe f8e8 	bl	8008d3c <malloc>
 800ab6c:	1e02      	subs	r2, r0, #0
 800ab6e:	6278      	str	r0, [r7, #36]	; 0x24
 800ab70:	d104      	bne.n	800ab7c <_dtoa_r+0x30>
 800ab72:	21ea      	movs	r1, #234	; 0xea
 800ab74:	4bc7      	ldr	r3, [pc, #796]	; (800ae94 <_dtoa_r+0x348>)
 800ab76:	48c8      	ldr	r0, [pc, #800]	; (800ae98 <_dtoa_r+0x34c>)
 800ab78:	f002 f826 	bl	800cbc8 <__assert_func>
 800ab7c:	6044      	str	r4, [r0, #4]
 800ab7e:	6084      	str	r4, [r0, #8]
 800ab80:	6004      	str	r4, [r0, #0]
 800ab82:	60c4      	str	r4, [r0, #12]
 800ab84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab86:	6819      	ldr	r1, [r3, #0]
 800ab88:	2900      	cmp	r1, #0
 800ab8a:	d00a      	beq.n	800aba2 <_dtoa_r+0x56>
 800ab8c:	685a      	ldr	r2, [r3, #4]
 800ab8e:	2301      	movs	r3, #1
 800ab90:	4093      	lsls	r3, r2
 800ab92:	604a      	str	r2, [r1, #4]
 800ab94:	608b      	str	r3, [r1, #8]
 800ab96:	0038      	movs	r0, r7
 800ab98:	f001 f9dc 	bl	800bf54 <_Bfree>
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aba0:	601a      	str	r2, [r3, #0]
 800aba2:	9b03      	ldr	r3, [sp, #12]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	da20      	bge.n	800abea <_dtoa_r+0x9e>
 800aba8:	2301      	movs	r3, #1
 800abaa:	602b      	str	r3, [r5, #0]
 800abac:	9b03      	ldr	r3, [sp, #12]
 800abae:	005b      	lsls	r3, r3, #1
 800abb0:	085b      	lsrs	r3, r3, #1
 800abb2:	9309      	str	r3, [sp, #36]	; 0x24
 800abb4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800abb6:	4bb9      	ldr	r3, [pc, #740]	; (800ae9c <_dtoa_r+0x350>)
 800abb8:	4ab8      	ldr	r2, [pc, #736]	; (800ae9c <_dtoa_r+0x350>)
 800abba:	402b      	ands	r3, r5
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d117      	bne.n	800abf0 <_dtoa_r+0xa4>
 800abc0:	4bb7      	ldr	r3, [pc, #732]	; (800aea0 <_dtoa_r+0x354>)
 800abc2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800abc4:	0328      	lsls	r0, r5, #12
 800abc6:	6013      	str	r3, [r2, #0]
 800abc8:	9b02      	ldr	r3, [sp, #8]
 800abca:	0b00      	lsrs	r0, r0, #12
 800abcc:	4318      	orrs	r0, r3
 800abce:	d101      	bne.n	800abd4 <_dtoa_r+0x88>
 800abd0:	f000 fdbf 	bl	800b752 <_dtoa_r+0xc06>
 800abd4:	48b3      	ldr	r0, [pc, #716]	; (800aea4 <_dtoa_r+0x358>)
 800abd6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800abd8:	9006      	str	r0, [sp, #24]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d002      	beq.n	800abe4 <_dtoa_r+0x98>
 800abde:	4bb2      	ldr	r3, [pc, #712]	; (800aea8 <_dtoa_r+0x35c>)
 800abe0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800abe2:	6013      	str	r3, [r2, #0]
 800abe4:	9806      	ldr	r0, [sp, #24]
 800abe6:	b01d      	add	sp, #116	; 0x74
 800abe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abea:	2300      	movs	r3, #0
 800abec:	602b      	str	r3, [r5, #0]
 800abee:	e7e1      	b.n	800abb4 <_dtoa_r+0x68>
 800abf0:	9b08      	ldr	r3, [sp, #32]
 800abf2:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800abf4:	9312      	str	r3, [sp, #72]	; 0x48
 800abf6:	9413      	str	r4, [sp, #76]	; 0x4c
 800abf8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800abfa:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800abfc:	2200      	movs	r2, #0
 800abfe:	2300      	movs	r3, #0
 800ac00:	f7f5 fc22 	bl	8000448 <__aeabi_dcmpeq>
 800ac04:	1e04      	subs	r4, r0, #0
 800ac06:	d009      	beq.n	800ac1c <_dtoa_r+0xd0>
 800ac08:	2301      	movs	r3, #1
 800ac0a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ac0c:	6013      	str	r3, [r2, #0]
 800ac0e:	4ba7      	ldr	r3, [pc, #668]	; (800aeac <_dtoa_r+0x360>)
 800ac10:	9306      	str	r3, [sp, #24]
 800ac12:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d0e5      	beq.n	800abe4 <_dtoa_r+0x98>
 800ac18:	4ba5      	ldr	r3, [pc, #660]	; (800aeb0 <_dtoa_r+0x364>)
 800ac1a:	e7e1      	b.n	800abe0 <_dtoa_r+0x94>
 800ac1c:	ab1a      	add	r3, sp, #104	; 0x68
 800ac1e:	9301      	str	r3, [sp, #4]
 800ac20:	ab1b      	add	r3, sp, #108	; 0x6c
 800ac22:	9300      	str	r3, [sp, #0]
 800ac24:	0038      	movs	r0, r7
 800ac26:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ac28:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ac2a:	f001 fd47 	bl	800c6bc <__d2b>
 800ac2e:	006e      	lsls	r6, r5, #1
 800ac30:	9005      	str	r0, [sp, #20]
 800ac32:	0d76      	lsrs	r6, r6, #21
 800ac34:	d100      	bne.n	800ac38 <_dtoa_r+0xec>
 800ac36:	e07c      	b.n	800ad32 <_dtoa_r+0x1e6>
 800ac38:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ac3a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ac3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ac3e:	4a9d      	ldr	r2, [pc, #628]	; (800aeb4 <_dtoa_r+0x368>)
 800ac40:	031b      	lsls	r3, r3, #12
 800ac42:	0b1b      	lsrs	r3, r3, #12
 800ac44:	431a      	orrs	r2, r3
 800ac46:	0011      	movs	r1, r2
 800ac48:	4b9b      	ldr	r3, [pc, #620]	; (800aeb8 <_dtoa_r+0x36c>)
 800ac4a:	9418      	str	r4, [sp, #96]	; 0x60
 800ac4c:	18f6      	adds	r6, r6, r3
 800ac4e:	2200      	movs	r2, #0
 800ac50:	4b9a      	ldr	r3, [pc, #616]	; (800aebc <_dtoa_r+0x370>)
 800ac52:	f7f7 fe51 	bl	80028f8 <__aeabi_dsub>
 800ac56:	4a9a      	ldr	r2, [pc, #616]	; (800aec0 <_dtoa_r+0x374>)
 800ac58:	4b9a      	ldr	r3, [pc, #616]	; (800aec4 <_dtoa_r+0x378>)
 800ac5a:	f7f7 fbe1 	bl	8002420 <__aeabi_dmul>
 800ac5e:	4a9a      	ldr	r2, [pc, #616]	; (800aec8 <_dtoa_r+0x37c>)
 800ac60:	4b9a      	ldr	r3, [pc, #616]	; (800aecc <_dtoa_r+0x380>)
 800ac62:	f7f6 fc9f 	bl	80015a4 <__aeabi_dadd>
 800ac66:	0004      	movs	r4, r0
 800ac68:	0030      	movs	r0, r6
 800ac6a:	000d      	movs	r5, r1
 800ac6c:	f7f8 fa2a 	bl	80030c4 <__aeabi_i2d>
 800ac70:	4a97      	ldr	r2, [pc, #604]	; (800aed0 <_dtoa_r+0x384>)
 800ac72:	4b98      	ldr	r3, [pc, #608]	; (800aed4 <_dtoa_r+0x388>)
 800ac74:	f7f7 fbd4 	bl	8002420 <__aeabi_dmul>
 800ac78:	0002      	movs	r2, r0
 800ac7a:	000b      	movs	r3, r1
 800ac7c:	0020      	movs	r0, r4
 800ac7e:	0029      	movs	r1, r5
 800ac80:	f7f6 fc90 	bl	80015a4 <__aeabi_dadd>
 800ac84:	0004      	movs	r4, r0
 800ac86:	000d      	movs	r5, r1
 800ac88:	f7f8 f9e6 	bl	8003058 <__aeabi_d2iz>
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	9002      	str	r0, [sp, #8]
 800ac90:	2300      	movs	r3, #0
 800ac92:	0020      	movs	r0, r4
 800ac94:	0029      	movs	r1, r5
 800ac96:	f7f5 fbdd 	bl	8000454 <__aeabi_dcmplt>
 800ac9a:	2800      	cmp	r0, #0
 800ac9c:	d00b      	beq.n	800acb6 <_dtoa_r+0x16a>
 800ac9e:	9802      	ldr	r0, [sp, #8]
 800aca0:	f7f8 fa10 	bl	80030c4 <__aeabi_i2d>
 800aca4:	002b      	movs	r3, r5
 800aca6:	0022      	movs	r2, r4
 800aca8:	f7f5 fbce 	bl	8000448 <__aeabi_dcmpeq>
 800acac:	4243      	negs	r3, r0
 800acae:	4158      	adcs	r0, r3
 800acb0:	9b02      	ldr	r3, [sp, #8]
 800acb2:	1a1b      	subs	r3, r3, r0
 800acb4:	9302      	str	r3, [sp, #8]
 800acb6:	2301      	movs	r3, #1
 800acb8:	9316      	str	r3, [sp, #88]	; 0x58
 800acba:	9b02      	ldr	r3, [sp, #8]
 800acbc:	2b16      	cmp	r3, #22
 800acbe:	d80f      	bhi.n	800ace0 <_dtoa_r+0x194>
 800acc0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800acc2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800acc4:	00da      	lsls	r2, r3, #3
 800acc6:	4b84      	ldr	r3, [pc, #528]	; (800aed8 <_dtoa_r+0x38c>)
 800acc8:	189b      	adds	r3, r3, r2
 800acca:	681a      	ldr	r2, [r3, #0]
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	f7f5 fbc1 	bl	8000454 <__aeabi_dcmplt>
 800acd2:	2800      	cmp	r0, #0
 800acd4:	d049      	beq.n	800ad6a <_dtoa_r+0x21e>
 800acd6:	9b02      	ldr	r3, [sp, #8]
 800acd8:	3b01      	subs	r3, #1
 800acda:	9302      	str	r3, [sp, #8]
 800acdc:	2300      	movs	r3, #0
 800acde:	9316      	str	r3, [sp, #88]	; 0x58
 800ace0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ace2:	1b9e      	subs	r6, r3, r6
 800ace4:	2300      	movs	r3, #0
 800ace6:	930a      	str	r3, [sp, #40]	; 0x28
 800ace8:	0033      	movs	r3, r6
 800acea:	3b01      	subs	r3, #1
 800acec:	930d      	str	r3, [sp, #52]	; 0x34
 800acee:	d504      	bpl.n	800acfa <_dtoa_r+0x1ae>
 800acf0:	2301      	movs	r3, #1
 800acf2:	1b9b      	subs	r3, r3, r6
 800acf4:	930a      	str	r3, [sp, #40]	; 0x28
 800acf6:	2300      	movs	r3, #0
 800acf8:	930d      	str	r3, [sp, #52]	; 0x34
 800acfa:	9b02      	ldr	r3, [sp, #8]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	db36      	blt.n	800ad6e <_dtoa_r+0x222>
 800ad00:	9a02      	ldr	r2, [sp, #8]
 800ad02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad04:	4694      	mov	ip, r2
 800ad06:	4463      	add	r3, ip
 800ad08:	930d      	str	r3, [sp, #52]	; 0x34
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	9215      	str	r2, [sp, #84]	; 0x54
 800ad0e:	930e      	str	r3, [sp, #56]	; 0x38
 800ad10:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ad12:	2401      	movs	r4, #1
 800ad14:	2b09      	cmp	r3, #9
 800ad16:	d864      	bhi.n	800ade2 <_dtoa_r+0x296>
 800ad18:	2b05      	cmp	r3, #5
 800ad1a:	dd02      	ble.n	800ad22 <_dtoa_r+0x1d6>
 800ad1c:	2400      	movs	r4, #0
 800ad1e:	3b04      	subs	r3, #4
 800ad20:	9322      	str	r3, [sp, #136]	; 0x88
 800ad22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ad24:	1e98      	subs	r0, r3, #2
 800ad26:	2803      	cmp	r0, #3
 800ad28:	d864      	bhi.n	800adf4 <_dtoa_r+0x2a8>
 800ad2a:	f7f5 f9f3 	bl	8000114 <__gnu_thumb1_case_uqi>
 800ad2e:	3829      	.short	0x3829
 800ad30:	5836      	.short	0x5836
 800ad32:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ad34:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ad36:	189e      	adds	r6, r3, r2
 800ad38:	4b68      	ldr	r3, [pc, #416]	; (800aedc <_dtoa_r+0x390>)
 800ad3a:	18f2      	adds	r2, r6, r3
 800ad3c:	2a20      	cmp	r2, #32
 800ad3e:	dd0f      	ble.n	800ad60 <_dtoa_r+0x214>
 800ad40:	2340      	movs	r3, #64	; 0x40
 800ad42:	1a9b      	subs	r3, r3, r2
 800ad44:	409d      	lsls	r5, r3
 800ad46:	4b66      	ldr	r3, [pc, #408]	; (800aee0 <_dtoa_r+0x394>)
 800ad48:	9802      	ldr	r0, [sp, #8]
 800ad4a:	18f3      	adds	r3, r6, r3
 800ad4c:	40d8      	lsrs	r0, r3
 800ad4e:	4328      	orrs	r0, r5
 800ad50:	f7f8 f9e8 	bl	8003124 <__aeabi_ui2d>
 800ad54:	2301      	movs	r3, #1
 800ad56:	4c63      	ldr	r4, [pc, #396]	; (800aee4 <_dtoa_r+0x398>)
 800ad58:	3e01      	subs	r6, #1
 800ad5a:	1909      	adds	r1, r1, r4
 800ad5c:	9318      	str	r3, [sp, #96]	; 0x60
 800ad5e:	e776      	b.n	800ac4e <_dtoa_r+0x102>
 800ad60:	2320      	movs	r3, #32
 800ad62:	9802      	ldr	r0, [sp, #8]
 800ad64:	1a9b      	subs	r3, r3, r2
 800ad66:	4098      	lsls	r0, r3
 800ad68:	e7f2      	b.n	800ad50 <_dtoa_r+0x204>
 800ad6a:	9016      	str	r0, [sp, #88]	; 0x58
 800ad6c:	e7b8      	b.n	800ace0 <_dtoa_r+0x194>
 800ad6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad70:	9a02      	ldr	r2, [sp, #8]
 800ad72:	1a9b      	subs	r3, r3, r2
 800ad74:	930a      	str	r3, [sp, #40]	; 0x28
 800ad76:	4253      	negs	r3, r2
 800ad78:	930e      	str	r3, [sp, #56]	; 0x38
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	9315      	str	r3, [sp, #84]	; 0x54
 800ad7e:	e7c7      	b.n	800ad10 <_dtoa_r+0x1c4>
 800ad80:	2300      	movs	r3, #0
 800ad82:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad84:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ad86:	930c      	str	r3, [sp, #48]	; 0x30
 800ad88:	9307      	str	r3, [sp, #28]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	dc13      	bgt.n	800adb6 <_dtoa_r+0x26a>
 800ad8e:	2301      	movs	r3, #1
 800ad90:	001a      	movs	r2, r3
 800ad92:	930c      	str	r3, [sp, #48]	; 0x30
 800ad94:	9307      	str	r3, [sp, #28]
 800ad96:	9223      	str	r2, [sp, #140]	; 0x8c
 800ad98:	e00d      	b.n	800adb6 <_dtoa_r+0x26a>
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	e7f1      	b.n	800ad82 <_dtoa_r+0x236>
 800ad9e:	2300      	movs	r3, #0
 800ada0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800ada2:	930f      	str	r3, [sp, #60]	; 0x3c
 800ada4:	4694      	mov	ip, r2
 800ada6:	9b02      	ldr	r3, [sp, #8]
 800ada8:	4463      	add	r3, ip
 800adaa:	930c      	str	r3, [sp, #48]	; 0x30
 800adac:	3301      	adds	r3, #1
 800adae:	9307      	str	r3, [sp, #28]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	dc00      	bgt.n	800adb6 <_dtoa_r+0x26a>
 800adb4:	2301      	movs	r3, #1
 800adb6:	2200      	movs	r2, #0
 800adb8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800adba:	6042      	str	r2, [r0, #4]
 800adbc:	3204      	adds	r2, #4
 800adbe:	0015      	movs	r5, r2
 800adc0:	3514      	adds	r5, #20
 800adc2:	6841      	ldr	r1, [r0, #4]
 800adc4:	429d      	cmp	r5, r3
 800adc6:	d919      	bls.n	800adfc <_dtoa_r+0x2b0>
 800adc8:	0038      	movs	r0, r7
 800adca:	f001 f87f 	bl	800becc <_Balloc>
 800adce:	9006      	str	r0, [sp, #24]
 800add0:	2800      	cmp	r0, #0
 800add2:	d117      	bne.n	800ae04 <_dtoa_r+0x2b8>
 800add4:	21d5      	movs	r1, #213	; 0xd5
 800add6:	0002      	movs	r2, r0
 800add8:	4b43      	ldr	r3, [pc, #268]	; (800aee8 <_dtoa_r+0x39c>)
 800adda:	0049      	lsls	r1, r1, #1
 800addc:	e6cb      	b.n	800ab76 <_dtoa_r+0x2a>
 800adde:	2301      	movs	r3, #1
 800ade0:	e7de      	b.n	800ada0 <_dtoa_r+0x254>
 800ade2:	2300      	movs	r3, #0
 800ade4:	940f      	str	r4, [sp, #60]	; 0x3c
 800ade6:	9322      	str	r3, [sp, #136]	; 0x88
 800ade8:	3b01      	subs	r3, #1
 800adea:	930c      	str	r3, [sp, #48]	; 0x30
 800adec:	9307      	str	r3, [sp, #28]
 800adee:	2200      	movs	r2, #0
 800adf0:	3313      	adds	r3, #19
 800adf2:	e7d0      	b.n	800ad96 <_dtoa_r+0x24a>
 800adf4:	2301      	movs	r3, #1
 800adf6:	930f      	str	r3, [sp, #60]	; 0x3c
 800adf8:	3b02      	subs	r3, #2
 800adfa:	e7f6      	b.n	800adea <_dtoa_r+0x29e>
 800adfc:	3101      	adds	r1, #1
 800adfe:	6041      	str	r1, [r0, #4]
 800ae00:	0052      	lsls	r2, r2, #1
 800ae02:	e7dc      	b.n	800adbe <_dtoa_r+0x272>
 800ae04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae06:	9a06      	ldr	r2, [sp, #24]
 800ae08:	601a      	str	r2, [r3, #0]
 800ae0a:	9b07      	ldr	r3, [sp, #28]
 800ae0c:	2b0e      	cmp	r3, #14
 800ae0e:	d900      	bls.n	800ae12 <_dtoa_r+0x2c6>
 800ae10:	e0eb      	b.n	800afea <_dtoa_r+0x49e>
 800ae12:	2c00      	cmp	r4, #0
 800ae14:	d100      	bne.n	800ae18 <_dtoa_r+0x2cc>
 800ae16:	e0e8      	b.n	800afea <_dtoa_r+0x49e>
 800ae18:	9b02      	ldr	r3, [sp, #8]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	dd68      	ble.n	800aef0 <_dtoa_r+0x3a4>
 800ae1e:	001a      	movs	r2, r3
 800ae20:	210f      	movs	r1, #15
 800ae22:	4b2d      	ldr	r3, [pc, #180]	; (800aed8 <_dtoa_r+0x38c>)
 800ae24:	400a      	ands	r2, r1
 800ae26:	00d2      	lsls	r2, r2, #3
 800ae28:	189b      	adds	r3, r3, r2
 800ae2a:	681d      	ldr	r5, [r3, #0]
 800ae2c:	685e      	ldr	r6, [r3, #4]
 800ae2e:	9b02      	ldr	r3, [sp, #8]
 800ae30:	111c      	asrs	r4, r3, #4
 800ae32:	2302      	movs	r3, #2
 800ae34:	9310      	str	r3, [sp, #64]	; 0x40
 800ae36:	9b02      	ldr	r3, [sp, #8]
 800ae38:	05db      	lsls	r3, r3, #23
 800ae3a:	d50b      	bpl.n	800ae54 <_dtoa_r+0x308>
 800ae3c:	4b2b      	ldr	r3, [pc, #172]	; (800aeec <_dtoa_r+0x3a0>)
 800ae3e:	400c      	ands	r4, r1
 800ae40:	6a1a      	ldr	r2, [r3, #32]
 800ae42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae44:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ae46:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ae48:	f7f6 fee8 	bl	8001c1c <__aeabi_ddiv>
 800ae4c:	2303      	movs	r3, #3
 800ae4e:	9008      	str	r0, [sp, #32]
 800ae50:	9109      	str	r1, [sp, #36]	; 0x24
 800ae52:	9310      	str	r3, [sp, #64]	; 0x40
 800ae54:	4b25      	ldr	r3, [pc, #148]	; (800aeec <_dtoa_r+0x3a0>)
 800ae56:	9314      	str	r3, [sp, #80]	; 0x50
 800ae58:	2c00      	cmp	r4, #0
 800ae5a:	d108      	bne.n	800ae6e <_dtoa_r+0x322>
 800ae5c:	9808      	ldr	r0, [sp, #32]
 800ae5e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae60:	002a      	movs	r2, r5
 800ae62:	0033      	movs	r3, r6
 800ae64:	f7f6 feda 	bl	8001c1c <__aeabi_ddiv>
 800ae68:	9008      	str	r0, [sp, #32]
 800ae6a:	9109      	str	r1, [sp, #36]	; 0x24
 800ae6c:	e05c      	b.n	800af28 <_dtoa_r+0x3dc>
 800ae6e:	2301      	movs	r3, #1
 800ae70:	421c      	tst	r4, r3
 800ae72:	d00b      	beq.n	800ae8c <_dtoa_r+0x340>
 800ae74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ae76:	0028      	movs	r0, r5
 800ae78:	3301      	adds	r3, #1
 800ae7a:	9310      	str	r3, [sp, #64]	; 0x40
 800ae7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ae7e:	0031      	movs	r1, r6
 800ae80:	681a      	ldr	r2, [r3, #0]
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	f7f7 facc 	bl	8002420 <__aeabi_dmul>
 800ae88:	0005      	movs	r5, r0
 800ae8a:	000e      	movs	r6, r1
 800ae8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ae8e:	1064      	asrs	r4, r4, #1
 800ae90:	3308      	adds	r3, #8
 800ae92:	e7e0      	b.n	800ae56 <_dtoa_r+0x30a>
 800ae94:	0800db4d 	.word	0x0800db4d
 800ae98:	0800db64 	.word	0x0800db64
 800ae9c:	7ff00000 	.word	0x7ff00000
 800aea0:	0000270f 	.word	0x0000270f
 800aea4:	0800db49 	.word	0x0800db49
 800aea8:	0800db4c 	.word	0x0800db4c
 800aeac:	0800dac0 	.word	0x0800dac0
 800aeb0:	0800dac1 	.word	0x0800dac1
 800aeb4:	3ff00000 	.word	0x3ff00000
 800aeb8:	fffffc01 	.word	0xfffffc01
 800aebc:	3ff80000 	.word	0x3ff80000
 800aec0:	636f4361 	.word	0x636f4361
 800aec4:	3fd287a7 	.word	0x3fd287a7
 800aec8:	8b60c8b3 	.word	0x8b60c8b3
 800aecc:	3fc68a28 	.word	0x3fc68a28
 800aed0:	509f79fb 	.word	0x509f79fb
 800aed4:	3fd34413 	.word	0x3fd34413
 800aed8:	0800dcd0 	.word	0x0800dcd0
 800aedc:	00000432 	.word	0x00000432
 800aee0:	00000412 	.word	0x00000412
 800aee4:	fe100000 	.word	0xfe100000
 800aee8:	0800dbbf 	.word	0x0800dbbf
 800aeec:	0800dca8 	.word	0x0800dca8
 800aef0:	2302      	movs	r3, #2
 800aef2:	9310      	str	r3, [sp, #64]	; 0x40
 800aef4:	9b02      	ldr	r3, [sp, #8]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d016      	beq.n	800af28 <_dtoa_r+0x3dc>
 800aefa:	9812      	ldr	r0, [sp, #72]	; 0x48
 800aefc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800aefe:	425c      	negs	r4, r3
 800af00:	230f      	movs	r3, #15
 800af02:	4ab6      	ldr	r2, [pc, #728]	; (800b1dc <_dtoa_r+0x690>)
 800af04:	4023      	ands	r3, r4
 800af06:	00db      	lsls	r3, r3, #3
 800af08:	18d3      	adds	r3, r2, r3
 800af0a:	681a      	ldr	r2, [r3, #0]
 800af0c:	685b      	ldr	r3, [r3, #4]
 800af0e:	f7f7 fa87 	bl	8002420 <__aeabi_dmul>
 800af12:	2601      	movs	r6, #1
 800af14:	2300      	movs	r3, #0
 800af16:	9008      	str	r0, [sp, #32]
 800af18:	9109      	str	r1, [sp, #36]	; 0x24
 800af1a:	4db1      	ldr	r5, [pc, #708]	; (800b1e0 <_dtoa_r+0x694>)
 800af1c:	1124      	asrs	r4, r4, #4
 800af1e:	2c00      	cmp	r4, #0
 800af20:	d000      	beq.n	800af24 <_dtoa_r+0x3d8>
 800af22:	e094      	b.n	800b04e <_dtoa_r+0x502>
 800af24:	2b00      	cmp	r3, #0
 800af26:	d19f      	bne.n	800ae68 <_dtoa_r+0x31c>
 800af28:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d100      	bne.n	800af30 <_dtoa_r+0x3e4>
 800af2e:	e09b      	b.n	800b068 <_dtoa_r+0x51c>
 800af30:	9c08      	ldr	r4, [sp, #32]
 800af32:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800af34:	2200      	movs	r2, #0
 800af36:	0020      	movs	r0, r4
 800af38:	0029      	movs	r1, r5
 800af3a:	4baa      	ldr	r3, [pc, #680]	; (800b1e4 <_dtoa_r+0x698>)
 800af3c:	f7f5 fa8a 	bl	8000454 <__aeabi_dcmplt>
 800af40:	2800      	cmp	r0, #0
 800af42:	d100      	bne.n	800af46 <_dtoa_r+0x3fa>
 800af44:	e090      	b.n	800b068 <_dtoa_r+0x51c>
 800af46:	9b07      	ldr	r3, [sp, #28]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d100      	bne.n	800af4e <_dtoa_r+0x402>
 800af4c:	e08c      	b.n	800b068 <_dtoa_r+0x51c>
 800af4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af50:	2b00      	cmp	r3, #0
 800af52:	dd46      	ble.n	800afe2 <_dtoa_r+0x496>
 800af54:	9b02      	ldr	r3, [sp, #8]
 800af56:	2200      	movs	r2, #0
 800af58:	0020      	movs	r0, r4
 800af5a:	0029      	movs	r1, r5
 800af5c:	1e5e      	subs	r6, r3, #1
 800af5e:	4ba2      	ldr	r3, [pc, #648]	; (800b1e8 <_dtoa_r+0x69c>)
 800af60:	f7f7 fa5e 	bl	8002420 <__aeabi_dmul>
 800af64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af66:	9008      	str	r0, [sp, #32]
 800af68:	9109      	str	r1, [sp, #36]	; 0x24
 800af6a:	3301      	adds	r3, #1
 800af6c:	9310      	str	r3, [sp, #64]	; 0x40
 800af6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af70:	9810      	ldr	r0, [sp, #64]	; 0x40
 800af72:	9c08      	ldr	r4, [sp, #32]
 800af74:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800af76:	9314      	str	r3, [sp, #80]	; 0x50
 800af78:	f7f8 f8a4 	bl	80030c4 <__aeabi_i2d>
 800af7c:	0022      	movs	r2, r4
 800af7e:	002b      	movs	r3, r5
 800af80:	f7f7 fa4e 	bl	8002420 <__aeabi_dmul>
 800af84:	2200      	movs	r2, #0
 800af86:	4b99      	ldr	r3, [pc, #612]	; (800b1ec <_dtoa_r+0x6a0>)
 800af88:	f7f6 fb0c 	bl	80015a4 <__aeabi_dadd>
 800af8c:	9010      	str	r0, [sp, #64]	; 0x40
 800af8e:	9111      	str	r1, [sp, #68]	; 0x44
 800af90:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800af92:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800af94:	9208      	str	r2, [sp, #32]
 800af96:	9309      	str	r3, [sp, #36]	; 0x24
 800af98:	4a95      	ldr	r2, [pc, #596]	; (800b1f0 <_dtoa_r+0x6a4>)
 800af9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800af9c:	4694      	mov	ip, r2
 800af9e:	4463      	add	r3, ip
 800afa0:	9317      	str	r3, [sp, #92]	; 0x5c
 800afa2:	9309      	str	r3, [sp, #36]	; 0x24
 800afa4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d161      	bne.n	800b06e <_dtoa_r+0x522>
 800afaa:	2200      	movs	r2, #0
 800afac:	0020      	movs	r0, r4
 800afae:	0029      	movs	r1, r5
 800afb0:	4b90      	ldr	r3, [pc, #576]	; (800b1f4 <_dtoa_r+0x6a8>)
 800afb2:	f7f7 fca1 	bl	80028f8 <__aeabi_dsub>
 800afb6:	9a08      	ldr	r2, [sp, #32]
 800afb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800afba:	0004      	movs	r4, r0
 800afbc:	000d      	movs	r5, r1
 800afbe:	f7f5 fa5d 	bl	800047c <__aeabi_dcmpgt>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	d000      	beq.n	800afc8 <_dtoa_r+0x47c>
 800afc6:	e2af      	b.n	800b528 <_dtoa_r+0x9dc>
 800afc8:	488b      	ldr	r0, [pc, #556]	; (800b1f8 <_dtoa_r+0x6ac>)
 800afca:	9911      	ldr	r1, [sp, #68]	; 0x44
 800afcc:	4684      	mov	ip, r0
 800afce:	4461      	add	r1, ip
 800afd0:	000b      	movs	r3, r1
 800afd2:	0020      	movs	r0, r4
 800afd4:	0029      	movs	r1, r5
 800afd6:	9a08      	ldr	r2, [sp, #32]
 800afd8:	f7f5 fa3c 	bl	8000454 <__aeabi_dcmplt>
 800afdc:	2800      	cmp	r0, #0
 800afde:	d000      	beq.n	800afe2 <_dtoa_r+0x496>
 800afe0:	e29f      	b.n	800b522 <_dtoa_r+0x9d6>
 800afe2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800afe4:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800afe6:	9308      	str	r3, [sp, #32]
 800afe8:	9409      	str	r4, [sp, #36]	; 0x24
 800afea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800afec:	2b00      	cmp	r3, #0
 800afee:	da00      	bge.n	800aff2 <_dtoa_r+0x4a6>
 800aff0:	e172      	b.n	800b2d8 <_dtoa_r+0x78c>
 800aff2:	9a02      	ldr	r2, [sp, #8]
 800aff4:	2a0e      	cmp	r2, #14
 800aff6:	dd00      	ble.n	800affa <_dtoa_r+0x4ae>
 800aff8:	e16e      	b.n	800b2d8 <_dtoa_r+0x78c>
 800affa:	4b78      	ldr	r3, [pc, #480]	; (800b1dc <_dtoa_r+0x690>)
 800affc:	00d2      	lsls	r2, r2, #3
 800affe:	189b      	adds	r3, r3, r2
 800b000:	685c      	ldr	r4, [r3, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	930a      	str	r3, [sp, #40]	; 0x28
 800b006:	940b      	str	r4, [sp, #44]	; 0x2c
 800b008:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	db00      	blt.n	800b010 <_dtoa_r+0x4c4>
 800b00e:	e0f7      	b.n	800b200 <_dtoa_r+0x6b4>
 800b010:	9b07      	ldr	r3, [sp, #28]
 800b012:	2b00      	cmp	r3, #0
 800b014:	dd00      	ble.n	800b018 <_dtoa_r+0x4cc>
 800b016:	e0f3      	b.n	800b200 <_dtoa_r+0x6b4>
 800b018:	d000      	beq.n	800b01c <_dtoa_r+0x4d0>
 800b01a:	e282      	b.n	800b522 <_dtoa_r+0x9d6>
 800b01c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b01e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b020:	2200      	movs	r2, #0
 800b022:	4b74      	ldr	r3, [pc, #464]	; (800b1f4 <_dtoa_r+0x6a8>)
 800b024:	f7f7 f9fc 	bl	8002420 <__aeabi_dmul>
 800b028:	9a08      	ldr	r2, [sp, #32]
 800b02a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b02c:	f7f5 fa30 	bl	8000490 <__aeabi_dcmpge>
 800b030:	9e07      	ldr	r6, [sp, #28]
 800b032:	0035      	movs	r5, r6
 800b034:	2800      	cmp	r0, #0
 800b036:	d000      	beq.n	800b03a <_dtoa_r+0x4ee>
 800b038:	e259      	b.n	800b4ee <_dtoa_r+0x9a2>
 800b03a:	9b06      	ldr	r3, [sp, #24]
 800b03c:	9a06      	ldr	r2, [sp, #24]
 800b03e:	3301      	adds	r3, #1
 800b040:	9308      	str	r3, [sp, #32]
 800b042:	2331      	movs	r3, #49	; 0x31
 800b044:	7013      	strb	r3, [r2, #0]
 800b046:	9b02      	ldr	r3, [sp, #8]
 800b048:	3301      	adds	r3, #1
 800b04a:	9302      	str	r3, [sp, #8]
 800b04c:	e254      	b.n	800b4f8 <_dtoa_r+0x9ac>
 800b04e:	4234      	tst	r4, r6
 800b050:	d007      	beq.n	800b062 <_dtoa_r+0x516>
 800b052:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b054:	3301      	adds	r3, #1
 800b056:	9310      	str	r3, [sp, #64]	; 0x40
 800b058:	682a      	ldr	r2, [r5, #0]
 800b05a:	686b      	ldr	r3, [r5, #4]
 800b05c:	f7f7 f9e0 	bl	8002420 <__aeabi_dmul>
 800b060:	0033      	movs	r3, r6
 800b062:	1064      	asrs	r4, r4, #1
 800b064:	3508      	adds	r5, #8
 800b066:	e75a      	b.n	800af1e <_dtoa_r+0x3d2>
 800b068:	9e02      	ldr	r6, [sp, #8]
 800b06a:	9b07      	ldr	r3, [sp, #28]
 800b06c:	e780      	b.n	800af70 <_dtoa_r+0x424>
 800b06e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b070:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b072:	1e5a      	subs	r2, r3, #1
 800b074:	4b59      	ldr	r3, [pc, #356]	; (800b1dc <_dtoa_r+0x690>)
 800b076:	00d2      	lsls	r2, r2, #3
 800b078:	189b      	adds	r3, r3, r2
 800b07a:	681a      	ldr	r2, [r3, #0]
 800b07c:	685b      	ldr	r3, [r3, #4]
 800b07e:	2900      	cmp	r1, #0
 800b080:	d051      	beq.n	800b126 <_dtoa_r+0x5da>
 800b082:	2000      	movs	r0, #0
 800b084:	495d      	ldr	r1, [pc, #372]	; (800b1fc <_dtoa_r+0x6b0>)
 800b086:	f7f6 fdc9 	bl	8001c1c <__aeabi_ddiv>
 800b08a:	9a08      	ldr	r2, [sp, #32]
 800b08c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b08e:	f7f7 fc33 	bl	80028f8 <__aeabi_dsub>
 800b092:	9a06      	ldr	r2, [sp, #24]
 800b094:	9b06      	ldr	r3, [sp, #24]
 800b096:	4694      	mov	ip, r2
 800b098:	9317      	str	r3, [sp, #92]	; 0x5c
 800b09a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b09c:	9010      	str	r0, [sp, #64]	; 0x40
 800b09e:	9111      	str	r1, [sp, #68]	; 0x44
 800b0a0:	4463      	add	r3, ip
 800b0a2:	9319      	str	r3, [sp, #100]	; 0x64
 800b0a4:	0029      	movs	r1, r5
 800b0a6:	0020      	movs	r0, r4
 800b0a8:	f7f7 ffd6 	bl	8003058 <__aeabi_d2iz>
 800b0ac:	9014      	str	r0, [sp, #80]	; 0x50
 800b0ae:	f7f8 f809 	bl	80030c4 <__aeabi_i2d>
 800b0b2:	0002      	movs	r2, r0
 800b0b4:	000b      	movs	r3, r1
 800b0b6:	0020      	movs	r0, r4
 800b0b8:	0029      	movs	r1, r5
 800b0ba:	f7f7 fc1d 	bl	80028f8 <__aeabi_dsub>
 800b0be:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b0c0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	9308      	str	r3, [sp, #32]
 800b0c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b0c8:	0004      	movs	r4, r0
 800b0ca:	3330      	adds	r3, #48	; 0x30
 800b0cc:	7013      	strb	r3, [r2, #0]
 800b0ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b0d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b0d2:	000d      	movs	r5, r1
 800b0d4:	f7f5 f9be 	bl	8000454 <__aeabi_dcmplt>
 800b0d8:	2800      	cmp	r0, #0
 800b0da:	d175      	bne.n	800b1c8 <_dtoa_r+0x67c>
 800b0dc:	0022      	movs	r2, r4
 800b0de:	002b      	movs	r3, r5
 800b0e0:	2000      	movs	r0, #0
 800b0e2:	4940      	ldr	r1, [pc, #256]	; (800b1e4 <_dtoa_r+0x698>)
 800b0e4:	f7f7 fc08 	bl	80028f8 <__aeabi_dsub>
 800b0e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b0ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b0ec:	f7f5 f9b2 	bl	8000454 <__aeabi_dcmplt>
 800b0f0:	2800      	cmp	r0, #0
 800b0f2:	d000      	beq.n	800b0f6 <_dtoa_r+0x5aa>
 800b0f4:	e0d2      	b.n	800b29c <_dtoa_r+0x750>
 800b0f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b0f8:	9a08      	ldr	r2, [sp, #32]
 800b0fa:	4293      	cmp	r3, r2
 800b0fc:	d100      	bne.n	800b100 <_dtoa_r+0x5b4>
 800b0fe:	e770      	b.n	800afe2 <_dtoa_r+0x496>
 800b100:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b102:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b104:	2200      	movs	r2, #0
 800b106:	4b38      	ldr	r3, [pc, #224]	; (800b1e8 <_dtoa_r+0x69c>)
 800b108:	f7f7 f98a 	bl	8002420 <__aeabi_dmul>
 800b10c:	4b36      	ldr	r3, [pc, #216]	; (800b1e8 <_dtoa_r+0x69c>)
 800b10e:	9010      	str	r0, [sp, #64]	; 0x40
 800b110:	9111      	str	r1, [sp, #68]	; 0x44
 800b112:	2200      	movs	r2, #0
 800b114:	0020      	movs	r0, r4
 800b116:	0029      	movs	r1, r5
 800b118:	f7f7 f982 	bl	8002420 <__aeabi_dmul>
 800b11c:	9b08      	ldr	r3, [sp, #32]
 800b11e:	0004      	movs	r4, r0
 800b120:	000d      	movs	r5, r1
 800b122:	9317      	str	r3, [sp, #92]	; 0x5c
 800b124:	e7be      	b.n	800b0a4 <_dtoa_r+0x558>
 800b126:	9808      	ldr	r0, [sp, #32]
 800b128:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b12a:	f7f7 f979 	bl	8002420 <__aeabi_dmul>
 800b12e:	9a06      	ldr	r2, [sp, #24]
 800b130:	9b06      	ldr	r3, [sp, #24]
 800b132:	4694      	mov	ip, r2
 800b134:	9308      	str	r3, [sp, #32]
 800b136:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b138:	9010      	str	r0, [sp, #64]	; 0x40
 800b13a:	9111      	str	r1, [sp, #68]	; 0x44
 800b13c:	4463      	add	r3, ip
 800b13e:	9319      	str	r3, [sp, #100]	; 0x64
 800b140:	0029      	movs	r1, r5
 800b142:	0020      	movs	r0, r4
 800b144:	f7f7 ff88 	bl	8003058 <__aeabi_d2iz>
 800b148:	9017      	str	r0, [sp, #92]	; 0x5c
 800b14a:	f7f7 ffbb 	bl	80030c4 <__aeabi_i2d>
 800b14e:	0002      	movs	r2, r0
 800b150:	000b      	movs	r3, r1
 800b152:	0020      	movs	r0, r4
 800b154:	0029      	movs	r1, r5
 800b156:	f7f7 fbcf 	bl	80028f8 <__aeabi_dsub>
 800b15a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b15c:	9a08      	ldr	r2, [sp, #32]
 800b15e:	3330      	adds	r3, #48	; 0x30
 800b160:	7013      	strb	r3, [r2, #0]
 800b162:	0013      	movs	r3, r2
 800b164:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b166:	3301      	adds	r3, #1
 800b168:	0004      	movs	r4, r0
 800b16a:	000d      	movs	r5, r1
 800b16c:	9308      	str	r3, [sp, #32]
 800b16e:	4293      	cmp	r3, r2
 800b170:	d12c      	bne.n	800b1cc <_dtoa_r+0x680>
 800b172:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b174:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b176:	9a06      	ldr	r2, [sp, #24]
 800b178:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b17a:	4694      	mov	ip, r2
 800b17c:	4463      	add	r3, ip
 800b17e:	2200      	movs	r2, #0
 800b180:	9308      	str	r3, [sp, #32]
 800b182:	4b1e      	ldr	r3, [pc, #120]	; (800b1fc <_dtoa_r+0x6b0>)
 800b184:	f7f6 fa0e 	bl	80015a4 <__aeabi_dadd>
 800b188:	0002      	movs	r2, r0
 800b18a:	000b      	movs	r3, r1
 800b18c:	0020      	movs	r0, r4
 800b18e:	0029      	movs	r1, r5
 800b190:	f7f5 f974 	bl	800047c <__aeabi_dcmpgt>
 800b194:	2800      	cmp	r0, #0
 800b196:	d000      	beq.n	800b19a <_dtoa_r+0x64e>
 800b198:	e080      	b.n	800b29c <_dtoa_r+0x750>
 800b19a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b19c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b19e:	2000      	movs	r0, #0
 800b1a0:	4916      	ldr	r1, [pc, #88]	; (800b1fc <_dtoa_r+0x6b0>)
 800b1a2:	f7f7 fba9 	bl	80028f8 <__aeabi_dsub>
 800b1a6:	0002      	movs	r2, r0
 800b1a8:	000b      	movs	r3, r1
 800b1aa:	0020      	movs	r0, r4
 800b1ac:	0029      	movs	r1, r5
 800b1ae:	f7f5 f951 	bl	8000454 <__aeabi_dcmplt>
 800b1b2:	2800      	cmp	r0, #0
 800b1b4:	d100      	bne.n	800b1b8 <_dtoa_r+0x66c>
 800b1b6:	e714      	b.n	800afe2 <_dtoa_r+0x496>
 800b1b8:	9b08      	ldr	r3, [sp, #32]
 800b1ba:	001a      	movs	r2, r3
 800b1bc:	3a01      	subs	r2, #1
 800b1be:	9208      	str	r2, [sp, #32]
 800b1c0:	7812      	ldrb	r2, [r2, #0]
 800b1c2:	2a30      	cmp	r2, #48	; 0x30
 800b1c4:	d0f8      	beq.n	800b1b8 <_dtoa_r+0x66c>
 800b1c6:	9308      	str	r3, [sp, #32]
 800b1c8:	9602      	str	r6, [sp, #8]
 800b1ca:	e055      	b.n	800b278 <_dtoa_r+0x72c>
 800b1cc:	2200      	movs	r2, #0
 800b1ce:	4b06      	ldr	r3, [pc, #24]	; (800b1e8 <_dtoa_r+0x69c>)
 800b1d0:	f7f7 f926 	bl	8002420 <__aeabi_dmul>
 800b1d4:	0004      	movs	r4, r0
 800b1d6:	000d      	movs	r5, r1
 800b1d8:	e7b2      	b.n	800b140 <_dtoa_r+0x5f4>
 800b1da:	46c0      	nop			; (mov r8, r8)
 800b1dc:	0800dcd0 	.word	0x0800dcd0
 800b1e0:	0800dca8 	.word	0x0800dca8
 800b1e4:	3ff00000 	.word	0x3ff00000
 800b1e8:	40240000 	.word	0x40240000
 800b1ec:	401c0000 	.word	0x401c0000
 800b1f0:	fcc00000 	.word	0xfcc00000
 800b1f4:	40140000 	.word	0x40140000
 800b1f8:	7cc00000 	.word	0x7cc00000
 800b1fc:	3fe00000 	.word	0x3fe00000
 800b200:	9b07      	ldr	r3, [sp, #28]
 800b202:	9e06      	ldr	r6, [sp, #24]
 800b204:	3b01      	subs	r3, #1
 800b206:	199b      	adds	r3, r3, r6
 800b208:	930c      	str	r3, [sp, #48]	; 0x30
 800b20a:	9c08      	ldr	r4, [sp, #32]
 800b20c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b20e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b210:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b212:	0020      	movs	r0, r4
 800b214:	0029      	movs	r1, r5
 800b216:	f7f6 fd01 	bl	8001c1c <__aeabi_ddiv>
 800b21a:	f7f7 ff1d 	bl	8003058 <__aeabi_d2iz>
 800b21e:	9007      	str	r0, [sp, #28]
 800b220:	f7f7 ff50 	bl	80030c4 <__aeabi_i2d>
 800b224:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b226:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b228:	f7f7 f8fa 	bl	8002420 <__aeabi_dmul>
 800b22c:	0002      	movs	r2, r0
 800b22e:	000b      	movs	r3, r1
 800b230:	0020      	movs	r0, r4
 800b232:	0029      	movs	r1, r5
 800b234:	f7f7 fb60 	bl	80028f8 <__aeabi_dsub>
 800b238:	0033      	movs	r3, r6
 800b23a:	9a07      	ldr	r2, [sp, #28]
 800b23c:	3601      	adds	r6, #1
 800b23e:	3230      	adds	r2, #48	; 0x30
 800b240:	701a      	strb	r2, [r3, #0]
 800b242:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b244:	9608      	str	r6, [sp, #32]
 800b246:	429a      	cmp	r2, r3
 800b248:	d139      	bne.n	800b2be <_dtoa_r+0x772>
 800b24a:	0002      	movs	r2, r0
 800b24c:	000b      	movs	r3, r1
 800b24e:	f7f6 f9a9 	bl	80015a4 <__aeabi_dadd>
 800b252:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b254:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b256:	0004      	movs	r4, r0
 800b258:	000d      	movs	r5, r1
 800b25a:	f7f5 f90f 	bl	800047c <__aeabi_dcmpgt>
 800b25e:	2800      	cmp	r0, #0
 800b260:	d11b      	bne.n	800b29a <_dtoa_r+0x74e>
 800b262:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b264:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b266:	0020      	movs	r0, r4
 800b268:	0029      	movs	r1, r5
 800b26a:	f7f5 f8ed 	bl	8000448 <__aeabi_dcmpeq>
 800b26e:	2800      	cmp	r0, #0
 800b270:	d002      	beq.n	800b278 <_dtoa_r+0x72c>
 800b272:	9b07      	ldr	r3, [sp, #28]
 800b274:	07db      	lsls	r3, r3, #31
 800b276:	d410      	bmi.n	800b29a <_dtoa_r+0x74e>
 800b278:	0038      	movs	r0, r7
 800b27a:	9905      	ldr	r1, [sp, #20]
 800b27c:	f000 fe6a 	bl	800bf54 <_Bfree>
 800b280:	2300      	movs	r3, #0
 800b282:	9a08      	ldr	r2, [sp, #32]
 800b284:	9802      	ldr	r0, [sp, #8]
 800b286:	7013      	strb	r3, [r2, #0]
 800b288:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b28a:	3001      	adds	r0, #1
 800b28c:	6018      	str	r0, [r3, #0]
 800b28e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b290:	2b00      	cmp	r3, #0
 800b292:	d100      	bne.n	800b296 <_dtoa_r+0x74a>
 800b294:	e4a6      	b.n	800abe4 <_dtoa_r+0x98>
 800b296:	601a      	str	r2, [r3, #0]
 800b298:	e4a4      	b.n	800abe4 <_dtoa_r+0x98>
 800b29a:	9e02      	ldr	r6, [sp, #8]
 800b29c:	9b08      	ldr	r3, [sp, #32]
 800b29e:	9308      	str	r3, [sp, #32]
 800b2a0:	3b01      	subs	r3, #1
 800b2a2:	781a      	ldrb	r2, [r3, #0]
 800b2a4:	2a39      	cmp	r2, #57	; 0x39
 800b2a6:	d106      	bne.n	800b2b6 <_dtoa_r+0x76a>
 800b2a8:	9a06      	ldr	r2, [sp, #24]
 800b2aa:	429a      	cmp	r2, r3
 800b2ac:	d1f7      	bne.n	800b29e <_dtoa_r+0x752>
 800b2ae:	2230      	movs	r2, #48	; 0x30
 800b2b0:	9906      	ldr	r1, [sp, #24]
 800b2b2:	3601      	adds	r6, #1
 800b2b4:	700a      	strb	r2, [r1, #0]
 800b2b6:	781a      	ldrb	r2, [r3, #0]
 800b2b8:	3201      	adds	r2, #1
 800b2ba:	701a      	strb	r2, [r3, #0]
 800b2bc:	e784      	b.n	800b1c8 <_dtoa_r+0x67c>
 800b2be:	2200      	movs	r2, #0
 800b2c0:	4baa      	ldr	r3, [pc, #680]	; (800b56c <_dtoa_r+0xa20>)
 800b2c2:	f7f7 f8ad 	bl	8002420 <__aeabi_dmul>
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	0004      	movs	r4, r0
 800b2cc:	000d      	movs	r5, r1
 800b2ce:	f7f5 f8bb 	bl	8000448 <__aeabi_dcmpeq>
 800b2d2:	2800      	cmp	r0, #0
 800b2d4:	d09b      	beq.n	800b20e <_dtoa_r+0x6c2>
 800b2d6:	e7cf      	b.n	800b278 <_dtoa_r+0x72c>
 800b2d8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b2da:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800b2dc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b2de:	2d00      	cmp	r5, #0
 800b2e0:	d012      	beq.n	800b308 <_dtoa_r+0x7bc>
 800b2e2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b2e4:	2a01      	cmp	r2, #1
 800b2e6:	dc66      	bgt.n	800b3b6 <_dtoa_r+0x86a>
 800b2e8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b2ea:	2a00      	cmp	r2, #0
 800b2ec:	d05d      	beq.n	800b3aa <_dtoa_r+0x85e>
 800b2ee:	4aa0      	ldr	r2, [pc, #640]	; (800b570 <_dtoa_r+0xa24>)
 800b2f0:	189b      	adds	r3, r3, r2
 800b2f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2f4:	2101      	movs	r1, #1
 800b2f6:	18d2      	adds	r2, r2, r3
 800b2f8:	920a      	str	r2, [sp, #40]	; 0x28
 800b2fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b2fc:	0038      	movs	r0, r7
 800b2fe:	18d3      	adds	r3, r2, r3
 800b300:	930d      	str	r3, [sp, #52]	; 0x34
 800b302:	f000 ff23 	bl	800c14c <__i2b>
 800b306:	0005      	movs	r5, r0
 800b308:	2c00      	cmp	r4, #0
 800b30a:	dd0e      	ble.n	800b32a <_dtoa_r+0x7de>
 800b30c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b30e:	2b00      	cmp	r3, #0
 800b310:	dd0b      	ble.n	800b32a <_dtoa_r+0x7de>
 800b312:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b314:	0023      	movs	r3, r4
 800b316:	4294      	cmp	r4, r2
 800b318:	dd00      	ble.n	800b31c <_dtoa_r+0x7d0>
 800b31a:	0013      	movs	r3, r2
 800b31c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b31e:	1ae4      	subs	r4, r4, r3
 800b320:	1ad2      	subs	r2, r2, r3
 800b322:	920a      	str	r2, [sp, #40]	; 0x28
 800b324:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b326:	1ad3      	subs	r3, r2, r3
 800b328:	930d      	str	r3, [sp, #52]	; 0x34
 800b32a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d01f      	beq.n	800b370 <_dtoa_r+0x824>
 800b330:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b332:	2b00      	cmp	r3, #0
 800b334:	d054      	beq.n	800b3e0 <_dtoa_r+0x894>
 800b336:	2e00      	cmp	r6, #0
 800b338:	dd11      	ble.n	800b35e <_dtoa_r+0x812>
 800b33a:	0029      	movs	r1, r5
 800b33c:	0032      	movs	r2, r6
 800b33e:	0038      	movs	r0, r7
 800b340:	f000 ffca 	bl	800c2d8 <__pow5mult>
 800b344:	9a05      	ldr	r2, [sp, #20]
 800b346:	0001      	movs	r1, r0
 800b348:	0005      	movs	r5, r0
 800b34a:	0038      	movs	r0, r7
 800b34c:	f000 ff14 	bl	800c178 <__multiply>
 800b350:	9905      	ldr	r1, [sp, #20]
 800b352:	9014      	str	r0, [sp, #80]	; 0x50
 800b354:	0038      	movs	r0, r7
 800b356:	f000 fdfd 	bl	800bf54 <_Bfree>
 800b35a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b35c:	9305      	str	r3, [sp, #20]
 800b35e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b360:	1b9a      	subs	r2, r3, r6
 800b362:	42b3      	cmp	r3, r6
 800b364:	d004      	beq.n	800b370 <_dtoa_r+0x824>
 800b366:	0038      	movs	r0, r7
 800b368:	9905      	ldr	r1, [sp, #20]
 800b36a:	f000 ffb5 	bl	800c2d8 <__pow5mult>
 800b36e:	9005      	str	r0, [sp, #20]
 800b370:	2101      	movs	r1, #1
 800b372:	0038      	movs	r0, r7
 800b374:	f000 feea 	bl	800c14c <__i2b>
 800b378:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b37a:	0006      	movs	r6, r0
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	dd31      	ble.n	800b3e4 <_dtoa_r+0x898>
 800b380:	001a      	movs	r2, r3
 800b382:	0001      	movs	r1, r0
 800b384:	0038      	movs	r0, r7
 800b386:	f000 ffa7 	bl	800c2d8 <__pow5mult>
 800b38a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b38c:	0006      	movs	r6, r0
 800b38e:	2b01      	cmp	r3, #1
 800b390:	dd2d      	ble.n	800b3ee <_dtoa_r+0x8a2>
 800b392:	2300      	movs	r3, #0
 800b394:	930e      	str	r3, [sp, #56]	; 0x38
 800b396:	6933      	ldr	r3, [r6, #16]
 800b398:	3303      	adds	r3, #3
 800b39a:	009b      	lsls	r3, r3, #2
 800b39c:	18f3      	adds	r3, r6, r3
 800b39e:	6858      	ldr	r0, [r3, #4]
 800b3a0:	f000 fe8c 	bl	800c0bc <__hi0bits>
 800b3a4:	2320      	movs	r3, #32
 800b3a6:	1a18      	subs	r0, r3, r0
 800b3a8:	e039      	b.n	800b41e <_dtoa_r+0x8d2>
 800b3aa:	2336      	movs	r3, #54	; 0x36
 800b3ac:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b3ae:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800b3b0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b3b2:	1a9b      	subs	r3, r3, r2
 800b3b4:	e79d      	b.n	800b2f2 <_dtoa_r+0x7a6>
 800b3b6:	9b07      	ldr	r3, [sp, #28]
 800b3b8:	1e5e      	subs	r6, r3, #1
 800b3ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3bc:	42b3      	cmp	r3, r6
 800b3be:	db07      	blt.n	800b3d0 <_dtoa_r+0x884>
 800b3c0:	1b9e      	subs	r6, r3, r6
 800b3c2:	9b07      	ldr	r3, [sp, #28]
 800b3c4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	da93      	bge.n	800b2f2 <_dtoa_r+0x7a6>
 800b3ca:	1ae4      	subs	r4, r4, r3
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	e790      	b.n	800b2f2 <_dtoa_r+0x7a6>
 800b3d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3d2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b3d4:	1af3      	subs	r3, r6, r3
 800b3d6:	18d3      	adds	r3, r2, r3
 800b3d8:	960e      	str	r6, [sp, #56]	; 0x38
 800b3da:	9315      	str	r3, [sp, #84]	; 0x54
 800b3dc:	2600      	movs	r6, #0
 800b3de:	e7f0      	b.n	800b3c2 <_dtoa_r+0x876>
 800b3e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b3e2:	e7c0      	b.n	800b366 <_dtoa_r+0x81a>
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	930e      	str	r3, [sp, #56]	; 0x38
 800b3e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	dc13      	bgt.n	800b416 <_dtoa_r+0x8ca>
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	930e      	str	r3, [sp, #56]	; 0x38
 800b3f2:	9b08      	ldr	r3, [sp, #32]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d10e      	bne.n	800b416 <_dtoa_r+0x8ca>
 800b3f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3fa:	031b      	lsls	r3, r3, #12
 800b3fc:	d10b      	bne.n	800b416 <_dtoa_r+0x8ca>
 800b3fe:	4b5d      	ldr	r3, [pc, #372]	; (800b574 <_dtoa_r+0xa28>)
 800b400:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b402:	4213      	tst	r3, r2
 800b404:	d007      	beq.n	800b416 <_dtoa_r+0x8ca>
 800b406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b408:	3301      	adds	r3, #1
 800b40a:	930a      	str	r3, [sp, #40]	; 0x28
 800b40c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b40e:	3301      	adds	r3, #1
 800b410:	930d      	str	r3, [sp, #52]	; 0x34
 800b412:	2301      	movs	r3, #1
 800b414:	930e      	str	r3, [sp, #56]	; 0x38
 800b416:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b418:	2001      	movs	r0, #1
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d1bb      	bne.n	800b396 <_dtoa_r+0x84a>
 800b41e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b420:	221f      	movs	r2, #31
 800b422:	1818      	adds	r0, r3, r0
 800b424:	0003      	movs	r3, r0
 800b426:	4013      	ands	r3, r2
 800b428:	4210      	tst	r0, r2
 800b42a:	d046      	beq.n	800b4ba <_dtoa_r+0x96e>
 800b42c:	3201      	adds	r2, #1
 800b42e:	1ad2      	subs	r2, r2, r3
 800b430:	2a04      	cmp	r2, #4
 800b432:	dd3f      	ble.n	800b4b4 <_dtoa_r+0x968>
 800b434:	221c      	movs	r2, #28
 800b436:	1ad3      	subs	r3, r2, r3
 800b438:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b43a:	18e4      	adds	r4, r4, r3
 800b43c:	18d2      	adds	r2, r2, r3
 800b43e:	920a      	str	r2, [sp, #40]	; 0x28
 800b440:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b442:	18d3      	adds	r3, r2, r3
 800b444:	930d      	str	r3, [sp, #52]	; 0x34
 800b446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b448:	2b00      	cmp	r3, #0
 800b44a:	dd05      	ble.n	800b458 <_dtoa_r+0x90c>
 800b44c:	001a      	movs	r2, r3
 800b44e:	0038      	movs	r0, r7
 800b450:	9905      	ldr	r1, [sp, #20]
 800b452:	f000 ff9d 	bl	800c390 <__lshift>
 800b456:	9005      	str	r0, [sp, #20]
 800b458:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	dd05      	ble.n	800b46a <_dtoa_r+0x91e>
 800b45e:	0031      	movs	r1, r6
 800b460:	001a      	movs	r2, r3
 800b462:	0038      	movs	r0, r7
 800b464:	f000 ff94 	bl	800c390 <__lshift>
 800b468:	0006      	movs	r6, r0
 800b46a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d026      	beq.n	800b4be <_dtoa_r+0x972>
 800b470:	0031      	movs	r1, r6
 800b472:	9805      	ldr	r0, [sp, #20]
 800b474:	f000 fffa 	bl	800c46c <__mcmp>
 800b478:	2800      	cmp	r0, #0
 800b47a:	da20      	bge.n	800b4be <_dtoa_r+0x972>
 800b47c:	9b02      	ldr	r3, [sp, #8]
 800b47e:	220a      	movs	r2, #10
 800b480:	3b01      	subs	r3, #1
 800b482:	9302      	str	r3, [sp, #8]
 800b484:	0038      	movs	r0, r7
 800b486:	2300      	movs	r3, #0
 800b488:	9905      	ldr	r1, [sp, #20]
 800b48a:	f000 fd87 	bl	800bf9c <__multadd>
 800b48e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b490:	9005      	str	r0, [sp, #20]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d100      	bne.n	800b498 <_dtoa_r+0x94c>
 800b496:	e166      	b.n	800b766 <_dtoa_r+0xc1a>
 800b498:	2300      	movs	r3, #0
 800b49a:	0029      	movs	r1, r5
 800b49c:	220a      	movs	r2, #10
 800b49e:	0038      	movs	r0, r7
 800b4a0:	f000 fd7c 	bl	800bf9c <__multadd>
 800b4a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b4a6:	0005      	movs	r5, r0
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	dc47      	bgt.n	800b53c <_dtoa_r+0x9f0>
 800b4ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b4ae:	2b02      	cmp	r3, #2
 800b4b0:	dc0d      	bgt.n	800b4ce <_dtoa_r+0x982>
 800b4b2:	e043      	b.n	800b53c <_dtoa_r+0x9f0>
 800b4b4:	2a04      	cmp	r2, #4
 800b4b6:	d0c6      	beq.n	800b446 <_dtoa_r+0x8fa>
 800b4b8:	0013      	movs	r3, r2
 800b4ba:	331c      	adds	r3, #28
 800b4bc:	e7bc      	b.n	800b438 <_dtoa_r+0x8ec>
 800b4be:	9b07      	ldr	r3, [sp, #28]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	dc35      	bgt.n	800b530 <_dtoa_r+0x9e4>
 800b4c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b4c6:	2b02      	cmp	r3, #2
 800b4c8:	dd32      	ble.n	800b530 <_dtoa_r+0x9e4>
 800b4ca:	9b07      	ldr	r3, [sp, #28]
 800b4cc:	930c      	str	r3, [sp, #48]	; 0x30
 800b4ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d10c      	bne.n	800b4ee <_dtoa_r+0x9a2>
 800b4d4:	0031      	movs	r1, r6
 800b4d6:	2205      	movs	r2, #5
 800b4d8:	0038      	movs	r0, r7
 800b4da:	f000 fd5f 	bl	800bf9c <__multadd>
 800b4de:	0006      	movs	r6, r0
 800b4e0:	0001      	movs	r1, r0
 800b4e2:	9805      	ldr	r0, [sp, #20]
 800b4e4:	f000 ffc2 	bl	800c46c <__mcmp>
 800b4e8:	2800      	cmp	r0, #0
 800b4ea:	dd00      	ble.n	800b4ee <_dtoa_r+0x9a2>
 800b4ec:	e5a5      	b.n	800b03a <_dtoa_r+0x4ee>
 800b4ee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b4f0:	43db      	mvns	r3, r3
 800b4f2:	9302      	str	r3, [sp, #8]
 800b4f4:	9b06      	ldr	r3, [sp, #24]
 800b4f6:	9308      	str	r3, [sp, #32]
 800b4f8:	2400      	movs	r4, #0
 800b4fa:	0031      	movs	r1, r6
 800b4fc:	0038      	movs	r0, r7
 800b4fe:	f000 fd29 	bl	800bf54 <_Bfree>
 800b502:	2d00      	cmp	r5, #0
 800b504:	d100      	bne.n	800b508 <_dtoa_r+0x9bc>
 800b506:	e6b7      	b.n	800b278 <_dtoa_r+0x72c>
 800b508:	2c00      	cmp	r4, #0
 800b50a:	d005      	beq.n	800b518 <_dtoa_r+0x9cc>
 800b50c:	42ac      	cmp	r4, r5
 800b50e:	d003      	beq.n	800b518 <_dtoa_r+0x9cc>
 800b510:	0021      	movs	r1, r4
 800b512:	0038      	movs	r0, r7
 800b514:	f000 fd1e 	bl	800bf54 <_Bfree>
 800b518:	0029      	movs	r1, r5
 800b51a:	0038      	movs	r0, r7
 800b51c:	f000 fd1a 	bl	800bf54 <_Bfree>
 800b520:	e6aa      	b.n	800b278 <_dtoa_r+0x72c>
 800b522:	2600      	movs	r6, #0
 800b524:	0035      	movs	r5, r6
 800b526:	e7e2      	b.n	800b4ee <_dtoa_r+0x9a2>
 800b528:	9602      	str	r6, [sp, #8]
 800b52a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800b52c:	0035      	movs	r5, r6
 800b52e:	e584      	b.n	800b03a <_dtoa_r+0x4ee>
 800b530:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b532:	2b00      	cmp	r3, #0
 800b534:	d100      	bne.n	800b538 <_dtoa_r+0x9ec>
 800b536:	e0ce      	b.n	800b6d6 <_dtoa_r+0xb8a>
 800b538:	9b07      	ldr	r3, [sp, #28]
 800b53a:	930c      	str	r3, [sp, #48]	; 0x30
 800b53c:	2c00      	cmp	r4, #0
 800b53e:	dd05      	ble.n	800b54c <_dtoa_r+0xa00>
 800b540:	0029      	movs	r1, r5
 800b542:	0022      	movs	r2, r4
 800b544:	0038      	movs	r0, r7
 800b546:	f000 ff23 	bl	800c390 <__lshift>
 800b54a:	0005      	movs	r5, r0
 800b54c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b54e:	0028      	movs	r0, r5
 800b550:	2b00      	cmp	r3, #0
 800b552:	d022      	beq.n	800b59a <_dtoa_r+0xa4e>
 800b554:	0038      	movs	r0, r7
 800b556:	6869      	ldr	r1, [r5, #4]
 800b558:	f000 fcb8 	bl	800becc <_Balloc>
 800b55c:	1e04      	subs	r4, r0, #0
 800b55e:	d10f      	bne.n	800b580 <_dtoa_r+0xa34>
 800b560:	0002      	movs	r2, r0
 800b562:	4b05      	ldr	r3, [pc, #20]	; (800b578 <_dtoa_r+0xa2c>)
 800b564:	4905      	ldr	r1, [pc, #20]	; (800b57c <_dtoa_r+0xa30>)
 800b566:	f7ff fb06 	bl	800ab76 <_dtoa_r+0x2a>
 800b56a:	46c0      	nop			; (mov r8, r8)
 800b56c:	40240000 	.word	0x40240000
 800b570:	00000433 	.word	0x00000433
 800b574:	7ff00000 	.word	0x7ff00000
 800b578:	0800dbbf 	.word	0x0800dbbf
 800b57c:	000002ea 	.word	0x000002ea
 800b580:	0029      	movs	r1, r5
 800b582:	692b      	ldr	r3, [r5, #16]
 800b584:	310c      	adds	r1, #12
 800b586:	1c9a      	adds	r2, r3, #2
 800b588:	0092      	lsls	r2, r2, #2
 800b58a:	300c      	adds	r0, #12
 800b58c:	f7fd fbe0 	bl	8008d50 <memcpy>
 800b590:	2201      	movs	r2, #1
 800b592:	0021      	movs	r1, r4
 800b594:	0038      	movs	r0, r7
 800b596:	f000 fefb 	bl	800c390 <__lshift>
 800b59a:	9b06      	ldr	r3, [sp, #24]
 800b59c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b59e:	930a      	str	r3, [sp, #40]	; 0x28
 800b5a0:	3b01      	subs	r3, #1
 800b5a2:	189b      	adds	r3, r3, r2
 800b5a4:	2201      	movs	r2, #1
 800b5a6:	002c      	movs	r4, r5
 800b5a8:	0005      	movs	r5, r0
 800b5aa:	9314      	str	r3, [sp, #80]	; 0x50
 800b5ac:	9b08      	ldr	r3, [sp, #32]
 800b5ae:	4013      	ands	r3, r2
 800b5b0:	930f      	str	r3, [sp, #60]	; 0x3c
 800b5b2:	0031      	movs	r1, r6
 800b5b4:	9805      	ldr	r0, [sp, #20]
 800b5b6:	f7ff fa3d 	bl	800aa34 <quorem>
 800b5ba:	0003      	movs	r3, r0
 800b5bc:	0021      	movs	r1, r4
 800b5be:	3330      	adds	r3, #48	; 0x30
 800b5c0:	900d      	str	r0, [sp, #52]	; 0x34
 800b5c2:	9805      	ldr	r0, [sp, #20]
 800b5c4:	9307      	str	r3, [sp, #28]
 800b5c6:	f000 ff51 	bl	800c46c <__mcmp>
 800b5ca:	002a      	movs	r2, r5
 800b5cc:	900e      	str	r0, [sp, #56]	; 0x38
 800b5ce:	0031      	movs	r1, r6
 800b5d0:	0038      	movs	r0, r7
 800b5d2:	f000 ff67 	bl	800c4a4 <__mdiff>
 800b5d6:	68c3      	ldr	r3, [r0, #12]
 800b5d8:	9008      	str	r0, [sp, #32]
 800b5da:	9310      	str	r3, [sp, #64]	; 0x40
 800b5dc:	2301      	movs	r3, #1
 800b5de:	930c      	str	r3, [sp, #48]	; 0x30
 800b5e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d104      	bne.n	800b5f0 <_dtoa_r+0xaa4>
 800b5e6:	0001      	movs	r1, r0
 800b5e8:	9805      	ldr	r0, [sp, #20]
 800b5ea:	f000 ff3f 	bl	800c46c <__mcmp>
 800b5ee:	900c      	str	r0, [sp, #48]	; 0x30
 800b5f0:	0038      	movs	r0, r7
 800b5f2:	9908      	ldr	r1, [sp, #32]
 800b5f4:	f000 fcae 	bl	800bf54 <_Bfree>
 800b5f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	9308      	str	r3, [sp, #32]
 800b600:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b602:	4313      	orrs	r3, r2
 800b604:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b606:	4313      	orrs	r3, r2
 800b608:	d10c      	bne.n	800b624 <_dtoa_r+0xad8>
 800b60a:	9b07      	ldr	r3, [sp, #28]
 800b60c:	2b39      	cmp	r3, #57	; 0x39
 800b60e:	d026      	beq.n	800b65e <_dtoa_r+0xb12>
 800b610:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b612:	2b00      	cmp	r3, #0
 800b614:	dd02      	ble.n	800b61c <_dtoa_r+0xad0>
 800b616:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b618:	3331      	adds	r3, #49	; 0x31
 800b61a:	9307      	str	r3, [sp, #28]
 800b61c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b61e:	9a07      	ldr	r2, [sp, #28]
 800b620:	701a      	strb	r2, [r3, #0]
 800b622:	e76a      	b.n	800b4fa <_dtoa_r+0x9ae>
 800b624:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b626:	2b00      	cmp	r3, #0
 800b628:	db04      	blt.n	800b634 <_dtoa_r+0xae8>
 800b62a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b62c:	4313      	orrs	r3, r2
 800b62e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b630:	4313      	orrs	r3, r2
 800b632:	d11f      	bne.n	800b674 <_dtoa_r+0xb28>
 800b634:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b636:	2b00      	cmp	r3, #0
 800b638:	ddf0      	ble.n	800b61c <_dtoa_r+0xad0>
 800b63a:	9905      	ldr	r1, [sp, #20]
 800b63c:	2201      	movs	r2, #1
 800b63e:	0038      	movs	r0, r7
 800b640:	f000 fea6 	bl	800c390 <__lshift>
 800b644:	0031      	movs	r1, r6
 800b646:	9005      	str	r0, [sp, #20]
 800b648:	f000 ff10 	bl	800c46c <__mcmp>
 800b64c:	2800      	cmp	r0, #0
 800b64e:	dc03      	bgt.n	800b658 <_dtoa_r+0xb0c>
 800b650:	d1e4      	bne.n	800b61c <_dtoa_r+0xad0>
 800b652:	9b07      	ldr	r3, [sp, #28]
 800b654:	07db      	lsls	r3, r3, #31
 800b656:	d5e1      	bpl.n	800b61c <_dtoa_r+0xad0>
 800b658:	9b07      	ldr	r3, [sp, #28]
 800b65a:	2b39      	cmp	r3, #57	; 0x39
 800b65c:	d1db      	bne.n	800b616 <_dtoa_r+0xaca>
 800b65e:	2339      	movs	r3, #57	; 0x39
 800b660:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b662:	7013      	strb	r3, [r2, #0]
 800b664:	9b08      	ldr	r3, [sp, #32]
 800b666:	9308      	str	r3, [sp, #32]
 800b668:	3b01      	subs	r3, #1
 800b66a:	781a      	ldrb	r2, [r3, #0]
 800b66c:	2a39      	cmp	r2, #57	; 0x39
 800b66e:	d068      	beq.n	800b742 <_dtoa_r+0xbf6>
 800b670:	3201      	adds	r2, #1
 800b672:	e7d5      	b.n	800b620 <_dtoa_r+0xad4>
 800b674:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b676:	2b00      	cmp	r3, #0
 800b678:	dd07      	ble.n	800b68a <_dtoa_r+0xb3e>
 800b67a:	9b07      	ldr	r3, [sp, #28]
 800b67c:	2b39      	cmp	r3, #57	; 0x39
 800b67e:	d0ee      	beq.n	800b65e <_dtoa_r+0xb12>
 800b680:	9b07      	ldr	r3, [sp, #28]
 800b682:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b684:	3301      	adds	r3, #1
 800b686:	7013      	strb	r3, [r2, #0]
 800b688:	e737      	b.n	800b4fa <_dtoa_r+0x9ae>
 800b68a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b68c:	9a07      	ldr	r2, [sp, #28]
 800b68e:	701a      	strb	r2, [r3, #0]
 800b690:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b692:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b694:	4293      	cmp	r3, r2
 800b696:	d03e      	beq.n	800b716 <_dtoa_r+0xbca>
 800b698:	2300      	movs	r3, #0
 800b69a:	220a      	movs	r2, #10
 800b69c:	9905      	ldr	r1, [sp, #20]
 800b69e:	0038      	movs	r0, r7
 800b6a0:	f000 fc7c 	bl	800bf9c <__multadd>
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	9005      	str	r0, [sp, #20]
 800b6a8:	220a      	movs	r2, #10
 800b6aa:	0021      	movs	r1, r4
 800b6ac:	0038      	movs	r0, r7
 800b6ae:	42ac      	cmp	r4, r5
 800b6b0:	d106      	bne.n	800b6c0 <_dtoa_r+0xb74>
 800b6b2:	f000 fc73 	bl	800bf9c <__multadd>
 800b6b6:	0004      	movs	r4, r0
 800b6b8:	0005      	movs	r5, r0
 800b6ba:	9b08      	ldr	r3, [sp, #32]
 800b6bc:	930a      	str	r3, [sp, #40]	; 0x28
 800b6be:	e778      	b.n	800b5b2 <_dtoa_r+0xa66>
 800b6c0:	f000 fc6c 	bl	800bf9c <__multadd>
 800b6c4:	0029      	movs	r1, r5
 800b6c6:	0004      	movs	r4, r0
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	220a      	movs	r2, #10
 800b6cc:	0038      	movs	r0, r7
 800b6ce:	f000 fc65 	bl	800bf9c <__multadd>
 800b6d2:	0005      	movs	r5, r0
 800b6d4:	e7f1      	b.n	800b6ba <_dtoa_r+0xb6e>
 800b6d6:	9b07      	ldr	r3, [sp, #28]
 800b6d8:	930c      	str	r3, [sp, #48]	; 0x30
 800b6da:	2400      	movs	r4, #0
 800b6dc:	0031      	movs	r1, r6
 800b6de:	9805      	ldr	r0, [sp, #20]
 800b6e0:	f7ff f9a8 	bl	800aa34 <quorem>
 800b6e4:	9b06      	ldr	r3, [sp, #24]
 800b6e6:	3030      	adds	r0, #48	; 0x30
 800b6e8:	5518      	strb	r0, [r3, r4]
 800b6ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6ec:	3401      	adds	r4, #1
 800b6ee:	9007      	str	r0, [sp, #28]
 800b6f0:	42a3      	cmp	r3, r4
 800b6f2:	dd07      	ble.n	800b704 <_dtoa_r+0xbb8>
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	220a      	movs	r2, #10
 800b6f8:	0038      	movs	r0, r7
 800b6fa:	9905      	ldr	r1, [sp, #20]
 800b6fc:	f000 fc4e 	bl	800bf9c <__multadd>
 800b700:	9005      	str	r0, [sp, #20]
 800b702:	e7eb      	b.n	800b6dc <_dtoa_r+0xb90>
 800b704:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b706:	2001      	movs	r0, #1
 800b708:	2b00      	cmp	r3, #0
 800b70a:	dd00      	ble.n	800b70e <_dtoa_r+0xbc2>
 800b70c:	0018      	movs	r0, r3
 800b70e:	2400      	movs	r4, #0
 800b710:	9b06      	ldr	r3, [sp, #24]
 800b712:	181b      	adds	r3, r3, r0
 800b714:	9308      	str	r3, [sp, #32]
 800b716:	9905      	ldr	r1, [sp, #20]
 800b718:	2201      	movs	r2, #1
 800b71a:	0038      	movs	r0, r7
 800b71c:	f000 fe38 	bl	800c390 <__lshift>
 800b720:	0031      	movs	r1, r6
 800b722:	9005      	str	r0, [sp, #20]
 800b724:	f000 fea2 	bl	800c46c <__mcmp>
 800b728:	2800      	cmp	r0, #0
 800b72a:	dc9b      	bgt.n	800b664 <_dtoa_r+0xb18>
 800b72c:	d102      	bne.n	800b734 <_dtoa_r+0xbe8>
 800b72e:	9b07      	ldr	r3, [sp, #28]
 800b730:	07db      	lsls	r3, r3, #31
 800b732:	d497      	bmi.n	800b664 <_dtoa_r+0xb18>
 800b734:	9b08      	ldr	r3, [sp, #32]
 800b736:	9308      	str	r3, [sp, #32]
 800b738:	3b01      	subs	r3, #1
 800b73a:	781a      	ldrb	r2, [r3, #0]
 800b73c:	2a30      	cmp	r2, #48	; 0x30
 800b73e:	d0fa      	beq.n	800b736 <_dtoa_r+0xbea>
 800b740:	e6db      	b.n	800b4fa <_dtoa_r+0x9ae>
 800b742:	9a06      	ldr	r2, [sp, #24]
 800b744:	429a      	cmp	r2, r3
 800b746:	d18e      	bne.n	800b666 <_dtoa_r+0xb1a>
 800b748:	9b02      	ldr	r3, [sp, #8]
 800b74a:	3301      	adds	r3, #1
 800b74c:	9302      	str	r3, [sp, #8]
 800b74e:	2331      	movs	r3, #49	; 0x31
 800b750:	e799      	b.n	800b686 <_dtoa_r+0xb3a>
 800b752:	4b09      	ldr	r3, [pc, #36]	; (800b778 <_dtoa_r+0xc2c>)
 800b754:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b756:	9306      	str	r3, [sp, #24]
 800b758:	4b08      	ldr	r3, [pc, #32]	; (800b77c <_dtoa_r+0xc30>)
 800b75a:	2a00      	cmp	r2, #0
 800b75c:	d001      	beq.n	800b762 <_dtoa_r+0xc16>
 800b75e:	f7ff fa3f 	bl	800abe0 <_dtoa_r+0x94>
 800b762:	f7ff fa3f 	bl	800abe4 <_dtoa_r+0x98>
 800b766:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b768:	2b00      	cmp	r3, #0
 800b76a:	dcb6      	bgt.n	800b6da <_dtoa_r+0xb8e>
 800b76c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b76e:	2b02      	cmp	r3, #2
 800b770:	dd00      	ble.n	800b774 <_dtoa_r+0xc28>
 800b772:	e6ac      	b.n	800b4ce <_dtoa_r+0x982>
 800b774:	e7b1      	b.n	800b6da <_dtoa_r+0xb8e>
 800b776:	46c0      	nop			; (mov r8, r8)
 800b778:	0800db40 	.word	0x0800db40
 800b77c:	0800db48 	.word	0x0800db48

0800b780 <rshift>:
 800b780:	0002      	movs	r2, r0
 800b782:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b784:	6904      	ldr	r4, [r0, #16]
 800b786:	3214      	adds	r2, #20
 800b788:	0013      	movs	r3, r2
 800b78a:	b085      	sub	sp, #20
 800b78c:	114f      	asrs	r7, r1, #5
 800b78e:	42bc      	cmp	r4, r7
 800b790:	dd31      	ble.n	800b7f6 <rshift+0x76>
 800b792:	00bb      	lsls	r3, r7, #2
 800b794:	18d3      	adds	r3, r2, r3
 800b796:	261f      	movs	r6, #31
 800b798:	9301      	str	r3, [sp, #4]
 800b79a:	000b      	movs	r3, r1
 800b79c:	00a5      	lsls	r5, r4, #2
 800b79e:	4033      	ands	r3, r6
 800b7a0:	1955      	adds	r5, r2, r5
 800b7a2:	9302      	str	r3, [sp, #8]
 800b7a4:	4231      	tst	r1, r6
 800b7a6:	d10c      	bne.n	800b7c2 <rshift+0x42>
 800b7a8:	0016      	movs	r6, r2
 800b7aa:	9901      	ldr	r1, [sp, #4]
 800b7ac:	428d      	cmp	r5, r1
 800b7ae:	d838      	bhi.n	800b822 <rshift+0xa2>
 800b7b0:	9901      	ldr	r1, [sp, #4]
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	3903      	subs	r1, #3
 800b7b6:	428d      	cmp	r5, r1
 800b7b8:	d301      	bcc.n	800b7be <rshift+0x3e>
 800b7ba:	1be3      	subs	r3, r4, r7
 800b7bc:	009b      	lsls	r3, r3, #2
 800b7be:	18d3      	adds	r3, r2, r3
 800b7c0:	e019      	b.n	800b7f6 <rshift+0x76>
 800b7c2:	2120      	movs	r1, #32
 800b7c4:	9b02      	ldr	r3, [sp, #8]
 800b7c6:	9e01      	ldr	r6, [sp, #4]
 800b7c8:	1acb      	subs	r3, r1, r3
 800b7ca:	9303      	str	r3, [sp, #12]
 800b7cc:	ce02      	ldmia	r6!, {r1}
 800b7ce:	9b02      	ldr	r3, [sp, #8]
 800b7d0:	4694      	mov	ip, r2
 800b7d2:	40d9      	lsrs	r1, r3
 800b7d4:	9100      	str	r1, [sp, #0]
 800b7d6:	42b5      	cmp	r5, r6
 800b7d8:	d816      	bhi.n	800b808 <rshift+0x88>
 800b7da:	9e01      	ldr	r6, [sp, #4]
 800b7dc:	2300      	movs	r3, #0
 800b7de:	3601      	adds	r6, #1
 800b7e0:	42b5      	cmp	r5, r6
 800b7e2:	d302      	bcc.n	800b7ea <rshift+0x6a>
 800b7e4:	1be3      	subs	r3, r4, r7
 800b7e6:	009b      	lsls	r3, r3, #2
 800b7e8:	3b04      	subs	r3, #4
 800b7ea:	9900      	ldr	r1, [sp, #0]
 800b7ec:	18d3      	adds	r3, r2, r3
 800b7ee:	6019      	str	r1, [r3, #0]
 800b7f0:	2900      	cmp	r1, #0
 800b7f2:	d000      	beq.n	800b7f6 <rshift+0x76>
 800b7f4:	3304      	adds	r3, #4
 800b7f6:	1a99      	subs	r1, r3, r2
 800b7f8:	1089      	asrs	r1, r1, #2
 800b7fa:	6101      	str	r1, [r0, #16]
 800b7fc:	4293      	cmp	r3, r2
 800b7fe:	d101      	bne.n	800b804 <rshift+0x84>
 800b800:	2300      	movs	r3, #0
 800b802:	6143      	str	r3, [r0, #20]
 800b804:	b005      	add	sp, #20
 800b806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b808:	6833      	ldr	r3, [r6, #0]
 800b80a:	9903      	ldr	r1, [sp, #12]
 800b80c:	408b      	lsls	r3, r1
 800b80e:	9900      	ldr	r1, [sp, #0]
 800b810:	4319      	orrs	r1, r3
 800b812:	4663      	mov	r3, ip
 800b814:	c302      	stmia	r3!, {r1}
 800b816:	469c      	mov	ip, r3
 800b818:	ce02      	ldmia	r6!, {r1}
 800b81a:	9b02      	ldr	r3, [sp, #8]
 800b81c:	40d9      	lsrs	r1, r3
 800b81e:	9100      	str	r1, [sp, #0]
 800b820:	e7d9      	b.n	800b7d6 <rshift+0x56>
 800b822:	c908      	ldmia	r1!, {r3}
 800b824:	c608      	stmia	r6!, {r3}
 800b826:	e7c1      	b.n	800b7ac <rshift+0x2c>

0800b828 <__hexdig_fun>:
 800b828:	0002      	movs	r2, r0
 800b82a:	3a30      	subs	r2, #48	; 0x30
 800b82c:	0003      	movs	r3, r0
 800b82e:	2a09      	cmp	r2, #9
 800b830:	d802      	bhi.n	800b838 <__hexdig_fun+0x10>
 800b832:	3b20      	subs	r3, #32
 800b834:	b2d8      	uxtb	r0, r3
 800b836:	4770      	bx	lr
 800b838:	0002      	movs	r2, r0
 800b83a:	3a61      	subs	r2, #97	; 0x61
 800b83c:	2a05      	cmp	r2, #5
 800b83e:	d801      	bhi.n	800b844 <__hexdig_fun+0x1c>
 800b840:	3b47      	subs	r3, #71	; 0x47
 800b842:	e7f7      	b.n	800b834 <__hexdig_fun+0xc>
 800b844:	001a      	movs	r2, r3
 800b846:	3a41      	subs	r2, #65	; 0x41
 800b848:	2000      	movs	r0, #0
 800b84a:	2a05      	cmp	r2, #5
 800b84c:	d8f3      	bhi.n	800b836 <__hexdig_fun+0xe>
 800b84e:	3b27      	subs	r3, #39	; 0x27
 800b850:	e7f0      	b.n	800b834 <__hexdig_fun+0xc>
	...

0800b854 <__gethex>:
 800b854:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b856:	b08d      	sub	sp, #52	; 0x34
 800b858:	930a      	str	r3, [sp, #40]	; 0x28
 800b85a:	4bbf      	ldr	r3, [pc, #764]	; (800bb58 <__gethex+0x304>)
 800b85c:	9005      	str	r0, [sp, #20]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	9109      	str	r1, [sp, #36]	; 0x24
 800b862:	0018      	movs	r0, r3
 800b864:	9202      	str	r2, [sp, #8]
 800b866:	9307      	str	r3, [sp, #28]
 800b868:	f7f4 fc4c 	bl	8000104 <strlen>
 800b86c:	2202      	movs	r2, #2
 800b86e:	9b07      	ldr	r3, [sp, #28]
 800b870:	4252      	negs	r2, r2
 800b872:	181b      	adds	r3, r3, r0
 800b874:	3b01      	subs	r3, #1
 800b876:	781b      	ldrb	r3, [r3, #0]
 800b878:	9003      	str	r0, [sp, #12]
 800b87a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b87c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b87e:	6819      	ldr	r1, [r3, #0]
 800b880:	1c8b      	adds	r3, r1, #2
 800b882:	1a52      	subs	r2, r2, r1
 800b884:	18d1      	adds	r1, r2, r3
 800b886:	9301      	str	r3, [sp, #4]
 800b888:	9108      	str	r1, [sp, #32]
 800b88a:	9901      	ldr	r1, [sp, #4]
 800b88c:	3301      	adds	r3, #1
 800b88e:	7808      	ldrb	r0, [r1, #0]
 800b890:	2830      	cmp	r0, #48	; 0x30
 800b892:	d0f7      	beq.n	800b884 <__gethex+0x30>
 800b894:	f7ff ffc8 	bl	800b828 <__hexdig_fun>
 800b898:	2300      	movs	r3, #0
 800b89a:	001c      	movs	r4, r3
 800b89c:	9304      	str	r3, [sp, #16]
 800b89e:	4298      	cmp	r0, r3
 800b8a0:	d11f      	bne.n	800b8e2 <__gethex+0x8e>
 800b8a2:	9a03      	ldr	r2, [sp, #12]
 800b8a4:	9907      	ldr	r1, [sp, #28]
 800b8a6:	9801      	ldr	r0, [sp, #4]
 800b8a8:	f001 f96e 	bl	800cb88 <strncmp>
 800b8ac:	0007      	movs	r7, r0
 800b8ae:	42a0      	cmp	r0, r4
 800b8b0:	d000      	beq.n	800b8b4 <__gethex+0x60>
 800b8b2:	e06b      	b.n	800b98c <__gethex+0x138>
 800b8b4:	9b01      	ldr	r3, [sp, #4]
 800b8b6:	9a03      	ldr	r2, [sp, #12]
 800b8b8:	5c98      	ldrb	r0, [r3, r2]
 800b8ba:	189d      	adds	r5, r3, r2
 800b8bc:	f7ff ffb4 	bl	800b828 <__hexdig_fun>
 800b8c0:	2301      	movs	r3, #1
 800b8c2:	9304      	str	r3, [sp, #16]
 800b8c4:	42a0      	cmp	r0, r4
 800b8c6:	d030      	beq.n	800b92a <__gethex+0xd6>
 800b8c8:	9501      	str	r5, [sp, #4]
 800b8ca:	9b01      	ldr	r3, [sp, #4]
 800b8cc:	7818      	ldrb	r0, [r3, #0]
 800b8ce:	2830      	cmp	r0, #48	; 0x30
 800b8d0:	d009      	beq.n	800b8e6 <__gethex+0x92>
 800b8d2:	f7ff ffa9 	bl	800b828 <__hexdig_fun>
 800b8d6:	4242      	negs	r2, r0
 800b8d8:	4142      	adcs	r2, r0
 800b8da:	2301      	movs	r3, #1
 800b8dc:	002c      	movs	r4, r5
 800b8de:	9204      	str	r2, [sp, #16]
 800b8e0:	9308      	str	r3, [sp, #32]
 800b8e2:	9d01      	ldr	r5, [sp, #4]
 800b8e4:	e004      	b.n	800b8f0 <__gethex+0x9c>
 800b8e6:	9b01      	ldr	r3, [sp, #4]
 800b8e8:	3301      	adds	r3, #1
 800b8ea:	9301      	str	r3, [sp, #4]
 800b8ec:	e7ed      	b.n	800b8ca <__gethex+0x76>
 800b8ee:	3501      	adds	r5, #1
 800b8f0:	7828      	ldrb	r0, [r5, #0]
 800b8f2:	f7ff ff99 	bl	800b828 <__hexdig_fun>
 800b8f6:	1e07      	subs	r7, r0, #0
 800b8f8:	d1f9      	bne.n	800b8ee <__gethex+0x9a>
 800b8fa:	0028      	movs	r0, r5
 800b8fc:	9a03      	ldr	r2, [sp, #12]
 800b8fe:	9907      	ldr	r1, [sp, #28]
 800b900:	f001 f942 	bl	800cb88 <strncmp>
 800b904:	2800      	cmp	r0, #0
 800b906:	d10e      	bne.n	800b926 <__gethex+0xd2>
 800b908:	2c00      	cmp	r4, #0
 800b90a:	d107      	bne.n	800b91c <__gethex+0xc8>
 800b90c:	9b03      	ldr	r3, [sp, #12]
 800b90e:	18ed      	adds	r5, r5, r3
 800b910:	002c      	movs	r4, r5
 800b912:	7828      	ldrb	r0, [r5, #0]
 800b914:	f7ff ff88 	bl	800b828 <__hexdig_fun>
 800b918:	2800      	cmp	r0, #0
 800b91a:	d102      	bne.n	800b922 <__gethex+0xce>
 800b91c:	1b64      	subs	r4, r4, r5
 800b91e:	00a7      	lsls	r7, r4, #2
 800b920:	e003      	b.n	800b92a <__gethex+0xd6>
 800b922:	3501      	adds	r5, #1
 800b924:	e7f5      	b.n	800b912 <__gethex+0xbe>
 800b926:	2c00      	cmp	r4, #0
 800b928:	d1f8      	bne.n	800b91c <__gethex+0xc8>
 800b92a:	2220      	movs	r2, #32
 800b92c:	782b      	ldrb	r3, [r5, #0]
 800b92e:	002e      	movs	r6, r5
 800b930:	4393      	bics	r3, r2
 800b932:	2b50      	cmp	r3, #80	; 0x50
 800b934:	d11d      	bne.n	800b972 <__gethex+0x11e>
 800b936:	786b      	ldrb	r3, [r5, #1]
 800b938:	2b2b      	cmp	r3, #43	; 0x2b
 800b93a:	d02c      	beq.n	800b996 <__gethex+0x142>
 800b93c:	2b2d      	cmp	r3, #45	; 0x2d
 800b93e:	d02e      	beq.n	800b99e <__gethex+0x14a>
 800b940:	2300      	movs	r3, #0
 800b942:	1c6e      	adds	r6, r5, #1
 800b944:	9306      	str	r3, [sp, #24]
 800b946:	7830      	ldrb	r0, [r6, #0]
 800b948:	f7ff ff6e 	bl	800b828 <__hexdig_fun>
 800b94c:	1e43      	subs	r3, r0, #1
 800b94e:	b2db      	uxtb	r3, r3
 800b950:	2b18      	cmp	r3, #24
 800b952:	d82b      	bhi.n	800b9ac <__gethex+0x158>
 800b954:	3810      	subs	r0, #16
 800b956:	0004      	movs	r4, r0
 800b958:	7870      	ldrb	r0, [r6, #1]
 800b95a:	f7ff ff65 	bl	800b828 <__hexdig_fun>
 800b95e:	1e43      	subs	r3, r0, #1
 800b960:	b2db      	uxtb	r3, r3
 800b962:	3601      	adds	r6, #1
 800b964:	2b18      	cmp	r3, #24
 800b966:	d91c      	bls.n	800b9a2 <__gethex+0x14e>
 800b968:	9b06      	ldr	r3, [sp, #24]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d000      	beq.n	800b970 <__gethex+0x11c>
 800b96e:	4264      	negs	r4, r4
 800b970:	193f      	adds	r7, r7, r4
 800b972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b974:	601e      	str	r6, [r3, #0]
 800b976:	9b04      	ldr	r3, [sp, #16]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d019      	beq.n	800b9b0 <__gethex+0x15c>
 800b97c:	2600      	movs	r6, #0
 800b97e:	9b08      	ldr	r3, [sp, #32]
 800b980:	42b3      	cmp	r3, r6
 800b982:	d100      	bne.n	800b986 <__gethex+0x132>
 800b984:	3606      	adds	r6, #6
 800b986:	0030      	movs	r0, r6
 800b988:	b00d      	add	sp, #52	; 0x34
 800b98a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b98c:	2301      	movs	r3, #1
 800b98e:	2700      	movs	r7, #0
 800b990:	9d01      	ldr	r5, [sp, #4]
 800b992:	9304      	str	r3, [sp, #16]
 800b994:	e7c9      	b.n	800b92a <__gethex+0xd6>
 800b996:	2300      	movs	r3, #0
 800b998:	9306      	str	r3, [sp, #24]
 800b99a:	1cae      	adds	r6, r5, #2
 800b99c:	e7d3      	b.n	800b946 <__gethex+0xf2>
 800b99e:	2301      	movs	r3, #1
 800b9a0:	e7fa      	b.n	800b998 <__gethex+0x144>
 800b9a2:	230a      	movs	r3, #10
 800b9a4:	435c      	muls	r4, r3
 800b9a6:	1824      	adds	r4, r4, r0
 800b9a8:	3c10      	subs	r4, #16
 800b9aa:	e7d5      	b.n	800b958 <__gethex+0x104>
 800b9ac:	002e      	movs	r6, r5
 800b9ae:	e7e0      	b.n	800b972 <__gethex+0x11e>
 800b9b0:	9b01      	ldr	r3, [sp, #4]
 800b9b2:	9904      	ldr	r1, [sp, #16]
 800b9b4:	1aeb      	subs	r3, r5, r3
 800b9b6:	3b01      	subs	r3, #1
 800b9b8:	2b07      	cmp	r3, #7
 800b9ba:	dc0a      	bgt.n	800b9d2 <__gethex+0x17e>
 800b9bc:	9805      	ldr	r0, [sp, #20]
 800b9be:	f000 fa85 	bl	800becc <_Balloc>
 800b9c2:	1e04      	subs	r4, r0, #0
 800b9c4:	d108      	bne.n	800b9d8 <__gethex+0x184>
 800b9c6:	0002      	movs	r2, r0
 800b9c8:	21de      	movs	r1, #222	; 0xde
 800b9ca:	4b64      	ldr	r3, [pc, #400]	; (800bb5c <__gethex+0x308>)
 800b9cc:	4864      	ldr	r0, [pc, #400]	; (800bb60 <__gethex+0x30c>)
 800b9ce:	f001 f8fb 	bl	800cbc8 <__assert_func>
 800b9d2:	3101      	adds	r1, #1
 800b9d4:	105b      	asrs	r3, r3, #1
 800b9d6:	e7ef      	b.n	800b9b8 <__gethex+0x164>
 800b9d8:	0003      	movs	r3, r0
 800b9da:	3314      	adds	r3, #20
 800b9dc:	9304      	str	r3, [sp, #16]
 800b9de:	9309      	str	r3, [sp, #36]	; 0x24
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	001e      	movs	r6, r3
 800b9e4:	9306      	str	r3, [sp, #24]
 800b9e6:	9b01      	ldr	r3, [sp, #4]
 800b9e8:	42ab      	cmp	r3, r5
 800b9ea:	d340      	bcc.n	800ba6e <__gethex+0x21a>
 800b9ec:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b9ee:	9b04      	ldr	r3, [sp, #16]
 800b9f0:	c540      	stmia	r5!, {r6}
 800b9f2:	1aed      	subs	r5, r5, r3
 800b9f4:	10ad      	asrs	r5, r5, #2
 800b9f6:	0030      	movs	r0, r6
 800b9f8:	6125      	str	r5, [r4, #16]
 800b9fa:	f000 fb5f 	bl	800c0bc <__hi0bits>
 800b9fe:	9b02      	ldr	r3, [sp, #8]
 800ba00:	016d      	lsls	r5, r5, #5
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	1a2e      	subs	r6, r5, r0
 800ba06:	9301      	str	r3, [sp, #4]
 800ba08:	429e      	cmp	r6, r3
 800ba0a:	dd5a      	ble.n	800bac2 <__gethex+0x26e>
 800ba0c:	1af6      	subs	r6, r6, r3
 800ba0e:	0031      	movs	r1, r6
 800ba10:	0020      	movs	r0, r4
 800ba12:	f000 ff01 	bl	800c818 <__any_on>
 800ba16:	1e05      	subs	r5, r0, #0
 800ba18:	d016      	beq.n	800ba48 <__gethex+0x1f4>
 800ba1a:	2501      	movs	r5, #1
 800ba1c:	211f      	movs	r1, #31
 800ba1e:	0028      	movs	r0, r5
 800ba20:	1e73      	subs	r3, r6, #1
 800ba22:	4019      	ands	r1, r3
 800ba24:	4088      	lsls	r0, r1
 800ba26:	0001      	movs	r1, r0
 800ba28:	115a      	asrs	r2, r3, #5
 800ba2a:	9804      	ldr	r0, [sp, #16]
 800ba2c:	0092      	lsls	r2, r2, #2
 800ba2e:	5812      	ldr	r2, [r2, r0]
 800ba30:	420a      	tst	r2, r1
 800ba32:	d009      	beq.n	800ba48 <__gethex+0x1f4>
 800ba34:	42ab      	cmp	r3, r5
 800ba36:	dd06      	ble.n	800ba46 <__gethex+0x1f2>
 800ba38:	0020      	movs	r0, r4
 800ba3a:	1eb1      	subs	r1, r6, #2
 800ba3c:	f000 feec 	bl	800c818 <__any_on>
 800ba40:	3502      	adds	r5, #2
 800ba42:	2800      	cmp	r0, #0
 800ba44:	d100      	bne.n	800ba48 <__gethex+0x1f4>
 800ba46:	2502      	movs	r5, #2
 800ba48:	0031      	movs	r1, r6
 800ba4a:	0020      	movs	r0, r4
 800ba4c:	f7ff fe98 	bl	800b780 <rshift>
 800ba50:	19bf      	adds	r7, r7, r6
 800ba52:	9b02      	ldr	r3, [sp, #8]
 800ba54:	689b      	ldr	r3, [r3, #8]
 800ba56:	9303      	str	r3, [sp, #12]
 800ba58:	42bb      	cmp	r3, r7
 800ba5a:	da42      	bge.n	800bae2 <__gethex+0x28e>
 800ba5c:	0021      	movs	r1, r4
 800ba5e:	9805      	ldr	r0, [sp, #20]
 800ba60:	f000 fa78 	bl	800bf54 <_Bfree>
 800ba64:	2300      	movs	r3, #0
 800ba66:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba68:	26a3      	movs	r6, #163	; 0xa3
 800ba6a:	6013      	str	r3, [r2, #0]
 800ba6c:	e78b      	b.n	800b986 <__gethex+0x132>
 800ba6e:	1e6b      	subs	r3, r5, #1
 800ba70:	9308      	str	r3, [sp, #32]
 800ba72:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ba74:	781b      	ldrb	r3, [r3, #0]
 800ba76:	4293      	cmp	r3, r2
 800ba78:	d014      	beq.n	800baa4 <__gethex+0x250>
 800ba7a:	9b06      	ldr	r3, [sp, #24]
 800ba7c:	2b20      	cmp	r3, #32
 800ba7e:	d104      	bne.n	800ba8a <__gethex+0x236>
 800ba80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba82:	c340      	stmia	r3!, {r6}
 800ba84:	2600      	movs	r6, #0
 800ba86:	9309      	str	r3, [sp, #36]	; 0x24
 800ba88:	9606      	str	r6, [sp, #24]
 800ba8a:	9b08      	ldr	r3, [sp, #32]
 800ba8c:	7818      	ldrb	r0, [r3, #0]
 800ba8e:	f7ff fecb 	bl	800b828 <__hexdig_fun>
 800ba92:	230f      	movs	r3, #15
 800ba94:	4018      	ands	r0, r3
 800ba96:	9b06      	ldr	r3, [sp, #24]
 800ba98:	9d08      	ldr	r5, [sp, #32]
 800ba9a:	4098      	lsls	r0, r3
 800ba9c:	3304      	adds	r3, #4
 800ba9e:	4306      	orrs	r6, r0
 800baa0:	9306      	str	r3, [sp, #24]
 800baa2:	e7a0      	b.n	800b9e6 <__gethex+0x192>
 800baa4:	2301      	movs	r3, #1
 800baa6:	9a03      	ldr	r2, [sp, #12]
 800baa8:	1a9d      	subs	r5, r3, r2
 800baaa:	9b08      	ldr	r3, [sp, #32]
 800baac:	195d      	adds	r5, r3, r5
 800baae:	9b01      	ldr	r3, [sp, #4]
 800bab0:	429d      	cmp	r5, r3
 800bab2:	d3e2      	bcc.n	800ba7a <__gethex+0x226>
 800bab4:	0028      	movs	r0, r5
 800bab6:	9907      	ldr	r1, [sp, #28]
 800bab8:	f001 f866 	bl	800cb88 <strncmp>
 800babc:	2800      	cmp	r0, #0
 800babe:	d1dc      	bne.n	800ba7a <__gethex+0x226>
 800bac0:	e791      	b.n	800b9e6 <__gethex+0x192>
 800bac2:	9b01      	ldr	r3, [sp, #4]
 800bac4:	2500      	movs	r5, #0
 800bac6:	429e      	cmp	r6, r3
 800bac8:	dac3      	bge.n	800ba52 <__gethex+0x1fe>
 800baca:	1b9e      	subs	r6, r3, r6
 800bacc:	0021      	movs	r1, r4
 800bace:	0032      	movs	r2, r6
 800bad0:	9805      	ldr	r0, [sp, #20]
 800bad2:	f000 fc5d 	bl	800c390 <__lshift>
 800bad6:	0003      	movs	r3, r0
 800bad8:	3314      	adds	r3, #20
 800bada:	0004      	movs	r4, r0
 800badc:	1bbf      	subs	r7, r7, r6
 800bade:	9304      	str	r3, [sp, #16]
 800bae0:	e7b7      	b.n	800ba52 <__gethex+0x1fe>
 800bae2:	9b02      	ldr	r3, [sp, #8]
 800bae4:	685e      	ldr	r6, [r3, #4]
 800bae6:	42be      	cmp	r6, r7
 800bae8:	dd71      	ble.n	800bbce <__gethex+0x37a>
 800baea:	9b01      	ldr	r3, [sp, #4]
 800baec:	1bf6      	subs	r6, r6, r7
 800baee:	42b3      	cmp	r3, r6
 800baf0:	dc38      	bgt.n	800bb64 <__gethex+0x310>
 800baf2:	9b02      	ldr	r3, [sp, #8]
 800baf4:	68db      	ldr	r3, [r3, #12]
 800baf6:	2b02      	cmp	r3, #2
 800baf8:	d026      	beq.n	800bb48 <__gethex+0x2f4>
 800bafa:	2b03      	cmp	r3, #3
 800bafc:	d028      	beq.n	800bb50 <__gethex+0x2fc>
 800bafe:	2b01      	cmp	r3, #1
 800bb00:	d119      	bne.n	800bb36 <__gethex+0x2e2>
 800bb02:	9b01      	ldr	r3, [sp, #4]
 800bb04:	42b3      	cmp	r3, r6
 800bb06:	d116      	bne.n	800bb36 <__gethex+0x2e2>
 800bb08:	2b01      	cmp	r3, #1
 800bb0a:	d10d      	bne.n	800bb28 <__gethex+0x2d4>
 800bb0c:	9b02      	ldr	r3, [sp, #8]
 800bb0e:	2662      	movs	r6, #98	; 0x62
 800bb10:	685b      	ldr	r3, [r3, #4]
 800bb12:	9301      	str	r3, [sp, #4]
 800bb14:	9a01      	ldr	r2, [sp, #4]
 800bb16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb18:	601a      	str	r2, [r3, #0]
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	9a04      	ldr	r2, [sp, #16]
 800bb1e:	6123      	str	r3, [r4, #16]
 800bb20:	6013      	str	r3, [r2, #0]
 800bb22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bb24:	601c      	str	r4, [r3, #0]
 800bb26:	e72e      	b.n	800b986 <__gethex+0x132>
 800bb28:	9901      	ldr	r1, [sp, #4]
 800bb2a:	0020      	movs	r0, r4
 800bb2c:	3901      	subs	r1, #1
 800bb2e:	f000 fe73 	bl	800c818 <__any_on>
 800bb32:	2800      	cmp	r0, #0
 800bb34:	d1ea      	bne.n	800bb0c <__gethex+0x2b8>
 800bb36:	0021      	movs	r1, r4
 800bb38:	9805      	ldr	r0, [sp, #20]
 800bb3a:	f000 fa0b 	bl	800bf54 <_Bfree>
 800bb3e:	2300      	movs	r3, #0
 800bb40:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bb42:	2650      	movs	r6, #80	; 0x50
 800bb44:	6013      	str	r3, [r2, #0]
 800bb46:	e71e      	b.n	800b986 <__gethex+0x132>
 800bb48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d1f3      	bne.n	800bb36 <__gethex+0x2e2>
 800bb4e:	e7dd      	b.n	800bb0c <__gethex+0x2b8>
 800bb50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d1da      	bne.n	800bb0c <__gethex+0x2b8>
 800bb56:	e7ee      	b.n	800bb36 <__gethex+0x2e2>
 800bb58:	0800dc38 	.word	0x0800dc38
 800bb5c:	0800dbbf 	.word	0x0800dbbf
 800bb60:	0800dbd0 	.word	0x0800dbd0
 800bb64:	1e77      	subs	r7, r6, #1
 800bb66:	2d00      	cmp	r5, #0
 800bb68:	d12f      	bne.n	800bbca <__gethex+0x376>
 800bb6a:	2f00      	cmp	r7, #0
 800bb6c:	d004      	beq.n	800bb78 <__gethex+0x324>
 800bb6e:	0039      	movs	r1, r7
 800bb70:	0020      	movs	r0, r4
 800bb72:	f000 fe51 	bl	800c818 <__any_on>
 800bb76:	0005      	movs	r5, r0
 800bb78:	231f      	movs	r3, #31
 800bb7a:	117a      	asrs	r2, r7, #5
 800bb7c:	401f      	ands	r7, r3
 800bb7e:	3b1e      	subs	r3, #30
 800bb80:	40bb      	lsls	r3, r7
 800bb82:	9904      	ldr	r1, [sp, #16]
 800bb84:	0092      	lsls	r2, r2, #2
 800bb86:	5852      	ldr	r2, [r2, r1]
 800bb88:	421a      	tst	r2, r3
 800bb8a:	d001      	beq.n	800bb90 <__gethex+0x33c>
 800bb8c:	2302      	movs	r3, #2
 800bb8e:	431d      	orrs	r5, r3
 800bb90:	9b01      	ldr	r3, [sp, #4]
 800bb92:	0031      	movs	r1, r6
 800bb94:	1b9b      	subs	r3, r3, r6
 800bb96:	2602      	movs	r6, #2
 800bb98:	0020      	movs	r0, r4
 800bb9a:	9301      	str	r3, [sp, #4]
 800bb9c:	f7ff fdf0 	bl	800b780 <rshift>
 800bba0:	9b02      	ldr	r3, [sp, #8]
 800bba2:	685f      	ldr	r7, [r3, #4]
 800bba4:	2d00      	cmp	r5, #0
 800bba6:	d041      	beq.n	800bc2c <__gethex+0x3d8>
 800bba8:	9b02      	ldr	r3, [sp, #8]
 800bbaa:	68db      	ldr	r3, [r3, #12]
 800bbac:	2b02      	cmp	r3, #2
 800bbae:	d010      	beq.n	800bbd2 <__gethex+0x37e>
 800bbb0:	2b03      	cmp	r3, #3
 800bbb2:	d012      	beq.n	800bbda <__gethex+0x386>
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	d106      	bne.n	800bbc6 <__gethex+0x372>
 800bbb8:	07aa      	lsls	r2, r5, #30
 800bbba:	d504      	bpl.n	800bbc6 <__gethex+0x372>
 800bbbc:	9a04      	ldr	r2, [sp, #16]
 800bbbe:	6810      	ldr	r0, [r2, #0]
 800bbc0:	4305      	orrs	r5, r0
 800bbc2:	421d      	tst	r5, r3
 800bbc4:	d10c      	bne.n	800bbe0 <__gethex+0x38c>
 800bbc6:	2310      	movs	r3, #16
 800bbc8:	e02f      	b.n	800bc2a <__gethex+0x3d6>
 800bbca:	2501      	movs	r5, #1
 800bbcc:	e7d4      	b.n	800bb78 <__gethex+0x324>
 800bbce:	2601      	movs	r6, #1
 800bbd0:	e7e8      	b.n	800bba4 <__gethex+0x350>
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bbd6:	1a9b      	subs	r3, r3, r2
 800bbd8:	9313      	str	r3, [sp, #76]	; 0x4c
 800bbda:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d0f2      	beq.n	800bbc6 <__gethex+0x372>
 800bbe0:	6923      	ldr	r3, [r4, #16]
 800bbe2:	2000      	movs	r0, #0
 800bbe4:	9303      	str	r3, [sp, #12]
 800bbe6:	009b      	lsls	r3, r3, #2
 800bbe8:	9304      	str	r3, [sp, #16]
 800bbea:	0023      	movs	r3, r4
 800bbec:	9a04      	ldr	r2, [sp, #16]
 800bbee:	3314      	adds	r3, #20
 800bbf0:	1899      	adds	r1, r3, r2
 800bbf2:	681a      	ldr	r2, [r3, #0]
 800bbf4:	1c55      	adds	r5, r2, #1
 800bbf6:	d01e      	beq.n	800bc36 <__gethex+0x3e2>
 800bbf8:	3201      	adds	r2, #1
 800bbfa:	601a      	str	r2, [r3, #0]
 800bbfc:	0023      	movs	r3, r4
 800bbfe:	3314      	adds	r3, #20
 800bc00:	2e02      	cmp	r6, #2
 800bc02:	d140      	bne.n	800bc86 <__gethex+0x432>
 800bc04:	9a02      	ldr	r2, [sp, #8]
 800bc06:	9901      	ldr	r1, [sp, #4]
 800bc08:	6812      	ldr	r2, [r2, #0]
 800bc0a:	3a01      	subs	r2, #1
 800bc0c:	428a      	cmp	r2, r1
 800bc0e:	d10b      	bne.n	800bc28 <__gethex+0x3d4>
 800bc10:	114a      	asrs	r2, r1, #5
 800bc12:	211f      	movs	r1, #31
 800bc14:	9801      	ldr	r0, [sp, #4]
 800bc16:	0092      	lsls	r2, r2, #2
 800bc18:	4001      	ands	r1, r0
 800bc1a:	2001      	movs	r0, #1
 800bc1c:	0005      	movs	r5, r0
 800bc1e:	408d      	lsls	r5, r1
 800bc20:	58d3      	ldr	r3, [r2, r3]
 800bc22:	422b      	tst	r3, r5
 800bc24:	d000      	beq.n	800bc28 <__gethex+0x3d4>
 800bc26:	2601      	movs	r6, #1
 800bc28:	2320      	movs	r3, #32
 800bc2a:	431e      	orrs	r6, r3
 800bc2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bc2e:	601c      	str	r4, [r3, #0]
 800bc30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc32:	601f      	str	r7, [r3, #0]
 800bc34:	e6a7      	b.n	800b986 <__gethex+0x132>
 800bc36:	c301      	stmia	r3!, {r0}
 800bc38:	4299      	cmp	r1, r3
 800bc3a:	d8da      	bhi.n	800bbf2 <__gethex+0x39e>
 800bc3c:	9b03      	ldr	r3, [sp, #12]
 800bc3e:	68a2      	ldr	r2, [r4, #8]
 800bc40:	4293      	cmp	r3, r2
 800bc42:	db17      	blt.n	800bc74 <__gethex+0x420>
 800bc44:	6863      	ldr	r3, [r4, #4]
 800bc46:	9805      	ldr	r0, [sp, #20]
 800bc48:	1c59      	adds	r1, r3, #1
 800bc4a:	f000 f93f 	bl	800becc <_Balloc>
 800bc4e:	1e05      	subs	r5, r0, #0
 800bc50:	d103      	bne.n	800bc5a <__gethex+0x406>
 800bc52:	0002      	movs	r2, r0
 800bc54:	2184      	movs	r1, #132	; 0x84
 800bc56:	4b1c      	ldr	r3, [pc, #112]	; (800bcc8 <__gethex+0x474>)
 800bc58:	e6b8      	b.n	800b9cc <__gethex+0x178>
 800bc5a:	0021      	movs	r1, r4
 800bc5c:	6923      	ldr	r3, [r4, #16]
 800bc5e:	310c      	adds	r1, #12
 800bc60:	1c9a      	adds	r2, r3, #2
 800bc62:	0092      	lsls	r2, r2, #2
 800bc64:	300c      	adds	r0, #12
 800bc66:	f7fd f873 	bl	8008d50 <memcpy>
 800bc6a:	0021      	movs	r1, r4
 800bc6c:	9805      	ldr	r0, [sp, #20]
 800bc6e:	f000 f971 	bl	800bf54 <_Bfree>
 800bc72:	002c      	movs	r4, r5
 800bc74:	6923      	ldr	r3, [r4, #16]
 800bc76:	1c5a      	adds	r2, r3, #1
 800bc78:	6122      	str	r2, [r4, #16]
 800bc7a:	2201      	movs	r2, #1
 800bc7c:	3304      	adds	r3, #4
 800bc7e:	009b      	lsls	r3, r3, #2
 800bc80:	18e3      	adds	r3, r4, r3
 800bc82:	605a      	str	r2, [r3, #4]
 800bc84:	e7ba      	b.n	800bbfc <__gethex+0x3a8>
 800bc86:	6922      	ldr	r2, [r4, #16]
 800bc88:	9903      	ldr	r1, [sp, #12]
 800bc8a:	428a      	cmp	r2, r1
 800bc8c:	dd09      	ble.n	800bca2 <__gethex+0x44e>
 800bc8e:	2101      	movs	r1, #1
 800bc90:	0020      	movs	r0, r4
 800bc92:	f7ff fd75 	bl	800b780 <rshift>
 800bc96:	9b02      	ldr	r3, [sp, #8]
 800bc98:	3701      	adds	r7, #1
 800bc9a:	689b      	ldr	r3, [r3, #8]
 800bc9c:	42bb      	cmp	r3, r7
 800bc9e:	dac2      	bge.n	800bc26 <__gethex+0x3d2>
 800bca0:	e6dc      	b.n	800ba5c <__gethex+0x208>
 800bca2:	221f      	movs	r2, #31
 800bca4:	9d01      	ldr	r5, [sp, #4]
 800bca6:	9901      	ldr	r1, [sp, #4]
 800bca8:	2601      	movs	r6, #1
 800bcaa:	4015      	ands	r5, r2
 800bcac:	4211      	tst	r1, r2
 800bcae:	d0bb      	beq.n	800bc28 <__gethex+0x3d4>
 800bcb0:	9a04      	ldr	r2, [sp, #16]
 800bcb2:	189b      	adds	r3, r3, r2
 800bcb4:	3b04      	subs	r3, #4
 800bcb6:	6818      	ldr	r0, [r3, #0]
 800bcb8:	f000 fa00 	bl	800c0bc <__hi0bits>
 800bcbc:	2320      	movs	r3, #32
 800bcbe:	1b5d      	subs	r5, r3, r5
 800bcc0:	42a8      	cmp	r0, r5
 800bcc2:	dbe4      	blt.n	800bc8e <__gethex+0x43a>
 800bcc4:	e7b0      	b.n	800bc28 <__gethex+0x3d4>
 800bcc6:	46c0      	nop			; (mov r8, r8)
 800bcc8:	0800dbbf 	.word	0x0800dbbf

0800bccc <L_shift>:
 800bccc:	2308      	movs	r3, #8
 800bcce:	b570      	push	{r4, r5, r6, lr}
 800bcd0:	2520      	movs	r5, #32
 800bcd2:	1a9a      	subs	r2, r3, r2
 800bcd4:	0092      	lsls	r2, r2, #2
 800bcd6:	1aad      	subs	r5, r5, r2
 800bcd8:	6843      	ldr	r3, [r0, #4]
 800bcda:	6806      	ldr	r6, [r0, #0]
 800bcdc:	001c      	movs	r4, r3
 800bcde:	40ac      	lsls	r4, r5
 800bce0:	40d3      	lsrs	r3, r2
 800bce2:	4334      	orrs	r4, r6
 800bce4:	6004      	str	r4, [r0, #0]
 800bce6:	6043      	str	r3, [r0, #4]
 800bce8:	3004      	adds	r0, #4
 800bcea:	4288      	cmp	r0, r1
 800bcec:	d3f4      	bcc.n	800bcd8 <L_shift+0xc>
 800bcee:	bd70      	pop	{r4, r5, r6, pc}

0800bcf0 <__match>:
 800bcf0:	b530      	push	{r4, r5, lr}
 800bcf2:	6803      	ldr	r3, [r0, #0]
 800bcf4:	780c      	ldrb	r4, [r1, #0]
 800bcf6:	3301      	adds	r3, #1
 800bcf8:	2c00      	cmp	r4, #0
 800bcfa:	d102      	bne.n	800bd02 <__match+0x12>
 800bcfc:	6003      	str	r3, [r0, #0]
 800bcfe:	2001      	movs	r0, #1
 800bd00:	bd30      	pop	{r4, r5, pc}
 800bd02:	781a      	ldrb	r2, [r3, #0]
 800bd04:	0015      	movs	r5, r2
 800bd06:	3d41      	subs	r5, #65	; 0x41
 800bd08:	2d19      	cmp	r5, #25
 800bd0a:	d800      	bhi.n	800bd0e <__match+0x1e>
 800bd0c:	3220      	adds	r2, #32
 800bd0e:	3101      	adds	r1, #1
 800bd10:	42a2      	cmp	r2, r4
 800bd12:	d0ef      	beq.n	800bcf4 <__match+0x4>
 800bd14:	2000      	movs	r0, #0
 800bd16:	e7f3      	b.n	800bd00 <__match+0x10>

0800bd18 <__hexnan>:
 800bd18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd1a:	680b      	ldr	r3, [r1, #0]
 800bd1c:	b08b      	sub	sp, #44	; 0x2c
 800bd1e:	9201      	str	r2, [sp, #4]
 800bd20:	9901      	ldr	r1, [sp, #4]
 800bd22:	115a      	asrs	r2, r3, #5
 800bd24:	0092      	lsls	r2, r2, #2
 800bd26:	188a      	adds	r2, r1, r2
 800bd28:	9202      	str	r2, [sp, #8]
 800bd2a:	0019      	movs	r1, r3
 800bd2c:	221f      	movs	r2, #31
 800bd2e:	4011      	ands	r1, r2
 800bd30:	9008      	str	r0, [sp, #32]
 800bd32:	9106      	str	r1, [sp, #24]
 800bd34:	4213      	tst	r3, r2
 800bd36:	d002      	beq.n	800bd3e <__hexnan+0x26>
 800bd38:	9b02      	ldr	r3, [sp, #8]
 800bd3a:	3304      	adds	r3, #4
 800bd3c:	9302      	str	r3, [sp, #8]
 800bd3e:	9b02      	ldr	r3, [sp, #8]
 800bd40:	2500      	movs	r5, #0
 800bd42:	1f1e      	subs	r6, r3, #4
 800bd44:	0037      	movs	r7, r6
 800bd46:	0034      	movs	r4, r6
 800bd48:	9b08      	ldr	r3, [sp, #32]
 800bd4a:	6035      	str	r5, [r6, #0]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	9507      	str	r5, [sp, #28]
 800bd50:	9305      	str	r3, [sp, #20]
 800bd52:	9503      	str	r5, [sp, #12]
 800bd54:	9b05      	ldr	r3, [sp, #20]
 800bd56:	3301      	adds	r3, #1
 800bd58:	9309      	str	r3, [sp, #36]	; 0x24
 800bd5a:	9b05      	ldr	r3, [sp, #20]
 800bd5c:	785b      	ldrb	r3, [r3, #1]
 800bd5e:	9304      	str	r3, [sp, #16]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d028      	beq.n	800bdb6 <__hexnan+0x9e>
 800bd64:	9804      	ldr	r0, [sp, #16]
 800bd66:	f7ff fd5f 	bl	800b828 <__hexdig_fun>
 800bd6a:	2800      	cmp	r0, #0
 800bd6c:	d154      	bne.n	800be18 <__hexnan+0x100>
 800bd6e:	9b04      	ldr	r3, [sp, #16]
 800bd70:	2b20      	cmp	r3, #32
 800bd72:	d819      	bhi.n	800bda8 <__hexnan+0x90>
 800bd74:	9b03      	ldr	r3, [sp, #12]
 800bd76:	9a07      	ldr	r2, [sp, #28]
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	dd12      	ble.n	800bda2 <__hexnan+0x8a>
 800bd7c:	42bc      	cmp	r4, r7
 800bd7e:	d206      	bcs.n	800bd8e <__hexnan+0x76>
 800bd80:	2d07      	cmp	r5, #7
 800bd82:	dc04      	bgt.n	800bd8e <__hexnan+0x76>
 800bd84:	002a      	movs	r2, r5
 800bd86:	0039      	movs	r1, r7
 800bd88:	0020      	movs	r0, r4
 800bd8a:	f7ff ff9f 	bl	800bccc <L_shift>
 800bd8e:	9b01      	ldr	r3, [sp, #4]
 800bd90:	2508      	movs	r5, #8
 800bd92:	429c      	cmp	r4, r3
 800bd94:	d905      	bls.n	800bda2 <__hexnan+0x8a>
 800bd96:	1f27      	subs	r7, r4, #4
 800bd98:	2500      	movs	r5, #0
 800bd9a:	003c      	movs	r4, r7
 800bd9c:	9b03      	ldr	r3, [sp, #12]
 800bd9e:	603d      	str	r5, [r7, #0]
 800bda0:	9307      	str	r3, [sp, #28]
 800bda2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bda4:	9305      	str	r3, [sp, #20]
 800bda6:	e7d5      	b.n	800bd54 <__hexnan+0x3c>
 800bda8:	9b04      	ldr	r3, [sp, #16]
 800bdaa:	2b29      	cmp	r3, #41	; 0x29
 800bdac:	d159      	bne.n	800be62 <__hexnan+0x14a>
 800bdae:	9b05      	ldr	r3, [sp, #20]
 800bdb0:	9a08      	ldr	r2, [sp, #32]
 800bdb2:	3302      	adds	r3, #2
 800bdb4:	6013      	str	r3, [r2, #0]
 800bdb6:	9b03      	ldr	r3, [sp, #12]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d052      	beq.n	800be62 <__hexnan+0x14a>
 800bdbc:	42bc      	cmp	r4, r7
 800bdbe:	d206      	bcs.n	800bdce <__hexnan+0xb6>
 800bdc0:	2d07      	cmp	r5, #7
 800bdc2:	dc04      	bgt.n	800bdce <__hexnan+0xb6>
 800bdc4:	002a      	movs	r2, r5
 800bdc6:	0039      	movs	r1, r7
 800bdc8:	0020      	movs	r0, r4
 800bdca:	f7ff ff7f 	bl	800bccc <L_shift>
 800bdce:	9b01      	ldr	r3, [sp, #4]
 800bdd0:	429c      	cmp	r4, r3
 800bdd2:	d935      	bls.n	800be40 <__hexnan+0x128>
 800bdd4:	001a      	movs	r2, r3
 800bdd6:	0023      	movs	r3, r4
 800bdd8:	cb02      	ldmia	r3!, {r1}
 800bdda:	c202      	stmia	r2!, {r1}
 800bddc:	429e      	cmp	r6, r3
 800bdde:	d2fb      	bcs.n	800bdd8 <__hexnan+0xc0>
 800bde0:	9b02      	ldr	r3, [sp, #8]
 800bde2:	1c61      	adds	r1, r4, #1
 800bde4:	1eda      	subs	r2, r3, #3
 800bde6:	2304      	movs	r3, #4
 800bde8:	4291      	cmp	r1, r2
 800bdea:	d805      	bhi.n	800bdf8 <__hexnan+0xe0>
 800bdec:	9b02      	ldr	r3, [sp, #8]
 800bdee:	3b04      	subs	r3, #4
 800bdf0:	1b1b      	subs	r3, r3, r4
 800bdf2:	089b      	lsrs	r3, r3, #2
 800bdf4:	3301      	adds	r3, #1
 800bdf6:	009b      	lsls	r3, r3, #2
 800bdf8:	9a01      	ldr	r2, [sp, #4]
 800bdfa:	18d3      	adds	r3, r2, r3
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	c304      	stmia	r3!, {r2}
 800be00:	429e      	cmp	r6, r3
 800be02:	d2fc      	bcs.n	800bdfe <__hexnan+0xe6>
 800be04:	6833      	ldr	r3, [r6, #0]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d104      	bne.n	800be14 <__hexnan+0xfc>
 800be0a:	9b01      	ldr	r3, [sp, #4]
 800be0c:	429e      	cmp	r6, r3
 800be0e:	d126      	bne.n	800be5e <__hexnan+0x146>
 800be10:	2301      	movs	r3, #1
 800be12:	6033      	str	r3, [r6, #0]
 800be14:	2005      	movs	r0, #5
 800be16:	e025      	b.n	800be64 <__hexnan+0x14c>
 800be18:	9b03      	ldr	r3, [sp, #12]
 800be1a:	3501      	adds	r5, #1
 800be1c:	3301      	adds	r3, #1
 800be1e:	9303      	str	r3, [sp, #12]
 800be20:	2d08      	cmp	r5, #8
 800be22:	dd06      	ble.n	800be32 <__hexnan+0x11a>
 800be24:	9b01      	ldr	r3, [sp, #4]
 800be26:	429c      	cmp	r4, r3
 800be28:	d9bb      	bls.n	800bda2 <__hexnan+0x8a>
 800be2a:	2300      	movs	r3, #0
 800be2c:	2501      	movs	r5, #1
 800be2e:	3c04      	subs	r4, #4
 800be30:	6023      	str	r3, [r4, #0]
 800be32:	220f      	movs	r2, #15
 800be34:	6823      	ldr	r3, [r4, #0]
 800be36:	4010      	ands	r0, r2
 800be38:	011b      	lsls	r3, r3, #4
 800be3a:	4318      	orrs	r0, r3
 800be3c:	6020      	str	r0, [r4, #0]
 800be3e:	e7b0      	b.n	800bda2 <__hexnan+0x8a>
 800be40:	9b06      	ldr	r3, [sp, #24]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d0de      	beq.n	800be04 <__hexnan+0xec>
 800be46:	2120      	movs	r1, #32
 800be48:	9a06      	ldr	r2, [sp, #24]
 800be4a:	9b02      	ldr	r3, [sp, #8]
 800be4c:	1a89      	subs	r1, r1, r2
 800be4e:	2201      	movs	r2, #1
 800be50:	4252      	negs	r2, r2
 800be52:	40ca      	lsrs	r2, r1
 800be54:	3b04      	subs	r3, #4
 800be56:	6819      	ldr	r1, [r3, #0]
 800be58:	400a      	ands	r2, r1
 800be5a:	601a      	str	r2, [r3, #0]
 800be5c:	e7d2      	b.n	800be04 <__hexnan+0xec>
 800be5e:	3e04      	subs	r6, #4
 800be60:	e7d0      	b.n	800be04 <__hexnan+0xec>
 800be62:	2004      	movs	r0, #4
 800be64:	b00b      	add	sp, #44	; 0x2c
 800be66:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800be68 <_localeconv_r>:
 800be68:	4800      	ldr	r0, [pc, #0]	; (800be6c <_localeconv_r+0x4>)
 800be6a:	4770      	bx	lr
 800be6c:	20000164 	.word	0x20000164

0800be70 <__ascii_mbtowc>:
 800be70:	b082      	sub	sp, #8
 800be72:	2900      	cmp	r1, #0
 800be74:	d100      	bne.n	800be78 <__ascii_mbtowc+0x8>
 800be76:	a901      	add	r1, sp, #4
 800be78:	1e10      	subs	r0, r2, #0
 800be7a:	d006      	beq.n	800be8a <__ascii_mbtowc+0x1a>
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d006      	beq.n	800be8e <__ascii_mbtowc+0x1e>
 800be80:	7813      	ldrb	r3, [r2, #0]
 800be82:	600b      	str	r3, [r1, #0]
 800be84:	7810      	ldrb	r0, [r2, #0]
 800be86:	1e43      	subs	r3, r0, #1
 800be88:	4198      	sbcs	r0, r3
 800be8a:	b002      	add	sp, #8
 800be8c:	4770      	bx	lr
 800be8e:	2002      	movs	r0, #2
 800be90:	4240      	negs	r0, r0
 800be92:	e7fa      	b.n	800be8a <__ascii_mbtowc+0x1a>

0800be94 <memchr>:
 800be94:	b2c9      	uxtb	r1, r1
 800be96:	1882      	adds	r2, r0, r2
 800be98:	4290      	cmp	r0, r2
 800be9a:	d101      	bne.n	800bea0 <memchr+0xc>
 800be9c:	2000      	movs	r0, #0
 800be9e:	4770      	bx	lr
 800bea0:	7803      	ldrb	r3, [r0, #0]
 800bea2:	428b      	cmp	r3, r1
 800bea4:	d0fb      	beq.n	800be9e <memchr+0xa>
 800bea6:	3001      	adds	r0, #1
 800bea8:	e7f6      	b.n	800be98 <memchr+0x4>
	...

0800beac <__malloc_lock>:
 800beac:	b510      	push	{r4, lr}
 800beae:	4802      	ldr	r0, [pc, #8]	; (800beb8 <__malloc_lock+0xc>)
 800beb0:	f000 feb9 	bl	800cc26 <__retarget_lock_acquire_recursive>
 800beb4:	bd10      	pop	{r4, pc}
 800beb6:	46c0      	nop			; (mov r8, r8)
 800beb8:	20000540 	.word	0x20000540

0800bebc <__malloc_unlock>:
 800bebc:	b510      	push	{r4, lr}
 800bebe:	4802      	ldr	r0, [pc, #8]	; (800bec8 <__malloc_unlock+0xc>)
 800bec0:	f000 feb2 	bl	800cc28 <__retarget_lock_release_recursive>
 800bec4:	bd10      	pop	{r4, pc}
 800bec6:	46c0      	nop			; (mov r8, r8)
 800bec8:	20000540 	.word	0x20000540

0800becc <_Balloc>:
 800becc:	b570      	push	{r4, r5, r6, lr}
 800bece:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bed0:	0006      	movs	r6, r0
 800bed2:	000c      	movs	r4, r1
 800bed4:	2d00      	cmp	r5, #0
 800bed6:	d10e      	bne.n	800bef6 <_Balloc+0x2a>
 800bed8:	2010      	movs	r0, #16
 800beda:	f7fc ff2f 	bl	8008d3c <malloc>
 800bede:	1e02      	subs	r2, r0, #0
 800bee0:	6270      	str	r0, [r6, #36]	; 0x24
 800bee2:	d104      	bne.n	800beee <_Balloc+0x22>
 800bee4:	2166      	movs	r1, #102	; 0x66
 800bee6:	4b19      	ldr	r3, [pc, #100]	; (800bf4c <_Balloc+0x80>)
 800bee8:	4819      	ldr	r0, [pc, #100]	; (800bf50 <_Balloc+0x84>)
 800beea:	f000 fe6d 	bl	800cbc8 <__assert_func>
 800beee:	6045      	str	r5, [r0, #4]
 800bef0:	6085      	str	r5, [r0, #8]
 800bef2:	6005      	str	r5, [r0, #0]
 800bef4:	60c5      	str	r5, [r0, #12]
 800bef6:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800bef8:	68eb      	ldr	r3, [r5, #12]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d013      	beq.n	800bf26 <_Balloc+0x5a>
 800befe:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bf00:	00a2      	lsls	r2, r4, #2
 800bf02:	68db      	ldr	r3, [r3, #12]
 800bf04:	189b      	adds	r3, r3, r2
 800bf06:	6818      	ldr	r0, [r3, #0]
 800bf08:	2800      	cmp	r0, #0
 800bf0a:	d118      	bne.n	800bf3e <_Balloc+0x72>
 800bf0c:	2101      	movs	r1, #1
 800bf0e:	000d      	movs	r5, r1
 800bf10:	40a5      	lsls	r5, r4
 800bf12:	1d6a      	adds	r2, r5, #5
 800bf14:	0030      	movs	r0, r6
 800bf16:	0092      	lsls	r2, r2, #2
 800bf18:	f000 fca1 	bl	800c85e <_calloc_r>
 800bf1c:	2800      	cmp	r0, #0
 800bf1e:	d00c      	beq.n	800bf3a <_Balloc+0x6e>
 800bf20:	6044      	str	r4, [r0, #4]
 800bf22:	6085      	str	r5, [r0, #8]
 800bf24:	e00d      	b.n	800bf42 <_Balloc+0x76>
 800bf26:	2221      	movs	r2, #33	; 0x21
 800bf28:	2104      	movs	r1, #4
 800bf2a:	0030      	movs	r0, r6
 800bf2c:	f000 fc97 	bl	800c85e <_calloc_r>
 800bf30:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bf32:	60e8      	str	r0, [r5, #12]
 800bf34:	68db      	ldr	r3, [r3, #12]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d1e1      	bne.n	800befe <_Balloc+0x32>
 800bf3a:	2000      	movs	r0, #0
 800bf3c:	bd70      	pop	{r4, r5, r6, pc}
 800bf3e:	6802      	ldr	r2, [r0, #0]
 800bf40:	601a      	str	r2, [r3, #0]
 800bf42:	2300      	movs	r3, #0
 800bf44:	6103      	str	r3, [r0, #16]
 800bf46:	60c3      	str	r3, [r0, #12]
 800bf48:	e7f8      	b.n	800bf3c <_Balloc+0x70>
 800bf4a:	46c0      	nop			; (mov r8, r8)
 800bf4c:	0800db4d 	.word	0x0800db4d
 800bf50:	0800dc4c 	.word	0x0800dc4c

0800bf54 <_Bfree>:
 800bf54:	b570      	push	{r4, r5, r6, lr}
 800bf56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bf58:	0005      	movs	r5, r0
 800bf5a:	000c      	movs	r4, r1
 800bf5c:	2e00      	cmp	r6, #0
 800bf5e:	d10e      	bne.n	800bf7e <_Bfree+0x2a>
 800bf60:	2010      	movs	r0, #16
 800bf62:	f7fc feeb 	bl	8008d3c <malloc>
 800bf66:	1e02      	subs	r2, r0, #0
 800bf68:	6268      	str	r0, [r5, #36]	; 0x24
 800bf6a:	d104      	bne.n	800bf76 <_Bfree+0x22>
 800bf6c:	218a      	movs	r1, #138	; 0x8a
 800bf6e:	4b09      	ldr	r3, [pc, #36]	; (800bf94 <_Bfree+0x40>)
 800bf70:	4809      	ldr	r0, [pc, #36]	; (800bf98 <_Bfree+0x44>)
 800bf72:	f000 fe29 	bl	800cbc8 <__assert_func>
 800bf76:	6046      	str	r6, [r0, #4]
 800bf78:	6086      	str	r6, [r0, #8]
 800bf7a:	6006      	str	r6, [r0, #0]
 800bf7c:	60c6      	str	r6, [r0, #12]
 800bf7e:	2c00      	cmp	r4, #0
 800bf80:	d007      	beq.n	800bf92 <_Bfree+0x3e>
 800bf82:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bf84:	6862      	ldr	r2, [r4, #4]
 800bf86:	68db      	ldr	r3, [r3, #12]
 800bf88:	0092      	lsls	r2, r2, #2
 800bf8a:	189b      	adds	r3, r3, r2
 800bf8c:	681a      	ldr	r2, [r3, #0]
 800bf8e:	6022      	str	r2, [r4, #0]
 800bf90:	601c      	str	r4, [r3, #0]
 800bf92:	bd70      	pop	{r4, r5, r6, pc}
 800bf94:	0800db4d 	.word	0x0800db4d
 800bf98:	0800dc4c 	.word	0x0800dc4c

0800bf9c <__multadd>:
 800bf9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf9e:	000e      	movs	r6, r1
 800bfa0:	9001      	str	r0, [sp, #4]
 800bfa2:	000c      	movs	r4, r1
 800bfa4:	001d      	movs	r5, r3
 800bfa6:	2000      	movs	r0, #0
 800bfa8:	690f      	ldr	r7, [r1, #16]
 800bfaa:	3614      	adds	r6, #20
 800bfac:	6833      	ldr	r3, [r6, #0]
 800bfae:	3001      	adds	r0, #1
 800bfb0:	b299      	uxth	r1, r3
 800bfb2:	4351      	muls	r1, r2
 800bfb4:	0c1b      	lsrs	r3, r3, #16
 800bfb6:	4353      	muls	r3, r2
 800bfb8:	1949      	adds	r1, r1, r5
 800bfba:	0c0d      	lsrs	r5, r1, #16
 800bfbc:	195b      	adds	r3, r3, r5
 800bfbe:	0c1d      	lsrs	r5, r3, #16
 800bfc0:	b289      	uxth	r1, r1
 800bfc2:	041b      	lsls	r3, r3, #16
 800bfc4:	185b      	adds	r3, r3, r1
 800bfc6:	c608      	stmia	r6!, {r3}
 800bfc8:	4287      	cmp	r7, r0
 800bfca:	dcef      	bgt.n	800bfac <__multadd+0x10>
 800bfcc:	2d00      	cmp	r5, #0
 800bfce:	d022      	beq.n	800c016 <__multadd+0x7a>
 800bfd0:	68a3      	ldr	r3, [r4, #8]
 800bfd2:	42bb      	cmp	r3, r7
 800bfd4:	dc19      	bgt.n	800c00a <__multadd+0x6e>
 800bfd6:	6863      	ldr	r3, [r4, #4]
 800bfd8:	9801      	ldr	r0, [sp, #4]
 800bfda:	1c59      	adds	r1, r3, #1
 800bfdc:	f7ff ff76 	bl	800becc <_Balloc>
 800bfe0:	1e06      	subs	r6, r0, #0
 800bfe2:	d105      	bne.n	800bff0 <__multadd+0x54>
 800bfe4:	0002      	movs	r2, r0
 800bfe6:	21b5      	movs	r1, #181	; 0xb5
 800bfe8:	4b0c      	ldr	r3, [pc, #48]	; (800c01c <__multadd+0x80>)
 800bfea:	480d      	ldr	r0, [pc, #52]	; (800c020 <__multadd+0x84>)
 800bfec:	f000 fdec 	bl	800cbc8 <__assert_func>
 800bff0:	0021      	movs	r1, r4
 800bff2:	6923      	ldr	r3, [r4, #16]
 800bff4:	310c      	adds	r1, #12
 800bff6:	1c9a      	adds	r2, r3, #2
 800bff8:	0092      	lsls	r2, r2, #2
 800bffa:	300c      	adds	r0, #12
 800bffc:	f7fc fea8 	bl	8008d50 <memcpy>
 800c000:	0021      	movs	r1, r4
 800c002:	9801      	ldr	r0, [sp, #4]
 800c004:	f7ff ffa6 	bl	800bf54 <_Bfree>
 800c008:	0034      	movs	r4, r6
 800c00a:	1d3b      	adds	r3, r7, #4
 800c00c:	009b      	lsls	r3, r3, #2
 800c00e:	18e3      	adds	r3, r4, r3
 800c010:	605d      	str	r5, [r3, #4]
 800c012:	1c7b      	adds	r3, r7, #1
 800c014:	6123      	str	r3, [r4, #16]
 800c016:	0020      	movs	r0, r4
 800c018:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c01a:	46c0      	nop			; (mov r8, r8)
 800c01c:	0800dbbf 	.word	0x0800dbbf
 800c020:	0800dc4c 	.word	0x0800dc4c

0800c024 <__s2b>:
 800c024:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c026:	0006      	movs	r6, r0
 800c028:	0018      	movs	r0, r3
 800c02a:	000c      	movs	r4, r1
 800c02c:	3008      	adds	r0, #8
 800c02e:	2109      	movs	r1, #9
 800c030:	9301      	str	r3, [sp, #4]
 800c032:	0015      	movs	r5, r2
 800c034:	f7f4 f90c 	bl	8000250 <__divsi3>
 800c038:	2301      	movs	r3, #1
 800c03a:	2100      	movs	r1, #0
 800c03c:	4283      	cmp	r3, r0
 800c03e:	db0a      	blt.n	800c056 <__s2b+0x32>
 800c040:	0030      	movs	r0, r6
 800c042:	f7ff ff43 	bl	800becc <_Balloc>
 800c046:	1e01      	subs	r1, r0, #0
 800c048:	d108      	bne.n	800c05c <__s2b+0x38>
 800c04a:	0002      	movs	r2, r0
 800c04c:	4b19      	ldr	r3, [pc, #100]	; (800c0b4 <__s2b+0x90>)
 800c04e:	481a      	ldr	r0, [pc, #104]	; (800c0b8 <__s2b+0x94>)
 800c050:	31ce      	adds	r1, #206	; 0xce
 800c052:	f000 fdb9 	bl	800cbc8 <__assert_func>
 800c056:	005b      	lsls	r3, r3, #1
 800c058:	3101      	adds	r1, #1
 800c05a:	e7ef      	b.n	800c03c <__s2b+0x18>
 800c05c:	9b08      	ldr	r3, [sp, #32]
 800c05e:	6143      	str	r3, [r0, #20]
 800c060:	2301      	movs	r3, #1
 800c062:	6103      	str	r3, [r0, #16]
 800c064:	2d09      	cmp	r5, #9
 800c066:	dd18      	ble.n	800c09a <__s2b+0x76>
 800c068:	0023      	movs	r3, r4
 800c06a:	3309      	adds	r3, #9
 800c06c:	001f      	movs	r7, r3
 800c06e:	9300      	str	r3, [sp, #0]
 800c070:	1964      	adds	r4, r4, r5
 800c072:	783b      	ldrb	r3, [r7, #0]
 800c074:	220a      	movs	r2, #10
 800c076:	0030      	movs	r0, r6
 800c078:	3b30      	subs	r3, #48	; 0x30
 800c07a:	f7ff ff8f 	bl	800bf9c <__multadd>
 800c07e:	3701      	adds	r7, #1
 800c080:	0001      	movs	r1, r0
 800c082:	42a7      	cmp	r7, r4
 800c084:	d1f5      	bne.n	800c072 <__s2b+0x4e>
 800c086:	002c      	movs	r4, r5
 800c088:	9b00      	ldr	r3, [sp, #0]
 800c08a:	3c08      	subs	r4, #8
 800c08c:	191c      	adds	r4, r3, r4
 800c08e:	002f      	movs	r7, r5
 800c090:	9b01      	ldr	r3, [sp, #4]
 800c092:	429f      	cmp	r7, r3
 800c094:	db04      	blt.n	800c0a0 <__s2b+0x7c>
 800c096:	0008      	movs	r0, r1
 800c098:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c09a:	2509      	movs	r5, #9
 800c09c:	340a      	adds	r4, #10
 800c09e:	e7f6      	b.n	800c08e <__s2b+0x6a>
 800c0a0:	1b63      	subs	r3, r4, r5
 800c0a2:	5ddb      	ldrb	r3, [r3, r7]
 800c0a4:	220a      	movs	r2, #10
 800c0a6:	0030      	movs	r0, r6
 800c0a8:	3b30      	subs	r3, #48	; 0x30
 800c0aa:	f7ff ff77 	bl	800bf9c <__multadd>
 800c0ae:	3701      	adds	r7, #1
 800c0b0:	0001      	movs	r1, r0
 800c0b2:	e7ed      	b.n	800c090 <__s2b+0x6c>
 800c0b4:	0800dbbf 	.word	0x0800dbbf
 800c0b8:	0800dc4c 	.word	0x0800dc4c

0800c0bc <__hi0bits>:
 800c0bc:	0003      	movs	r3, r0
 800c0be:	0c02      	lsrs	r2, r0, #16
 800c0c0:	2000      	movs	r0, #0
 800c0c2:	4282      	cmp	r2, r0
 800c0c4:	d101      	bne.n	800c0ca <__hi0bits+0xe>
 800c0c6:	041b      	lsls	r3, r3, #16
 800c0c8:	3010      	adds	r0, #16
 800c0ca:	0e1a      	lsrs	r2, r3, #24
 800c0cc:	d101      	bne.n	800c0d2 <__hi0bits+0x16>
 800c0ce:	3008      	adds	r0, #8
 800c0d0:	021b      	lsls	r3, r3, #8
 800c0d2:	0f1a      	lsrs	r2, r3, #28
 800c0d4:	d101      	bne.n	800c0da <__hi0bits+0x1e>
 800c0d6:	3004      	adds	r0, #4
 800c0d8:	011b      	lsls	r3, r3, #4
 800c0da:	0f9a      	lsrs	r2, r3, #30
 800c0dc:	d101      	bne.n	800c0e2 <__hi0bits+0x26>
 800c0de:	3002      	adds	r0, #2
 800c0e0:	009b      	lsls	r3, r3, #2
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	db03      	blt.n	800c0ee <__hi0bits+0x32>
 800c0e6:	3001      	adds	r0, #1
 800c0e8:	005b      	lsls	r3, r3, #1
 800c0ea:	d400      	bmi.n	800c0ee <__hi0bits+0x32>
 800c0ec:	2020      	movs	r0, #32
 800c0ee:	4770      	bx	lr

0800c0f0 <__lo0bits>:
 800c0f0:	6803      	ldr	r3, [r0, #0]
 800c0f2:	0002      	movs	r2, r0
 800c0f4:	2107      	movs	r1, #7
 800c0f6:	0018      	movs	r0, r3
 800c0f8:	4008      	ands	r0, r1
 800c0fa:	420b      	tst	r3, r1
 800c0fc:	d00d      	beq.n	800c11a <__lo0bits+0x2a>
 800c0fe:	3906      	subs	r1, #6
 800c100:	2000      	movs	r0, #0
 800c102:	420b      	tst	r3, r1
 800c104:	d105      	bne.n	800c112 <__lo0bits+0x22>
 800c106:	3002      	adds	r0, #2
 800c108:	4203      	tst	r3, r0
 800c10a:	d003      	beq.n	800c114 <__lo0bits+0x24>
 800c10c:	40cb      	lsrs	r3, r1
 800c10e:	0008      	movs	r0, r1
 800c110:	6013      	str	r3, [r2, #0]
 800c112:	4770      	bx	lr
 800c114:	089b      	lsrs	r3, r3, #2
 800c116:	6013      	str	r3, [r2, #0]
 800c118:	e7fb      	b.n	800c112 <__lo0bits+0x22>
 800c11a:	b299      	uxth	r1, r3
 800c11c:	2900      	cmp	r1, #0
 800c11e:	d101      	bne.n	800c124 <__lo0bits+0x34>
 800c120:	2010      	movs	r0, #16
 800c122:	0c1b      	lsrs	r3, r3, #16
 800c124:	b2d9      	uxtb	r1, r3
 800c126:	2900      	cmp	r1, #0
 800c128:	d101      	bne.n	800c12e <__lo0bits+0x3e>
 800c12a:	3008      	adds	r0, #8
 800c12c:	0a1b      	lsrs	r3, r3, #8
 800c12e:	0719      	lsls	r1, r3, #28
 800c130:	d101      	bne.n	800c136 <__lo0bits+0x46>
 800c132:	3004      	adds	r0, #4
 800c134:	091b      	lsrs	r3, r3, #4
 800c136:	0799      	lsls	r1, r3, #30
 800c138:	d101      	bne.n	800c13e <__lo0bits+0x4e>
 800c13a:	3002      	adds	r0, #2
 800c13c:	089b      	lsrs	r3, r3, #2
 800c13e:	07d9      	lsls	r1, r3, #31
 800c140:	d4e9      	bmi.n	800c116 <__lo0bits+0x26>
 800c142:	3001      	adds	r0, #1
 800c144:	085b      	lsrs	r3, r3, #1
 800c146:	d1e6      	bne.n	800c116 <__lo0bits+0x26>
 800c148:	2020      	movs	r0, #32
 800c14a:	e7e2      	b.n	800c112 <__lo0bits+0x22>

0800c14c <__i2b>:
 800c14c:	b510      	push	{r4, lr}
 800c14e:	000c      	movs	r4, r1
 800c150:	2101      	movs	r1, #1
 800c152:	f7ff febb 	bl	800becc <_Balloc>
 800c156:	2800      	cmp	r0, #0
 800c158:	d106      	bne.n	800c168 <__i2b+0x1c>
 800c15a:	21a0      	movs	r1, #160	; 0xa0
 800c15c:	0002      	movs	r2, r0
 800c15e:	4b04      	ldr	r3, [pc, #16]	; (800c170 <__i2b+0x24>)
 800c160:	4804      	ldr	r0, [pc, #16]	; (800c174 <__i2b+0x28>)
 800c162:	0049      	lsls	r1, r1, #1
 800c164:	f000 fd30 	bl	800cbc8 <__assert_func>
 800c168:	2301      	movs	r3, #1
 800c16a:	6144      	str	r4, [r0, #20]
 800c16c:	6103      	str	r3, [r0, #16]
 800c16e:	bd10      	pop	{r4, pc}
 800c170:	0800dbbf 	.word	0x0800dbbf
 800c174:	0800dc4c 	.word	0x0800dc4c

0800c178 <__multiply>:
 800c178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c17a:	690b      	ldr	r3, [r1, #16]
 800c17c:	0014      	movs	r4, r2
 800c17e:	6912      	ldr	r2, [r2, #16]
 800c180:	000d      	movs	r5, r1
 800c182:	b089      	sub	sp, #36	; 0x24
 800c184:	4293      	cmp	r3, r2
 800c186:	da01      	bge.n	800c18c <__multiply+0x14>
 800c188:	0025      	movs	r5, r4
 800c18a:	000c      	movs	r4, r1
 800c18c:	692f      	ldr	r7, [r5, #16]
 800c18e:	6926      	ldr	r6, [r4, #16]
 800c190:	6869      	ldr	r1, [r5, #4]
 800c192:	19bb      	adds	r3, r7, r6
 800c194:	9302      	str	r3, [sp, #8]
 800c196:	68ab      	ldr	r3, [r5, #8]
 800c198:	19ba      	adds	r2, r7, r6
 800c19a:	4293      	cmp	r3, r2
 800c19c:	da00      	bge.n	800c1a0 <__multiply+0x28>
 800c19e:	3101      	adds	r1, #1
 800c1a0:	f7ff fe94 	bl	800becc <_Balloc>
 800c1a4:	9001      	str	r0, [sp, #4]
 800c1a6:	2800      	cmp	r0, #0
 800c1a8:	d106      	bne.n	800c1b8 <__multiply+0x40>
 800c1aa:	215e      	movs	r1, #94	; 0x5e
 800c1ac:	0002      	movs	r2, r0
 800c1ae:	4b48      	ldr	r3, [pc, #288]	; (800c2d0 <__multiply+0x158>)
 800c1b0:	4848      	ldr	r0, [pc, #288]	; (800c2d4 <__multiply+0x15c>)
 800c1b2:	31ff      	adds	r1, #255	; 0xff
 800c1b4:	f000 fd08 	bl	800cbc8 <__assert_func>
 800c1b8:	9b01      	ldr	r3, [sp, #4]
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	3314      	adds	r3, #20
 800c1be:	469c      	mov	ip, r3
 800c1c0:	19bb      	adds	r3, r7, r6
 800c1c2:	009b      	lsls	r3, r3, #2
 800c1c4:	4463      	add	r3, ip
 800c1c6:	9303      	str	r3, [sp, #12]
 800c1c8:	4663      	mov	r3, ip
 800c1ca:	9903      	ldr	r1, [sp, #12]
 800c1cc:	428b      	cmp	r3, r1
 800c1ce:	d32c      	bcc.n	800c22a <__multiply+0xb2>
 800c1d0:	002b      	movs	r3, r5
 800c1d2:	0022      	movs	r2, r4
 800c1d4:	3314      	adds	r3, #20
 800c1d6:	00bf      	lsls	r7, r7, #2
 800c1d8:	3214      	adds	r2, #20
 800c1da:	9306      	str	r3, [sp, #24]
 800c1dc:	00b6      	lsls	r6, r6, #2
 800c1de:	19db      	adds	r3, r3, r7
 800c1e0:	9304      	str	r3, [sp, #16]
 800c1e2:	1993      	adds	r3, r2, r6
 800c1e4:	9307      	str	r3, [sp, #28]
 800c1e6:	2304      	movs	r3, #4
 800c1e8:	9305      	str	r3, [sp, #20]
 800c1ea:	002b      	movs	r3, r5
 800c1ec:	9904      	ldr	r1, [sp, #16]
 800c1ee:	3315      	adds	r3, #21
 800c1f0:	9200      	str	r2, [sp, #0]
 800c1f2:	4299      	cmp	r1, r3
 800c1f4:	d305      	bcc.n	800c202 <__multiply+0x8a>
 800c1f6:	1b4b      	subs	r3, r1, r5
 800c1f8:	3b15      	subs	r3, #21
 800c1fa:	089b      	lsrs	r3, r3, #2
 800c1fc:	3301      	adds	r3, #1
 800c1fe:	009b      	lsls	r3, r3, #2
 800c200:	9305      	str	r3, [sp, #20]
 800c202:	9b07      	ldr	r3, [sp, #28]
 800c204:	9a00      	ldr	r2, [sp, #0]
 800c206:	429a      	cmp	r2, r3
 800c208:	d311      	bcc.n	800c22e <__multiply+0xb6>
 800c20a:	9b02      	ldr	r3, [sp, #8]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	dd06      	ble.n	800c21e <__multiply+0xa6>
 800c210:	9b03      	ldr	r3, [sp, #12]
 800c212:	3b04      	subs	r3, #4
 800c214:	9303      	str	r3, [sp, #12]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	9300      	str	r3, [sp, #0]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d053      	beq.n	800c2c6 <__multiply+0x14e>
 800c21e:	9b01      	ldr	r3, [sp, #4]
 800c220:	9a02      	ldr	r2, [sp, #8]
 800c222:	0018      	movs	r0, r3
 800c224:	611a      	str	r2, [r3, #16]
 800c226:	b009      	add	sp, #36	; 0x24
 800c228:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c22a:	c304      	stmia	r3!, {r2}
 800c22c:	e7cd      	b.n	800c1ca <__multiply+0x52>
 800c22e:	9b00      	ldr	r3, [sp, #0]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	b298      	uxth	r0, r3
 800c234:	2800      	cmp	r0, #0
 800c236:	d01b      	beq.n	800c270 <__multiply+0xf8>
 800c238:	4667      	mov	r7, ip
 800c23a:	2400      	movs	r4, #0
 800c23c:	9e06      	ldr	r6, [sp, #24]
 800c23e:	ce02      	ldmia	r6!, {r1}
 800c240:	683a      	ldr	r2, [r7, #0]
 800c242:	b28b      	uxth	r3, r1
 800c244:	4343      	muls	r3, r0
 800c246:	b292      	uxth	r2, r2
 800c248:	189b      	adds	r3, r3, r2
 800c24a:	191b      	adds	r3, r3, r4
 800c24c:	0c0c      	lsrs	r4, r1, #16
 800c24e:	4344      	muls	r4, r0
 800c250:	683a      	ldr	r2, [r7, #0]
 800c252:	0c11      	lsrs	r1, r2, #16
 800c254:	1861      	adds	r1, r4, r1
 800c256:	0c1c      	lsrs	r4, r3, #16
 800c258:	1909      	adds	r1, r1, r4
 800c25a:	0c0c      	lsrs	r4, r1, #16
 800c25c:	b29b      	uxth	r3, r3
 800c25e:	0409      	lsls	r1, r1, #16
 800c260:	430b      	orrs	r3, r1
 800c262:	c708      	stmia	r7!, {r3}
 800c264:	9b04      	ldr	r3, [sp, #16]
 800c266:	42b3      	cmp	r3, r6
 800c268:	d8e9      	bhi.n	800c23e <__multiply+0xc6>
 800c26a:	4663      	mov	r3, ip
 800c26c:	9a05      	ldr	r2, [sp, #20]
 800c26e:	509c      	str	r4, [r3, r2]
 800c270:	9b00      	ldr	r3, [sp, #0]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	0c1e      	lsrs	r6, r3, #16
 800c276:	d020      	beq.n	800c2ba <__multiply+0x142>
 800c278:	4663      	mov	r3, ip
 800c27a:	002c      	movs	r4, r5
 800c27c:	4660      	mov	r0, ip
 800c27e:	2700      	movs	r7, #0
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	3414      	adds	r4, #20
 800c284:	6822      	ldr	r2, [r4, #0]
 800c286:	b29b      	uxth	r3, r3
 800c288:	b291      	uxth	r1, r2
 800c28a:	4371      	muls	r1, r6
 800c28c:	6802      	ldr	r2, [r0, #0]
 800c28e:	0c12      	lsrs	r2, r2, #16
 800c290:	1889      	adds	r1, r1, r2
 800c292:	19cf      	adds	r7, r1, r7
 800c294:	0439      	lsls	r1, r7, #16
 800c296:	430b      	orrs	r3, r1
 800c298:	6003      	str	r3, [r0, #0]
 800c29a:	cc02      	ldmia	r4!, {r1}
 800c29c:	6843      	ldr	r3, [r0, #4]
 800c29e:	0c09      	lsrs	r1, r1, #16
 800c2a0:	4371      	muls	r1, r6
 800c2a2:	b29b      	uxth	r3, r3
 800c2a4:	0c3f      	lsrs	r7, r7, #16
 800c2a6:	18cb      	adds	r3, r1, r3
 800c2a8:	9a04      	ldr	r2, [sp, #16]
 800c2aa:	19db      	adds	r3, r3, r7
 800c2ac:	0c1f      	lsrs	r7, r3, #16
 800c2ae:	3004      	adds	r0, #4
 800c2b0:	42a2      	cmp	r2, r4
 800c2b2:	d8e7      	bhi.n	800c284 <__multiply+0x10c>
 800c2b4:	4662      	mov	r2, ip
 800c2b6:	9905      	ldr	r1, [sp, #20]
 800c2b8:	5053      	str	r3, [r2, r1]
 800c2ba:	9b00      	ldr	r3, [sp, #0]
 800c2bc:	3304      	adds	r3, #4
 800c2be:	9300      	str	r3, [sp, #0]
 800c2c0:	2304      	movs	r3, #4
 800c2c2:	449c      	add	ip, r3
 800c2c4:	e79d      	b.n	800c202 <__multiply+0x8a>
 800c2c6:	9b02      	ldr	r3, [sp, #8]
 800c2c8:	3b01      	subs	r3, #1
 800c2ca:	9302      	str	r3, [sp, #8]
 800c2cc:	e79d      	b.n	800c20a <__multiply+0x92>
 800c2ce:	46c0      	nop			; (mov r8, r8)
 800c2d0:	0800dbbf 	.word	0x0800dbbf
 800c2d4:	0800dc4c 	.word	0x0800dc4c

0800c2d8 <__pow5mult>:
 800c2d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c2da:	2303      	movs	r3, #3
 800c2dc:	0015      	movs	r5, r2
 800c2de:	0007      	movs	r7, r0
 800c2e0:	000e      	movs	r6, r1
 800c2e2:	401a      	ands	r2, r3
 800c2e4:	421d      	tst	r5, r3
 800c2e6:	d008      	beq.n	800c2fa <__pow5mult+0x22>
 800c2e8:	4925      	ldr	r1, [pc, #148]	; (800c380 <__pow5mult+0xa8>)
 800c2ea:	3a01      	subs	r2, #1
 800c2ec:	0092      	lsls	r2, r2, #2
 800c2ee:	5852      	ldr	r2, [r2, r1]
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	0031      	movs	r1, r6
 800c2f4:	f7ff fe52 	bl	800bf9c <__multadd>
 800c2f8:	0006      	movs	r6, r0
 800c2fa:	10ad      	asrs	r5, r5, #2
 800c2fc:	d03d      	beq.n	800c37a <__pow5mult+0xa2>
 800c2fe:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800c300:	2c00      	cmp	r4, #0
 800c302:	d10f      	bne.n	800c324 <__pow5mult+0x4c>
 800c304:	2010      	movs	r0, #16
 800c306:	f7fc fd19 	bl	8008d3c <malloc>
 800c30a:	1e02      	subs	r2, r0, #0
 800c30c:	6278      	str	r0, [r7, #36]	; 0x24
 800c30e:	d105      	bne.n	800c31c <__pow5mult+0x44>
 800c310:	21d7      	movs	r1, #215	; 0xd7
 800c312:	4b1c      	ldr	r3, [pc, #112]	; (800c384 <__pow5mult+0xac>)
 800c314:	481c      	ldr	r0, [pc, #112]	; (800c388 <__pow5mult+0xb0>)
 800c316:	0049      	lsls	r1, r1, #1
 800c318:	f000 fc56 	bl	800cbc8 <__assert_func>
 800c31c:	6044      	str	r4, [r0, #4]
 800c31e:	6084      	str	r4, [r0, #8]
 800c320:	6004      	str	r4, [r0, #0]
 800c322:	60c4      	str	r4, [r0, #12]
 800c324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c326:	689c      	ldr	r4, [r3, #8]
 800c328:	9301      	str	r3, [sp, #4]
 800c32a:	2c00      	cmp	r4, #0
 800c32c:	d108      	bne.n	800c340 <__pow5mult+0x68>
 800c32e:	0038      	movs	r0, r7
 800c330:	4916      	ldr	r1, [pc, #88]	; (800c38c <__pow5mult+0xb4>)
 800c332:	f7ff ff0b 	bl	800c14c <__i2b>
 800c336:	9b01      	ldr	r3, [sp, #4]
 800c338:	0004      	movs	r4, r0
 800c33a:	6098      	str	r0, [r3, #8]
 800c33c:	2300      	movs	r3, #0
 800c33e:	6003      	str	r3, [r0, #0]
 800c340:	2301      	movs	r3, #1
 800c342:	421d      	tst	r5, r3
 800c344:	d00a      	beq.n	800c35c <__pow5mult+0x84>
 800c346:	0031      	movs	r1, r6
 800c348:	0022      	movs	r2, r4
 800c34a:	0038      	movs	r0, r7
 800c34c:	f7ff ff14 	bl	800c178 <__multiply>
 800c350:	0031      	movs	r1, r6
 800c352:	9001      	str	r0, [sp, #4]
 800c354:	0038      	movs	r0, r7
 800c356:	f7ff fdfd 	bl	800bf54 <_Bfree>
 800c35a:	9e01      	ldr	r6, [sp, #4]
 800c35c:	106d      	asrs	r5, r5, #1
 800c35e:	d00c      	beq.n	800c37a <__pow5mult+0xa2>
 800c360:	6820      	ldr	r0, [r4, #0]
 800c362:	2800      	cmp	r0, #0
 800c364:	d107      	bne.n	800c376 <__pow5mult+0x9e>
 800c366:	0022      	movs	r2, r4
 800c368:	0021      	movs	r1, r4
 800c36a:	0038      	movs	r0, r7
 800c36c:	f7ff ff04 	bl	800c178 <__multiply>
 800c370:	2300      	movs	r3, #0
 800c372:	6020      	str	r0, [r4, #0]
 800c374:	6003      	str	r3, [r0, #0]
 800c376:	0004      	movs	r4, r0
 800c378:	e7e2      	b.n	800c340 <__pow5mult+0x68>
 800c37a:	0030      	movs	r0, r6
 800c37c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c37e:	46c0      	nop			; (mov r8, r8)
 800c380:	0800dd98 	.word	0x0800dd98
 800c384:	0800db4d 	.word	0x0800db4d
 800c388:	0800dc4c 	.word	0x0800dc4c
 800c38c:	00000271 	.word	0x00000271

0800c390 <__lshift>:
 800c390:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c392:	000c      	movs	r4, r1
 800c394:	0017      	movs	r7, r2
 800c396:	6923      	ldr	r3, [r4, #16]
 800c398:	1155      	asrs	r5, r2, #5
 800c39a:	b087      	sub	sp, #28
 800c39c:	18eb      	adds	r3, r5, r3
 800c39e:	9302      	str	r3, [sp, #8]
 800c3a0:	3301      	adds	r3, #1
 800c3a2:	9301      	str	r3, [sp, #4]
 800c3a4:	6849      	ldr	r1, [r1, #4]
 800c3a6:	68a3      	ldr	r3, [r4, #8]
 800c3a8:	9004      	str	r0, [sp, #16]
 800c3aa:	9a01      	ldr	r2, [sp, #4]
 800c3ac:	4293      	cmp	r3, r2
 800c3ae:	db10      	blt.n	800c3d2 <__lshift+0x42>
 800c3b0:	9804      	ldr	r0, [sp, #16]
 800c3b2:	f7ff fd8b 	bl	800becc <_Balloc>
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	0002      	movs	r2, r0
 800c3ba:	0006      	movs	r6, r0
 800c3bc:	0019      	movs	r1, r3
 800c3be:	3214      	adds	r2, #20
 800c3c0:	4298      	cmp	r0, r3
 800c3c2:	d10c      	bne.n	800c3de <__lshift+0x4e>
 800c3c4:	21da      	movs	r1, #218	; 0xda
 800c3c6:	0002      	movs	r2, r0
 800c3c8:	4b26      	ldr	r3, [pc, #152]	; (800c464 <__lshift+0xd4>)
 800c3ca:	4827      	ldr	r0, [pc, #156]	; (800c468 <__lshift+0xd8>)
 800c3cc:	31ff      	adds	r1, #255	; 0xff
 800c3ce:	f000 fbfb 	bl	800cbc8 <__assert_func>
 800c3d2:	3101      	adds	r1, #1
 800c3d4:	005b      	lsls	r3, r3, #1
 800c3d6:	e7e8      	b.n	800c3aa <__lshift+0x1a>
 800c3d8:	0098      	lsls	r0, r3, #2
 800c3da:	5011      	str	r1, [r2, r0]
 800c3dc:	3301      	adds	r3, #1
 800c3de:	42ab      	cmp	r3, r5
 800c3e0:	dbfa      	blt.n	800c3d8 <__lshift+0x48>
 800c3e2:	43eb      	mvns	r3, r5
 800c3e4:	17db      	asrs	r3, r3, #31
 800c3e6:	401d      	ands	r5, r3
 800c3e8:	211f      	movs	r1, #31
 800c3ea:	0023      	movs	r3, r4
 800c3ec:	0038      	movs	r0, r7
 800c3ee:	00ad      	lsls	r5, r5, #2
 800c3f0:	1955      	adds	r5, r2, r5
 800c3f2:	6922      	ldr	r2, [r4, #16]
 800c3f4:	3314      	adds	r3, #20
 800c3f6:	0092      	lsls	r2, r2, #2
 800c3f8:	4008      	ands	r0, r1
 800c3fa:	4684      	mov	ip, r0
 800c3fc:	189a      	adds	r2, r3, r2
 800c3fe:	420f      	tst	r7, r1
 800c400:	d02a      	beq.n	800c458 <__lshift+0xc8>
 800c402:	3101      	adds	r1, #1
 800c404:	1a09      	subs	r1, r1, r0
 800c406:	9105      	str	r1, [sp, #20]
 800c408:	2100      	movs	r1, #0
 800c40a:	9503      	str	r5, [sp, #12]
 800c40c:	4667      	mov	r7, ip
 800c40e:	6818      	ldr	r0, [r3, #0]
 800c410:	40b8      	lsls	r0, r7
 800c412:	4301      	orrs	r1, r0
 800c414:	9803      	ldr	r0, [sp, #12]
 800c416:	c002      	stmia	r0!, {r1}
 800c418:	cb02      	ldmia	r3!, {r1}
 800c41a:	9003      	str	r0, [sp, #12]
 800c41c:	9805      	ldr	r0, [sp, #20]
 800c41e:	40c1      	lsrs	r1, r0
 800c420:	429a      	cmp	r2, r3
 800c422:	d8f3      	bhi.n	800c40c <__lshift+0x7c>
 800c424:	0020      	movs	r0, r4
 800c426:	3015      	adds	r0, #21
 800c428:	2304      	movs	r3, #4
 800c42a:	4282      	cmp	r2, r0
 800c42c:	d304      	bcc.n	800c438 <__lshift+0xa8>
 800c42e:	1b13      	subs	r3, r2, r4
 800c430:	3b15      	subs	r3, #21
 800c432:	089b      	lsrs	r3, r3, #2
 800c434:	3301      	adds	r3, #1
 800c436:	009b      	lsls	r3, r3, #2
 800c438:	50e9      	str	r1, [r5, r3]
 800c43a:	2900      	cmp	r1, #0
 800c43c:	d002      	beq.n	800c444 <__lshift+0xb4>
 800c43e:	9b02      	ldr	r3, [sp, #8]
 800c440:	3302      	adds	r3, #2
 800c442:	9301      	str	r3, [sp, #4]
 800c444:	9b01      	ldr	r3, [sp, #4]
 800c446:	9804      	ldr	r0, [sp, #16]
 800c448:	3b01      	subs	r3, #1
 800c44a:	0021      	movs	r1, r4
 800c44c:	6133      	str	r3, [r6, #16]
 800c44e:	f7ff fd81 	bl	800bf54 <_Bfree>
 800c452:	0030      	movs	r0, r6
 800c454:	b007      	add	sp, #28
 800c456:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c458:	cb02      	ldmia	r3!, {r1}
 800c45a:	c502      	stmia	r5!, {r1}
 800c45c:	429a      	cmp	r2, r3
 800c45e:	d8fb      	bhi.n	800c458 <__lshift+0xc8>
 800c460:	e7f0      	b.n	800c444 <__lshift+0xb4>
 800c462:	46c0      	nop			; (mov r8, r8)
 800c464:	0800dbbf 	.word	0x0800dbbf
 800c468:	0800dc4c 	.word	0x0800dc4c

0800c46c <__mcmp>:
 800c46c:	6902      	ldr	r2, [r0, #16]
 800c46e:	690b      	ldr	r3, [r1, #16]
 800c470:	b530      	push	{r4, r5, lr}
 800c472:	0004      	movs	r4, r0
 800c474:	1ad0      	subs	r0, r2, r3
 800c476:	429a      	cmp	r2, r3
 800c478:	d10d      	bne.n	800c496 <__mcmp+0x2a>
 800c47a:	009b      	lsls	r3, r3, #2
 800c47c:	3414      	adds	r4, #20
 800c47e:	3114      	adds	r1, #20
 800c480:	18e2      	adds	r2, r4, r3
 800c482:	18c9      	adds	r1, r1, r3
 800c484:	3a04      	subs	r2, #4
 800c486:	3904      	subs	r1, #4
 800c488:	6815      	ldr	r5, [r2, #0]
 800c48a:	680b      	ldr	r3, [r1, #0]
 800c48c:	429d      	cmp	r5, r3
 800c48e:	d003      	beq.n	800c498 <__mcmp+0x2c>
 800c490:	2001      	movs	r0, #1
 800c492:	429d      	cmp	r5, r3
 800c494:	d303      	bcc.n	800c49e <__mcmp+0x32>
 800c496:	bd30      	pop	{r4, r5, pc}
 800c498:	4294      	cmp	r4, r2
 800c49a:	d3f3      	bcc.n	800c484 <__mcmp+0x18>
 800c49c:	e7fb      	b.n	800c496 <__mcmp+0x2a>
 800c49e:	4240      	negs	r0, r0
 800c4a0:	e7f9      	b.n	800c496 <__mcmp+0x2a>
	...

0800c4a4 <__mdiff>:
 800c4a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4a6:	000e      	movs	r6, r1
 800c4a8:	0007      	movs	r7, r0
 800c4aa:	0011      	movs	r1, r2
 800c4ac:	0030      	movs	r0, r6
 800c4ae:	b087      	sub	sp, #28
 800c4b0:	0014      	movs	r4, r2
 800c4b2:	f7ff ffdb 	bl	800c46c <__mcmp>
 800c4b6:	1e05      	subs	r5, r0, #0
 800c4b8:	d110      	bne.n	800c4dc <__mdiff+0x38>
 800c4ba:	0001      	movs	r1, r0
 800c4bc:	0038      	movs	r0, r7
 800c4be:	f7ff fd05 	bl	800becc <_Balloc>
 800c4c2:	1e02      	subs	r2, r0, #0
 800c4c4:	d104      	bne.n	800c4d0 <__mdiff+0x2c>
 800c4c6:	4b40      	ldr	r3, [pc, #256]	; (800c5c8 <__mdiff+0x124>)
 800c4c8:	4940      	ldr	r1, [pc, #256]	; (800c5cc <__mdiff+0x128>)
 800c4ca:	4841      	ldr	r0, [pc, #260]	; (800c5d0 <__mdiff+0x12c>)
 800c4cc:	f000 fb7c 	bl	800cbc8 <__assert_func>
 800c4d0:	2301      	movs	r3, #1
 800c4d2:	6145      	str	r5, [r0, #20]
 800c4d4:	6103      	str	r3, [r0, #16]
 800c4d6:	0010      	movs	r0, r2
 800c4d8:	b007      	add	sp, #28
 800c4da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4dc:	2301      	movs	r3, #1
 800c4de:	9301      	str	r3, [sp, #4]
 800c4e0:	2800      	cmp	r0, #0
 800c4e2:	db04      	blt.n	800c4ee <__mdiff+0x4a>
 800c4e4:	0023      	movs	r3, r4
 800c4e6:	0034      	movs	r4, r6
 800c4e8:	001e      	movs	r6, r3
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	9301      	str	r3, [sp, #4]
 800c4ee:	0038      	movs	r0, r7
 800c4f0:	6861      	ldr	r1, [r4, #4]
 800c4f2:	f7ff fceb 	bl	800becc <_Balloc>
 800c4f6:	1e02      	subs	r2, r0, #0
 800c4f8:	d103      	bne.n	800c502 <__mdiff+0x5e>
 800c4fa:	2190      	movs	r1, #144	; 0x90
 800c4fc:	4b32      	ldr	r3, [pc, #200]	; (800c5c8 <__mdiff+0x124>)
 800c4fe:	0089      	lsls	r1, r1, #2
 800c500:	e7e3      	b.n	800c4ca <__mdiff+0x26>
 800c502:	9b01      	ldr	r3, [sp, #4]
 800c504:	2700      	movs	r7, #0
 800c506:	60c3      	str	r3, [r0, #12]
 800c508:	6920      	ldr	r0, [r4, #16]
 800c50a:	3414      	adds	r4, #20
 800c50c:	9401      	str	r4, [sp, #4]
 800c50e:	9b01      	ldr	r3, [sp, #4]
 800c510:	0084      	lsls	r4, r0, #2
 800c512:	191b      	adds	r3, r3, r4
 800c514:	0034      	movs	r4, r6
 800c516:	9302      	str	r3, [sp, #8]
 800c518:	6933      	ldr	r3, [r6, #16]
 800c51a:	3414      	adds	r4, #20
 800c51c:	0099      	lsls	r1, r3, #2
 800c51e:	1863      	adds	r3, r4, r1
 800c520:	9303      	str	r3, [sp, #12]
 800c522:	0013      	movs	r3, r2
 800c524:	3314      	adds	r3, #20
 800c526:	469c      	mov	ip, r3
 800c528:	9305      	str	r3, [sp, #20]
 800c52a:	9b01      	ldr	r3, [sp, #4]
 800c52c:	9304      	str	r3, [sp, #16]
 800c52e:	9b04      	ldr	r3, [sp, #16]
 800c530:	cc02      	ldmia	r4!, {r1}
 800c532:	cb20      	ldmia	r3!, {r5}
 800c534:	9304      	str	r3, [sp, #16]
 800c536:	b2ab      	uxth	r3, r5
 800c538:	19df      	adds	r7, r3, r7
 800c53a:	b28b      	uxth	r3, r1
 800c53c:	1afb      	subs	r3, r7, r3
 800c53e:	0c09      	lsrs	r1, r1, #16
 800c540:	0c2d      	lsrs	r5, r5, #16
 800c542:	1a6d      	subs	r5, r5, r1
 800c544:	1419      	asrs	r1, r3, #16
 800c546:	186d      	adds	r5, r5, r1
 800c548:	4661      	mov	r1, ip
 800c54a:	142f      	asrs	r7, r5, #16
 800c54c:	b29b      	uxth	r3, r3
 800c54e:	042d      	lsls	r5, r5, #16
 800c550:	432b      	orrs	r3, r5
 800c552:	c108      	stmia	r1!, {r3}
 800c554:	9b03      	ldr	r3, [sp, #12]
 800c556:	468c      	mov	ip, r1
 800c558:	42a3      	cmp	r3, r4
 800c55a:	d8e8      	bhi.n	800c52e <__mdiff+0x8a>
 800c55c:	0031      	movs	r1, r6
 800c55e:	9c03      	ldr	r4, [sp, #12]
 800c560:	3115      	adds	r1, #21
 800c562:	2304      	movs	r3, #4
 800c564:	428c      	cmp	r4, r1
 800c566:	d304      	bcc.n	800c572 <__mdiff+0xce>
 800c568:	1ba3      	subs	r3, r4, r6
 800c56a:	3b15      	subs	r3, #21
 800c56c:	089b      	lsrs	r3, r3, #2
 800c56e:	3301      	adds	r3, #1
 800c570:	009b      	lsls	r3, r3, #2
 800c572:	9901      	ldr	r1, [sp, #4]
 800c574:	18cc      	adds	r4, r1, r3
 800c576:	9905      	ldr	r1, [sp, #20]
 800c578:	0026      	movs	r6, r4
 800c57a:	18cb      	adds	r3, r1, r3
 800c57c:	469c      	mov	ip, r3
 800c57e:	9902      	ldr	r1, [sp, #8]
 800c580:	428e      	cmp	r6, r1
 800c582:	d310      	bcc.n	800c5a6 <__mdiff+0x102>
 800c584:	9e02      	ldr	r6, [sp, #8]
 800c586:	1ee1      	subs	r1, r4, #3
 800c588:	2500      	movs	r5, #0
 800c58a:	428e      	cmp	r6, r1
 800c58c:	d304      	bcc.n	800c598 <__mdiff+0xf4>
 800c58e:	0031      	movs	r1, r6
 800c590:	3103      	adds	r1, #3
 800c592:	1b0c      	subs	r4, r1, r4
 800c594:	08a4      	lsrs	r4, r4, #2
 800c596:	00a5      	lsls	r5, r4, #2
 800c598:	195b      	adds	r3, r3, r5
 800c59a:	3b04      	subs	r3, #4
 800c59c:	6819      	ldr	r1, [r3, #0]
 800c59e:	2900      	cmp	r1, #0
 800c5a0:	d00f      	beq.n	800c5c2 <__mdiff+0x11e>
 800c5a2:	6110      	str	r0, [r2, #16]
 800c5a4:	e797      	b.n	800c4d6 <__mdiff+0x32>
 800c5a6:	ce02      	ldmia	r6!, {r1}
 800c5a8:	b28d      	uxth	r5, r1
 800c5aa:	19ed      	adds	r5, r5, r7
 800c5ac:	0c0f      	lsrs	r7, r1, #16
 800c5ae:	1429      	asrs	r1, r5, #16
 800c5b0:	1879      	adds	r1, r7, r1
 800c5b2:	140f      	asrs	r7, r1, #16
 800c5b4:	b2ad      	uxth	r5, r5
 800c5b6:	0409      	lsls	r1, r1, #16
 800c5b8:	430d      	orrs	r5, r1
 800c5ba:	4661      	mov	r1, ip
 800c5bc:	c120      	stmia	r1!, {r5}
 800c5be:	468c      	mov	ip, r1
 800c5c0:	e7dd      	b.n	800c57e <__mdiff+0xda>
 800c5c2:	3801      	subs	r0, #1
 800c5c4:	e7e9      	b.n	800c59a <__mdiff+0xf6>
 800c5c6:	46c0      	nop			; (mov r8, r8)
 800c5c8:	0800dbbf 	.word	0x0800dbbf
 800c5cc:	00000232 	.word	0x00000232
 800c5d0:	0800dc4c 	.word	0x0800dc4c

0800c5d4 <__ulp>:
 800c5d4:	4b0f      	ldr	r3, [pc, #60]	; (800c614 <__ulp+0x40>)
 800c5d6:	4019      	ands	r1, r3
 800c5d8:	4b0f      	ldr	r3, [pc, #60]	; (800c618 <__ulp+0x44>)
 800c5da:	18c9      	adds	r1, r1, r3
 800c5dc:	2900      	cmp	r1, #0
 800c5de:	dd04      	ble.n	800c5ea <__ulp+0x16>
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	000b      	movs	r3, r1
 800c5e4:	0010      	movs	r0, r2
 800c5e6:	0019      	movs	r1, r3
 800c5e8:	4770      	bx	lr
 800c5ea:	4249      	negs	r1, r1
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	1509      	asrs	r1, r1, #20
 800c5f2:	2913      	cmp	r1, #19
 800c5f4:	dc04      	bgt.n	800c600 <__ulp+0x2c>
 800c5f6:	2080      	movs	r0, #128	; 0x80
 800c5f8:	0300      	lsls	r0, r0, #12
 800c5fa:	4108      	asrs	r0, r1
 800c5fc:	0003      	movs	r3, r0
 800c5fe:	e7f1      	b.n	800c5e4 <__ulp+0x10>
 800c600:	3914      	subs	r1, #20
 800c602:	2001      	movs	r0, #1
 800c604:	291e      	cmp	r1, #30
 800c606:	dc02      	bgt.n	800c60e <__ulp+0x3a>
 800c608:	2080      	movs	r0, #128	; 0x80
 800c60a:	0600      	lsls	r0, r0, #24
 800c60c:	40c8      	lsrs	r0, r1
 800c60e:	0002      	movs	r2, r0
 800c610:	e7e8      	b.n	800c5e4 <__ulp+0x10>
 800c612:	46c0      	nop			; (mov r8, r8)
 800c614:	7ff00000 	.word	0x7ff00000
 800c618:	fcc00000 	.word	0xfcc00000

0800c61c <__b2d>:
 800c61c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c61e:	0006      	movs	r6, r0
 800c620:	6903      	ldr	r3, [r0, #16]
 800c622:	3614      	adds	r6, #20
 800c624:	009b      	lsls	r3, r3, #2
 800c626:	18f3      	adds	r3, r6, r3
 800c628:	1f1d      	subs	r5, r3, #4
 800c62a:	682c      	ldr	r4, [r5, #0]
 800c62c:	000f      	movs	r7, r1
 800c62e:	0020      	movs	r0, r4
 800c630:	9301      	str	r3, [sp, #4]
 800c632:	f7ff fd43 	bl	800c0bc <__hi0bits>
 800c636:	2320      	movs	r3, #32
 800c638:	1a1b      	subs	r3, r3, r0
 800c63a:	491f      	ldr	r1, [pc, #124]	; (800c6b8 <__b2d+0x9c>)
 800c63c:	603b      	str	r3, [r7, #0]
 800c63e:	280a      	cmp	r0, #10
 800c640:	dc16      	bgt.n	800c670 <__b2d+0x54>
 800c642:	230b      	movs	r3, #11
 800c644:	0027      	movs	r7, r4
 800c646:	1a1b      	subs	r3, r3, r0
 800c648:	40df      	lsrs	r7, r3
 800c64a:	4339      	orrs	r1, r7
 800c64c:	469c      	mov	ip, r3
 800c64e:	000b      	movs	r3, r1
 800c650:	2100      	movs	r1, #0
 800c652:	42ae      	cmp	r6, r5
 800c654:	d202      	bcs.n	800c65c <__b2d+0x40>
 800c656:	9901      	ldr	r1, [sp, #4]
 800c658:	3908      	subs	r1, #8
 800c65a:	6809      	ldr	r1, [r1, #0]
 800c65c:	3015      	adds	r0, #21
 800c65e:	4084      	lsls	r4, r0
 800c660:	4660      	mov	r0, ip
 800c662:	40c1      	lsrs	r1, r0
 800c664:	430c      	orrs	r4, r1
 800c666:	0022      	movs	r2, r4
 800c668:	0010      	movs	r0, r2
 800c66a:	0019      	movs	r1, r3
 800c66c:	b003      	add	sp, #12
 800c66e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c670:	2700      	movs	r7, #0
 800c672:	42ae      	cmp	r6, r5
 800c674:	d202      	bcs.n	800c67c <__b2d+0x60>
 800c676:	9d01      	ldr	r5, [sp, #4]
 800c678:	3d08      	subs	r5, #8
 800c67a:	682f      	ldr	r7, [r5, #0]
 800c67c:	230b      	movs	r3, #11
 800c67e:	425b      	negs	r3, r3
 800c680:	469c      	mov	ip, r3
 800c682:	4484      	add	ip, r0
 800c684:	280b      	cmp	r0, #11
 800c686:	d013      	beq.n	800c6b0 <__b2d+0x94>
 800c688:	4663      	mov	r3, ip
 800c68a:	2020      	movs	r0, #32
 800c68c:	409c      	lsls	r4, r3
 800c68e:	1ac0      	subs	r0, r0, r3
 800c690:	003b      	movs	r3, r7
 800c692:	40c3      	lsrs	r3, r0
 800c694:	431c      	orrs	r4, r3
 800c696:	4321      	orrs	r1, r4
 800c698:	000b      	movs	r3, r1
 800c69a:	2100      	movs	r1, #0
 800c69c:	42b5      	cmp	r5, r6
 800c69e:	d901      	bls.n	800c6a4 <__b2d+0x88>
 800c6a0:	3d04      	subs	r5, #4
 800c6a2:	6829      	ldr	r1, [r5, #0]
 800c6a4:	4664      	mov	r4, ip
 800c6a6:	40c1      	lsrs	r1, r0
 800c6a8:	40a7      	lsls	r7, r4
 800c6aa:	430f      	orrs	r7, r1
 800c6ac:	003a      	movs	r2, r7
 800c6ae:	e7db      	b.n	800c668 <__b2d+0x4c>
 800c6b0:	4321      	orrs	r1, r4
 800c6b2:	000b      	movs	r3, r1
 800c6b4:	e7fa      	b.n	800c6ac <__b2d+0x90>
 800c6b6:	46c0      	nop			; (mov r8, r8)
 800c6b8:	3ff00000 	.word	0x3ff00000

0800c6bc <__d2b>:
 800c6bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c6be:	2101      	movs	r1, #1
 800c6c0:	0014      	movs	r4, r2
 800c6c2:	001e      	movs	r6, r3
 800c6c4:	9f08      	ldr	r7, [sp, #32]
 800c6c6:	f7ff fc01 	bl	800becc <_Balloc>
 800c6ca:	1e05      	subs	r5, r0, #0
 800c6cc:	d105      	bne.n	800c6da <__d2b+0x1e>
 800c6ce:	0002      	movs	r2, r0
 800c6d0:	4b26      	ldr	r3, [pc, #152]	; (800c76c <__d2b+0xb0>)
 800c6d2:	4927      	ldr	r1, [pc, #156]	; (800c770 <__d2b+0xb4>)
 800c6d4:	4827      	ldr	r0, [pc, #156]	; (800c774 <__d2b+0xb8>)
 800c6d6:	f000 fa77 	bl	800cbc8 <__assert_func>
 800c6da:	0333      	lsls	r3, r6, #12
 800c6dc:	0076      	lsls	r6, r6, #1
 800c6de:	0b1b      	lsrs	r3, r3, #12
 800c6e0:	0d76      	lsrs	r6, r6, #21
 800c6e2:	d124      	bne.n	800c72e <__d2b+0x72>
 800c6e4:	9301      	str	r3, [sp, #4]
 800c6e6:	2c00      	cmp	r4, #0
 800c6e8:	d027      	beq.n	800c73a <__d2b+0x7e>
 800c6ea:	4668      	mov	r0, sp
 800c6ec:	9400      	str	r4, [sp, #0]
 800c6ee:	f7ff fcff 	bl	800c0f0 <__lo0bits>
 800c6f2:	9c00      	ldr	r4, [sp, #0]
 800c6f4:	2800      	cmp	r0, #0
 800c6f6:	d01e      	beq.n	800c736 <__d2b+0x7a>
 800c6f8:	9b01      	ldr	r3, [sp, #4]
 800c6fa:	2120      	movs	r1, #32
 800c6fc:	001a      	movs	r2, r3
 800c6fe:	1a09      	subs	r1, r1, r0
 800c700:	408a      	lsls	r2, r1
 800c702:	40c3      	lsrs	r3, r0
 800c704:	4322      	orrs	r2, r4
 800c706:	616a      	str	r2, [r5, #20]
 800c708:	9301      	str	r3, [sp, #4]
 800c70a:	9c01      	ldr	r4, [sp, #4]
 800c70c:	61ac      	str	r4, [r5, #24]
 800c70e:	1e63      	subs	r3, r4, #1
 800c710:	419c      	sbcs	r4, r3
 800c712:	3401      	adds	r4, #1
 800c714:	612c      	str	r4, [r5, #16]
 800c716:	2e00      	cmp	r6, #0
 800c718:	d018      	beq.n	800c74c <__d2b+0x90>
 800c71a:	4b17      	ldr	r3, [pc, #92]	; (800c778 <__d2b+0xbc>)
 800c71c:	18f6      	adds	r6, r6, r3
 800c71e:	2335      	movs	r3, #53	; 0x35
 800c720:	1836      	adds	r6, r6, r0
 800c722:	1a18      	subs	r0, r3, r0
 800c724:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c726:	603e      	str	r6, [r7, #0]
 800c728:	6018      	str	r0, [r3, #0]
 800c72a:	0028      	movs	r0, r5
 800c72c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c72e:	2280      	movs	r2, #128	; 0x80
 800c730:	0352      	lsls	r2, r2, #13
 800c732:	4313      	orrs	r3, r2
 800c734:	e7d6      	b.n	800c6e4 <__d2b+0x28>
 800c736:	616c      	str	r4, [r5, #20]
 800c738:	e7e7      	b.n	800c70a <__d2b+0x4e>
 800c73a:	a801      	add	r0, sp, #4
 800c73c:	f7ff fcd8 	bl	800c0f0 <__lo0bits>
 800c740:	2401      	movs	r4, #1
 800c742:	9b01      	ldr	r3, [sp, #4]
 800c744:	612c      	str	r4, [r5, #16]
 800c746:	616b      	str	r3, [r5, #20]
 800c748:	3020      	adds	r0, #32
 800c74a:	e7e4      	b.n	800c716 <__d2b+0x5a>
 800c74c:	4b0b      	ldr	r3, [pc, #44]	; (800c77c <__d2b+0xc0>)
 800c74e:	18c0      	adds	r0, r0, r3
 800c750:	4b0b      	ldr	r3, [pc, #44]	; (800c780 <__d2b+0xc4>)
 800c752:	6038      	str	r0, [r7, #0]
 800c754:	18e3      	adds	r3, r4, r3
 800c756:	009b      	lsls	r3, r3, #2
 800c758:	18eb      	adds	r3, r5, r3
 800c75a:	6958      	ldr	r0, [r3, #20]
 800c75c:	f7ff fcae 	bl	800c0bc <__hi0bits>
 800c760:	0164      	lsls	r4, r4, #5
 800c762:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c764:	1a24      	subs	r4, r4, r0
 800c766:	601c      	str	r4, [r3, #0]
 800c768:	e7df      	b.n	800c72a <__d2b+0x6e>
 800c76a:	46c0      	nop			; (mov r8, r8)
 800c76c:	0800dbbf 	.word	0x0800dbbf
 800c770:	0000030a 	.word	0x0000030a
 800c774:	0800dc4c 	.word	0x0800dc4c
 800c778:	fffffbcd 	.word	0xfffffbcd
 800c77c:	fffffbce 	.word	0xfffffbce
 800c780:	3fffffff 	.word	0x3fffffff

0800c784 <__ratio>:
 800c784:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c786:	b087      	sub	sp, #28
 800c788:	000f      	movs	r7, r1
 800c78a:	a904      	add	r1, sp, #16
 800c78c:	0006      	movs	r6, r0
 800c78e:	f7ff ff45 	bl	800c61c <__b2d>
 800c792:	9000      	str	r0, [sp, #0]
 800c794:	9101      	str	r1, [sp, #4]
 800c796:	9c00      	ldr	r4, [sp, #0]
 800c798:	9d01      	ldr	r5, [sp, #4]
 800c79a:	0038      	movs	r0, r7
 800c79c:	a905      	add	r1, sp, #20
 800c79e:	f7ff ff3d 	bl	800c61c <__b2d>
 800c7a2:	9002      	str	r0, [sp, #8]
 800c7a4:	9103      	str	r1, [sp, #12]
 800c7a6:	9a02      	ldr	r2, [sp, #8]
 800c7a8:	9b03      	ldr	r3, [sp, #12]
 800c7aa:	6931      	ldr	r1, [r6, #16]
 800c7ac:	6938      	ldr	r0, [r7, #16]
 800c7ae:	9e05      	ldr	r6, [sp, #20]
 800c7b0:	1a08      	subs	r0, r1, r0
 800c7b2:	9904      	ldr	r1, [sp, #16]
 800c7b4:	0140      	lsls	r0, r0, #5
 800c7b6:	1b89      	subs	r1, r1, r6
 800c7b8:	1841      	adds	r1, r0, r1
 800c7ba:	0508      	lsls	r0, r1, #20
 800c7bc:	2900      	cmp	r1, #0
 800c7be:	dd07      	ble.n	800c7d0 <__ratio+0x4c>
 800c7c0:	9901      	ldr	r1, [sp, #4]
 800c7c2:	1845      	adds	r5, r0, r1
 800c7c4:	0020      	movs	r0, r4
 800c7c6:	0029      	movs	r1, r5
 800c7c8:	f7f5 fa28 	bl	8001c1c <__aeabi_ddiv>
 800c7cc:	b007      	add	sp, #28
 800c7ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7d0:	9903      	ldr	r1, [sp, #12]
 800c7d2:	1a0b      	subs	r3, r1, r0
 800c7d4:	e7f6      	b.n	800c7c4 <__ratio+0x40>

0800c7d6 <__copybits>:
 800c7d6:	b570      	push	{r4, r5, r6, lr}
 800c7d8:	0014      	movs	r4, r2
 800c7da:	0005      	movs	r5, r0
 800c7dc:	3901      	subs	r1, #1
 800c7de:	6913      	ldr	r3, [r2, #16]
 800c7e0:	1149      	asrs	r1, r1, #5
 800c7e2:	3101      	adds	r1, #1
 800c7e4:	0089      	lsls	r1, r1, #2
 800c7e6:	3414      	adds	r4, #20
 800c7e8:	009b      	lsls	r3, r3, #2
 800c7ea:	1841      	adds	r1, r0, r1
 800c7ec:	18e3      	adds	r3, r4, r3
 800c7ee:	42a3      	cmp	r3, r4
 800c7f0:	d80d      	bhi.n	800c80e <__copybits+0x38>
 800c7f2:	0014      	movs	r4, r2
 800c7f4:	3411      	adds	r4, #17
 800c7f6:	2500      	movs	r5, #0
 800c7f8:	429c      	cmp	r4, r3
 800c7fa:	d803      	bhi.n	800c804 <__copybits+0x2e>
 800c7fc:	1a9b      	subs	r3, r3, r2
 800c7fe:	3b11      	subs	r3, #17
 800c800:	089b      	lsrs	r3, r3, #2
 800c802:	009d      	lsls	r5, r3, #2
 800c804:	2300      	movs	r3, #0
 800c806:	1940      	adds	r0, r0, r5
 800c808:	4281      	cmp	r1, r0
 800c80a:	d803      	bhi.n	800c814 <__copybits+0x3e>
 800c80c:	bd70      	pop	{r4, r5, r6, pc}
 800c80e:	cc40      	ldmia	r4!, {r6}
 800c810:	c540      	stmia	r5!, {r6}
 800c812:	e7ec      	b.n	800c7ee <__copybits+0x18>
 800c814:	c008      	stmia	r0!, {r3}
 800c816:	e7f7      	b.n	800c808 <__copybits+0x32>

0800c818 <__any_on>:
 800c818:	0002      	movs	r2, r0
 800c81a:	6900      	ldr	r0, [r0, #16]
 800c81c:	b510      	push	{r4, lr}
 800c81e:	3214      	adds	r2, #20
 800c820:	114b      	asrs	r3, r1, #5
 800c822:	4298      	cmp	r0, r3
 800c824:	db13      	blt.n	800c84e <__any_on+0x36>
 800c826:	dd0c      	ble.n	800c842 <__any_on+0x2a>
 800c828:	241f      	movs	r4, #31
 800c82a:	0008      	movs	r0, r1
 800c82c:	4020      	ands	r0, r4
 800c82e:	4221      	tst	r1, r4
 800c830:	d007      	beq.n	800c842 <__any_on+0x2a>
 800c832:	0099      	lsls	r1, r3, #2
 800c834:	588c      	ldr	r4, [r1, r2]
 800c836:	0021      	movs	r1, r4
 800c838:	40c1      	lsrs	r1, r0
 800c83a:	4081      	lsls	r1, r0
 800c83c:	2001      	movs	r0, #1
 800c83e:	428c      	cmp	r4, r1
 800c840:	d104      	bne.n	800c84c <__any_on+0x34>
 800c842:	009b      	lsls	r3, r3, #2
 800c844:	18d3      	adds	r3, r2, r3
 800c846:	4293      	cmp	r3, r2
 800c848:	d803      	bhi.n	800c852 <__any_on+0x3a>
 800c84a:	2000      	movs	r0, #0
 800c84c:	bd10      	pop	{r4, pc}
 800c84e:	0003      	movs	r3, r0
 800c850:	e7f7      	b.n	800c842 <__any_on+0x2a>
 800c852:	3b04      	subs	r3, #4
 800c854:	6819      	ldr	r1, [r3, #0]
 800c856:	2900      	cmp	r1, #0
 800c858:	d0f5      	beq.n	800c846 <__any_on+0x2e>
 800c85a:	2001      	movs	r0, #1
 800c85c:	e7f6      	b.n	800c84c <__any_on+0x34>

0800c85e <_calloc_r>:
 800c85e:	b570      	push	{r4, r5, r6, lr}
 800c860:	0c13      	lsrs	r3, r2, #16
 800c862:	0c0d      	lsrs	r5, r1, #16
 800c864:	d11e      	bne.n	800c8a4 <_calloc_r+0x46>
 800c866:	2b00      	cmp	r3, #0
 800c868:	d10c      	bne.n	800c884 <_calloc_r+0x26>
 800c86a:	b289      	uxth	r1, r1
 800c86c:	b294      	uxth	r4, r2
 800c86e:	434c      	muls	r4, r1
 800c870:	0021      	movs	r1, r4
 800c872:	f7fc faeb 	bl	8008e4c <_malloc_r>
 800c876:	1e05      	subs	r5, r0, #0
 800c878:	d01b      	beq.n	800c8b2 <_calloc_r+0x54>
 800c87a:	0022      	movs	r2, r4
 800c87c:	2100      	movs	r1, #0
 800c87e:	f7fc fa70 	bl	8008d62 <memset>
 800c882:	e016      	b.n	800c8b2 <_calloc_r+0x54>
 800c884:	1c1d      	adds	r5, r3, #0
 800c886:	1c0b      	adds	r3, r1, #0
 800c888:	b292      	uxth	r2, r2
 800c88a:	b289      	uxth	r1, r1
 800c88c:	b29c      	uxth	r4, r3
 800c88e:	4351      	muls	r1, r2
 800c890:	b2ab      	uxth	r3, r5
 800c892:	4363      	muls	r3, r4
 800c894:	0c0c      	lsrs	r4, r1, #16
 800c896:	191c      	adds	r4, r3, r4
 800c898:	0c22      	lsrs	r2, r4, #16
 800c89a:	d107      	bne.n	800c8ac <_calloc_r+0x4e>
 800c89c:	0424      	lsls	r4, r4, #16
 800c89e:	b289      	uxth	r1, r1
 800c8a0:	430c      	orrs	r4, r1
 800c8a2:	e7e5      	b.n	800c870 <_calloc_r+0x12>
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d101      	bne.n	800c8ac <_calloc_r+0x4e>
 800c8a8:	1c13      	adds	r3, r2, #0
 800c8aa:	e7ed      	b.n	800c888 <_calloc_r+0x2a>
 800c8ac:	230c      	movs	r3, #12
 800c8ae:	2500      	movs	r5, #0
 800c8b0:	6003      	str	r3, [r0, #0]
 800c8b2:	0028      	movs	r0, r5
 800c8b4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c8b8 <__ssputs_r>:
 800c8b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8ba:	688e      	ldr	r6, [r1, #8]
 800c8bc:	b085      	sub	sp, #20
 800c8be:	0007      	movs	r7, r0
 800c8c0:	000c      	movs	r4, r1
 800c8c2:	9203      	str	r2, [sp, #12]
 800c8c4:	9301      	str	r3, [sp, #4]
 800c8c6:	429e      	cmp	r6, r3
 800c8c8:	d83c      	bhi.n	800c944 <__ssputs_r+0x8c>
 800c8ca:	2390      	movs	r3, #144	; 0x90
 800c8cc:	898a      	ldrh	r2, [r1, #12]
 800c8ce:	00db      	lsls	r3, r3, #3
 800c8d0:	421a      	tst	r2, r3
 800c8d2:	d034      	beq.n	800c93e <__ssputs_r+0x86>
 800c8d4:	6909      	ldr	r1, [r1, #16]
 800c8d6:	6823      	ldr	r3, [r4, #0]
 800c8d8:	6960      	ldr	r0, [r4, #20]
 800c8da:	1a5b      	subs	r3, r3, r1
 800c8dc:	9302      	str	r3, [sp, #8]
 800c8de:	2303      	movs	r3, #3
 800c8e0:	4343      	muls	r3, r0
 800c8e2:	0fdd      	lsrs	r5, r3, #31
 800c8e4:	18ed      	adds	r5, r5, r3
 800c8e6:	9b01      	ldr	r3, [sp, #4]
 800c8e8:	9802      	ldr	r0, [sp, #8]
 800c8ea:	3301      	adds	r3, #1
 800c8ec:	181b      	adds	r3, r3, r0
 800c8ee:	106d      	asrs	r5, r5, #1
 800c8f0:	42ab      	cmp	r3, r5
 800c8f2:	d900      	bls.n	800c8f6 <__ssputs_r+0x3e>
 800c8f4:	001d      	movs	r5, r3
 800c8f6:	0553      	lsls	r3, r2, #21
 800c8f8:	d532      	bpl.n	800c960 <__ssputs_r+0xa8>
 800c8fa:	0029      	movs	r1, r5
 800c8fc:	0038      	movs	r0, r7
 800c8fe:	f7fc faa5 	bl	8008e4c <_malloc_r>
 800c902:	1e06      	subs	r6, r0, #0
 800c904:	d109      	bne.n	800c91a <__ssputs_r+0x62>
 800c906:	230c      	movs	r3, #12
 800c908:	603b      	str	r3, [r7, #0]
 800c90a:	2340      	movs	r3, #64	; 0x40
 800c90c:	2001      	movs	r0, #1
 800c90e:	89a2      	ldrh	r2, [r4, #12]
 800c910:	4240      	negs	r0, r0
 800c912:	4313      	orrs	r3, r2
 800c914:	81a3      	strh	r3, [r4, #12]
 800c916:	b005      	add	sp, #20
 800c918:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c91a:	9a02      	ldr	r2, [sp, #8]
 800c91c:	6921      	ldr	r1, [r4, #16]
 800c91e:	f7fc fa17 	bl	8008d50 <memcpy>
 800c922:	89a3      	ldrh	r3, [r4, #12]
 800c924:	4a14      	ldr	r2, [pc, #80]	; (800c978 <__ssputs_r+0xc0>)
 800c926:	401a      	ands	r2, r3
 800c928:	2380      	movs	r3, #128	; 0x80
 800c92a:	4313      	orrs	r3, r2
 800c92c:	81a3      	strh	r3, [r4, #12]
 800c92e:	9b02      	ldr	r3, [sp, #8]
 800c930:	6126      	str	r6, [r4, #16]
 800c932:	18f6      	adds	r6, r6, r3
 800c934:	6026      	str	r6, [r4, #0]
 800c936:	6165      	str	r5, [r4, #20]
 800c938:	9e01      	ldr	r6, [sp, #4]
 800c93a:	1aed      	subs	r5, r5, r3
 800c93c:	60a5      	str	r5, [r4, #8]
 800c93e:	9b01      	ldr	r3, [sp, #4]
 800c940:	429e      	cmp	r6, r3
 800c942:	d900      	bls.n	800c946 <__ssputs_r+0x8e>
 800c944:	9e01      	ldr	r6, [sp, #4]
 800c946:	0032      	movs	r2, r6
 800c948:	9903      	ldr	r1, [sp, #12]
 800c94a:	6820      	ldr	r0, [r4, #0]
 800c94c:	f000 f96d 	bl	800cc2a <memmove>
 800c950:	68a3      	ldr	r3, [r4, #8]
 800c952:	2000      	movs	r0, #0
 800c954:	1b9b      	subs	r3, r3, r6
 800c956:	60a3      	str	r3, [r4, #8]
 800c958:	6823      	ldr	r3, [r4, #0]
 800c95a:	199e      	adds	r6, r3, r6
 800c95c:	6026      	str	r6, [r4, #0]
 800c95e:	e7da      	b.n	800c916 <__ssputs_r+0x5e>
 800c960:	002a      	movs	r2, r5
 800c962:	0038      	movs	r0, r7
 800c964:	f000 f974 	bl	800cc50 <_realloc_r>
 800c968:	1e06      	subs	r6, r0, #0
 800c96a:	d1e0      	bne.n	800c92e <__ssputs_r+0x76>
 800c96c:	0038      	movs	r0, r7
 800c96e:	6921      	ldr	r1, [r4, #16]
 800c970:	f7fc fa00 	bl	8008d74 <_free_r>
 800c974:	e7c7      	b.n	800c906 <__ssputs_r+0x4e>
 800c976:	46c0      	nop			; (mov r8, r8)
 800c978:	fffffb7f 	.word	0xfffffb7f

0800c97c <_svfiprintf_r>:
 800c97c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c97e:	b0a1      	sub	sp, #132	; 0x84
 800c980:	9003      	str	r0, [sp, #12]
 800c982:	001d      	movs	r5, r3
 800c984:	898b      	ldrh	r3, [r1, #12]
 800c986:	000f      	movs	r7, r1
 800c988:	0016      	movs	r6, r2
 800c98a:	061b      	lsls	r3, r3, #24
 800c98c:	d511      	bpl.n	800c9b2 <_svfiprintf_r+0x36>
 800c98e:	690b      	ldr	r3, [r1, #16]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d10e      	bne.n	800c9b2 <_svfiprintf_r+0x36>
 800c994:	2140      	movs	r1, #64	; 0x40
 800c996:	f7fc fa59 	bl	8008e4c <_malloc_r>
 800c99a:	6038      	str	r0, [r7, #0]
 800c99c:	6138      	str	r0, [r7, #16]
 800c99e:	2800      	cmp	r0, #0
 800c9a0:	d105      	bne.n	800c9ae <_svfiprintf_r+0x32>
 800c9a2:	230c      	movs	r3, #12
 800c9a4:	9a03      	ldr	r2, [sp, #12]
 800c9a6:	3801      	subs	r0, #1
 800c9a8:	6013      	str	r3, [r2, #0]
 800c9aa:	b021      	add	sp, #132	; 0x84
 800c9ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9ae:	2340      	movs	r3, #64	; 0x40
 800c9b0:	617b      	str	r3, [r7, #20]
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	ac08      	add	r4, sp, #32
 800c9b6:	6163      	str	r3, [r4, #20]
 800c9b8:	3320      	adds	r3, #32
 800c9ba:	7663      	strb	r3, [r4, #25]
 800c9bc:	3310      	adds	r3, #16
 800c9be:	76a3      	strb	r3, [r4, #26]
 800c9c0:	9507      	str	r5, [sp, #28]
 800c9c2:	0035      	movs	r5, r6
 800c9c4:	782b      	ldrb	r3, [r5, #0]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d001      	beq.n	800c9ce <_svfiprintf_r+0x52>
 800c9ca:	2b25      	cmp	r3, #37	; 0x25
 800c9cc:	d147      	bne.n	800ca5e <_svfiprintf_r+0xe2>
 800c9ce:	1bab      	subs	r3, r5, r6
 800c9d0:	9305      	str	r3, [sp, #20]
 800c9d2:	42b5      	cmp	r5, r6
 800c9d4:	d00c      	beq.n	800c9f0 <_svfiprintf_r+0x74>
 800c9d6:	0032      	movs	r2, r6
 800c9d8:	0039      	movs	r1, r7
 800c9da:	9803      	ldr	r0, [sp, #12]
 800c9dc:	f7ff ff6c 	bl	800c8b8 <__ssputs_r>
 800c9e0:	1c43      	adds	r3, r0, #1
 800c9e2:	d100      	bne.n	800c9e6 <_svfiprintf_r+0x6a>
 800c9e4:	e0ae      	b.n	800cb44 <_svfiprintf_r+0x1c8>
 800c9e6:	6962      	ldr	r2, [r4, #20]
 800c9e8:	9b05      	ldr	r3, [sp, #20]
 800c9ea:	4694      	mov	ip, r2
 800c9ec:	4463      	add	r3, ip
 800c9ee:	6163      	str	r3, [r4, #20]
 800c9f0:	782b      	ldrb	r3, [r5, #0]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d100      	bne.n	800c9f8 <_svfiprintf_r+0x7c>
 800c9f6:	e0a5      	b.n	800cb44 <_svfiprintf_r+0x1c8>
 800c9f8:	2201      	movs	r2, #1
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	4252      	negs	r2, r2
 800c9fe:	6062      	str	r2, [r4, #4]
 800ca00:	a904      	add	r1, sp, #16
 800ca02:	3254      	adds	r2, #84	; 0x54
 800ca04:	1852      	adds	r2, r2, r1
 800ca06:	1c6e      	adds	r6, r5, #1
 800ca08:	6023      	str	r3, [r4, #0]
 800ca0a:	60e3      	str	r3, [r4, #12]
 800ca0c:	60a3      	str	r3, [r4, #8]
 800ca0e:	7013      	strb	r3, [r2, #0]
 800ca10:	65a3      	str	r3, [r4, #88]	; 0x58
 800ca12:	2205      	movs	r2, #5
 800ca14:	7831      	ldrb	r1, [r6, #0]
 800ca16:	4854      	ldr	r0, [pc, #336]	; (800cb68 <_svfiprintf_r+0x1ec>)
 800ca18:	f7ff fa3c 	bl	800be94 <memchr>
 800ca1c:	1c75      	adds	r5, r6, #1
 800ca1e:	2800      	cmp	r0, #0
 800ca20:	d11f      	bne.n	800ca62 <_svfiprintf_r+0xe6>
 800ca22:	6822      	ldr	r2, [r4, #0]
 800ca24:	06d3      	lsls	r3, r2, #27
 800ca26:	d504      	bpl.n	800ca32 <_svfiprintf_r+0xb6>
 800ca28:	2353      	movs	r3, #83	; 0x53
 800ca2a:	a904      	add	r1, sp, #16
 800ca2c:	185b      	adds	r3, r3, r1
 800ca2e:	2120      	movs	r1, #32
 800ca30:	7019      	strb	r1, [r3, #0]
 800ca32:	0713      	lsls	r3, r2, #28
 800ca34:	d504      	bpl.n	800ca40 <_svfiprintf_r+0xc4>
 800ca36:	2353      	movs	r3, #83	; 0x53
 800ca38:	a904      	add	r1, sp, #16
 800ca3a:	185b      	adds	r3, r3, r1
 800ca3c:	212b      	movs	r1, #43	; 0x2b
 800ca3e:	7019      	strb	r1, [r3, #0]
 800ca40:	7833      	ldrb	r3, [r6, #0]
 800ca42:	2b2a      	cmp	r3, #42	; 0x2a
 800ca44:	d016      	beq.n	800ca74 <_svfiprintf_r+0xf8>
 800ca46:	0035      	movs	r5, r6
 800ca48:	2100      	movs	r1, #0
 800ca4a:	200a      	movs	r0, #10
 800ca4c:	68e3      	ldr	r3, [r4, #12]
 800ca4e:	782a      	ldrb	r2, [r5, #0]
 800ca50:	1c6e      	adds	r6, r5, #1
 800ca52:	3a30      	subs	r2, #48	; 0x30
 800ca54:	2a09      	cmp	r2, #9
 800ca56:	d94e      	bls.n	800caf6 <_svfiprintf_r+0x17a>
 800ca58:	2900      	cmp	r1, #0
 800ca5a:	d111      	bne.n	800ca80 <_svfiprintf_r+0x104>
 800ca5c:	e017      	b.n	800ca8e <_svfiprintf_r+0x112>
 800ca5e:	3501      	adds	r5, #1
 800ca60:	e7b0      	b.n	800c9c4 <_svfiprintf_r+0x48>
 800ca62:	4b41      	ldr	r3, [pc, #260]	; (800cb68 <_svfiprintf_r+0x1ec>)
 800ca64:	6822      	ldr	r2, [r4, #0]
 800ca66:	1ac0      	subs	r0, r0, r3
 800ca68:	2301      	movs	r3, #1
 800ca6a:	4083      	lsls	r3, r0
 800ca6c:	4313      	orrs	r3, r2
 800ca6e:	002e      	movs	r6, r5
 800ca70:	6023      	str	r3, [r4, #0]
 800ca72:	e7ce      	b.n	800ca12 <_svfiprintf_r+0x96>
 800ca74:	9b07      	ldr	r3, [sp, #28]
 800ca76:	1d19      	adds	r1, r3, #4
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	9107      	str	r1, [sp, #28]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	db01      	blt.n	800ca84 <_svfiprintf_r+0x108>
 800ca80:	930b      	str	r3, [sp, #44]	; 0x2c
 800ca82:	e004      	b.n	800ca8e <_svfiprintf_r+0x112>
 800ca84:	425b      	negs	r3, r3
 800ca86:	60e3      	str	r3, [r4, #12]
 800ca88:	2302      	movs	r3, #2
 800ca8a:	4313      	orrs	r3, r2
 800ca8c:	6023      	str	r3, [r4, #0]
 800ca8e:	782b      	ldrb	r3, [r5, #0]
 800ca90:	2b2e      	cmp	r3, #46	; 0x2e
 800ca92:	d10a      	bne.n	800caaa <_svfiprintf_r+0x12e>
 800ca94:	786b      	ldrb	r3, [r5, #1]
 800ca96:	2b2a      	cmp	r3, #42	; 0x2a
 800ca98:	d135      	bne.n	800cb06 <_svfiprintf_r+0x18a>
 800ca9a:	9b07      	ldr	r3, [sp, #28]
 800ca9c:	3502      	adds	r5, #2
 800ca9e:	1d1a      	adds	r2, r3, #4
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	9207      	str	r2, [sp, #28]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	db2b      	blt.n	800cb00 <_svfiprintf_r+0x184>
 800caa8:	9309      	str	r3, [sp, #36]	; 0x24
 800caaa:	4e30      	ldr	r6, [pc, #192]	; (800cb6c <_svfiprintf_r+0x1f0>)
 800caac:	2203      	movs	r2, #3
 800caae:	0030      	movs	r0, r6
 800cab0:	7829      	ldrb	r1, [r5, #0]
 800cab2:	f7ff f9ef 	bl	800be94 <memchr>
 800cab6:	2800      	cmp	r0, #0
 800cab8:	d006      	beq.n	800cac8 <_svfiprintf_r+0x14c>
 800caba:	2340      	movs	r3, #64	; 0x40
 800cabc:	1b80      	subs	r0, r0, r6
 800cabe:	4083      	lsls	r3, r0
 800cac0:	6822      	ldr	r2, [r4, #0]
 800cac2:	3501      	adds	r5, #1
 800cac4:	4313      	orrs	r3, r2
 800cac6:	6023      	str	r3, [r4, #0]
 800cac8:	7829      	ldrb	r1, [r5, #0]
 800caca:	2206      	movs	r2, #6
 800cacc:	4828      	ldr	r0, [pc, #160]	; (800cb70 <_svfiprintf_r+0x1f4>)
 800cace:	1c6e      	adds	r6, r5, #1
 800cad0:	7621      	strb	r1, [r4, #24]
 800cad2:	f7ff f9df 	bl	800be94 <memchr>
 800cad6:	2800      	cmp	r0, #0
 800cad8:	d03c      	beq.n	800cb54 <_svfiprintf_r+0x1d8>
 800cada:	4b26      	ldr	r3, [pc, #152]	; (800cb74 <_svfiprintf_r+0x1f8>)
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d125      	bne.n	800cb2c <_svfiprintf_r+0x1b0>
 800cae0:	2207      	movs	r2, #7
 800cae2:	9b07      	ldr	r3, [sp, #28]
 800cae4:	3307      	adds	r3, #7
 800cae6:	4393      	bics	r3, r2
 800cae8:	3308      	adds	r3, #8
 800caea:	9307      	str	r3, [sp, #28]
 800caec:	6963      	ldr	r3, [r4, #20]
 800caee:	9a04      	ldr	r2, [sp, #16]
 800caf0:	189b      	adds	r3, r3, r2
 800caf2:	6163      	str	r3, [r4, #20]
 800caf4:	e765      	b.n	800c9c2 <_svfiprintf_r+0x46>
 800caf6:	4343      	muls	r3, r0
 800caf8:	0035      	movs	r5, r6
 800cafa:	2101      	movs	r1, #1
 800cafc:	189b      	adds	r3, r3, r2
 800cafe:	e7a6      	b.n	800ca4e <_svfiprintf_r+0xd2>
 800cb00:	2301      	movs	r3, #1
 800cb02:	425b      	negs	r3, r3
 800cb04:	e7d0      	b.n	800caa8 <_svfiprintf_r+0x12c>
 800cb06:	2300      	movs	r3, #0
 800cb08:	200a      	movs	r0, #10
 800cb0a:	001a      	movs	r2, r3
 800cb0c:	3501      	adds	r5, #1
 800cb0e:	6063      	str	r3, [r4, #4]
 800cb10:	7829      	ldrb	r1, [r5, #0]
 800cb12:	1c6e      	adds	r6, r5, #1
 800cb14:	3930      	subs	r1, #48	; 0x30
 800cb16:	2909      	cmp	r1, #9
 800cb18:	d903      	bls.n	800cb22 <_svfiprintf_r+0x1a6>
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d0c5      	beq.n	800caaa <_svfiprintf_r+0x12e>
 800cb1e:	9209      	str	r2, [sp, #36]	; 0x24
 800cb20:	e7c3      	b.n	800caaa <_svfiprintf_r+0x12e>
 800cb22:	4342      	muls	r2, r0
 800cb24:	0035      	movs	r5, r6
 800cb26:	2301      	movs	r3, #1
 800cb28:	1852      	adds	r2, r2, r1
 800cb2a:	e7f1      	b.n	800cb10 <_svfiprintf_r+0x194>
 800cb2c:	ab07      	add	r3, sp, #28
 800cb2e:	9300      	str	r3, [sp, #0]
 800cb30:	003a      	movs	r2, r7
 800cb32:	0021      	movs	r1, r4
 800cb34:	4b10      	ldr	r3, [pc, #64]	; (800cb78 <_svfiprintf_r+0x1fc>)
 800cb36:	9803      	ldr	r0, [sp, #12]
 800cb38:	f7fc faa8 	bl	800908c <_printf_float>
 800cb3c:	9004      	str	r0, [sp, #16]
 800cb3e:	9b04      	ldr	r3, [sp, #16]
 800cb40:	3301      	adds	r3, #1
 800cb42:	d1d3      	bne.n	800caec <_svfiprintf_r+0x170>
 800cb44:	89bb      	ldrh	r3, [r7, #12]
 800cb46:	980d      	ldr	r0, [sp, #52]	; 0x34
 800cb48:	065b      	lsls	r3, r3, #25
 800cb4a:	d400      	bmi.n	800cb4e <_svfiprintf_r+0x1d2>
 800cb4c:	e72d      	b.n	800c9aa <_svfiprintf_r+0x2e>
 800cb4e:	2001      	movs	r0, #1
 800cb50:	4240      	negs	r0, r0
 800cb52:	e72a      	b.n	800c9aa <_svfiprintf_r+0x2e>
 800cb54:	ab07      	add	r3, sp, #28
 800cb56:	9300      	str	r3, [sp, #0]
 800cb58:	003a      	movs	r2, r7
 800cb5a:	0021      	movs	r1, r4
 800cb5c:	4b06      	ldr	r3, [pc, #24]	; (800cb78 <_svfiprintf_r+0x1fc>)
 800cb5e:	9803      	ldr	r0, [sp, #12]
 800cb60:	f7fc fd46 	bl	80095f0 <_printf_i>
 800cb64:	e7ea      	b.n	800cb3c <_svfiprintf_r+0x1c0>
 800cb66:	46c0      	nop			; (mov r8, r8)
 800cb68:	0800dda4 	.word	0x0800dda4
 800cb6c:	0800ddaa 	.word	0x0800ddaa
 800cb70:	0800ddae 	.word	0x0800ddae
 800cb74:	0800908d 	.word	0x0800908d
 800cb78:	0800c8b9 	.word	0x0800c8b9

0800cb7c <nan>:
 800cb7c:	2000      	movs	r0, #0
 800cb7e:	4901      	ldr	r1, [pc, #4]	; (800cb84 <nan+0x8>)
 800cb80:	4770      	bx	lr
 800cb82:	46c0      	nop			; (mov r8, r8)
 800cb84:	7ff80000 	.word	0x7ff80000

0800cb88 <strncmp>:
 800cb88:	b530      	push	{r4, r5, lr}
 800cb8a:	0005      	movs	r5, r0
 800cb8c:	1e10      	subs	r0, r2, #0
 800cb8e:	d008      	beq.n	800cba2 <strncmp+0x1a>
 800cb90:	2400      	movs	r4, #0
 800cb92:	3a01      	subs	r2, #1
 800cb94:	5d2b      	ldrb	r3, [r5, r4]
 800cb96:	5d08      	ldrb	r0, [r1, r4]
 800cb98:	4283      	cmp	r3, r0
 800cb9a:	d101      	bne.n	800cba0 <strncmp+0x18>
 800cb9c:	4294      	cmp	r4, r2
 800cb9e:	d101      	bne.n	800cba4 <strncmp+0x1c>
 800cba0:	1a18      	subs	r0, r3, r0
 800cba2:	bd30      	pop	{r4, r5, pc}
 800cba4:	3401      	adds	r4, #1
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d1f4      	bne.n	800cb94 <strncmp+0xc>
 800cbaa:	e7f9      	b.n	800cba0 <strncmp+0x18>

0800cbac <__ascii_wctomb>:
 800cbac:	0003      	movs	r3, r0
 800cbae:	1e08      	subs	r0, r1, #0
 800cbb0:	d005      	beq.n	800cbbe <__ascii_wctomb+0x12>
 800cbb2:	2aff      	cmp	r2, #255	; 0xff
 800cbb4:	d904      	bls.n	800cbc0 <__ascii_wctomb+0x14>
 800cbb6:	228a      	movs	r2, #138	; 0x8a
 800cbb8:	2001      	movs	r0, #1
 800cbba:	601a      	str	r2, [r3, #0]
 800cbbc:	4240      	negs	r0, r0
 800cbbe:	4770      	bx	lr
 800cbc0:	2001      	movs	r0, #1
 800cbc2:	700a      	strb	r2, [r1, #0]
 800cbc4:	e7fb      	b.n	800cbbe <__ascii_wctomb+0x12>
	...

0800cbc8 <__assert_func>:
 800cbc8:	b530      	push	{r4, r5, lr}
 800cbca:	0014      	movs	r4, r2
 800cbcc:	001a      	movs	r2, r3
 800cbce:	4b09      	ldr	r3, [pc, #36]	; (800cbf4 <__assert_func+0x2c>)
 800cbd0:	0005      	movs	r5, r0
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	b085      	sub	sp, #20
 800cbd6:	68d8      	ldr	r0, [r3, #12]
 800cbd8:	4b07      	ldr	r3, [pc, #28]	; (800cbf8 <__assert_func+0x30>)
 800cbda:	2c00      	cmp	r4, #0
 800cbdc:	d101      	bne.n	800cbe2 <__assert_func+0x1a>
 800cbde:	4b07      	ldr	r3, [pc, #28]	; (800cbfc <__assert_func+0x34>)
 800cbe0:	001c      	movs	r4, r3
 800cbe2:	9301      	str	r3, [sp, #4]
 800cbe4:	9100      	str	r1, [sp, #0]
 800cbe6:	002b      	movs	r3, r5
 800cbe8:	4905      	ldr	r1, [pc, #20]	; (800cc00 <__assert_func+0x38>)
 800cbea:	9402      	str	r4, [sp, #8]
 800cbec:	f000 f80a 	bl	800cc04 <fiprintf>
 800cbf0:	f000 fa8c 	bl	800d10c <abort>
 800cbf4:	2000000c 	.word	0x2000000c
 800cbf8:	0800ddb5 	.word	0x0800ddb5
 800cbfc:	0800ddf0 	.word	0x0800ddf0
 800cc00:	0800ddc2 	.word	0x0800ddc2

0800cc04 <fiprintf>:
 800cc04:	b40e      	push	{r1, r2, r3}
 800cc06:	b503      	push	{r0, r1, lr}
 800cc08:	0001      	movs	r1, r0
 800cc0a:	ab03      	add	r3, sp, #12
 800cc0c:	4804      	ldr	r0, [pc, #16]	; (800cc20 <fiprintf+0x1c>)
 800cc0e:	cb04      	ldmia	r3!, {r2}
 800cc10:	6800      	ldr	r0, [r0, #0]
 800cc12:	9301      	str	r3, [sp, #4]
 800cc14:	f000 f872 	bl	800ccfc <_vfiprintf_r>
 800cc18:	b002      	add	sp, #8
 800cc1a:	bc08      	pop	{r3}
 800cc1c:	b003      	add	sp, #12
 800cc1e:	4718      	bx	r3
 800cc20:	2000000c 	.word	0x2000000c

0800cc24 <__retarget_lock_init_recursive>:
 800cc24:	4770      	bx	lr

0800cc26 <__retarget_lock_acquire_recursive>:
 800cc26:	4770      	bx	lr

0800cc28 <__retarget_lock_release_recursive>:
 800cc28:	4770      	bx	lr

0800cc2a <memmove>:
 800cc2a:	b510      	push	{r4, lr}
 800cc2c:	4288      	cmp	r0, r1
 800cc2e:	d902      	bls.n	800cc36 <memmove+0xc>
 800cc30:	188b      	adds	r3, r1, r2
 800cc32:	4298      	cmp	r0, r3
 800cc34:	d303      	bcc.n	800cc3e <memmove+0x14>
 800cc36:	2300      	movs	r3, #0
 800cc38:	e007      	b.n	800cc4a <memmove+0x20>
 800cc3a:	5c8b      	ldrb	r3, [r1, r2]
 800cc3c:	5483      	strb	r3, [r0, r2]
 800cc3e:	3a01      	subs	r2, #1
 800cc40:	d2fb      	bcs.n	800cc3a <memmove+0x10>
 800cc42:	bd10      	pop	{r4, pc}
 800cc44:	5ccc      	ldrb	r4, [r1, r3]
 800cc46:	54c4      	strb	r4, [r0, r3]
 800cc48:	3301      	adds	r3, #1
 800cc4a:	429a      	cmp	r2, r3
 800cc4c:	d1fa      	bne.n	800cc44 <memmove+0x1a>
 800cc4e:	e7f8      	b.n	800cc42 <memmove+0x18>

0800cc50 <_realloc_r>:
 800cc50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc52:	0007      	movs	r7, r0
 800cc54:	000e      	movs	r6, r1
 800cc56:	0014      	movs	r4, r2
 800cc58:	2900      	cmp	r1, #0
 800cc5a:	d105      	bne.n	800cc68 <_realloc_r+0x18>
 800cc5c:	0011      	movs	r1, r2
 800cc5e:	f7fc f8f5 	bl	8008e4c <_malloc_r>
 800cc62:	0005      	movs	r5, r0
 800cc64:	0028      	movs	r0, r5
 800cc66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cc68:	2a00      	cmp	r2, #0
 800cc6a:	d103      	bne.n	800cc74 <_realloc_r+0x24>
 800cc6c:	f7fc f882 	bl	8008d74 <_free_r>
 800cc70:	0025      	movs	r5, r4
 800cc72:	e7f7      	b.n	800cc64 <_realloc_r+0x14>
 800cc74:	f000 fc8c 	bl	800d590 <_malloc_usable_size_r>
 800cc78:	9001      	str	r0, [sp, #4]
 800cc7a:	4284      	cmp	r4, r0
 800cc7c:	d803      	bhi.n	800cc86 <_realloc_r+0x36>
 800cc7e:	0035      	movs	r5, r6
 800cc80:	0843      	lsrs	r3, r0, #1
 800cc82:	42a3      	cmp	r3, r4
 800cc84:	d3ee      	bcc.n	800cc64 <_realloc_r+0x14>
 800cc86:	0021      	movs	r1, r4
 800cc88:	0038      	movs	r0, r7
 800cc8a:	f7fc f8df 	bl	8008e4c <_malloc_r>
 800cc8e:	1e05      	subs	r5, r0, #0
 800cc90:	d0e8      	beq.n	800cc64 <_realloc_r+0x14>
 800cc92:	9b01      	ldr	r3, [sp, #4]
 800cc94:	0022      	movs	r2, r4
 800cc96:	429c      	cmp	r4, r3
 800cc98:	d900      	bls.n	800cc9c <_realloc_r+0x4c>
 800cc9a:	001a      	movs	r2, r3
 800cc9c:	0031      	movs	r1, r6
 800cc9e:	0028      	movs	r0, r5
 800cca0:	f7fc f856 	bl	8008d50 <memcpy>
 800cca4:	0031      	movs	r1, r6
 800cca6:	0038      	movs	r0, r7
 800cca8:	f7fc f864 	bl	8008d74 <_free_r>
 800ccac:	e7da      	b.n	800cc64 <_realloc_r+0x14>

0800ccae <__sfputc_r>:
 800ccae:	6893      	ldr	r3, [r2, #8]
 800ccb0:	b510      	push	{r4, lr}
 800ccb2:	3b01      	subs	r3, #1
 800ccb4:	6093      	str	r3, [r2, #8]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	da04      	bge.n	800ccc4 <__sfputc_r+0x16>
 800ccba:	6994      	ldr	r4, [r2, #24]
 800ccbc:	42a3      	cmp	r3, r4
 800ccbe:	db07      	blt.n	800ccd0 <__sfputc_r+0x22>
 800ccc0:	290a      	cmp	r1, #10
 800ccc2:	d005      	beq.n	800ccd0 <__sfputc_r+0x22>
 800ccc4:	6813      	ldr	r3, [r2, #0]
 800ccc6:	1c58      	adds	r0, r3, #1
 800ccc8:	6010      	str	r0, [r2, #0]
 800ccca:	7019      	strb	r1, [r3, #0]
 800cccc:	0008      	movs	r0, r1
 800ccce:	bd10      	pop	{r4, pc}
 800ccd0:	f000 f94e 	bl	800cf70 <__swbuf_r>
 800ccd4:	0001      	movs	r1, r0
 800ccd6:	e7f9      	b.n	800cccc <__sfputc_r+0x1e>

0800ccd8 <__sfputs_r>:
 800ccd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccda:	0006      	movs	r6, r0
 800ccdc:	000f      	movs	r7, r1
 800ccde:	0014      	movs	r4, r2
 800cce0:	18d5      	adds	r5, r2, r3
 800cce2:	42ac      	cmp	r4, r5
 800cce4:	d101      	bne.n	800ccea <__sfputs_r+0x12>
 800cce6:	2000      	movs	r0, #0
 800cce8:	e007      	b.n	800ccfa <__sfputs_r+0x22>
 800ccea:	7821      	ldrb	r1, [r4, #0]
 800ccec:	003a      	movs	r2, r7
 800ccee:	0030      	movs	r0, r6
 800ccf0:	f7ff ffdd 	bl	800ccae <__sfputc_r>
 800ccf4:	3401      	adds	r4, #1
 800ccf6:	1c43      	adds	r3, r0, #1
 800ccf8:	d1f3      	bne.n	800cce2 <__sfputs_r+0xa>
 800ccfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ccfc <_vfiprintf_r>:
 800ccfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ccfe:	b0a1      	sub	sp, #132	; 0x84
 800cd00:	0006      	movs	r6, r0
 800cd02:	000c      	movs	r4, r1
 800cd04:	001f      	movs	r7, r3
 800cd06:	9203      	str	r2, [sp, #12]
 800cd08:	2800      	cmp	r0, #0
 800cd0a:	d004      	beq.n	800cd16 <_vfiprintf_r+0x1a>
 800cd0c:	6983      	ldr	r3, [r0, #24]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d101      	bne.n	800cd16 <_vfiprintf_r+0x1a>
 800cd12:	f000 fb31 	bl	800d378 <__sinit>
 800cd16:	4b8e      	ldr	r3, [pc, #568]	; (800cf50 <_vfiprintf_r+0x254>)
 800cd18:	429c      	cmp	r4, r3
 800cd1a:	d11c      	bne.n	800cd56 <_vfiprintf_r+0x5a>
 800cd1c:	6874      	ldr	r4, [r6, #4]
 800cd1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cd20:	07db      	lsls	r3, r3, #31
 800cd22:	d405      	bmi.n	800cd30 <_vfiprintf_r+0x34>
 800cd24:	89a3      	ldrh	r3, [r4, #12]
 800cd26:	059b      	lsls	r3, r3, #22
 800cd28:	d402      	bmi.n	800cd30 <_vfiprintf_r+0x34>
 800cd2a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cd2c:	f7ff ff7b 	bl	800cc26 <__retarget_lock_acquire_recursive>
 800cd30:	89a3      	ldrh	r3, [r4, #12]
 800cd32:	071b      	lsls	r3, r3, #28
 800cd34:	d502      	bpl.n	800cd3c <_vfiprintf_r+0x40>
 800cd36:	6923      	ldr	r3, [r4, #16]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d11d      	bne.n	800cd78 <_vfiprintf_r+0x7c>
 800cd3c:	0021      	movs	r1, r4
 800cd3e:	0030      	movs	r0, r6
 800cd40:	f000 f96c 	bl	800d01c <__swsetup_r>
 800cd44:	2800      	cmp	r0, #0
 800cd46:	d017      	beq.n	800cd78 <_vfiprintf_r+0x7c>
 800cd48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cd4a:	07db      	lsls	r3, r3, #31
 800cd4c:	d50d      	bpl.n	800cd6a <_vfiprintf_r+0x6e>
 800cd4e:	2001      	movs	r0, #1
 800cd50:	4240      	negs	r0, r0
 800cd52:	b021      	add	sp, #132	; 0x84
 800cd54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd56:	4b7f      	ldr	r3, [pc, #508]	; (800cf54 <_vfiprintf_r+0x258>)
 800cd58:	429c      	cmp	r4, r3
 800cd5a:	d101      	bne.n	800cd60 <_vfiprintf_r+0x64>
 800cd5c:	68b4      	ldr	r4, [r6, #8]
 800cd5e:	e7de      	b.n	800cd1e <_vfiprintf_r+0x22>
 800cd60:	4b7d      	ldr	r3, [pc, #500]	; (800cf58 <_vfiprintf_r+0x25c>)
 800cd62:	429c      	cmp	r4, r3
 800cd64:	d1db      	bne.n	800cd1e <_vfiprintf_r+0x22>
 800cd66:	68f4      	ldr	r4, [r6, #12]
 800cd68:	e7d9      	b.n	800cd1e <_vfiprintf_r+0x22>
 800cd6a:	89a3      	ldrh	r3, [r4, #12]
 800cd6c:	059b      	lsls	r3, r3, #22
 800cd6e:	d4ee      	bmi.n	800cd4e <_vfiprintf_r+0x52>
 800cd70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cd72:	f7ff ff59 	bl	800cc28 <__retarget_lock_release_recursive>
 800cd76:	e7ea      	b.n	800cd4e <_vfiprintf_r+0x52>
 800cd78:	2300      	movs	r3, #0
 800cd7a:	ad08      	add	r5, sp, #32
 800cd7c:	616b      	str	r3, [r5, #20]
 800cd7e:	3320      	adds	r3, #32
 800cd80:	766b      	strb	r3, [r5, #25]
 800cd82:	3310      	adds	r3, #16
 800cd84:	76ab      	strb	r3, [r5, #26]
 800cd86:	9707      	str	r7, [sp, #28]
 800cd88:	9f03      	ldr	r7, [sp, #12]
 800cd8a:	783b      	ldrb	r3, [r7, #0]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d001      	beq.n	800cd94 <_vfiprintf_r+0x98>
 800cd90:	2b25      	cmp	r3, #37	; 0x25
 800cd92:	d14e      	bne.n	800ce32 <_vfiprintf_r+0x136>
 800cd94:	9b03      	ldr	r3, [sp, #12]
 800cd96:	1afb      	subs	r3, r7, r3
 800cd98:	9305      	str	r3, [sp, #20]
 800cd9a:	9b03      	ldr	r3, [sp, #12]
 800cd9c:	429f      	cmp	r7, r3
 800cd9e:	d00d      	beq.n	800cdbc <_vfiprintf_r+0xc0>
 800cda0:	9b05      	ldr	r3, [sp, #20]
 800cda2:	0021      	movs	r1, r4
 800cda4:	0030      	movs	r0, r6
 800cda6:	9a03      	ldr	r2, [sp, #12]
 800cda8:	f7ff ff96 	bl	800ccd8 <__sfputs_r>
 800cdac:	1c43      	adds	r3, r0, #1
 800cdae:	d100      	bne.n	800cdb2 <_vfiprintf_r+0xb6>
 800cdb0:	e0b5      	b.n	800cf1e <_vfiprintf_r+0x222>
 800cdb2:	696a      	ldr	r2, [r5, #20]
 800cdb4:	9b05      	ldr	r3, [sp, #20]
 800cdb6:	4694      	mov	ip, r2
 800cdb8:	4463      	add	r3, ip
 800cdba:	616b      	str	r3, [r5, #20]
 800cdbc:	783b      	ldrb	r3, [r7, #0]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d100      	bne.n	800cdc4 <_vfiprintf_r+0xc8>
 800cdc2:	e0ac      	b.n	800cf1e <_vfiprintf_r+0x222>
 800cdc4:	2201      	movs	r2, #1
 800cdc6:	1c7b      	adds	r3, r7, #1
 800cdc8:	9303      	str	r3, [sp, #12]
 800cdca:	2300      	movs	r3, #0
 800cdcc:	4252      	negs	r2, r2
 800cdce:	606a      	str	r2, [r5, #4]
 800cdd0:	a904      	add	r1, sp, #16
 800cdd2:	3254      	adds	r2, #84	; 0x54
 800cdd4:	1852      	adds	r2, r2, r1
 800cdd6:	602b      	str	r3, [r5, #0]
 800cdd8:	60eb      	str	r3, [r5, #12]
 800cdda:	60ab      	str	r3, [r5, #8]
 800cddc:	7013      	strb	r3, [r2, #0]
 800cdde:	65ab      	str	r3, [r5, #88]	; 0x58
 800cde0:	9b03      	ldr	r3, [sp, #12]
 800cde2:	2205      	movs	r2, #5
 800cde4:	7819      	ldrb	r1, [r3, #0]
 800cde6:	485d      	ldr	r0, [pc, #372]	; (800cf5c <_vfiprintf_r+0x260>)
 800cde8:	f7ff f854 	bl	800be94 <memchr>
 800cdec:	9b03      	ldr	r3, [sp, #12]
 800cdee:	1c5f      	adds	r7, r3, #1
 800cdf0:	2800      	cmp	r0, #0
 800cdf2:	d120      	bne.n	800ce36 <_vfiprintf_r+0x13a>
 800cdf4:	682a      	ldr	r2, [r5, #0]
 800cdf6:	06d3      	lsls	r3, r2, #27
 800cdf8:	d504      	bpl.n	800ce04 <_vfiprintf_r+0x108>
 800cdfa:	2353      	movs	r3, #83	; 0x53
 800cdfc:	a904      	add	r1, sp, #16
 800cdfe:	185b      	adds	r3, r3, r1
 800ce00:	2120      	movs	r1, #32
 800ce02:	7019      	strb	r1, [r3, #0]
 800ce04:	0713      	lsls	r3, r2, #28
 800ce06:	d504      	bpl.n	800ce12 <_vfiprintf_r+0x116>
 800ce08:	2353      	movs	r3, #83	; 0x53
 800ce0a:	a904      	add	r1, sp, #16
 800ce0c:	185b      	adds	r3, r3, r1
 800ce0e:	212b      	movs	r1, #43	; 0x2b
 800ce10:	7019      	strb	r1, [r3, #0]
 800ce12:	9b03      	ldr	r3, [sp, #12]
 800ce14:	781b      	ldrb	r3, [r3, #0]
 800ce16:	2b2a      	cmp	r3, #42	; 0x2a
 800ce18:	d016      	beq.n	800ce48 <_vfiprintf_r+0x14c>
 800ce1a:	2100      	movs	r1, #0
 800ce1c:	68eb      	ldr	r3, [r5, #12]
 800ce1e:	9f03      	ldr	r7, [sp, #12]
 800ce20:	783a      	ldrb	r2, [r7, #0]
 800ce22:	1c78      	adds	r0, r7, #1
 800ce24:	3a30      	subs	r2, #48	; 0x30
 800ce26:	4684      	mov	ip, r0
 800ce28:	2a09      	cmp	r2, #9
 800ce2a:	d94f      	bls.n	800cecc <_vfiprintf_r+0x1d0>
 800ce2c:	2900      	cmp	r1, #0
 800ce2e:	d111      	bne.n	800ce54 <_vfiprintf_r+0x158>
 800ce30:	e017      	b.n	800ce62 <_vfiprintf_r+0x166>
 800ce32:	3701      	adds	r7, #1
 800ce34:	e7a9      	b.n	800cd8a <_vfiprintf_r+0x8e>
 800ce36:	4b49      	ldr	r3, [pc, #292]	; (800cf5c <_vfiprintf_r+0x260>)
 800ce38:	682a      	ldr	r2, [r5, #0]
 800ce3a:	1ac0      	subs	r0, r0, r3
 800ce3c:	2301      	movs	r3, #1
 800ce3e:	4083      	lsls	r3, r0
 800ce40:	4313      	orrs	r3, r2
 800ce42:	602b      	str	r3, [r5, #0]
 800ce44:	9703      	str	r7, [sp, #12]
 800ce46:	e7cb      	b.n	800cde0 <_vfiprintf_r+0xe4>
 800ce48:	9b07      	ldr	r3, [sp, #28]
 800ce4a:	1d19      	adds	r1, r3, #4
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	9107      	str	r1, [sp, #28]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	db01      	blt.n	800ce58 <_vfiprintf_r+0x15c>
 800ce54:	930b      	str	r3, [sp, #44]	; 0x2c
 800ce56:	e004      	b.n	800ce62 <_vfiprintf_r+0x166>
 800ce58:	425b      	negs	r3, r3
 800ce5a:	60eb      	str	r3, [r5, #12]
 800ce5c:	2302      	movs	r3, #2
 800ce5e:	4313      	orrs	r3, r2
 800ce60:	602b      	str	r3, [r5, #0]
 800ce62:	783b      	ldrb	r3, [r7, #0]
 800ce64:	2b2e      	cmp	r3, #46	; 0x2e
 800ce66:	d10a      	bne.n	800ce7e <_vfiprintf_r+0x182>
 800ce68:	787b      	ldrb	r3, [r7, #1]
 800ce6a:	2b2a      	cmp	r3, #42	; 0x2a
 800ce6c:	d137      	bne.n	800cede <_vfiprintf_r+0x1e2>
 800ce6e:	9b07      	ldr	r3, [sp, #28]
 800ce70:	3702      	adds	r7, #2
 800ce72:	1d1a      	adds	r2, r3, #4
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	9207      	str	r2, [sp, #28]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	db2d      	blt.n	800ced8 <_vfiprintf_r+0x1dc>
 800ce7c:	9309      	str	r3, [sp, #36]	; 0x24
 800ce7e:	2203      	movs	r2, #3
 800ce80:	7839      	ldrb	r1, [r7, #0]
 800ce82:	4837      	ldr	r0, [pc, #220]	; (800cf60 <_vfiprintf_r+0x264>)
 800ce84:	f7ff f806 	bl	800be94 <memchr>
 800ce88:	2800      	cmp	r0, #0
 800ce8a:	d007      	beq.n	800ce9c <_vfiprintf_r+0x1a0>
 800ce8c:	4b34      	ldr	r3, [pc, #208]	; (800cf60 <_vfiprintf_r+0x264>)
 800ce8e:	682a      	ldr	r2, [r5, #0]
 800ce90:	1ac0      	subs	r0, r0, r3
 800ce92:	2340      	movs	r3, #64	; 0x40
 800ce94:	4083      	lsls	r3, r0
 800ce96:	4313      	orrs	r3, r2
 800ce98:	3701      	adds	r7, #1
 800ce9a:	602b      	str	r3, [r5, #0]
 800ce9c:	7839      	ldrb	r1, [r7, #0]
 800ce9e:	1c7b      	adds	r3, r7, #1
 800cea0:	2206      	movs	r2, #6
 800cea2:	4830      	ldr	r0, [pc, #192]	; (800cf64 <_vfiprintf_r+0x268>)
 800cea4:	9303      	str	r3, [sp, #12]
 800cea6:	7629      	strb	r1, [r5, #24]
 800cea8:	f7fe fff4 	bl	800be94 <memchr>
 800ceac:	2800      	cmp	r0, #0
 800ceae:	d045      	beq.n	800cf3c <_vfiprintf_r+0x240>
 800ceb0:	4b2d      	ldr	r3, [pc, #180]	; (800cf68 <_vfiprintf_r+0x26c>)
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d127      	bne.n	800cf06 <_vfiprintf_r+0x20a>
 800ceb6:	2207      	movs	r2, #7
 800ceb8:	9b07      	ldr	r3, [sp, #28]
 800ceba:	3307      	adds	r3, #7
 800cebc:	4393      	bics	r3, r2
 800cebe:	3308      	adds	r3, #8
 800cec0:	9307      	str	r3, [sp, #28]
 800cec2:	696b      	ldr	r3, [r5, #20]
 800cec4:	9a04      	ldr	r2, [sp, #16]
 800cec6:	189b      	adds	r3, r3, r2
 800cec8:	616b      	str	r3, [r5, #20]
 800ceca:	e75d      	b.n	800cd88 <_vfiprintf_r+0x8c>
 800cecc:	210a      	movs	r1, #10
 800cece:	434b      	muls	r3, r1
 800ced0:	4667      	mov	r7, ip
 800ced2:	189b      	adds	r3, r3, r2
 800ced4:	3909      	subs	r1, #9
 800ced6:	e7a3      	b.n	800ce20 <_vfiprintf_r+0x124>
 800ced8:	2301      	movs	r3, #1
 800ceda:	425b      	negs	r3, r3
 800cedc:	e7ce      	b.n	800ce7c <_vfiprintf_r+0x180>
 800cede:	2300      	movs	r3, #0
 800cee0:	001a      	movs	r2, r3
 800cee2:	3701      	adds	r7, #1
 800cee4:	606b      	str	r3, [r5, #4]
 800cee6:	7839      	ldrb	r1, [r7, #0]
 800cee8:	1c78      	adds	r0, r7, #1
 800ceea:	3930      	subs	r1, #48	; 0x30
 800ceec:	4684      	mov	ip, r0
 800ceee:	2909      	cmp	r1, #9
 800cef0:	d903      	bls.n	800cefa <_vfiprintf_r+0x1fe>
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d0c3      	beq.n	800ce7e <_vfiprintf_r+0x182>
 800cef6:	9209      	str	r2, [sp, #36]	; 0x24
 800cef8:	e7c1      	b.n	800ce7e <_vfiprintf_r+0x182>
 800cefa:	230a      	movs	r3, #10
 800cefc:	435a      	muls	r2, r3
 800cefe:	4667      	mov	r7, ip
 800cf00:	1852      	adds	r2, r2, r1
 800cf02:	3b09      	subs	r3, #9
 800cf04:	e7ef      	b.n	800cee6 <_vfiprintf_r+0x1ea>
 800cf06:	ab07      	add	r3, sp, #28
 800cf08:	9300      	str	r3, [sp, #0]
 800cf0a:	0022      	movs	r2, r4
 800cf0c:	0029      	movs	r1, r5
 800cf0e:	0030      	movs	r0, r6
 800cf10:	4b16      	ldr	r3, [pc, #88]	; (800cf6c <_vfiprintf_r+0x270>)
 800cf12:	f7fc f8bb 	bl	800908c <_printf_float>
 800cf16:	9004      	str	r0, [sp, #16]
 800cf18:	9b04      	ldr	r3, [sp, #16]
 800cf1a:	3301      	adds	r3, #1
 800cf1c:	d1d1      	bne.n	800cec2 <_vfiprintf_r+0x1c6>
 800cf1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cf20:	07db      	lsls	r3, r3, #31
 800cf22:	d405      	bmi.n	800cf30 <_vfiprintf_r+0x234>
 800cf24:	89a3      	ldrh	r3, [r4, #12]
 800cf26:	059b      	lsls	r3, r3, #22
 800cf28:	d402      	bmi.n	800cf30 <_vfiprintf_r+0x234>
 800cf2a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf2c:	f7ff fe7c 	bl	800cc28 <__retarget_lock_release_recursive>
 800cf30:	89a3      	ldrh	r3, [r4, #12]
 800cf32:	065b      	lsls	r3, r3, #25
 800cf34:	d500      	bpl.n	800cf38 <_vfiprintf_r+0x23c>
 800cf36:	e70a      	b.n	800cd4e <_vfiprintf_r+0x52>
 800cf38:	980d      	ldr	r0, [sp, #52]	; 0x34
 800cf3a:	e70a      	b.n	800cd52 <_vfiprintf_r+0x56>
 800cf3c:	ab07      	add	r3, sp, #28
 800cf3e:	9300      	str	r3, [sp, #0]
 800cf40:	0022      	movs	r2, r4
 800cf42:	0029      	movs	r1, r5
 800cf44:	0030      	movs	r0, r6
 800cf46:	4b09      	ldr	r3, [pc, #36]	; (800cf6c <_vfiprintf_r+0x270>)
 800cf48:	f7fc fb52 	bl	80095f0 <_printf_i>
 800cf4c:	e7e3      	b.n	800cf16 <_vfiprintf_r+0x21a>
 800cf4e:	46c0      	nop			; (mov r8, r8)
 800cf50:	0800de14 	.word	0x0800de14
 800cf54:	0800de34 	.word	0x0800de34
 800cf58:	0800ddf4 	.word	0x0800ddf4
 800cf5c:	0800dda4 	.word	0x0800dda4
 800cf60:	0800ddaa 	.word	0x0800ddaa
 800cf64:	0800ddae 	.word	0x0800ddae
 800cf68:	0800908d 	.word	0x0800908d
 800cf6c:	0800ccd9 	.word	0x0800ccd9

0800cf70 <__swbuf_r>:
 800cf70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf72:	0005      	movs	r5, r0
 800cf74:	000e      	movs	r6, r1
 800cf76:	0014      	movs	r4, r2
 800cf78:	2800      	cmp	r0, #0
 800cf7a:	d004      	beq.n	800cf86 <__swbuf_r+0x16>
 800cf7c:	6983      	ldr	r3, [r0, #24]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d101      	bne.n	800cf86 <__swbuf_r+0x16>
 800cf82:	f000 f9f9 	bl	800d378 <__sinit>
 800cf86:	4b22      	ldr	r3, [pc, #136]	; (800d010 <__swbuf_r+0xa0>)
 800cf88:	429c      	cmp	r4, r3
 800cf8a:	d12e      	bne.n	800cfea <__swbuf_r+0x7a>
 800cf8c:	686c      	ldr	r4, [r5, #4]
 800cf8e:	69a3      	ldr	r3, [r4, #24]
 800cf90:	60a3      	str	r3, [r4, #8]
 800cf92:	89a3      	ldrh	r3, [r4, #12]
 800cf94:	071b      	lsls	r3, r3, #28
 800cf96:	d532      	bpl.n	800cffe <__swbuf_r+0x8e>
 800cf98:	6923      	ldr	r3, [r4, #16]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d02f      	beq.n	800cffe <__swbuf_r+0x8e>
 800cf9e:	6823      	ldr	r3, [r4, #0]
 800cfa0:	6922      	ldr	r2, [r4, #16]
 800cfa2:	b2f7      	uxtb	r7, r6
 800cfa4:	1a98      	subs	r0, r3, r2
 800cfa6:	6963      	ldr	r3, [r4, #20]
 800cfa8:	b2f6      	uxtb	r6, r6
 800cfaa:	4283      	cmp	r3, r0
 800cfac:	dc05      	bgt.n	800cfba <__swbuf_r+0x4a>
 800cfae:	0021      	movs	r1, r4
 800cfb0:	0028      	movs	r0, r5
 800cfb2:	f000 f93f 	bl	800d234 <_fflush_r>
 800cfb6:	2800      	cmp	r0, #0
 800cfb8:	d127      	bne.n	800d00a <__swbuf_r+0x9a>
 800cfba:	68a3      	ldr	r3, [r4, #8]
 800cfbc:	3001      	adds	r0, #1
 800cfbe:	3b01      	subs	r3, #1
 800cfc0:	60a3      	str	r3, [r4, #8]
 800cfc2:	6823      	ldr	r3, [r4, #0]
 800cfc4:	1c5a      	adds	r2, r3, #1
 800cfc6:	6022      	str	r2, [r4, #0]
 800cfc8:	701f      	strb	r7, [r3, #0]
 800cfca:	6963      	ldr	r3, [r4, #20]
 800cfcc:	4283      	cmp	r3, r0
 800cfce:	d004      	beq.n	800cfda <__swbuf_r+0x6a>
 800cfd0:	89a3      	ldrh	r3, [r4, #12]
 800cfd2:	07db      	lsls	r3, r3, #31
 800cfd4:	d507      	bpl.n	800cfe6 <__swbuf_r+0x76>
 800cfd6:	2e0a      	cmp	r6, #10
 800cfd8:	d105      	bne.n	800cfe6 <__swbuf_r+0x76>
 800cfda:	0021      	movs	r1, r4
 800cfdc:	0028      	movs	r0, r5
 800cfde:	f000 f929 	bl	800d234 <_fflush_r>
 800cfe2:	2800      	cmp	r0, #0
 800cfe4:	d111      	bne.n	800d00a <__swbuf_r+0x9a>
 800cfe6:	0030      	movs	r0, r6
 800cfe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfea:	4b0a      	ldr	r3, [pc, #40]	; (800d014 <__swbuf_r+0xa4>)
 800cfec:	429c      	cmp	r4, r3
 800cfee:	d101      	bne.n	800cff4 <__swbuf_r+0x84>
 800cff0:	68ac      	ldr	r4, [r5, #8]
 800cff2:	e7cc      	b.n	800cf8e <__swbuf_r+0x1e>
 800cff4:	4b08      	ldr	r3, [pc, #32]	; (800d018 <__swbuf_r+0xa8>)
 800cff6:	429c      	cmp	r4, r3
 800cff8:	d1c9      	bne.n	800cf8e <__swbuf_r+0x1e>
 800cffa:	68ec      	ldr	r4, [r5, #12]
 800cffc:	e7c7      	b.n	800cf8e <__swbuf_r+0x1e>
 800cffe:	0021      	movs	r1, r4
 800d000:	0028      	movs	r0, r5
 800d002:	f000 f80b 	bl	800d01c <__swsetup_r>
 800d006:	2800      	cmp	r0, #0
 800d008:	d0c9      	beq.n	800cf9e <__swbuf_r+0x2e>
 800d00a:	2601      	movs	r6, #1
 800d00c:	4276      	negs	r6, r6
 800d00e:	e7ea      	b.n	800cfe6 <__swbuf_r+0x76>
 800d010:	0800de14 	.word	0x0800de14
 800d014:	0800de34 	.word	0x0800de34
 800d018:	0800ddf4 	.word	0x0800ddf4

0800d01c <__swsetup_r>:
 800d01c:	4b37      	ldr	r3, [pc, #220]	; (800d0fc <__swsetup_r+0xe0>)
 800d01e:	b570      	push	{r4, r5, r6, lr}
 800d020:	681d      	ldr	r5, [r3, #0]
 800d022:	0006      	movs	r6, r0
 800d024:	000c      	movs	r4, r1
 800d026:	2d00      	cmp	r5, #0
 800d028:	d005      	beq.n	800d036 <__swsetup_r+0x1a>
 800d02a:	69ab      	ldr	r3, [r5, #24]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d102      	bne.n	800d036 <__swsetup_r+0x1a>
 800d030:	0028      	movs	r0, r5
 800d032:	f000 f9a1 	bl	800d378 <__sinit>
 800d036:	4b32      	ldr	r3, [pc, #200]	; (800d100 <__swsetup_r+0xe4>)
 800d038:	429c      	cmp	r4, r3
 800d03a:	d10f      	bne.n	800d05c <__swsetup_r+0x40>
 800d03c:	686c      	ldr	r4, [r5, #4]
 800d03e:	230c      	movs	r3, #12
 800d040:	5ee2      	ldrsh	r2, [r4, r3]
 800d042:	b293      	uxth	r3, r2
 800d044:	0711      	lsls	r1, r2, #28
 800d046:	d42d      	bmi.n	800d0a4 <__swsetup_r+0x88>
 800d048:	06d9      	lsls	r1, r3, #27
 800d04a:	d411      	bmi.n	800d070 <__swsetup_r+0x54>
 800d04c:	2309      	movs	r3, #9
 800d04e:	2001      	movs	r0, #1
 800d050:	6033      	str	r3, [r6, #0]
 800d052:	3337      	adds	r3, #55	; 0x37
 800d054:	4313      	orrs	r3, r2
 800d056:	81a3      	strh	r3, [r4, #12]
 800d058:	4240      	negs	r0, r0
 800d05a:	bd70      	pop	{r4, r5, r6, pc}
 800d05c:	4b29      	ldr	r3, [pc, #164]	; (800d104 <__swsetup_r+0xe8>)
 800d05e:	429c      	cmp	r4, r3
 800d060:	d101      	bne.n	800d066 <__swsetup_r+0x4a>
 800d062:	68ac      	ldr	r4, [r5, #8]
 800d064:	e7eb      	b.n	800d03e <__swsetup_r+0x22>
 800d066:	4b28      	ldr	r3, [pc, #160]	; (800d108 <__swsetup_r+0xec>)
 800d068:	429c      	cmp	r4, r3
 800d06a:	d1e8      	bne.n	800d03e <__swsetup_r+0x22>
 800d06c:	68ec      	ldr	r4, [r5, #12]
 800d06e:	e7e6      	b.n	800d03e <__swsetup_r+0x22>
 800d070:	075b      	lsls	r3, r3, #29
 800d072:	d513      	bpl.n	800d09c <__swsetup_r+0x80>
 800d074:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d076:	2900      	cmp	r1, #0
 800d078:	d008      	beq.n	800d08c <__swsetup_r+0x70>
 800d07a:	0023      	movs	r3, r4
 800d07c:	3344      	adds	r3, #68	; 0x44
 800d07e:	4299      	cmp	r1, r3
 800d080:	d002      	beq.n	800d088 <__swsetup_r+0x6c>
 800d082:	0030      	movs	r0, r6
 800d084:	f7fb fe76 	bl	8008d74 <_free_r>
 800d088:	2300      	movs	r3, #0
 800d08a:	6363      	str	r3, [r4, #52]	; 0x34
 800d08c:	2224      	movs	r2, #36	; 0x24
 800d08e:	89a3      	ldrh	r3, [r4, #12]
 800d090:	4393      	bics	r3, r2
 800d092:	81a3      	strh	r3, [r4, #12]
 800d094:	2300      	movs	r3, #0
 800d096:	6063      	str	r3, [r4, #4]
 800d098:	6923      	ldr	r3, [r4, #16]
 800d09a:	6023      	str	r3, [r4, #0]
 800d09c:	2308      	movs	r3, #8
 800d09e:	89a2      	ldrh	r2, [r4, #12]
 800d0a0:	4313      	orrs	r3, r2
 800d0a2:	81a3      	strh	r3, [r4, #12]
 800d0a4:	6923      	ldr	r3, [r4, #16]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d10b      	bne.n	800d0c2 <__swsetup_r+0xa6>
 800d0aa:	21a0      	movs	r1, #160	; 0xa0
 800d0ac:	2280      	movs	r2, #128	; 0x80
 800d0ae:	89a3      	ldrh	r3, [r4, #12]
 800d0b0:	0089      	lsls	r1, r1, #2
 800d0b2:	0092      	lsls	r2, r2, #2
 800d0b4:	400b      	ands	r3, r1
 800d0b6:	4293      	cmp	r3, r2
 800d0b8:	d003      	beq.n	800d0c2 <__swsetup_r+0xa6>
 800d0ba:	0021      	movs	r1, r4
 800d0bc:	0030      	movs	r0, r6
 800d0be:	f000 fa23 	bl	800d508 <__smakebuf_r>
 800d0c2:	220c      	movs	r2, #12
 800d0c4:	5ea3      	ldrsh	r3, [r4, r2]
 800d0c6:	2001      	movs	r0, #1
 800d0c8:	001a      	movs	r2, r3
 800d0ca:	b299      	uxth	r1, r3
 800d0cc:	4002      	ands	r2, r0
 800d0ce:	4203      	tst	r3, r0
 800d0d0:	d00f      	beq.n	800d0f2 <__swsetup_r+0xd6>
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	60a2      	str	r2, [r4, #8]
 800d0d6:	6962      	ldr	r2, [r4, #20]
 800d0d8:	4252      	negs	r2, r2
 800d0da:	61a2      	str	r2, [r4, #24]
 800d0dc:	2000      	movs	r0, #0
 800d0de:	6922      	ldr	r2, [r4, #16]
 800d0e0:	4282      	cmp	r2, r0
 800d0e2:	d1ba      	bne.n	800d05a <__swsetup_r+0x3e>
 800d0e4:	060a      	lsls	r2, r1, #24
 800d0e6:	d5b8      	bpl.n	800d05a <__swsetup_r+0x3e>
 800d0e8:	2240      	movs	r2, #64	; 0x40
 800d0ea:	4313      	orrs	r3, r2
 800d0ec:	81a3      	strh	r3, [r4, #12]
 800d0ee:	3801      	subs	r0, #1
 800d0f0:	e7b3      	b.n	800d05a <__swsetup_r+0x3e>
 800d0f2:	0788      	lsls	r0, r1, #30
 800d0f4:	d400      	bmi.n	800d0f8 <__swsetup_r+0xdc>
 800d0f6:	6962      	ldr	r2, [r4, #20]
 800d0f8:	60a2      	str	r2, [r4, #8]
 800d0fa:	e7ef      	b.n	800d0dc <__swsetup_r+0xc0>
 800d0fc:	2000000c 	.word	0x2000000c
 800d100:	0800de14 	.word	0x0800de14
 800d104:	0800de34 	.word	0x0800de34
 800d108:	0800ddf4 	.word	0x0800ddf4

0800d10c <abort>:
 800d10c:	2006      	movs	r0, #6
 800d10e:	b510      	push	{r4, lr}
 800d110:	f000 fa70 	bl	800d5f4 <raise>
 800d114:	2001      	movs	r0, #1
 800d116:	f7f7 fbc7 	bl	80048a8 <_exit>
	...

0800d11c <__sflush_r>:
 800d11c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d11e:	898b      	ldrh	r3, [r1, #12]
 800d120:	0005      	movs	r5, r0
 800d122:	000c      	movs	r4, r1
 800d124:	071a      	lsls	r2, r3, #28
 800d126:	d45f      	bmi.n	800d1e8 <__sflush_r+0xcc>
 800d128:	684a      	ldr	r2, [r1, #4]
 800d12a:	2a00      	cmp	r2, #0
 800d12c:	dc04      	bgt.n	800d138 <__sflush_r+0x1c>
 800d12e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800d130:	2a00      	cmp	r2, #0
 800d132:	dc01      	bgt.n	800d138 <__sflush_r+0x1c>
 800d134:	2000      	movs	r0, #0
 800d136:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d138:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800d13a:	2f00      	cmp	r7, #0
 800d13c:	d0fa      	beq.n	800d134 <__sflush_r+0x18>
 800d13e:	2200      	movs	r2, #0
 800d140:	2180      	movs	r1, #128	; 0x80
 800d142:	682e      	ldr	r6, [r5, #0]
 800d144:	602a      	str	r2, [r5, #0]
 800d146:	001a      	movs	r2, r3
 800d148:	0149      	lsls	r1, r1, #5
 800d14a:	400a      	ands	r2, r1
 800d14c:	420b      	tst	r3, r1
 800d14e:	d034      	beq.n	800d1ba <__sflush_r+0x9e>
 800d150:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d152:	89a3      	ldrh	r3, [r4, #12]
 800d154:	075b      	lsls	r3, r3, #29
 800d156:	d506      	bpl.n	800d166 <__sflush_r+0x4a>
 800d158:	6863      	ldr	r3, [r4, #4]
 800d15a:	1ac0      	subs	r0, r0, r3
 800d15c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d001      	beq.n	800d166 <__sflush_r+0x4a>
 800d162:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d164:	1ac0      	subs	r0, r0, r3
 800d166:	0002      	movs	r2, r0
 800d168:	6a21      	ldr	r1, [r4, #32]
 800d16a:	2300      	movs	r3, #0
 800d16c:	0028      	movs	r0, r5
 800d16e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800d170:	47b8      	blx	r7
 800d172:	89a1      	ldrh	r1, [r4, #12]
 800d174:	1c43      	adds	r3, r0, #1
 800d176:	d106      	bne.n	800d186 <__sflush_r+0x6a>
 800d178:	682b      	ldr	r3, [r5, #0]
 800d17a:	2b1d      	cmp	r3, #29
 800d17c:	d831      	bhi.n	800d1e2 <__sflush_r+0xc6>
 800d17e:	4a2c      	ldr	r2, [pc, #176]	; (800d230 <__sflush_r+0x114>)
 800d180:	40da      	lsrs	r2, r3
 800d182:	07d3      	lsls	r3, r2, #31
 800d184:	d52d      	bpl.n	800d1e2 <__sflush_r+0xc6>
 800d186:	2300      	movs	r3, #0
 800d188:	6063      	str	r3, [r4, #4]
 800d18a:	6923      	ldr	r3, [r4, #16]
 800d18c:	6023      	str	r3, [r4, #0]
 800d18e:	04cb      	lsls	r3, r1, #19
 800d190:	d505      	bpl.n	800d19e <__sflush_r+0x82>
 800d192:	1c43      	adds	r3, r0, #1
 800d194:	d102      	bne.n	800d19c <__sflush_r+0x80>
 800d196:	682b      	ldr	r3, [r5, #0]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d100      	bne.n	800d19e <__sflush_r+0x82>
 800d19c:	6560      	str	r0, [r4, #84]	; 0x54
 800d19e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d1a0:	602e      	str	r6, [r5, #0]
 800d1a2:	2900      	cmp	r1, #0
 800d1a4:	d0c6      	beq.n	800d134 <__sflush_r+0x18>
 800d1a6:	0023      	movs	r3, r4
 800d1a8:	3344      	adds	r3, #68	; 0x44
 800d1aa:	4299      	cmp	r1, r3
 800d1ac:	d002      	beq.n	800d1b4 <__sflush_r+0x98>
 800d1ae:	0028      	movs	r0, r5
 800d1b0:	f7fb fde0 	bl	8008d74 <_free_r>
 800d1b4:	2000      	movs	r0, #0
 800d1b6:	6360      	str	r0, [r4, #52]	; 0x34
 800d1b8:	e7bd      	b.n	800d136 <__sflush_r+0x1a>
 800d1ba:	2301      	movs	r3, #1
 800d1bc:	0028      	movs	r0, r5
 800d1be:	6a21      	ldr	r1, [r4, #32]
 800d1c0:	47b8      	blx	r7
 800d1c2:	1c43      	adds	r3, r0, #1
 800d1c4:	d1c5      	bne.n	800d152 <__sflush_r+0x36>
 800d1c6:	682b      	ldr	r3, [r5, #0]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d0c2      	beq.n	800d152 <__sflush_r+0x36>
 800d1cc:	2b1d      	cmp	r3, #29
 800d1ce:	d001      	beq.n	800d1d4 <__sflush_r+0xb8>
 800d1d0:	2b16      	cmp	r3, #22
 800d1d2:	d101      	bne.n	800d1d8 <__sflush_r+0xbc>
 800d1d4:	602e      	str	r6, [r5, #0]
 800d1d6:	e7ad      	b.n	800d134 <__sflush_r+0x18>
 800d1d8:	2340      	movs	r3, #64	; 0x40
 800d1da:	89a2      	ldrh	r2, [r4, #12]
 800d1dc:	4313      	orrs	r3, r2
 800d1de:	81a3      	strh	r3, [r4, #12]
 800d1e0:	e7a9      	b.n	800d136 <__sflush_r+0x1a>
 800d1e2:	2340      	movs	r3, #64	; 0x40
 800d1e4:	430b      	orrs	r3, r1
 800d1e6:	e7fa      	b.n	800d1de <__sflush_r+0xc2>
 800d1e8:	690f      	ldr	r7, [r1, #16]
 800d1ea:	2f00      	cmp	r7, #0
 800d1ec:	d0a2      	beq.n	800d134 <__sflush_r+0x18>
 800d1ee:	680a      	ldr	r2, [r1, #0]
 800d1f0:	600f      	str	r7, [r1, #0]
 800d1f2:	1bd2      	subs	r2, r2, r7
 800d1f4:	9201      	str	r2, [sp, #4]
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	079b      	lsls	r3, r3, #30
 800d1fa:	d100      	bne.n	800d1fe <__sflush_r+0xe2>
 800d1fc:	694a      	ldr	r2, [r1, #20]
 800d1fe:	60a2      	str	r2, [r4, #8]
 800d200:	9b01      	ldr	r3, [sp, #4]
 800d202:	2b00      	cmp	r3, #0
 800d204:	dc00      	bgt.n	800d208 <__sflush_r+0xec>
 800d206:	e795      	b.n	800d134 <__sflush_r+0x18>
 800d208:	003a      	movs	r2, r7
 800d20a:	0028      	movs	r0, r5
 800d20c:	9b01      	ldr	r3, [sp, #4]
 800d20e:	6a21      	ldr	r1, [r4, #32]
 800d210:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d212:	47b0      	blx	r6
 800d214:	2800      	cmp	r0, #0
 800d216:	dc06      	bgt.n	800d226 <__sflush_r+0x10a>
 800d218:	2340      	movs	r3, #64	; 0x40
 800d21a:	2001      	movs	r0, #1
 800d21c:	89a2      	ldrh	r2, [r4, #12]
 800d21e:	4240      	negs	r0, r0
 800d220:	4313      	orrs	r3, r2
 800d222:	81a3      	strh	r3, [r4, #12]
 800d224:	e787      	b.n	800d136 <__sflush_r+0x1a>
 800d226:	9b01      	ldr	r3, [sp, #4]
 800d228:	183f      	adds	r7, r7, r0
 800d22a:	1a1b      	subs	r3, r3, r0
 800d22c:	9301      	str	r3, [sp, #4]
 800d22e:	e7e7      	b.n	800d200 <__sflush_r+0xe4>
 800d230:	20400001 	.word	0x20400001

0800d234 <_fflush_r>:
 800d234:	690b      	ldr	r3, [r1, #16]
 800d236:	b570      	push	{r4, r5, r6, lr}
 800d238:	0005      	movs	r5, r0
 800d23a:	000c      	movs	r4, r1
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d102      	bne.n	800d246 <_fflush_r+0x12>
 800d240:	2500      	movs	r5, #0
 800d242:	0028      	movs	r0, r5
 800d244:	bd70      	pop	{r4, r5, r6, pc}
 800d246:	2800      	cmp	r0, #0
 800d248:	d004      	beq.n	800d254 <_fflush_r+0x20>
 800d24a:	6983      	ldr	r3, [r0, #24]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d101      	bne.n	800d254 <_fflush_r+0x20>
 800d250:	f000 f892 	bl	800d378 <__sinit>
 800d254:	4b14      	ldr	r3, [pc, #80]	; (800d2a8 <_fflush_r+0x74>)
 800d256:	429c      	cmp	r4, r3
 800d258:	d11b      	bne.n	800d292 <_fflush_r+0x5e>
 800d25a:	686c      	ldr	r4, [r5, #4]
 800d25c:	220c      	movs	r2, #12
 800d25e:	5ea3      	ldrsh	r3, [r4, r2]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d0ed      	beq.n	800d240 <_fflush_r+0xc>
 800d264:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d266:	07d2      	lsls	r2, r2, #31
 800d268:	d404      	bmi.n	800d274 <_fflush_r+0x40>
 800d26a:	059b      	lsls	r3, r3, #22
 800d26c:	d402      	bmi.n	800d274 <_fflush_r+0x40>
 800d26e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d270:	f7ff fcd9 	bl	800cc26 <__retarget_lock_acquire_recursive>
 800d274:	0028      	movs	r0, r5
 800d276:	0021      	movs	r1, r4
 800d278:	f7ff ff50 	bl	800d11c <__sflush_r>
 800d27c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d27e:	0005      	movs	r5, r0
 800d280:	07db      	lsls	r3, r3, #31
 800d282:	d4de      	bmi.n	800d242 <_fflush_r+0xe>
 800d284:	89a3      	ldrh	r3, [r4, #12]
 800d286:	059b      	lsls	r3, r3, #22
 800d288:	d4db      	bmi.n	800d242 <_fflush_r+0xe>
 800d28a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d28c:	f7ff fccc 	bl	800cc28 <__retarget_lock_release_recursive>
 800d290:	e7d7      	b.n	800d242 <_fflush_r+0xe>
 800d292:	4b06      	ldr	r3, [pc, #24]	; (800d2ac <_fflush_r+0x78>)
 800d294:	429c      	cmp	r4, r3
 800d296:	d101      	bne.n	800d29c <_fflush_r+0x68>
 800d298:	68ac      	ldr	r4, [r5, #8]
 800d29a:	e7df      	b.n	800d25c <_fflush_r+0x28>
 800d29c:	4b04      	ldr	r3, [pc, #16]	; (800d2b0 <_fflush_r+0x7c>)
 800d29e:	429c      	cmp	r4, r3
 800d2a0:	d1dc      	bne.n	800d25c <_fflush_r+0x28>
 800d2a2:	68ec      	ldr	r4, [r5, #12]
 800d2a4:	e7da      	b.n	800d25c <_fflush_r+0x28>
 800d2a6:	46c0      	nop			; (mov r8, r8)
 800d2a8:	0800de14 	.word	0x0800de14
 800d2ac:	0800de34 	.word	0x0800de34
 800d2b0:	0800ddf4 	.word	0x0800ddf4

0800d2b4 <std>:
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	b510      	push	{r4, lr}
 800d2b8:	0004      	movs	r4, r0
 800d2ba:	6003      	str	r3, [r0, #0]
 800d2bc:	6043      	str	r3, [r0, #4]
 800d2be:	6083      	str	r3, [r0, #8]
 800d2c0:	8181      	strh	r1, [r0, #12]
 800d2c2:	6643      	str	r3, [r0, #100]	; 0x64
 800d2c4:	0019      	movs	r1, r3
 800d2c6:	81c2      	strh	r2, [r0, #14]
 800d2c8:	6103      	str	r3, [r0, #16]
 800d2ca:	6143      	str	r3, [r0, #20]
 800d2cc:	6183      	str	r3, [r0, #24]
 800d2ce:	2208      	movs	r2, #8
 800d2d0:	305c      	adds	r0, #92	; 0x5c
 800d2d2:	f7fb fd46 	bl	8008d62 <memset>
 800d2d6:	4b05      	ldr	r3, [pc, #20]	; (800d2ec <std+0x38>)
 800d2d8:	6224      	str	r4, [r4, #32]
 800d2da:	6263      	str	r3, [r4, #36]	; 0x24
 800d2dc:	4b04      	ldr	r3, [pc, #16]	; (800d2f0 <std+0x3c>)
 800d2de:	62a3      	str	r3, [r4, #40]	; 0x28
 800d2e0:	4b04      	ldr	r3, [pc, #16]	; (800d2f4 <std+0x40>)
 800d2e2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d2e4:	4b04      	ldr	r3, [pc, #16]	; (800d2f8 <std+0x44>)
 800d2e6:	6323      	str	r3, [r4, #48]	; 0x30
 800d2e8:	bd10      	pop	{r4, pc}
 800d2ea:	46c0      	nop			; (mov r8, r8)
 800d2ec:	0800d635 	.word	0x0800d635
 800d2f0:	0800d65d 	.word	0x0800d65d
 800d2f4:	0800d695 	.word	0x0800d695
 800d2f8:	0800d6c1 	.word	0x0800d6c1

0800d2fc <_cleanup_r>:
 800d2fc:	b510      	push	{r4, lr}
 800d2fe:	4902      	ldr	r1, [pc, #8]	; (800d308 <_cleanup_r+0xc>)
 800d300:	f000 f8ba 	bl	800d478 <_fwalk_reent>
 800d304:	bd10      	pop	{r4, pc}
 800d306:	46c0      	nop			; (mov r8, r8)
 800d308:	0800d235 	.word	0x0800d235

0800d30c <__sfmoreglue>:
 800d30c:	b570      	push	{r4, r5, r6, lr}
 800d30e:	2568      	movs	r5, #104	; 0x68
 800d310:	1e4a      	subs	r2, r1, #1
 800d312:	4355      	muls	r5, r2
 800d314:	000e      	movs	r6, r1
 800d316:	0029      	movs	r1, r5
 800d318:	3174      	adds	r1, #116	; 0x74
 800d31a:	f7fb fd97 	bl	8008e4c <_malloc_r>
 800d31e:	1e04      	subs	r4, r0, #0
 800d320:	d008      	beq.n	800d334 <__sfmoreglue+0x28>
 800d322:	2100      	movs	r1, #0
 800d324:	002a      	movs	r2, r5
 800d326:	6001      	str	r1, [r0, #0]
 800d328:	6046      	str	r6, [r0, #4]
 800d32a:	300c      	adds	r0, #12
 800d32c:	60a0      	str	r0, [r4, #8]
 800d32e:	3268      	adds	r2, #104	; 0x68
 800d330:	f7fb fd17 	bl	8008d62 <memset>
 800d334:	0020      	movs	r0, r4
 800d336:	bd70      	pop	{r4, r5, r6, pc}

0800d338 <__sfp_lock_acquire>:
 800d338:	b510      	push	{r4, lr}
 800d33a:	4802      	ldr	r0, [pc, #8]	; (800d344 <__sfp_lock_acquire+0xc>)
 800d33c:	f7ff fc73 	bl	800cc26 <__retarget_lock_acquire_recursive>
 800d340:	bd10      	pop	{r4, pc}
 800d342:	46c0      	nop			; (mov r8, r8)
 800d344:	20000541 	.word	0x20000541

0800d348 <__sfp_lock_release>:
 800d348:	b510      	push	{r4, lr}
 800d34a:	4802      	ldr	r0, [pc, #8]	; (800d354 <__sfp_lock_release+0xc>)
 800d34c:	f7ff fc6c 	bl	800cc28 <__retarget_lock_release_recursive>
 800d350:	bd10      	pop	{r4, pc}
 800d352:	46c0      	nop			; (mov r8, r8)
 800d354:	20000541 	.word	0x20000541

0800d358 <__sinit_lock_acquire>:
 800d358:	b510      	push	{r4, lr}
 800d35a:	4802      	ldr	r0, [pc, #8]	; (800d364 <__sinit_lock_acquire+0xc>)
 800d35c:	f7ff fc63 	bl	800cc26 <__retarget_lock_acquire_recursive>
 800d360:	bd10      	pop	{r4, pc}
 800d362:	46c0      	nop			; (mov r8, r8)
 800d364:	20000542 	.word	0x20000542

0800d368 <__sinit_lock_release>:
 800d368:	b510      	push	{r4, lr}
 800d36a:	4802      	ldr	r0, [pc, #8]	; (800d374 <__sinit_lock_release+0xc>)
 800d36c:	f7ff fc5c 	bl	800cc28 <__retarget_lock_release_recursive>
 800d370:	bd10      	pop	{r4, pc}
 800d372:	46c0      	nop			; (mov r8, r8)
 800d374:	20000542 	.word	0x20000542

0800d378 <__sinit>:
 800d378:	b513      	push	{r0, r1, r4, lr}
 800d37a:	0004      	movs	r4, r0
 800d37c:	f7ff ffec 	bl	800d358 <__sinit_lock_acquire>
 800d380:	69a3      	ldr	r3, [r4, #24]
 800d382:	2b00      	cmp	r3, #0
 800d384:	d002      	beq.n	800d38c <__sinit+0x14>
 800d386:	f7ff ffef 	bl	800d368 <__sinit_lock_release>
 800d38a:	bd13      	pop	{r0, r1, r4, pc}
 800d38c:	64a3      	str	r3, [r4, #72]	; 0x48
 800d38e:	64e3      	str	r3, [r4, #76]	; 0x4c
 800d390:	6523      	str	r3, [r4, #80]	; 0x50
 800d392:	4b13      	ldr	r3, [pc, #76]	; (800d3e0 <__sinit+0x68>)
 800d394:	4a13      	ldr	r2, [pc, #76]	; (800d3e4 <__sinit+0x6c>)
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	62a2      	str	r2, [r4, #40]	; 0x28
 800d39a:	9301      	str	r3, [sp, #4]
 800d39c:	42a3      	cmp	r3, r4
 800d39e:	d101      	bne.n	800d3a4 <__sinit+0x2c>
 800d3a0:	2301      	movs	r3, #1
 800d3a2:	61a3      	str	r3, [r4, #24]
 800d3a4:	0020      	movs	r0, r4
 800d3a6:	f000 f81f 	bl	800d3e8 <__sfp>
 800d3aa:	6060      	str	r0, [r4, #4]
 800d3ac:	0020      	movs	r0, r4
 800d3ae:	f000 f81b 	bl	800d3e8 <__sfp>
 800d3b2:	60a0      	str	r0, [r4, #8]
 800d3b4:	0020      	movs	r0, r4
 800d3b6:	f000 f817 	bl	800d3e8 <__sfp>
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	2104      	movs	r1, #4
 800d3be:	60e0      	str	r0, [r4, #12]
 800d3c0:	6860      	ldr	r0, [r4, #4]
 800d3c2:	f7ff ff77 	bl	800d2b4 <std>
 800d3c6:	2201      	movs	r2, #1
 800d3c8:	2109      	movs	r1, #9
 800d3ca:	68a0      	ldr	r0, [r4, #8]
 800d3cc:	f7ff ff72 	bl	800d2b4 <std>
 800d3d0:	2202      	movs	r2, #2
 800d3d2:	2112      	movs	r1, #18
 800d3d4:	68e0      	ldr	r0, [r4, #12]
 800d3d6:	f7ff ff6d 	bl	800d2b4 <std>
 800d3da:	2301      	movs	r3, #1
 800d3dc:	61a3      	str	r3, [r4, #24]
 800d3de:	e7d2      	b.n	800d386 <__sinit+0xe>
 800d3e0:	0800daac 	.word	0x0800daac
 800d3e4:	0800d2fd 	.word	0x0800d2fd

0800d3e8 <__sfp>:
 800d3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ea:	0007      	movs	r7, r0
 800d3ec:	f7ff ffa4 	bl	800d338 <__sfp_lock_acquire>
 800d3f0:	4b1f      	ldr	r3, [pc, #124]	; (800d470 <__sfp+0x88>)
 800d3f2:	681e      	ldr	r6, [r3, #0]
 800d3f4:	69b3      	ldr	r3, [r6, #24]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d102      	bne.n	800d400 <__sfp+0x18>
 800d3fa:	0030      	movs	r0, r6
 800d3fc:	f7ff ffbc 	bl	800d378 <__sinit>
 800d400:	3648      	adds	r6, #72	; 0x48
 800d402:	68b4      	ldr	r4, [r6, #8]
 800d404:	6873      	ldr	r3, [r6, #4]
 800d406:	3b01      	subs	r3, #1
 800d408:	d504      	bpl.n	800d414 <__sfp+0x2c>
 800d40a:	6833      	ldr	r3, [r6, #0]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d022      	beq.n	800d456 <__sfp+0x6e>
 800d410:	6836      	ldr	r6, [r6, #0]
 800d412:	e7f6      	b.n	800d402 <__sfp+0x1a>
 800d414:	220c      	movs	r2, #12
 800d416:	5ea5      	ldrsh	r5, [r4, r2]
 800d418:	2d00      	cmp	r5, #0
 800d41a:	d11a      	bne.n	800d452 <__sfp+0x6a>
 800d41c:	0020      	movs	r0, r4
 800d41e:	4b15      	ldr	r3, [pc, #84]	; (800d474 <__sfp+0x8c>)
 800d420:	3058      	adds	r0, #88	; 0x58
 800d422:	60e3      	str	r3, [r4, #12]
 800d424:	6665      	str	r5, [r4, #100]	; 0x64
 800d426:	f7ff fbfd 	bl	800cc24 <__retarget_lock_init_recursive>
 800d42a:	f7ff ff8d 	bl	800d348 <__sfp_lock_release>
 800d42e:	0020      	movs	r0, r4
 800d430:	2208      	movs	r2, #8
 800d432:	0029      	movs	r1, r5
 800d434:	6025      	str	r5, [r4, #0]
 800d436:	60a5      	str	r5, [r4, #8]
 800d438:	6065      	str	r5, [r4, #4]
 800d43a:	6125      	str	r5, [r4, #16]
 800d43c:	6165      	str	r5, [r4, #20]
 800d43e:	61a5      	str	r5, [r4, #24]
 800d440:	305c      	adds	r0, #92	; 0x5c
 800d442:	f7fb fc8e 	bl	8008d62 <memset>
 800d446:	6365      	str	r5, [r4, #52]	; 0x34
 800d448:	63a5      	str	r5, [r4, #56]	; 0x38
 800d44a:	64a5      	str	r5, [r4, #72]	; 0x48
 800d44c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800d44e:	0020      	movs	r0, r4
 800d450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d452:	3468      	adds	r4, #104	; 0x68
 800d454:	e7d7      	b.n	800d406 <__sfp+0x1e>
 800d456:	2104      	movs	r1, #4
 800d458:	0038      	movs	r0, r7
 800d45a:	f7ff ff57 	bl	800d30c <__sfmoreglue>
 800d45e:	1e04      	subs	r4, r0, #0
 800d460:	6030      	str	r0, [r6, #0]
 800d462:	d1d5      	bne.n	800d410 <__sfp+0x28>
 800d464:	f7ff ff70 	bl	800d348 <__sfp_lock_release>
 800d468:	230c      	movs	r3, #12
 800d46a:	603b      	str	r3, [r7, #0]
 800d46c:	e7ef      	b.n	800d44e <__sfp+0x66>
 800d46e:	46c0      	nop			; (mov r8, r8)
 800d470:	0800daac 	.word	0x0800daac
 800d474:	ffff0001 	.word	0xffff0001

0800d478 <_fwalk_reent>:
 800d478:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d47a:	0004      	movs	r4, r0
 800d47c:	0006      	movs	r6, r0
 800d47e:	2700      	movs	r7, #0
 800d480:	9101      	str	r1, [sp, #4]
 800d482:	3448      	adds	r4, #72	; 0x48
 800d484:	6863      	ldr	r3, [r4, #4]
 800d486:	68a5      	ldr	r5, [r4, #8]
 800d488:	9300      	str	r3, [sp, #0]
 800d48a:	9b00      	ldr	r3, [sp, #0]
 800d48c:	3b01      	subs	r3, #1
 800d48e:	9300      	str	r3, [sp, #0]
 800d490:	d504      	bpl.n	800d49c <_fwalk_reent+0x24>
 800d492:	6824      	ldr	r4, [r4, #0]
 800d494:	2c00      	cmp	r4, #0
 800d496:	d1f5      	bne.n	800d484 <_fwalk_reent+0xc>
 800d498:	0038      	movs	r0, r7
 800d49a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d49c:	89ab      	ldrh	r3, [r5, #12]
 800d49e:	2b01      	cmp	r3, #1
 800d4a0:	d908      	bls.n	800d4b4 <_fwalk_reent+0x3c>
 800d4a2:	220e      	movs	r2, #14
 800d4a4:	5eab      	ldrsh	r3, [r5, r2]
 800d4a6:	3301      	adds	r3, #1
 800d4a8:	d004      	beq.n	800d4b4 <_fwalk_reent+0x3c>
 800d4aa:	0029      	movs	r1, r5
 800d4ac:	0030      	movs	r0, r6
 800d4ae:	9b01      	ldr	r3, [sp, #4]
 800d4b0:	4798      	blx	r3
 800d4b2:	4307      	orrs	r7, r0
 800d4b4:	3568      	adds	r5, #104	; 0x68
 800d4b6:	e7e8      	b.n	800d48a <_fwalk_reent+0x12>

0800d4b8 <__swhatbuf_r>:
 800d4b8:	b570      	push	{r4, r5, r6, lr}
 800d4ba:	000e      	movs	r6, r1
 800d4bc:	001d      	movs	r5, r3
 800d4be:	230e      	movs	r3, #14
 800d4c0:	5ec9      	ldrsh	r1, [r1, r3]
 800d4c2:	0014      	movs	r4, r2
 800d4c4:	b096      	sub	sp, #88	; 0x58
 800d4c6:	2900      	cmp	r1, #0
 800d4c8:	da08      	bge.n	800d4dc <__swhatbuf_r+0x24>
 800d4ca:	220c      	movs	r2, #12
 800d4cc:	5eb3      	ldrsh	r3, [r6, r2]
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	602a      	str	r2, [r5, #0]
 800d4d2:	061b      	lsls	r3, r3, #24
 800d4d4:	d411      	bmi.n	800d4fa <__swhatbuf_r+0x42>
 800d4d6:	2380      	movs	r3, #128	; 0x80
 800d4d8:	00db      	lsls	r3, r3, #3
 800d4da:	e00f      	b.n	800d4fc <__swhatbuf_r+0x44>
 800d4dc:	466a      	mov	r2, sp
 800d4de:	f000 f91b 	bl	800d718 <_fstat_r>
 800d4e2:	2800      	cmp	r0, #0
 800d4e4:	dbf1      	blt.n	800d4ca <__swhatbuf_r+0x12>
 800d4e6:	23f0      	movs	r3, #240	; 0xf0
 800d4e8:	9901      	ldr	r1, [sp, #4]
 800d4ea:	021b      	lsls	r3, r3, #8
 800d4ec:	4019      	ands	r1, r3
 800d4ee:	4b05      	ldr	r3, [pc, #20]	; (800d504 <__swhatbuf_r+0x4c>)
 800d4f0:	18c9      	adds	r1, r1, r3
 800d4f2:	424b      	negs	r3, r1
 800d4f4:	4159      	adcs	r1, r3
 800d4f6:	6029      	str	r1, [r5, #0]
 800d4f8:	e7ed      	b.n	800d4d6 <__swhatbuf_r+0x1e>
 800d4fa:	2340      	movs	r3, #64	; 0x40
 800d4fc:	2000      	movs	r0, #0
 800d4fe:	6023      	str	r3, [r4, #0]
 800d500:	b016      	add	sp, #88	; 0x58
 800d502:	bd70      	pop	{r4, r5, r6, pc}
 800d504:	ffffe000 	.word	0xffffe000

0800d508 <__smakebuf_r>:
 800d508:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d50a:	2602      	movs	r6, #2
 800d50c:	898b      	ldrh	r3, [r1, #12]
 800d50e:	0005      	movs	r5, r0
 800d510:	000c      	movs	r4, r1
 800d512:	4233      	tst	r3, r6
 800d514:	d006      	beq.n	800d524 <__smakebuf_r+0x1c>
 800d516:	0023      	movs	r3, r4
 800d518:	3347      	adds	r3, #71	; 0x47
 800d51a:	6023      	str	r3, [r4, #0]
 800d51c:	6123      	str	r3, [r4, #16]
 800d51e:	2301      	movs	r3, #1
 800d520:	6163      	str	r3, [r4, #20]
 800d522:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800d524:	466a      	mov	r2, sp
 800d526:	ab01      	add	r3, sp, #4
 800d528:	f7ff ffc6 	bl	800d4b8 <__swhatbuf_r>
 800d52c:	9900      	ldr	r1, [sp, #0]
 800d52e:	0007      	movs	r7, r0
 800d530:	0028      	movs	r0, r5
 800d532:	f7fb fc8b 	bl	8008e4c <_malloc_r>
 800d536:	2800      	cmp	r0, #0
 800d538:	d108      	bne.n	800d54c <__smakebuf_r+0x44>
 800d53a:	220c      	movs	r2, #12
 800d53c:	5ea3      	ldrsh	r3, [r4, r2]
 800d53e:	059a      	lsls	r2, r3, #22
 800d540:	d4ef      	bmi.n	800d522 <__smakebuf_r+0x1a>
 800d542:	2203      	movs	r2, #3
 800d544:	4393      	bics	r3, r2
 800d546:	431e      	orrs	r6, r3
 800d548:	81a6      	strh	r6, [r4, #12]
 800d54a:	e7e4      	b.n	800d516 <__smakebuf_r+0xe>
 800d54c:	4b0f      	ldr	r3, [pc, #60]	; (800d58c <__smakebuf_r+0x84>)
 800d54e:	62ab      	str	r3, [r5, #40]	; 0x28
 800d550:	2380      	movs	r3, #128	; 0x80
 800d552:	89a2      	ldrh	r2, [r4, #12]
 800d554:	6020      	str	r0, [r4, #0]
 800d556:	4313      	orrs	r3, r2
 800d558:	81a3      	strh	r3, [r4, #12]
 800d55a:	9b00      	ldr	r3, [sp, #0]
 800d55c:	6120      	str	r0, [r4, #16]
 800d55e:	6163      	str	r3, [r4, #20]
 800d560:	9b01      	ldr	r3, [sp, #4]
 800d562:	2b00      	cmp	r3, #0
 800d564:	d00d      	beq.n	800d582 <__smakebuf_r+0x7a>
 800d566:	0028      	movs	r0, r5
 800d568:	230e      	movs	r3, #14
 800d56a:	5ee1      	ldrsh	r1, [r4, r3]
 800d56c:	f000 f8e6 	bl	800d73c <_isatty_r>
 800d570:	2800      	cmp	r0, #0
 800d572:	d006      	beq.n	800d582 <__smakebuf_r+0x7a>
 800d574:	2203      	movs	r2, #3
 800d576:	89a3      	ldrh	r3, [r4, #12]
 800d578:	4393      	bics	r3, r2
 800d57a:	001a      	movs	r2, r3
 800d57c:	2301      	movs	r3, #1
 800d57e:	4313      	orrs	r3, r2
 800d580:	81a3      	strh	r3, [r4, #12]
 800d582:	89a0      	ldrh	r0, [r4, #12]
 800d584:	4307      	orrs	r7, r0
 800d586:	81a7      	strh	r7, [r4, #12]
 800d588:	e7cb      	b.n	800d522 <__smakebuf_r+0x1a>
 800d58a:	46c0      	nop			; (mov r8, r8)
 800d58c:	0800d2fd 	.word	0x0800d2fd

0800d590 <_malloc_usable_size_r>:
 800d590:	1f0b      	subs	r3, r1, #4
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	1f18      	subs	r0, r3, #4
 800d596:	2b00      	cmp	r3, #0
 800d598:	da01      	bge.n	800d59e <_malloc_usable_size_r+0xe>
 800d59a:	580b      	ldr	r3, [r1, r0]
 800d59c:	18c0      	adds	r0, r0, r3
 800d59e:	4770      	bx	lr

0800d5a0 <_raise_r>:
 800d5a0:	b570      	push	{r4, r5, r6, lr}
 800d5a2:	0004      	movs	r4, r0
 800d5a4:	000d      	movs	r5, r1
 800d5a6:	291f      	cmp	r1, #31
 800d5a8:	d904      	bls.n	800d5b4 <_raise_r+0x14>
 800d5aa:	2316      	movs	r3, #22
 800d5ac:	6003      	str	r3, [r0, #0]
 800d5ae:	2001      	movs	r0, #1
 800d5b0:	4240      	negs	r0, r0
 800d5b2:	bd70      	pop	{r4, r5, r6, pc}
 800d5b4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d004      	beq.n	800d5c4 <_raise_r+0x24>
 800d5ba:	008a      	lsls	r2, r1, #2
 800d5bc:	189b      	adds	r3, r3, r2
 800d5be:	681a      	ldr	r2, [r3, #0]
 800d5c0:	2a00      	cmp	r2, #0
 800d5c2:	d108      	bne.n	800d5d6 <_raise_r+0x36>
 800d5c4:	0020      	movs	r0, r4
 800d5c6:	f000 f831 	bl	800d62c <_getpid_r>
 800d5ca:	002a      	movs	r2, r5
 800d5cc:	0001      	movs	r1, r0
 800d5ce:	0020      	movs	r0, r4
 800d5d0:	f000 f81a 	bl	800d608 <_kill_r>
 800d5d4:	e7ed      	b.n	800d5b2 <_raise_r+0x12>
 800d5d6:	2000      	movs	r0, #0
 800d5d8:	2a01      	cmp	r2, #1
 800d5da:	d0ea      	beq.n	800d5b2 <_raise_r+0x12>
 800d5dc:	1c51      	adds	r1, r2, #1
 800d5de:	d103      	bne.n	800d5e8 <_raise_r+0x48>
 800d5e0:	2316      	movs	r3, #22
 800d5e2:	3001      	adds	r0, #1
 800d5e4:	6023      	str	r3, [r4, #0]
 800d5e6:	e7e4      	b.n	800d5b2 <_raise_r+0x12>
 800d5e8:	2400      	movs	r4, #0
 800d5ea:	0028      	movs	r0, r5
 800d5ec:	601c      	str	r4, [r3, #0]
 800d5ee:	4790      	blx	r2
 800d5f0:	0020      	movs	r0, r4
 800d5f2:	e7de      	b.n	800d5b2 <_raise_r+0x12>

0800d5f4 <raise>:
 800d5f4:	b510      	push	{r4, lr}
 800d5f6:	4b03      	ldr	r3, [pc, #12]	; (800d604 <raise+0x10>)
 800d5f8:	0001      	movs	r1, r0
 800d5fa:	6818      	ldr	r0, [r3, #0]
 800d5fc:	f7ff ffd0 	bl	800d5a0 <_raise_r>
 800d600:	bd10      	pop	{r4, pc}
 800d602:	46c0      	nop			; (mov r8, r8)
 800d604:	2000000c 	.word	0x2000000c

0800d608 <_kill_r>:
 800d608:	2300      	movs	r3, #0
 800d60a:	b570      	push	{r4, r5, r6, lr}
 800d60c:	4d06      	ldr	r5, [pc, #24]	; (800d628 <_kill_r+0x20>)
 800d60e:	0004      	movs	r4, r0
 800d610:	0008      	movs	r0, r1
 800d612:	0011      	movs	r1, r2
 800d614:	602b      	str	r3, [r5, #0]
 800d616:	f7f7 f937 	bl	8004888 <_kill>
 800d61a:	1c43      	adds	r3, r0, #1
 800d61c:	d103      	bne.n	800d626 <_kill_r+0x1e>
 800d61e:	682b      	ldr	r3, [r5, #0]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d000      	beq.n	800d626 <_kill_r+0x1e>
 800d624:	6023      	str	r3, [r4, #0]
 800d626:	bd70      	pop	{r4, r5, r6, pc}
 800d628:	2000053c 	.word	0x2000053c

0800d62c <_getpid_r>:
 800d62c:	b510      	push	{r4, lr}
 800d62e:	f7f7 f925 	bl	800487c <_getpid>
 800d632:	bd10      	pop	{r4, pc}

0800d634 <__sread>:
 800d634:	b570      	push	{r4, r5, r6, lr}
 800d636:	000c      	movs	r4, r1
 800d638:	250e      	movs	r5, #14
 800d63a:	5f49      	ldrsh	r1, [r1, r5]
 800d63c:	f000 f8a4 	bl	800d788 <_read_r>
 800d640:	2800      	cmp	r0, #0
 800d642:	db03      	blt.n	800d64c <__sread+0x18>
 800d644:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800d646:	181b      	adds	r3, r3, r0
 800d648:	6563      	str	r3, [r4, #84]	; 0x54
 800d64a:	bd70      	pop	{r4, r5, r6, pc}
 800d64c:	89a3      	ldrh	r3, [r4, #12]
 800d64e:	4a02      	ldr	r2, [pc, #8]	; (800d658 <__sread+0x24>)
 800d650:	4013      	ands	r3, r2
 800d652:	81a3      	strh	r3, [r4, #12]
 800d654:	e7f9      	b.n	800d64a <__sread+0x16>
 800d656:	46c0      	nop			; (mov r8, r8)
 800d658:	ffffefff 	.word	0xffffefff

0800d65c <__swrite>:
 800d65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d65e:	001f      	movs	r7, r3
 800d660:	898b      	ldrh	r3, [r1, #12]
 800d662:	0005      	movs	r5, r0
 800d664:	000c      	movs	r4, r1
 800d666:	0016      	movs	r6, r2
 800d668:	05db      	lsls	r3, r3, #23
 800d66a:	d505      	bpl.n	800d678 <__swrite+0x1c>
 800d66c:	230e      	movs	r3, #14
 800d66e:	5ec9      	ldrsh	r1, [r1, r3]
 800d670:	2200      	movs	r2, #0
 800d672:	2302      	movs	r3, #2
 800d674:	f000 f874 	bl	800d760 <_lseek_r>
 800d678:	89a3      	ldrh	r3, [r4, #12]
 800d67a:	4a05      	ldr	r2, [pc, #20]	; (800d690 <__swrite+0x34>)
 800d67c:	0028      	movs	r0, r5
 800d67e:	4013      	ands	r3, r2
 800d680:	81a3      	strh	r3, [r4, #12]
 800d682:	0032      	movs	r2, r6
 800d684:	230e      	movs	r3, #14
 800d686:	5ee1      	ldrsh	r1, [r4, r3]
 800d688:	003b      	movs	r3, r7
 800d68a:	f000 f81f 	bl	800d6cc <_write_r>
 800d68e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d690:	ffffefff 	.word	0xffffefff

0800d694 <__sseek>:
 800d694:	b570      	push	{r4, r5, r6, lr}
 800d696:	000c      	movs	r4, r1
 800d698:	250e      	movs	r5, #14
 800d69a:	5f49      	ldrsh	r1, [r1, r5]
 800d69c:	f000 f860 	bl	800d760 <_lseek_r>
 800d6a0:	89a3      	ldrh	r3, [r4, #12]
 800d6a2:	1c42      	adds	r2, r0, #1
 800d6a4:	d103      	bne.n	800d6ae <__sseek+0x1a>
 800d6a6:	4a05      	ldr	r2, [pc, #20]	; (800d6bc <__sseek+0x28>)
 800d6a8:	4013      	ands	r3, r2
 800d6aa:	81a3      	strh	r3, [r4, #12]
 800d6ac:	bd70      	pop	{r4, r5, r6, pc}
 800d6ae:	2280      	movs	r2, #128	; 0x80
 800d6b0:	0152      	lsls	r2, r2, #5
 800d6b2:	4313      	orrs	r3, r2
 800d6b4:	81a3      	strh	r3, [r4, #12]
 800d6b6:	6560      	str	r0, [r4, #84]	; 0x54
 800d6b8:	e7f8      	b.n	800d6ac <__sseek+0x18>
 800d6ba:	46c0      	nop			; (mov r8, r8)
 800d6bc:	ffffefff 	.word	0xffffefff

0800d6c0 <__sclose>:
 800d6c0:	b510      	push	{r4, lr}
 800d6c2:	230e      	movs	r3, #14
 800d6c4:	5ec9      	ldrsh	r1, [r1, r3]
 800d6c6:	f000 f815 	bl	800d6f4 <_close_r>
 800d6ca:	bd10      	pop	{r4, pc}

0800d6cc <_write_r>:
 800d6cc:	b570      	push	{r4, r5, r6, lr}
 800d6ce:	0004      	movs	r4, r0
 800d6d0:	0008      	movs	r0, r1
 800d6d2:	0011      	movs	r1, r2
 800d6d4:	001a      	movs	r2, r3
 800d6d6:	2300      	movs	r3, #0
 800d6d8:	4d05      	ldr	r5, [pc, #20]	; (800d6f0 <_write_r+0x24>)
 800d6da:	602b      	str	r3, [r5, #0]
 800d6dc:	f7f7 f90d 	bl	80048fa <_write>
 800d6e0:	1c43      	adds	r3, r0, #1
 800d6e2:	d103      	bne.n	800d6ec <_write_r+0x20>
 800d6e4:	682b      	ldr	r3, [r5, #0]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d000      	beq.n	800d6ec <_write_r+0x20>
 800d6ea:	6023      	str	r3, [r4, #0]
 800d6ec:	bd70      	pop	{r4, r5, r6, pc}
 800d6ee:	46c0      	nop			; (mov r8, r8)
 800d6f0:	2000053c 	.word	0x2000053c

0800d6f4 <_close_r>:
 800d6f4:	2300      	movs	r3, #0
 800d6f6:	b570      	push	{r4, r5, r6, lr}
 800d6f8:	4d06      	ldr	r5, [pc, #24]	; (800d714 <_close_r+0x20>)
 800d6fa:	0004      	movs	r4, r0
 800d6fc:	0008      	movs	r0, r1
 800d6fe:	602b      	str	r3, [r5, #0]
 800d700:	f7f7 f917 	bl	8004932 <_close>
 800d704:	1c43      	adds	r3, r0, #1
 800d706:	d103      	bne.n	800d710 <_close_r+0x1c>
 800d708:	682b      	ldr	r3, [r5, #0]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d000      	beq.n	800d710 <_close_r+0x1c>
 800d70e:	6023      	str	r3, [r4, #0]
 800d710:	bd70      	pop	{r4, r5, r6, pc}
 800d712:	46c0      	nop			; (mov r8, r8)
 800d714:	2000053c 	.word	0x2000053c

0800d718 <_fstat_r>:
 800d718:	2300      	movs	r3, #0
 800d71a:	b570      	push	{r4, r5, r6, lr}
 800d71c:	4d06      	ldr	r5, [pc, #24]	; (800d738 <_fstat_r+0x20>)
 800d71e:	0004      	movs	r4, r0
 800d720:	0008      	movs	r0, r1
 800d722:	0011      	movs	r1, r2
 800d724:	602b      	str	r3, [r5, #0]
 800d726:	f7f7 f90e 	bl	8004946 <_fstat>
 800d72a:	1c43      	adds	r3, r0, #1
 800d72c:	d103      	bne.n	800d736 <_fstat_r+0x1e>
 800d72e:	682b      	ldr	r3, [r5, #0]
 800d730:	2b00      	cmp	r3, #0
 800d732:	d000      	beq.n	800d736 <_fstat_r+0x1e>
 800d734:	6023      	str	r3, [r4, #0]
 800d736:	bd70      	pop	{r4, r5, r6, pc}
 800d738:	2000053c 	.word	0x2000053c

0800d73c <_isatty_r>:
 800d73c:	2300      	movs	r3, #0
 800d73e:	b570      	push	{r4, r5, r6, lr}
 800d740:	4d06      	ldr	r5, [pc, #24]	; (800d75c <_isatty_r+0x20>)
 800d742:	0004      	movs	r4, r0
 800d744:	0008      	movs	r0, r1
 800d746:	602b      	str	r3, [r5, #0]
 800d748:	f7f7 f90b 	bl	8004962 <_isatty>
 800d74c:	1c43      	adds	r3, r0, #1
 800d74e:	d103      	bne.n	800d758 <_isatty_r+0x1c>
 800d750:	682b      	ldr	r3, [r5, #0]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d000      	beq.n	800d758 <_isatty_r+0x1c>
 800d756:	6023      	str	r3, [r4, #0]
 800d758:	bd70      	pop	{r4, r5, r6, pc}
 800d75a:	46c0      	nop			; (mov r8, r8)
 800d75c:	2000053c 	.word	0x2000053c

0800d760 <_lseek_r>:
 800d760:	b570      	push	{r4, r5, r6, lr}
 800d762:	0004      	movs	r4, r0
 800d764:	0008      	movs	r0, r1
 800d766:	0011      	movs	r1, r2
 800d768:	001a      	movs	r2, r3
 800d76a:	2300      	movs	r3, #0
 800d76c:	4d05      	ldr	r5, [pc, #20]	; (800d784 <_lseek_r+0x24>)
 800d76e:	602b      	str	r3, [r5, #0]
 800d770:	f7f7 f900 	bl	8004974 <_lseek>
 800d774:	1c43      	adds	r3, r0, #1
 800d776:	d103      	bne.n	800d780 <_lseek_r+0x20>
 800d778:	682b      	ldr	r3, [r5, #0]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d000      	beq.n	800d780 <_lseek_r+0x20>
 800d77e:	6023      	str	r3, [r4, #0]
 800d780:	bd70      	pop	{r4, r5, r6, pc}
 800d782:	46c0      	nop			; (mov r8, r8)
 800d784:	2000053c 	.word	0x2000053c

0800d788 <_read_r>:
 800d788:	b570      	push	{r4, r5, r6, lr}
 800d78a:	0004      	movs	r4, r0
 800d78c:	0008      	movs	r0, r1
 800d78e:	0011      	movs	r1, r2
 800d790:	001a      	movs	r2, r3
 800d792:	2300      	movs	r3, #0
 800d794:	4d05      	ldr	r5, [pc, #20]	; (800d7ac <_read_r+0x24>)
 800d796:	602b      	str	r3, [r5, #0]
 800d798:	f7f7 f892 	bl	80048c0 <_read>
 800d79c:	1c43      	adds	r3, r0, #1
 800d79e:	d103      	bne.n	800d7a8 <_read_r+0x20>
 800d7a0:	682b      	ldr	r3, [r5, #0]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d000      	beq.n	800d7a8 <_read_r+0x20>
 800d7a6:	6023      	str	r3, [r4, #0]
 800d7a8:	bd70      	pop	{r4, r5, r6, pc}
 800d7aa:	46c0      	nop			; (mov r8, r8)
 800d7ac:	2000053c 	.word	0x2000053c

0800d7b0 <_init>:
 800d7b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7b2:	46c0      	nop			; (mov r8, r8)
 800d7b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7b6:	bc08      	pop	{r3}
 800d7b8:	469e      	mov	lr, r3
 800d7ba:	4770      	bx	lr

0800d7bc <_fini>:
 800d7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7be:	46c0      	nop			; (mov r8, r8)
 800d7c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7c2:	bc08      	pop	{r3}
 800d7c4:	469e      	mov	lr, r3
 800d7c6:	4770      	bx	lr
