set_property IOSTANDARD TMDS_33 [get_ports TMDS_IN_clk_p]
set_property IOSTANDARD LVCMOS33 [get_ports HDMI_EDID_scl_io]
set_property IOSTANDARD LVCMOS33 [get_ports HDMI_EDID_sda_io]
set_property IOSTANDARD LVCMOS33 [get_ports binary_data]
set_property IOSTANDARD LVCMOS33 [get_ports binary_data_valid]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports rst_n]
set_property IOSTANDARD TMDS_33 [get_ports {TMDS_IN_data_p[2]}]
set_property IOSTANDARD TMDS_33 [get_ports {TMDS_IN_data_p[1]}]
set_property PACKAGE_PIN R19 [get_ports HDMI_EDID_scl_io]
set_property PACKAGE_PIN T19 [get_ports HDMI_EDID_sda_io]
set_property PACKAGE_PIN U18 [get_ports TMDS_IN_clk_p]
set_property PACKAGE_PIN Y14 [get_ports binary_data]
set_property PACKAGE_PIN V18 [get_ports binary_data_valid]
set_property PACKAGE_PIN N18 [get_ports clk]
set_property PACKAGE_PIN T12 [get_ports rst_n]
set_property PACKAGE_PIN N20 [get_ports {TMDS_IN_data_p[2]}]
set_property PACKAGE_PIN T20 [get_ports {TMDS_IN_data_p[1]}]
set_property PACKAGE_PIN V20 [get_ports {TMDS_IN_data_p[0]}]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_1]
