TimeQuest Timing Analyzer report for DE2_115
Sat Feb 07 02:15:57 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 17. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. MTBF Summary
 29. Synchronizer Summary
 30. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 45. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. MTBF Summary
 57. Synchronizer Summary
 58. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 62. Fast 1200mV 0C Model Setup Summary
 63. Fast 1200mV 0C Model Hold Summary
 64. Fast 1200mV 0C Model Recovery Summary
 65. Fast 1200mV 0C Model Removal Summary
 66. Fast 1200mV 0C Model Minimum Pulse Width Summary
 67. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 68. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 70. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 72. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 74. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. MTBF Summary
 84. Synchronizer Summary
 85. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 89. Multicorner Timing Analysis Summary
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Board Trace Model Assignments
 95. Input Transition Times
 96. Signal Integrity Metrics (Slow 1200mv 0c Model)
 97. Signal Integrity Metrics (Slow 1200mv 85c Model)
 98. Signal Integrity Metrics (Fast 1200mv 0c Model)
 99. Setup Transfers
100. Hold Transfers
101. Recovery Transfers
102. Removal Transfers
103. Report TCCS
104. Report RSKM
105. Unconstrained Paths
106. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_115                                           ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.78        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  14.3%      ;
;     3-4 processors         ;   7.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_115.SDC   ; OK     ; Sat Feb 07 02:15:48 2015 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK2_50           ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK2_50 }           ;
; CLOCK3_50           ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK3_50 }           ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 85.23 MHz  ; 85.23 MHz       ; CLOCK_50            ;      ;
; 149.32 MHz ; 149.32 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 5.943  ; 0.000         ;
; altera_reserved_tck ; 46.731 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.278 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 3.646  ; 0.000         ;
; altera_reserved_tck ; 47.955 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.000 ; 0.000         ;
; CLOCK_50            ; 5.751 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.412  ; 0.000              ;
; CLOCK2_50           ; 16.000 ; 0.000              ;
; CLOCK3_50           ; 16.000 ; 0.000              ;
; altera_reserved_tck ; 49.557 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                             ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.943 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.080      ; 4.135      ;
; 6.353 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.080      ; 3.725      ;
; 6.446 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[2]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.086      ; 3.638      ;
; 6.602 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 3.483      ;
; 6.755 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[18]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 3.326      ;
; 6.779 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[31]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.075      ; 3.294      ;
; 6.793 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[6]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 3.292      ;
; 6.813 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[17]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 3.269      ;
; 6.819 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[17]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 3.263      ;
; 6.832 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.080      ; 3.246      ;
; 6.886 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.080      ; 3.192      ;
; 6.902 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[18]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 3.179      ;
; 6.950 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.080      ; 3.128      ;
; 6.960 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[6]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 3.125      ;
; 6.963 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.080      ; 3.115      ;
; 6.971 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[21]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 3.111      ;
; 6.972 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 3.109      ;
; 6.976 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[31]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.075      ; 3.097      ;
; 6.991 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[9]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 3.091      ;
; 7.009 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 3.076      ;
; 7.016 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[13]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 3.066      ;
; 7.021 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.086      ; 3.063      ;
; 7.027 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 3.054      ;
; 7.037 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[0]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 3.048      ;
; 7.038 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[14]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.233     ; 2.727      ;
; 7.038 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[30]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.233     ; 2.727      ;
; 7.112 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.080      ; 2.966      ;
; 7.119 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.080      ; 2.959      ;
; 7.159 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[9]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.923      ;
; 7.170 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[2]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.086      ; 2.914      ;
; 7.208 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.086      ; 2.876      ;
; 7.225 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[8]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.078      ; 2.851      ;
; 7.258 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[0]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 2.827      ;
; 7.259 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.086      ; 2.825      ;
; 7.274 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.086      ; 2.810      ;
; 7.276 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.086      ; 2.808      ;
; 7.307 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[13]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.775      ;
; 7.308 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[17]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 2.461      ;
; 7.319 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 2.762      ;
; 7.350 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 2.735      ;
; 7.354 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 2.727      ;
; 7.362 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 2.719      ;
; 7.363 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 2.718      ;
; 7.367 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[25]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.078      ; 2.709      ;
; 7.373 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[1]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 2.396      ;
; 7.373 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[24]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.080      ; 2.705      ;
; 7.379 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[2]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.086      ; 2.705      ;
; 7.379 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 2.706      ;
; 7.385 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[20]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.697      ;
; 7.395 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[14]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.233     ; 2.370      ;
; 7.410 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[20]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.672      ;
; 7.418 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[25]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.078      ; 2.658      ;
; 7.419 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[4]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 2.666      ;
; 7.426 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[18]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 2.655      ;
; 7.427 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[30]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.233     ; 2.338      ;
; 7.431 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.086      ; 2.653      ;
; 7.432 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.086      ; 2.652      ;
; 7.434 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.086      ; 2.650      ;
; 7.441 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[21]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.641      ;
; 7.449 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[18]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 2.632      ;
; 7.474 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[6]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 2.611      ;
; 7.486 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[6]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 2.599      ;
; 7.499 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 2.582      ;
; 7.504 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 2.577      ;
; 7.504 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[31]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.075      ; 2.569      ;
; 7.507 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[17]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.575      ;
; 7.508 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[17]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.574      ;
; 7.510 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[31]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.075      ; 2.563      ;
; 7.514 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 2.567      ;
; 7.519 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 2.562      ;
; 7.524 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[23]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.075      ; 2.549      ;
; 7.527 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 2.558      ;
; 7.551 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 2.534      ;
; 7.574 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[8]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.082      ; 2.506      ;
; 7.596 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[1]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.486      ;
; 7.614 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[1]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.468      ;
; 7.645 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[26]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.083      ; 2.436      ;
; 7.649 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[21]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.433      ;
; 7.664 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[16]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.240     ; 2.094      ;
; 7.672 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[9]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.410      ;
; 7.685 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[5]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.397      ;
; 7.687 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[5]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.395      ;
; 7.691 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[7]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.388      ;
; 7.691 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[13]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.391      ;
; 7.692 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[9]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.390      ;
; 7.692 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[23]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.075      ; 2.381      ;
; 7.694 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[2]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.086      ; 2.390      ;
; 7.699 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[0]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.240     ; 2.059      ;
; 7.699 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[28]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.080      ; 2.379      ;
; 7.712 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[16]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.370      ;
; 7.726 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[24]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.356      ;
; 7.728 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[29]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.080      ; 2.350      ;
; 7.761 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[16]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.084      ; 2.321      ;
; 7.765 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[17]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 2.004      ;
; 7.765 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[1]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.229     ; 2.004      ;
; 7.766 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[12]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.080      ; 2.312      ;
; 7.782 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[4]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 2.303      ;
; 7.793 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[0]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.087      ; 2.292      ;
; 7.845 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[15]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.234      ;
; 7.847 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[27]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.075      ; 2.226      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.731 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 3.386      ;
; 46.863 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.283      ;
; 46.986 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 3.130      ;
; 47.070 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.076      ;
; 47.206 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.940      ;
; 47.214 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 2.899      ;
; 47.491 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.650      ;
; 47.665 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.483      ;
; 47.696 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.452      ;
; 47.767 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.382      ;
; 47.781 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.357      ;
; 48.035 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.113      ;
; 48.066 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 2.050      ;
; 48.248 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 1.888      ;
; 48.309 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 1.839      ;
; 48.444 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 1.704      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.586      ;
; 93.939 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.949      ;
; 93.939 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.949      ;
; 93.939 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.949      ;
; 93.939 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.949      ;
; 93.939 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.949      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.173 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.717      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.539      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.711 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.178      ;
; 94.770 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.157      ;
; 94.770 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.157      ;
; 94.770 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.157      ;
; 94.809 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.080      ;
; 94.809 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.080      ;
; 94.809 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.080      ;
; 94.809 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.080      ;
; 94.809 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.080      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.887 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.002      ;
; 94.986 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.902      ;
; 94.986 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.902      ;
; 94.986 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.902      ;
; 94.986 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.902      ;
; 94.986 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.902      ;
; 95.058 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.832      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.278 ; nios2processor:u0|nios2processor_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 0.945      ;
; 0.279 ; nios2processor:u0|nios2processor_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 0.946      ;
; 0.333 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[4]                                                                                                                                                                 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.003      ;
; 0.340 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[10]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.012      ;
; 0.340 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                                 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.010      ;
; 0.344 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[24]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.011      ;
; 0.347 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[20]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.014      ;
; 0.347 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.017      ;
; 0.348 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[15]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.014      ;
; 0.356 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[2]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.021      ;
; 0.357 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[25]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.024      ;
; 0.364 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[8]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.036      ;
; 0.365 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.022      ;
; 0.365 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[29]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.037      ;
; 0.368 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[14]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.034      ;
; 0.369 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[26]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.036      ;
; 0.369 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[28]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.036      ;
; 0.372 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[7]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.038      ;
; 0.372 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.042      ;
; 0.375 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[11]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.042      ;
; 0.375 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[5]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.035      ;
; 0.375 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                                 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.045      ;
; 0.380 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[31]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.047      ;
; 0.382 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[12]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.054      ;
; 0.384 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[27]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.051      ;
; 0.388 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[8]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.048      ;
; 0.389 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[5]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.049      ;
; 0.391 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.048      ;
; 0.393 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[3]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.065      ;
; 0.397 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.054      ;
; 0.398 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[23]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.064      ;
; 0.399 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[7]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.059      ;
; 0.400 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2processor:u0|nios2processor_cpu:cpu|i_read                                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                            ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                            ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                    ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                    ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                             ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                             ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                             ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[5]                                                                                                                                                                      ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_cpu:cpu|d_write                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                    ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                             ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_active                                                                                                                                                                       ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                         ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                         ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                         ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                             ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                               ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                               ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_cpu:cpu|A_ienable_reg_irq0                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|A_ienable_reg_irq0                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|woverflow                                                                                                                                                                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                             ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonWr                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonWr                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonRd                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonRd                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                           ; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_error                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|resetlatch                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[30]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.069      ;
; 0.402 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                   ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                               ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                   ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                   ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg|oci_single_step_mode                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|probepresent                                 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|ac                                                                                                                                                                       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|rvalid                                                                                                                                                                   ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_go                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[0]                                                                                                                                                                      ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                       ; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[6]                                                                                                                                                                      ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_active                                                                                                                                                                     ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|d_read                                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|A_shift_rot_stall                                                                                                                                                                    ; nios2processor:u0|nios2processor_cpu:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_active                                                                                                                                                                       ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2processor:u0|nios2processor_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                          ; nios2processor:u0|nios2processor_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[7]                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                         ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                               ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                                                                                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.421 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.427 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.436 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.449 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.716      ;
; 0.451 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[3]                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[5]                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[37]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.720      ;
; 0.475 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.742      ;
; 0.480 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.482 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.748      ;
; 0.483 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.749      ;
; 0.490 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.756      ;
; 0.554 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.560 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[10]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.575 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.600 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[1]                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.869      ;
; 0.600 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.604 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[36]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.871      ;
; 0.607 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.609 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.610 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.621 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.888      ;
; 0.623 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.890      ;
; 0.629 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.895      ;
; 0.631 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.897      ;
; 0.637 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.904      ;
; 0.638 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.904      ;
; 0.640 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                           ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.914      ;
; 0.653 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.920      ;
; 0.656 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.922      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.646  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[19]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.046      ; 6.398      ;
; 3.646  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.046      ; 6.398      ;
; 3.646  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[23]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.046      ; 6.398      ;
; 3.646  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.046      ; 6.398      ;
; 3.646  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[11]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.046      ; 6.398      ;
; 3.646  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[27]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.046      ; 6.398      ;
; 3.646  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[31]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.046      ; 6.398      ;
; 3.646  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[15]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.046      ; 6.398      ;
; 3.660  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.052      ; 6.390      ;
; 3.660  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.052      ; 6.390      ;
; 3.660  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.052      ; 6.390      ;
; 3.660  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[22]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.052      ; 6.390      ;
; 3.660  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[26]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.052      ; 6.390      ;
; 3.660  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.052      ; 6.390      ;
; 3.660  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.052      ; 6.390      ;
; 3.660  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.052      ; 6.390      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 6.386      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 6.386      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 6.386      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 6.386      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.053      ; 6.390      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.053      ; 6.390      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 6.386      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 6.386      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.053      ; 6.390      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[24]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.053      ; 6.390      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 6.386      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 6.386      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[28]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.053      ; 6.390      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.053      ; 6.390      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 6.386      ;
; 3.661  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 6.386      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[2]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[3]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[4]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[5]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[6]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[7]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[8]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[9]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[10]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[11]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[12]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[13]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[14]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[15]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[2]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[3]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[4]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[5]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[6]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[7]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[8]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[9]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[10]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[11]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[12]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[13]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[14]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.068 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[15]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.263     ; 6.445      ;
; 13.079 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.254     ; 6.443      ;
; 13.079 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.254     ; 6.443      ;
; 13.079 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.254     ; 6.443      ;
; 13.079 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.254     ; 6.443      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.955 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 2.159      ;
; 48.324 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 1.824      ;
; 97.278 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.598      ;
; 97.278 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.598      ;
; 97.278 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.598      ;
; 97.278 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.598      ;
; 97.278 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.598      ;
; 97.278 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.598      ;
; 97.278 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.598      ;
; 97.278 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 2.598      ;
; 97.283 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.598      ;
; 97.318 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.559      ;
; 97.318 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.559      ;
; 97.318 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.559      ;
; 97.554 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.321      ;
; 97.554 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 2.321      ;
; 97.604 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.273      ;
; 97.604 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.273      ;
; 97.604 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.273      ;
; 97.604 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.273      ;
; 97.604 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.273      ;
; 97.604 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.273      ;
; 97.604 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.273      ;
; 97.604 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.273      ;
; 97.604 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.273      ;
; 97.604 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.273      ;
; 97.604 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.273      ;
; 97.604 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.273      ;
; 97.721 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.159      ;
; 97.721 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.159      ;
; 97.721 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.159      ;
; 97.721 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.159      ;
; 97.721 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.159      ;
; 97.721 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.159      ;
; 97.721 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.159      ;
; 97.721 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.159      ;
; 97.721 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.159      ;
; 97.755 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.161      ;
; 97.758 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.157      ;
; 97.758 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.157      ;
; 97.758 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.157      ;
; 97.758 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.157      ;
; 97.758 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.157      ;
; 97.758 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.157      ;
; 98.076 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.840      ;
; 98.076 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.840      ;
; 98.076 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.840      ;
; 98.076 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.840      ;
; 98.105 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.812      ;
; 98.105 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.812      ;
; 98.105 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.812      ;
; 98.105 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.812      ;
; 98.278 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.639      ;
; 98.278 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.639      ;
; 98.278 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.639      ;
; 98.278 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.639      ;
; 98.278 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.639      ;
; 98.278 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.639      ;
; 98.278 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.639      ;
; 98.278 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.639      ;
; 98.278 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.639      ;
; 98.278 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.639      ;
; 98.328 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.590      ;
; 98.328 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.590      ;
; 98.328 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.590      ;
; 98.328 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.590      ;
; 98.328 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.590      ;
; 98.328 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.590      ;
; 98.328 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.590      ;
; 98.328 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.590      ;
; 98.328 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.590      ;
; 98.328 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.590      ;
; 98.431 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.487      ;
; 98.431 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.487      ;
; 98.510 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.407      ;
; 98.510 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.407      ;
; 98.510 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.407      ;
; 98.510 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.407      ;
; 98.510 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.407      ;
; 98.510 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.407      ;
; 98.510 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.407      ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.000  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.267      ;
; 1.000  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.267      ;
; 1.000  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.267      ;
; 1.000  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.267      ;
; 1.000  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.267      ;
; 1.000  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.267      ;
; 1.000  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.267      ;
; 1.057  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.323      ;
; 1.057  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.323      ;
; 1.183  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.451      ;
; 1.183  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.451      ;
; 1.183  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.451      ;
; 1.183  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.451      ;
; 1.183  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.451      ;
; 1.183  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.451      ;
; 1.183  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.451      ;
; 1.183  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.451      ;
; 1.183  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.451      ;
; 1.183  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.451      ;
; 1.225  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.490      ;
; 1.225  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.490      ;
; 1.225  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.490      ;
; 1.225  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.490      ;
; 1.225  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.490      ;
; 1.225  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.490      ;
; 1.225  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.490      ;
; 1.225  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.490      ;
; 1.225  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.490      ;
; 1.225  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.490      ;
; 1.418  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.684      ;
; 1.418  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.684      ;
; 1.418  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.684      ;
; 1.418  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.684      ;
; 1.443  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.708      ;
; 1.443  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.708      ;
; 1.443  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.708      ;
; 1.443  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.708      ;
; 1.751  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.028      ;
; 1.751  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.028      ;
; 1.751  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.028      ;
; 1.751  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.028      ;
; 1.751  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.028      ;
; 1.751  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.028      ;
; 1.751  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.028      ;
; 1.751  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.028      ;
; 1.751  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.028      ;
; 1.756  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.020      ;
; 1.759  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.024      ;
; 1.759  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.024      ;
; 1.759  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.024      ;
; 1.759  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.024      ;
; 1.759  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.024      ;
; 1.759  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.024      ;
; 1.853  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.127      ;
; 1.853  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.127      ;
; 1.853  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.127      ;
; 1.853  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.127      ;
; 1.853  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.127      ;
; 1.853  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.127      ;
; 1.853  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.127      ;
; 1.853  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.127      ;
; 1.853  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.127      ;
; 1.853  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.127      ;
; 1.853  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.127      ;
; 1.853  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.127      ;
; 1.880  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.152      ;
; 1.880  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.152      ;
; 2.133  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.407      ;
; 2.133  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.407      ;
; 2.133  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.407      ;
; 2.182  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.460      ;
; 2.184  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.457      ;
; 2.184  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.457      ;
; 2.184  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.457      ;
; 2.184  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.457      ;
; 2.184  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.457      ;
; 2.184  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.457      ;
; 2.184  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.457      ;
; 2.184  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.457      ;
; 51.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.314      ; 1.684      ;
; 51.495 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.327      ; 2.028      ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 6.072      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 6.072      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 6.072      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 6.070      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|i_read                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 6.072      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 6.068      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 6.068      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 6.068      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 6.071      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 6.071      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 6.071      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 6.071      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 6.072      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 6.071      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 6.071      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[22]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 6.069      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 6.072      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 6.072      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 6.072      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_valid_mem_d1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 6.068      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_slow_inst_result[6]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 6.069      ;
; 5.751 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_slow_inst_result[22]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 6.069      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 6.071      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 6.071      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 6.071      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[6]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[12]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[13]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[22]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[28]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data[12]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data[13]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data[22]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data[28]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|wait_for_one_post_bret_inst                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 6.070      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_inst_result[22]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_inst_result[28]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_inst_result[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_inst_result[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.752 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_inst_result[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 6.063      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[0]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[1]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[3]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[4]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[5]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|D_pc[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 6.053      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|D_pc[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 6.053      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_data_first                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 6.054      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_read                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 6.054      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[3]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[4]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_offset[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 6.057      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[5]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 6.053      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mem_stall                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[4]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 6.053      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|F_pc[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 6.053      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_valid                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[3]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[4]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 6.056      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_data_starting                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 6.054      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_starting                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 6.054      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|D_pc[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 6.053      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_want_fill                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[3]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 6.054      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_data_offset[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 6.057      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|E_src2_reg[20]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 6.051      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_last_transfer_d1                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 6.053      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_need_extra_stall                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 6.053      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[3]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_ld_bypass_delayed                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 6.053      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_ctrl_st                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 6.053      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[2]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 6.055      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[17]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 6.055      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[26]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 6.055      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_valid_st_cache_hit                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 6.054      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 6.054      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 6.054      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|W_wr_data[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 6.048      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|W_wr_data[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 6.048      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_en_d1                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|E_src1[20]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 6.051      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_ipending_reg_irq0                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 6.055      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_valid_wrctl_ienable                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 6.055      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|i_readdata_d1[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 6.055      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_potential_hazard_after_st                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 6.052      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|E_src2[20]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 6.051      ;
; 5.753 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|W_wr_data[20]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 6.051      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[16]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[17]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[18]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[19]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[20]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[21]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[22]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[23]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[24]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[25]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[26]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[27]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[28]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[29]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[30]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[31]                                                                                                                                                           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                               ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                              ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                              ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                              ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                              ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                              ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                              ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                               ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                               ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                               ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                               ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                               ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                               ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                               ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                               ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                               ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.412 ; 9.763        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[0]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[10]                                                                                                                                                           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[11]                                                                                                                                                           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[12]                                                                                                                                                           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[13]                                                                                                                                                           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[14]                                                                                                                                                           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[15]                                                                                                                                                           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[1]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[2]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[3]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[4]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[5]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[6]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[7]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[8]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[9]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[0]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[10]                                                                                                                                                           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[11]                                                                                                                                                           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[12]                                                                                                                                                           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[13]                                                                                                                                                           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[14]                                                                                                                                                           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[15]                                                                                                                                                           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[1]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[2]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[3]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[4]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[5]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[6]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[7]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[8]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[9]                                                                                                                                                            ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 9.418 ; 9.769        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.557 ; 49.777       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31] ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[7]  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                          ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                          ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                          ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                          ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[29] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[30] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[32] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[34] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[6]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                    ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                   ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                               ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                               ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                               ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                                      ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                     ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                   ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[10] ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[11] ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[12] ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[13] ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[14] ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[1]  ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[2]  ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[3]  ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[4]  ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[5]  ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[8]  ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[9]  ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                    ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                    ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                    ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                             ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                             ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                             ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                               ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                               ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                               ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                               ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.784 ; 3.821 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.214 ; 8.428 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.336 ; -0.357 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.280 ; -2.512 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.305 ; 14.900 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.896 ; 12.491 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.917 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                           ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                           ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                   ; 37.917                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.964       ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.953       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                   ; 38.245                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.128       ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.117       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                               ;
; Synchronization Node    ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                            ; 196.767                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.129       ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.638       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                         ;
; Synchronization Node    ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                             ; 197.426                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.128       ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.298       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 92.37 MHz  ; 92.37 MHz       ; CLOCK_50            ;      ;
; 161.42 MHz ; 161.42 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.252  ; 0.000         ;
; altera_reserved_tck ; 47.116 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.290 ; 0.000         ;
; altera_reserved_tck ; 0.353 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 4.179  ; 0.000         ;
; altera_reserved_tck ; 48.254 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.904 ; 0.000         ;
; CLOCK_50            ; 5.157 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.444  ; 0.000             ;
; CLOCK2_50           ; 16.000 ; 0.000             ;
; CLOCK3_50           ; 16.000 ; 0.000             ;
; altera_reserved_tck ; 49.489 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                              ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.252 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.073      ; 3.820      ;
; 6.625 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.073      ; 3.447      ;
; 6.695 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[2]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 3.385      ;
; 6.904 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.079      ; 3.174      ;
; 6.996 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[18]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.078      ; 3.081      ;
; 7.000 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[31]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.069      ; 3.068      ;
; 7.018 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[17]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 3.058      ;
; 7.023 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[17]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 3.053      ;
; 7.045 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[6]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.082      ; 3.036      ;
; 7.058 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.073      ; 3.014      ;
; 7.103 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.073      ; 2.969      ;
; 7.140 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[18]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.078      ; 2.937      ;
; 7.195 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[6]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.082      ; 2.886      ;
; 7.208 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[21]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.868      ;
; 7.213 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.073      ; 2.859      ;
; 7.225 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[31]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.069      ; 2.843      ;
; 7.228 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.847      ;
; 7.231 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.073      ; 2.841      ;
; 7.250 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[9]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.826      ;
; 7.252 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[14]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.212     ; 2.535      ;
; 7.252 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[30]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.212     ; 2.535      ;
; 7.281 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[13]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.795      ;
; 7.300 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.780      ;
; 7.309 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[0]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.079      ; 2.769      ;
; 7.317 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.758      ;
; 7.317 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.079      ; 2.761      ;
; 7.339 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.073      ; 2.733      ;
; 7.382 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[2]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.698      ;
; 7.399 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.073      ; 2.673      ;
; 7.401 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[9]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.675      ;
; 7.458 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[8]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.072      ; 2.613      ;
; 7.491 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[13]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.585      ;
; 7.492 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.588      ;
; 7.503 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[0]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.079      ; 2.575      ;
; 7.519 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.561      ;
; 7.532 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.548      ;
; 7.532 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.548      ;
; 7.538 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[25]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.072      ; 2.533      ;
; 7.541 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[17]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.205     ; 2.253      ;
; 7.570 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[2]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.510      ;
; 7.576 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[24]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.073      ; 2.496      ;
; 7.576 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.499      ;
; 7.584 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.079      ; 2.494      ;
; 7.588 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[1]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.205     ; 2.206      ;
; 7.598 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.079      ; 2.480      ;
; 7.604 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[4]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.079      ; 2.474      ;
; 7.609 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.466      ;
; 7.616 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[14]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.212     ; 2.171      ;
; 7.618 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[18]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.078      ; 2.459      ;
; 7.618 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[20]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.457      ;
; 7.628 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[30]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.212     ; 2.159      ;
; 7.630 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[25]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.072      ; 2.441      ;
; 7.633 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.442      ;
; 7.635 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.440      ;
; 7.637 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[20]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.438      ;
; 7.638 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[21]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.438      ;
; 7.642 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[18]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.078      ; 2.435      ;
; 7.642 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.438      ;
; 7.643 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.437      ;
; 7.644 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.436      ;
; 7.664 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[17]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.412      ;
; 7.665 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[17]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.411      ;
; 7.673 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[6]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.082      ; 2.408      ;
; 7.676 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[31]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.069      ; 2.392      ;
; 7.694 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[6]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.082      ; 2.387      ;
; 7.703 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[31]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.069      ; 2.365      ;
; 7.752 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.323      ;
; 7.754 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[8]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.075      ; 2.320      ;
; 7.757 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.318      ;
; 7.761 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.314      ;
; 7.763 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.079      ; 2.315      ;
; 7.764 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.311      ;
; 7.774 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.079      ; 2.304      ;
; 7.776 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[23]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.069      ; 2.292      ;
; 7.811 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[26]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.078      ; 2.266      ;
; 7.817 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[1]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.259      ;
; 7.834 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[1]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.242      ;
; 7.846 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[28]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.073      ; 2.226      ;
; 7.850 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[21]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.226      ;
; 7.853 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[7]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.074      ; 2.220      ;
; 7.860 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[2]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.220      ;
; 7.870 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[5]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.206      ;
; 7.871 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[5]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.205      ;
; 7.878 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[9]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.198      ;
; 7.880 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[16]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.216     ; 1.903      ;
; 7.895 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[0]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.216     ; 1.888      ;
; 7.899 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[9]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.177      ;
; 7.900 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[24]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.175      ;
; 7.919 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[16]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.156      ;
; 7.921 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[23]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.069      ; 2.147      ;
; 7.926 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[16]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.076      ; 2.149      ;
; 7.927 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[13]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.077      ; 2.149      ;
; 7.929 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[12]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.073      ; 2.143      ;
; 7.929 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[29]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.073      ; 2.143      ;
; 7.949 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[4]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.079      ; 2.129      ;
; 7.955 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[1]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.205     ; 1.839      ;
; 7.957 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[17]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.205     ; 1.837      ;
; 7.982 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[0]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.079      ; 2.096      ;
; 7.995 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[27]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.069      ; 2.073      ;
; 8.007 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[3]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.081      ; 2.073      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.116 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.082      ;
; 47.238 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.989      ;
; 47.282 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.916      ;
; 47.414 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.813      ;
; 47.540 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.687      ;
; 47.549 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.647      ;
; 47.819 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.406      ;
; 47.977 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.252      ;
; 48.012 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.217      ;
; 48.076 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 2.144      ;
; 48.097 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.132      ;
; 48.310 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 1.889      ;
; 48.316 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 1.913      ;
; 48.490 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 1.730      ;
; 48.565 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.665      ;
; 48.688 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 1.541      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 93.805 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.097      ;
; 94.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.499      ;
; 94.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.499      ;
; 94.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.499      ;
; 94.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.499      ;
; 94.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.499      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.221      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 94.798 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.103      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.123 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.778      ;
; 95.245 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.692      ;
; 95.245 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.692      ;
; 95.245 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.692      ;
; 95.278 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.623      ;
; 95.278 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.623      ;
; 95.278 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.623      ;
; 95.278 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.623      ;
; 95.278 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.623      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.316 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.584      ;
; 95.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.505      ;
; 95.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.505      ;
; 95.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.505      ;
; 95.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.505      ;
; 95.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.505      ;
; 95.489 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.414      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.290 ; nios2processor:u0|nios2processor_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.889      ;
; 0.293 ; nios2processor:u0|nios2processor_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.892      ;
; 0.337 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                                 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.938      ;
; 0.344 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[10]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.946      ;
; 0.344 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[4]                                                                                                                                                                 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.945      ;
; 0.352 ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                             ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                             ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                             ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonWr                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonWr                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonRd                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonRd                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                           ; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_error                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|resetlatch                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                   ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                               ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                   ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                   ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg|oci_single_step_mode                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|probepresent                                 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|probepresent                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|ac                                                                                                                                                                       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_go                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|i_read                                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                            ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                            ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                    ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                    ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[0]                                                                                                                                                                      ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[5]                                                                                                                                                                      ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|d_write                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                       ; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[6]                                                                                                                                                                      ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_active                                                                                                                                                                     ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                    ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|d_read                                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                             ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_shift_rot_stall                                                                                                                                                                    ; nios2processor:u0|nios2processor_cpu:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_active                                                                                                                                                                       ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                          ; nios2processor:u0|nios2processor_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                        ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                         ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                         ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                         ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                         ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                         ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                                                          ; nios2processor:u0|nios2processor_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                          ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                          ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                            ; nios2processor:u0|nios2processor_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                             ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                     ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                               ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                               ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_cpu:cpu|A_ienable_reg_irq0                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|A_ienable_reg_irq0                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|woverflow                                                                                                                                                                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                             ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                     ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[25]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.951      ;
; 0.354 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|rvalid                                                                                                                                                                   ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_active                                                                                                                                                                       ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[24]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.952      ;
; 0.356 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.957      ;
; 0.359 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[20]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.956      ;
; 0.359 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[15]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.955      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[7]                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                               ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                         ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                                                                                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.624      ;
; 0.394 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.414 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[3]                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[5]                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[37]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.662      ;
; 0.435 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.678      ;
; 0.436 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.679      ;
; 0.437 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.680      ;
; 0.440 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.683      ;
; 0.451 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.694      ;
; 0.508 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.513 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[10]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.757      ;
; 0.528 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.548 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.793      ;
; 0.550 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.794      ;
; 0.554 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
; 0.555 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[1]                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.561 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[36]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.804      ;
; 0.567 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.811      ;
; 0.573 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.817      ;
; 0.581 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.823      ;
; 0.582 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.584 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                           ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.832      ;
; 0.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.835      ;
; 0.600 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.843      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.179  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[19]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.041      ; 5.861      ;
; 4.179  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.041      ; 5.861      ;
; 4.179  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[23]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.041      ; 5.861      ;
; 4.179  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.041      ; 5.861      ;
; 4.179  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[11]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.041      ; 5.861      ;
; 4.179  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[27]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.041      ; 5.861      ;
; 4.179  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[31]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.041      ; 5.861      ;
; 4.179  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[15]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.041      ; 5.861      ;
; 4.193  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.047      ; 5.853      ;
; 4.193  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.047      ; 5.853      ;
; 4.193  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.047      ; 5.853      ;
; 4.193  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[24]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.047      ; 5.853      ;
; 4.193  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[28]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.047      ; 5.853      ;
; 4.193  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.047      ; 5.853      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.044      ; 5.849      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.044      ; 5.849      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.044      ; 5.849      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.044      ; 5.849      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 5.854      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 5.854      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.044      ; 5.849      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.044      ; 5.849      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 5.854      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[22]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 5.854      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.044      ; 5.849      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.044      ; 5.849      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[26]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 5.854      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 5.854      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.044      ; 5.849      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.044      ; 5.849      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 5.854      ;
; 4.194  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.049      ; 5.854      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[2]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[3]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[4]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[5]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[6]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[7]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[8]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[9]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[10]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[11]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[12]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[13]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[14]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[15]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[2]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[3]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[4]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[5]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[6]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[7]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[8]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[9]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[10]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[11]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[12]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[13]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[14]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.647 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[15]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 5.894      ;
; 13.658 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 5.893      ;
; 13.658 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 5.893      ;
; 13.658 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 5.893      ;
; 13.658 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.240     ; 5.893      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.254 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 1.942      ;
; 48.598 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.632      ;
; 97.541 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.349      ;
; 97.541 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.349      ;
; 97.541 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.349      ;
; 97.541 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.349      ;
; 97.541 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.349      ;
; 97.541 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.349      ;
; 97.541 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.349      ;
; 97.541 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.349      ;
; 97.544 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.351      ;
; 97.586 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.305      ;
; 97.586 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.305      ;
; 97.586 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.305      ;
; 97.796 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.093      ;
; 97.796 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.093      ;
; 97.839 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.051      ;
; 97.839 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.051      ;
; 97.839 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.051      ;
; 97.839 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.051      ;
; 97.839 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.051      ;
; 97.839 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.051      ;
; 97.839 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.051      ;
; 97.839 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.051      ;
; 97.839 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.051      ;
; 97.839 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.051      ;
; 97.839 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.051      ;
; 97.839 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.051      ;
; 97.938 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.942      ;
; 97.950 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.942      ;
; 97.950 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.942      ;
; 97.950 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.942      ;
; 97.950 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.942      ;
; 97.950 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.942      ;
; 97.950 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.942      ;
; 97.950 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.942      ;
; 97.950 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.942      ;
; 97.980 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 97.980 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 97.980 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 97.980 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 97.980 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 97.980 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.945      ;
; 98.273 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.652      ;
; 98.273 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.652      ;
; 98.273 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.652      ;
; 98.273 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.652      ;
; 98.300 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.626      ;
; 98.300 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.626      ;
; 98.300 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.626      ;
; 98.300 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.626      ;
; 98.458 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.468      ;
; 98.458 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.468      ;
; 98.458 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.468      ;
; 98.458 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.468      ;
; 98.458 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.468      ;
; 98.458 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.468      ;
; 98.458 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.468      ;
; 98.458 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.468      ;
; 98.458 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.468      ;
; 98.458 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.468      ;
; 98.497 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.430      ;
; 98.497 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.430      ;
; 98.497 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.430      ;
; 98.497 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.430      ;
; 98.497 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.430      ;
; 98.497 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.430      ;
; 98.497 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.430      ;
; 98.497 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.430      ;
; 98.497 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.430      ;
; 98.497 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.430      ;
; 98.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.332      ;
; 98.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.332      ;
; 98.655 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.271      ;
; 98.655 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.271      ;
; 98.655 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.271      ;
; 98.655 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.271      ;
; 98.655 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.271      ;
; 98.655 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.271      ;
; 98.655 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.271      ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.148      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.148      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.148      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.148      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.148      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.148      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.148      ;
; 0.964  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.207      ;
; 0.964  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.207      ;
; 1.080  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.324      ;
; 1.080  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.324      ;
; 1.080  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.324      ;
; 1.080  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.324      ;
; 1.080  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.324      ;
; 1.080  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.324      ;
; 1.080  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.324      ;
; 1.080  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.324      ;
; 1.080  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.324      ;
; 1.080  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.324      ;
; 1.129  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.371      ;
; 1.129  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.371      ;
; 1.129  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.371      ;
; 1.129  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.371      ;
; 1.129  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.371      ;
; 1.129  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.371      ;
; 1.129  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.371      ;
; 1.129  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.371      ;
; 1.129  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.371      ;
; 1.129  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.371      ;
; 1.309  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.552      ;
; 1.309  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.552      ;
; 1.309  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.552      ;
; 1.309  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.552      ;
; 1.331  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.573      ;
; 1.331  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.573      ;
; 1.331  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.573      ;
; 1.331  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.573      ;
; 1.586  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.826      ;
; 1.610  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.614  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.857      ;
; 1.614  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.857      ;
; 1.614  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.857      ;
; 1.614  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.857      ;
; 1.614  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.857      ;
; 1.614  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.857      ;
; 1.704  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.953      ;
; 1.704  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.953      ;
; 1.704  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.953      ;
; 1.704  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.953      ;
; 1.704  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.953      ;
; 1.704  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.953      ;
; 1.704  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.953      ;
; 1.704  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.953      ;
; 1.704  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.953      ;
; 1.704  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.953      ;
; 1.704  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.953      ;
; 1.704  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.953      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.974      ;
; 1.727  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.974      ;
; 1.961  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.210      ;
; 1.961  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.210      ;
; 1.961  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.210      ;
; 1.997  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.245      ;
; 1.997  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.250      ;
; 1.997  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.245      ;
; 1.997  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.245      ;
; 1.997  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.245      ;
; 1.997  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.245      ;
; 1.997  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.245      ;
; 1.997  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.245      ;
; 1.997  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.245      ;
; 50.981 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.381      ; 1.553      ;
; 51.280 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.390      ; 1.861      ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.157 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.449      ;
; 5.157 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.450      ;
; 5.157 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.450      ;
; 5.157 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.450      ;
; 5.157 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.450      ;
; 5.157 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.450      ;
; 5.157 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.450      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.450      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.451      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.451      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.451      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.450      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.450      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|i_read                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.451      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 5.447      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 5.447      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 5.447      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[6]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[12]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[13]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[22]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[28]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data[12]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data[13]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data[22]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_data[28]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.451      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_readdata_d1[22]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.448      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|wait_for_one_post_bret_inst                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.449      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.451      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.451      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.451      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_valid_mem_d1                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 5.447      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_slow_inst_result[6]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.448      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_slow_inst_result[22]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.448      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_inst_result[22]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_inst_result[28]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_inst_result[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_inst_result[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.158 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_inst_result[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 5.442      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[0]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 5.424      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[1]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[2]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 5.433      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[3]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[4]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[5]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[6]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 5.433      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 5.420      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 5.424      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|D_pc[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.432      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_active                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 5.434      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|D_pc[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.432      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_data_first                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 5.434      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_read                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 5.434      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 5.433      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[3]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[4]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[6]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 5.433      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_offset[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 5.436      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[23]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 5.425      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_ctrl_ld_st_bypass                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 5.433      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[5]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.432      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_shift_rot_stall                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 5.420      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_stall                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 5.420      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[3]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 5.433      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[4]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.432      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|F_pc[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.432      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 5.433      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[3]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[4]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 5.435      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[6]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 5.433      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_data_starting                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 5.434      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_starting                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 5.434      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|D_pc[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.432      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|E_iw[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 5.417      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_addr_cnt[3]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 5.434      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_rd_data_offset[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 5.436      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|F_pc[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 5.426      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|F_pc[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 5.426      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|F_pc[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 5.426      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|F_pc[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 5.426      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|F_pc[17]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 5.426      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|F_pc[16]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 5.426      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|F_pc[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 5.426      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[15]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 5.425      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[11]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 5.424      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[11]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 5.424      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_shift_rot_cnt                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 5.420      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|E_valid_from_D                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 5.417      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_pipe_flush_waddr[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 5.425      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|E_ctrl_logic                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 5.417      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_rd_last_transfer_d1                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.432      ;
; 5.159 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_need_extra_stall                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.432      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[0]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[10]                                                                                                                                                           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[11]                                                                                                                                                           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[12]                                                                                                                                                           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[13]                                                                                                                                                           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[14]                                                                                                                                                           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[15]                                                                                                                                                           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[1]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[2]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[3]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[4]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[5]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[6]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[7]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[8]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[9]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[0]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[10]                                                                                                                                                           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[11]                                                                                                                                                           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[12]                                                                                                                                                           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[13]                                                                                                                                                           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[14]                                                                                                                                                           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[15]                                                                                                                                                           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[1]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[2]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[3]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[4]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[5]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[6]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[7]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[8]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[9]                                                                                                                                                            ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.444 ; 9.774        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[16]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[17]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[18]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[19]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[20]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[21]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[22]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[23]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[24]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[25]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[26]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[27]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[28]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[29]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[30]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[31]                                                                                                                                                           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                               ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                              ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                              ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                              ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                              ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                              ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                              ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                               ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                               ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                               ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                               ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                               ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                               ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                               ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                               ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                               ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.489 ; 49.707       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                               ;
; 49.490 ; 49.708       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                    ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                                ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                                ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                                                                                            ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                           ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.683 ; 3.803 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.016 ; 8.257 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.414 ; -0.560 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.349 ; -2.683 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.244 ; 13.859 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.879 ; 11.487 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.123 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                           ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                           ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                   ; 38.123                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.066       ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.057       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                   ; 38.422                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.216       ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.206       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                               ;
; Synchronization Node    ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                            ; 197.039                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.217       ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.822       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                         ;
; Synchronization Node    ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                             ; 197.676                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.217       ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.459       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 7.941  ; 0.000         ;
; altera_reserved_tck ; 48.715 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.100 ; 0.000         ;
; altera_reserved_tck ; 0.179 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.993  ; 0.000         ;
; altera_reserved_tck ; 49.295 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.487 ; 0.000         ;
; CLOCK_50            ; 2.963 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.199  ; 0.000             ;
; CLOCK2_50           ; 16.000 ; 0.000             ;
; CLOCK3_50           ; 16.000 ; 0.000             ;
; altera_reserved_tck ; 49.302 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                              ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.941 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[14]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 1.450      ;
; 7.941 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[30]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 1.450      ;
; 8.098 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[17]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.594     ; 1.295      ;
; 8.125 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[1]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.594     ; 1.268      ;
; 8.159 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[14]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 1.232      ;
; 8.173 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[30]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 1.218      ;
; 8.316 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[16]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.600     ; 1.071      ;
; 8.333 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[0]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.600     ; 1.054      ;
; 8.348 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[17]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.594     ; 1.045      ;
; 8.348 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[1]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.594     ; 1.045      ;
; 8.412 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 2.092      ;
; 8.420 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[9]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.609     ; 0.958      ;
; 8.423 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[25]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.609     ; 0.955      ;
; 8.439 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[8]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[24]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.605     ; 0.943      ;
; 8.453 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[8]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[8]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.605     ; 0.929      ;
; 8.469 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[9]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[25]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.609     ; 0.909      ;
; 8.470 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[9]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[9]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.609     ; 0.908      ;
; 8.512 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[24] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[24]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.605     ; 0.870      ;
; 8.514 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[24] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[8]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.605     ; 0.868      ;
; 8.577 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.927      ;
; 8.593 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[0]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.600     ; 0.794      ;
; 8.594 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[16]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.600     ; 0.793      ;
; 8.668 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[2]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.836      ;
; 8.742 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[23] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[23]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.634      ;
; 8.744 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[18]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.632      ;
; 8.745 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[6]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[6]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.631      ;
; 8.747 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[11] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[27]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.629      ;
; 8.748 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[19] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[19]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.628      ;
; 8.753 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[23] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[7]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.623      ;
; 8.759 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[11] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[11]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.617      ;
; 8.765 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[19] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[3]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.611      ;
; 8.766 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 1.739      ;
; 8.776 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[6]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[22]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.600      ;
; 8.778 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[2]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.598      ;
; 8.785 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[3]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[3]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.591      ;
; 8.789 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[3]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[19]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.587      ;
; 8.797 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[12]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.578      ;
; 8.797 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[28]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.578      ;
; 8.813 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.691      ;
; 8.817 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.687      ;
; 8.824 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[13]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.551      ;
; 8.824 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[31] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[31]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.552      ;
; 8.825 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[26] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[10]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.551      ;
; 8.826 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[20]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.549      ;
; 8.827 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[21]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.548      ;
; 8.827 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[2]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.549      ;
; 8.828 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[22] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[22]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.548      ;
; 8.832 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[28] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[12]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.543      ;
; 8.832 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[6]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 1.673      ;
; 8.833 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[28] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[28]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.542      ;
; 8.833 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[18]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.671      ;
; 8.836 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[5]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.539      ;
; 8.836 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[29]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.539      ;
; 8.841 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[4]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.534      ;
; 8.841 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[26] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[26]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.535      ;
; 8.843 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[31] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[15]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.533      ;
; 8.847 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[17]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 1.656      ;
; 8.848 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[17]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 1.655      ;
; 8.856 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[31]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.648      ;
; 8.859 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[22] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[6]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.517      ;
; 8.860 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[18]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.516      ;
; 8.907 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.597      ;
; 8.914 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[5]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[21]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.461      ;
; 8.915 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[21]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 1.588      ;
; 8.918 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[18]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.586      ;
; 8.920 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[5]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[5]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.455      ;
; 8.921 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 1.581      ;
; 8.923 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[6]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 1.582      ;
; 8.926 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.578      ;
; 8.929 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 1.576      ;
; 8.930 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[9]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 1.573      ;
; 8.941 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 1.561      ;
; 8.944 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[31]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.560      ;
; 8.945 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[0]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 1.560      ;
; 8.963 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[13]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 1.540      ;
; 8.991 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.513      ;
; 8.993 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[13]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.382      ;
; 8.994 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[29]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.381      ;
; 8.994 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.510      ;
; 8.995 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[4]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[4]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.380      ;
; 8.996 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[27] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[27]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.380      ;
; 8.996 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[15] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[31]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.380      ;
; 8.997 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[27] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[11]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.379      ;
; 8.997 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[10]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.379      ;
; 8.997 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[4]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[20]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.612     ; 0.378      ;
; 8.998 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[23]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.378      ;
; 8.998 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]  ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[7]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.378      ;
; 8.998 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[26]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.378      ;
; 8.998 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.506      ;
; 8.999 ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[15] ; nios2processor:u0|nios2processor_cpu:cpu|A_rot[15]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.611     ; 0.377      ;
; 9.021 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[9]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 1.482      ;
; 9.022 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[2]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.482      ;
; 9.049 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.455      ;
; 9.065 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[8]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 1.437      ;
; 9.067 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[0]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 1.438      ;
; 9.087 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.417      ;
; 9.087 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.417      ;
; 9.089 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[13]  ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 1.414      ;
; 9.100 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_step1[2]   ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.404      ;
; 9.101 ; nios2processor:u0|nios2processor_cpu:cpu|M_rot_rn[2]      ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 1.403      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.715 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 1.693      ;
; 48.783 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 1.625      ;
; 48.870 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.554      ;
; 48.969 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 1.435      ;
; 48.979 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.445      ;
; 49.047 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.377      ;
; 49.110 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.317      ;
; 49.243 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.184      ;
; 49.243 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.177      ;
; 49.255 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.172      ;
; 49.269 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.158      ;
; 49.367 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.042      ;
; 49.413 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.014      ;
; 49.460 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 0.959      ;
; 49.559 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.869      ;
; 49.622 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.805      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.402      ;
; 96.877 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.052      ;
; 96.877 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.052      ;
; 96.877 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.052      ;
; 96.877 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.052      ;
; 96.877 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.052      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.101 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.827      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.799      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.323 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.605      ;
; 97.328 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.625      ;
; 97.328 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.625      ;
; 97.328 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.625      ;
; 97.379 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.548      ;
; 97.400 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.528      ;
; 97.400 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.528      ;
; 97.400 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.528      ;
; 97.400 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.528      ;
; 97.400 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.528      ;
; 97.459 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.468      ;
; 97.459 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.468      ;
; 97.459 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.468      ;
; 97.459 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.468      ;
; 97.459 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.468      ;
; 97.459 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.468      ;
; 97.459 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.468      ;
; 97.459 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.468      ;
; 97.459 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.468      ;
; 97.459 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.468      ;
; 97.459 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.468      ;
; 97.459 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.468      ;
; 97.474 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.455      ;
; 97.474 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.455      ;
; 97.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.449      ;
; 97.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.449      ;
; 97.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.449      ;
; 97.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.449      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.100 ; nios2processor:u0|nios2processor_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.434      ;
; 0.101 ; nios2processor:u0|nios2processor_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                  ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.435      ;
; 0.135 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[4]                                                                                                                                                                 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.468      ;
; 0.136 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                                 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.469      ;
; 0.141 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[10]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.475      ;
; 0.143 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[20]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[15]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[24]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.476      ;
; 0.147 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[25]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.479      ;
; 0.149 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[5]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.481      ;
; 0.150 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[2]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.481      ;
; 0.150 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[29]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.484      ;
; 0.151 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[14]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.483      ;
; 0.152 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[26]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[28]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.485      ;
; 0.153 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[7]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.485      ;
; 0.153 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.481      ;
; 0.154 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[8]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.488      ;
; 0.154 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[11]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.486      ;
; 0.154 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                                 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_victim_module:nios2processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.487      ;
; 0.157 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[12]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.491      ;
; 0.158 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[3]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.492      ;
; 0.158 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[27]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.490      ;
; 0.158 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[31]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.490      ;
; 0.161 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[8]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.493      ;
; 0.161 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[7]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.493      ;
; 0.161 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[8]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.493      ;
; 0.162 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[5]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.494      ;
; 0.164 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[23]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.496      ;
; 0.164 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.492      ;
; 0.166 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[0]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.498      ;
; 0.166 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[30]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.498      ;
; 0.167 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[21]                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.499      ;
; 0.169 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.497      ;
; 0.170 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[3]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.502      ;
; 0.171 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[5]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.502      ;
; 0.171 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[9]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.503      ;
; 0.172 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[4]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.506      ;
; 0.174 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[7]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.506      ;
; 0.175 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonDReg[9]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.509      ;
; 0.176 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonAReg[4]                                         ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.508      ;
; 0.180 ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                             ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                             ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                             ; nios2processor:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                     ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                               ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                               ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                     ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonWr                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonWr                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonRd                                              ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|MonRd                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                           ; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_error                                ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|resetlatch                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                   ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                               ; nios2processor:u0|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                   ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                   ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg|oci_single_step_mode                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_avalon_reg:the_nios2processor_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|probepresent                                 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|ac                                                                                                                                                                       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|rvalid                                                                                                                                                                   ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_go                                   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|i_read                                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                            ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                            ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                    ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                    ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[0]                                                                                                                                                                      ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[5]                                                                                                                                                                      ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|d_write                                                                                                                                                                              ; nios2processor:u0|nios2processor_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                       ; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[6]                                                                                                                                                                      ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_active                                                                                                                                                                     ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                    ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|d_read                                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                             ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|A_shift_rot_stall                                                                                                                                                                    ; nios2processor:u0|nios2processor_cpu:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_active                                                                                                                                                                       ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_active                                                                                                                                                                       ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                               ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; nios2processor:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                          ; nios2processor:u0|nios2processor_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                               ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[7]                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                         ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                                                                                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.198 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[3]                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[5]                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[37]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.213 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.339      ;
; 0.222 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.347      ;
; 0.225 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.351      ;
; 0.226 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.351      ;
; 0.226 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.352      ;
; 0.249 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.375      ;
; 0.251 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[10]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.377      ;
; 0.259 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[1]                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[36]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.265 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.268 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.272 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.398      ;
; 0.275 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.399      ;
; 0.277 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.401      ;
; 0.277 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.403      ;
; 0.287 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.413      ;
; 0.287 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.411      ;
; 0.288 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                              ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                           ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24]                                                       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.420      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.993  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[19]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.488      ;
; 6.993  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.488      ;
; 6.993  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[23]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.488      ;
; 6.993  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.488      ;
; 6.993  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[11]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.488      ;
; 6.993  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[27]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.488      ;
; 6.993  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[31]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.488      ;
; 6.993  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[15]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.488      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[16]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.495      ; 3.481      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.495      ; 3.481      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[18]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.480      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.480      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.480      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[22]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.480      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.495      ; 3.481      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[24]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.495      ; 3.481      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[26]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.480      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[10]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.480      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[28]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.495      ; 3.481      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.495      ; 3.481      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[14]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.480      ;
; 7.001  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[30]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 3.480      ;
; 7.002  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[17]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.492      ; 3.477      ;
; 7.002  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.492      ; 3.477      ;
; 7.002  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[21]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.492      ; 3.477      ;
; 7.002  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.492      ; 3.477      ;
; 7.002  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[20]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.492      ; 3.477      ;
; 7.002  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.492      ; 3.477      ;
; 7.002  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[25]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.492      ; 3.477      ;
; 7.002  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.492      ; 3.477      ;
; 7.002  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[13]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.492      ; 3.477      ;
; 7.002  ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|Mn_rot_step2[29]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.492      ; 3.477      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[2]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[3]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[4]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[5]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[6]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[7]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[8]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[9]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[10]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[11]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[12]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[13]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[14]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src1[15]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[2]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[3]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[4]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[5]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[6]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[7]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[8]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[9]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[10]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[11]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[12]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[13]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[14]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.234 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mul_src2[15]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 3.512      ;
; 16.238 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 3.513      ;
; 16.238 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 3.513      ;
; 16.238 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 3.513      ;
; 16.238 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_mult_cell:the_nios2processor_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 3.513      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.295 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 1.110      ;
; 49.521 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.907      ;
; 98.545 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.376      ;
; 98.555 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.363      ;
; 98.555 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.363      ;
; 98.555 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.363      ;
; 98.555 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.363      ;
; 98.555 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.363      ;
; 98.555 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.363      ;
; 98.555 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.363      ;
; 98.555 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.363      ;
; 98.584 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.336      ;
; 98.584 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.336      ;
; 98.584 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.336      ;
; 98.702 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.216      ;
; 98.702 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.216      ;
; 98.731 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.188      ;
; 98.731 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.188      ;
; 98.731 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.188      ;
; 98.731 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.188      ;
; 98.731 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.188      ;
; 98.731 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.188      ;
; 98.731 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.188      ;
; 98.731 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.188      ;
; 98.731 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.188      ;
; 98.731 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.188      ;
; 98.731 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.188      ;
; 98.731 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.188      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.110      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.110      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.110      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.110      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.110      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.110      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.110      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.110      ;
; 98.811 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.110      ;
; 98.832 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.109      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.094      ;
; 99.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.923      ;
; 99.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.923      ;
; 99.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.923      ;
; 99.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.923      ;
; 99.036 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.908      ;
; 99.036 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.908      ;
; 99.036 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.908      ;
; 99.036 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.908      ;
; 99.127 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.817      ;
; 99.127 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.817      ;
; 99.127 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.817      ;
; 99.127 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.817      ;
; 99.127 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.817      ;
; 99.127 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.817      ;
; 99.127 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.817      ;
; 99.127 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.817      ;
; 99.127 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.817      ;
; 99.127 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.817      ;
; 99.160 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.786      ;
; 99.160 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.786      ;
; 99.160 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.786      ;
; 99.160 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.786      ;
; 99.160 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.786      ;
; 99.160 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.786      ;
; 99.160 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.786      ;
; 99.160 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.786      ;
; 99.160 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.786      ;
; 99.160 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.786      ;
; 99.210 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.735      ;
; 99.210 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.735      ;
; 99.258 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.687      ;
; 99.258 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.687      ;
; 99.258 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.687      ;
; 99.258 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.687      ;
; 99.258 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.687      ;
; 99.258 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.687      ;
; 99.258 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.687      ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.487  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.487  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.487  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.487  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.487  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.487  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.487  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.627      ;
; 0.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.627      ;
; 0.567  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.567  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.694      ;
; 0.571  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.676  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.800      ;
; 0.676  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.800      ;
; 0.676  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.800      ;
; 0.676  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.800      ;
; 0.689  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.812      ;
; 0.689  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.812      ;
; 0.689  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.812      ;
; 0.689  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.812      ;
; 0.827  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.834  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.844  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.975      ;
; 0.844  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.975      ;
; 0.844  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.975      ;
; 0.844  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.975      ;
; 0.844  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.975      ;
; 0.844  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.975      ;
; 0.844  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.975      ;
; 0.844  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.975      ;
; 0.844  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.975      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.034      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.034      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.034      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.034      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.034      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.034      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.034      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.034      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.034      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.034      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.034      ;
; 0.904  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.034      ;
; 0.919  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.047      ;
; 0.919  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.047      ;
; 1.030  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.160      ;
; 1.030  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.160      ;
; 1.030  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.160      ;
; 1.054  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.183      ;
; 1.054  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.183      ;
; 1.054  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.183      ;
; 1.054  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.183      ;
; 1.054  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.183      ;
; 1.054  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.183      ;
; 1.054  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.183      ;
; 1.054  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.183      ;
; 1.069  ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.200      ;
; 50.159 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.530      ; 0.793      ;
; 50.333 ; sld_hub:auto_hub|clr_reg                            ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.538      ; 0.975      ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.963 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.113      ;
; 2.963 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.113      ;
; 2.963 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.113      ;
; 2.963 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.113      ;
; 2.963 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.113      ;
; 2.963 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.113      ;
; 2.963 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.113      ;
; 2.963 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|read_latency_shift_reg[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.113      ;
; 2.963 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.113      ;
; 2.963 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.113      ;
; 2.963 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_address_offset_field[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_address_offset_field[1]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_address_offset_field[2]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_address_line_field[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.108      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_byteenable[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_writedata[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_byteenable[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_address_line_field[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.108      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_line[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_write                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.098      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|wait_latency_counter[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_line[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.103      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_line[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.108      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_line[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|D_pc[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_fill_active                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.110      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_wr_active                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|D_pc[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wb_rd_data_first                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_read                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.103      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mem_baddr[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.103      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_alu_result[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.105      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_mem_byte_en[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[16]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.101      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_offset[1]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[7]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.110      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[8]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.099      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[9]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.099      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[10]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[11]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.099      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[14]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.099      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[15]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.110      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[21]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.099      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[23]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.110      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[24]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.110      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[25]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.110      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[26]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[27]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.110      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[29]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.110      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[30]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.110      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_xfer_wr_data[31]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.110      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_dc_wr_data_cnt[3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.101      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[19]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.101      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[20]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 3.104      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[20]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[21]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.101      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_st_data[21]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[22]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.101      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[23]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.105      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_st_data[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.111      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_ctrl_ld_st_bypass                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.112      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.107      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|ic_fill_tag[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.109      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_address_tag_field[7]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_address_tag_field[5]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.113      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_address_tag_field[1]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.108      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|d_address_tag_field[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.108      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|A_shift_rot_stall                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.098      ;
; 2.964 ; nios2processor:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios2processor:u0|nios2processor_cpu:cpu|M_valid_from_E                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.105      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_bht_module:nios2processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_lah1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_bht_module:nios2processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_lah1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                             ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                               ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_data_module:nios2processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                     ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_r:the_nios2processor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                           ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a100~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a100~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a115~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a115~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a116~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a116~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a125~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a125~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a134~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a134~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a137~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a137~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a143~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a143~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a144~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a144~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a163~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a163~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a173~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a173~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a174~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a174~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a184~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a184~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a185~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a185~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a188~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a188~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a189~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a189~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a196~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a196~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a203~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a203~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a37~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a37~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a38~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a38~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a43~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a43~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a44~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a50~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a50~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a75~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a75~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a77~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a77~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a78~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a78~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                                                                                      ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                                                                                            ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_bht_module:nios2processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_lah1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_bht_module:nios2processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_lah1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                             ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_tag_module:nios2processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5vg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_dc_tag_module:nios2processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5vg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_data_module:nios2processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_ic_tag_module:nios2processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_2nh1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_ocimem:the_nios2processor_cpu_nios2_ocimem|nios2processor_cpu_ociram_lpm_dram_bdp_component_module:nios2processor_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_pm82:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_register_bank_a_module:nios2processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_log1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_register_bank_a_module:nios2processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_log1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_register_bank_b_module:nios2processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                               ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_register_bank_b_module:nios2processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|nios2processor_jtag_uart_scfifo_w:the_nios2processor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                           ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                      ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                            ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a102~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a102~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a105~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a105~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a107~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a107~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a108~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a108~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a109~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a109~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a114~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; nios2processor:u0|nios2processor_memory:memory|altsyncram:the_altsyncram|altsyncram_8eb1:auto_generated|ram_block1a114~porta_we_reg                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ;
; 49.304 ; 49.520       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[16] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[17] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[18] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[19] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[20] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[21] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[22] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[23] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[24] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[25] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[26] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[27] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[28] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[31] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[7]  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2processor_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[0]  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[10] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[11] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[12] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[13] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[14] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[15] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[1]  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[29] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[2]  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[30] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[32] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[33] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[34] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[35] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[3]  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[4]  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[5]  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[6]  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[8]  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|sr[9]  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.571 ; 1.918 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.349 ; 3.791 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.046  ; -0.247 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.755 ; -1.097 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.742 ; 8.019 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.507 ; 6.791 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.989 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                           ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                           ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                        ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                   ; 38.989                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.499       ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.490       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                   ; 39.140                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.573       ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_sysclk:the_nios2processor_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.567       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                               ;
; Synchronization Node    ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                            ; 198.386                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                               ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.573       ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.813       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                         ;
; Synchronization Node    ; nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                             ; 198.761                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_nios2_oci_debug:the_nios2processor_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.573       ;
;  nios2processor:u0|nios2processor_cpu:cpu|nios2processor_cpu_nios2_oci:the_nios2processor_cpu_nios2_oci|nios2processor_cpu_jtag_debug_module_wrapper:the_nios2processor_cpu_jtag_debug_module_wrapper|nios2processor_cpu_jtag_debug_module_tck:the_nios2processor_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.188       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 5.943  ; 0.100 ; 3.646    ; 0.487   ; 9.199               ;
;  CLOCK2_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50            ; 5.943  ; 0.100 ; 3.646    ; 2.963   ; 9.199               ;
;  altera_reserved_tck ; 46.731 ; 0.179 ; 47.955   ; 0.487   ; 49.302              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.784 ; 3.821 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.214 ; 8.428 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.046  ; -0.247 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.755 ; -1.097 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.305 ; 14.900 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.507 ; 6.791 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1500       ; 0          ; 23       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 95722      ; 64         ; 224      ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1500       ; 0          ; 23       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 95722      ; 64         ; 224      ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 79       ; 0        ; 2        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1604     ; 0        ; 32       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 79       ; 0        ; 2        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1604     ; 0        ; 32       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 63    ; 63   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Sat Feb 07 02:15:45 2015
Info: Command: quartus_sta DE2_115 -c DE2_115
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: High junction temperature operating condition is not set. Assuming a default value of '85'.
Info: Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_115.SDC'
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 5.943
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.943         0.000 CLOCK_50 
    Info:    46.731         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.278
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.278         0.000 CLOCK_50 
    Info:     0.402         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 3.646
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.646         0.000 CLOCK_50 
    Info:    47.955         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.000         0.000 altera_reserved_tck 
    Info:     5.751         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is 9.412
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.412         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    49.557         0.000 altera_reserved_tck 
Info: Report Metastability: Found 4 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 4
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 37.917 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 6.252
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.252         0.000 CLOCK_50 
    Info:    47.116         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.290
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.290         0.000 CLOCK_50 
    Info:     0.353         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 4.179
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.179         0.000 CLOCK_50 
    Info:    48.254         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.904
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.904         0.000 altera_reserved_tck 
    Info:     5.157         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is 9.444
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.444         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    49.489         0.000 altera_reserved_tck 
Info: Report Metastability: Found 4 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 4
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 38.123 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 7.941
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.941         0.000 CLOCK_50 
    Info:    48.715         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.100
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.100         0.000 CLOCK_50 
    Info:     0.179         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 6.993
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.993         0.000 CLOCK_50 
    Info:    49.295         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.487         0.000 altera_reserved_tck 
    Info:     2.963         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is 9.199
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.199         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    49.302         0.000 altera_reserved_tck 
Info: Report Metastability: Found 4 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 4
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 38.989 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 492 megabytes
    Info: Processing ended: Sat Feb 07 02:15:57 2015
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:14


