$date
	Sun Oct 23 08:45:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#836835
b101 !
1"
#836838
b101 &
b101 %
1$
#836839
0"
#836842
b10000 &
b10000 %
#836846
b1000 &
b1000 %
#836850
b100 &
b100 %
#836854
b10 &
b10 %
#836858
b1 &
b1 %
1#
#836862
b0 &
0#
b0 %
0$
#1751184
b11 !
1"
#1751186
b11 &
b11 %
1$
#1751187
0"
#1751190
b1010 &
b1010 %
#1751194
b101 &
b101 %
#1751198
b10000 &
b10000 %
#1751202
b1000 &
b1000 %
#1751206
b100 &
b100 %
#1751210
b10 &
b10 %
#1751214
b1 &
1#
b1 %
#1751218
b0 &
b0 %
0#
0$
#2768376
b11101 !
1"
#2768378
b11101 &
b11101 %
1$
#2768379
0"
#2768382
b1011000 &
b1011000 %
#2768386
b101100 &
b101100 %
#2768390
b10110 &
b10110 %
#2768394
b1011 &
b1011 %
#2768398
b100010 &
b100010 %
#2768402
b10001 &
b10001 %
#2768406
b110100 &
b110100 %
#2768410
b11010 &
b11010 %
#2768414
b1101 &
b1101 %
#2768418
b101000 &
b101000 %
#2768422
b10100 &
b10100 %
#2768426
b1010 &
b1010 %
#2768430
b101 &
b101 %
#2768434
b10000 &
b10000 %
#2768438
b1000 &
b1000 %
#2768442
b100 &
b100 %
#2768446
b10 &
b10 %
#2768450
b1 &
b1 %
1#
#2768454
b0 &
0#
b0 %
0$
#4500012
