//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Unknown Toolkit Version
// Based on LLVM 3.4svn
//

.version 7.6
.target sm_86, texmode_independent
.address_size 64

	// .globl	kernel1
.func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.global .align 1 .b8 $str[31] = {10, 107, 101, 114, 110, 101, 108, 49, 58, 110, 117, 109, 95, 97, 116, 111, 109, 95, 116, 121, 112, 101, 115, 32, 69, 82, 82, 79, 82, 33, 0};
.global .align 1 .b8 $str$1[40] = {10, 107, 101, 114, 110, 101, 108, 49, 58, 116, 114, 105, 97, 110, 103, 117, 108, 97, 114, 95, 109, 97, 116, 114, 105, 120, 95, 105, 110, 100, 101, 120, 32, 69, 82, 82, 79, 82, 33, 0};
.global .align 1 .b8 $str$2[26] = {10, 107, 101, 114, 110, 101, 108, 49, 58, 101, 118, 97, 108, 95, 102, 97, 115, 116, 32, 69, 82, 82, 79, 82, 33, 0};
.global .align 1 .b8 $str$3[55] = {10, 107, 101, 114, 110, 101, 108, 49, 58, 112, 111, 115, 115, 105, 98, 105, 108, 105, 116, 105, 101, 115, 32, 69, 82, 82, 79, 82, 33, 49, 32, 99, 111, 111, 114, 100, 115, 32, 61, 32, 37, 102, 44, 32, 32, 105, 110, 105, 116, 32, 61, 32, 37, 102, 0};
.global .align 1 .b8 $str$4[66] = {10, 107, 101, 114, 110, 101, 108, 49, 58, 112, 111, 115, 115, 105, 98, 105, 108, 105, 116, 105, 101, 115, 32, 69, 82, 82, 79, 82, 33, 50, 32, 99, 111, 111, 114, 100, 115, 32, 61, 32, 37, 102, 44, 32, 32, 105, 110, 105, 116, 32, 61, 32, 37, 102, 44, 32, 114, 97, 110, 103, 101, 32, 61, 37, 102, 0};
.global .align 1 .b8 $str$5[17] = {10, 107, 101, 114, 110, 101, 108, 49, 58, 32, 69, 82, 82, 79, 82, 33, 0};
.global .align 1 .b8 $str$6[33] = {10, 107, 101, 114, 110, 101, 108, 49, 58, 32, 69, 82, 82, 79, 82, 33, 49, 32, 116, 50, 32, 61, 32, 37, 100, 44, 110, 97, 116, 61, 37, 100, 0};
.global .align 1 .b8 $str$7[32] = {10, 107, 101, 114, 110, 101, 108, 49, 58, 32, 69, 82, 82, 79, 82, 33, 50, 32, 116, 32, 61, 32, 37, 100, 44, 110, 97, 116, 61, 37, 100, 0};

.entry kernel1(
	.param .u64 .ptr .global .align 4 kernel1_param_0,
	.param .u64 .ptr .global .align 4 kernel1_param_1,
	.param .u64 .ptr .global .align 4 kernel1_param_2,
	.param .u64 .ptr .global .align 4 kernel1_param_3,
	.param .u64 .ptr .global .align 4 kernel1_param_4,
	.param .u64 .ptr .global .align 4 kernel1_param_5,
	.param .u64 .ptr .global .align 4 kernel1_param_6,
	.param .u32 kernel1_param_7,
	.param .u32 kernel1_param_8
)
{
	.local .align 16 .b8 	__local_depot0[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<56>;
	.reg .f32 	%f<94>;
	.reg .b32 	%r<163>;
	.reg .f64 	%fd<16>;
	.reg .b64 	%rd<124>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd32, [kernel1_param_0];
	ld.param.u64 	%rd33, [kernel1_param_1];
	ld.param.u64 	%rd34, [kernel1_param_2];
	ld.param.u64 	%rd35, [kernel1_param_3];
	ld.param.u64 	%rd36, [kernel1_param_4];
	ld.param.u64 	%rd38, [kernel1_param_5];
	ld.param.u64 	%rd37, [kernel1_param_6];
	ld.param.u32 	%r53, [kernel1_param_7];
	ld.param.u32 	%r54, [kernel1_param_8];
	add.u64 	%rd1, %SPL, 64;
	mov.u32 	%r55, %ctaid.x;
	mov.u32 	%r56, %ntid.x;
	mov.b32	%r57, %envreg3;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.x;
	add.s32 	%r1, %r58, %r59;
	mov.u32 	%r60, %ctaid.y;
	mov.u32 	%r61, %ntid.y;
	mov.b32	%r62, %envreg4;
	mad.lo.s32 	%r63, %r60, %r61, %r62;
	mov.u32 	%r64, %tid.y;
	add.s32 	%r2, %r63, %r64;
	mov.u32 	%r65, %ctaid.z;
	mov.u32 	%r66, %ntid.z;
	mov.b32	%r67, %envreg5;
	mad.lo.s32 	%r68, %r65, %r66, %r67;
	mov.u32 	%r69, %tid.z;
	add.s32 	%r3, %r68, %r69;
	add.s64 	%rd2, %rd38, 24;
	ld.global.u32 	%r70, [%rd38+24];
	mul.wide.s32 	%rd40, %r70, 67108936;
	add.s64 	%rd41, %rd36, %rd40;
	add.s64 	%rd3, %rd41, 8;
	ld.global.u32 	%r71, [%rd41+8];
	setp.ge.s32	%p4, %r1, %r71;
	@%p4 bra 	BB0_92;

	ld.global.u32 	%r72, [%rd3+4];
	setp.ge.s32	%p5, %r2, %r72;
	@%p5 bra 	BB0_92;

	ld.global.u32 	%r73, [%rd3+8];
	setp.ge.s32	%p6, %r3, %r73;
	@%p6 bra 	BB0_92;

	ld.global.u32 	%r150, [%rd2+-24];
	setp.lt.s32	%p7, %r150, 18;
	@%p7 bra 	BB0_5;

	mov.u64 	%rd42, $str$5;
	cvta.global.u64 	%rd43, %rd42;
	mov.u64 	%rd44, 0;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd43;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd44;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r74, [retval0+0];
	
	//{
	}// Callseq End 0
	ld.global.u32 	%r150, [%rd2+-24];

BB0_5:
	setp.lt.s32	%p8, %r150, 1;
	@%p8 bra 	BB0_15;

	mov.u32 	%r79, 1;
	max.s32 	%r7, %r150, %r79;
	and.b32  	%r78, %r7, 3;
	mov.u32 	%r154, 0;
	setp.eq.s32	%p9, %r78, 0;
	@%p9 bra 	BB0_12;

	setp.eq.s32	%p10, %r78, 1;
	mov.u32 	%r152, %r154;
	@%p10 bra 	BB0_11;

	setp.eq.s32	%p11, %r78, 2;
	mov.u32 	%r151, %r154;
	@%p11 bra 	BB0_10;

	mov.u32 	%r81, 0;
	st.local.u32 	[%rd1], %r81;
	mov.u32 	%r151, %r79;

BB0_10:
	mul.wide.u32 	%rd45, %r151, 4;
	add.s64 	%rd46, %rd1, %rd45;
	st.local.u32 	[%rd46], %r154;
	add.s32 	%r152, %r151, 1;

BB0_11:
	mul.wide.s32 	%rd47, %r152, 4;
	add.s64 	%rd48, %rd1, %rd47;
	st.local.u32 	[%rd48], %r154;
	add.s32 	%r154, %r152, 1;

BB0_12:
	setp.lt.u32	%p12, %r7, 4;
	@%p12 bra 	BB0_15;

	mul.wide.s32 	%rd49, %r154, 4;
	add.s64 	%rd123, %rd1, %rd49;

BB0_14:
	mov.u64 	%rd50, 0;
	st.local.u32 	[%rd123+4], %rd50;
	st.local.u32 	[%rd123], %rd50;
	st.local.u32 	[%rd123+12], %rd50;
	st.local.u32 	[%rd123+8], %rd50;
	add.s64 	%rd123, %rd123, 16;
	add.s32 	%r154, %r154, 4;
	setp.lt.s32	%p13, %r154, %r150;
	@%p13 bra 	BB0_14;

BB0_15:
	cvt.rn.f32.s32	%f40, %r1;
	ld.global.f32 	%f41, [%rd3+60];
	ld.global.f32 	%f42, [%rd3+12];
	fma.rn.ftz.f32 	%f1, %f41, %f40, %f42;
	cvt.rn.f32.s32	%f43, %r2;
	ld.global.f32 	%f44, [%rd3+64];
	ld.global.f32 	%f45, [%rd3+16];
	fma.rn.ftz.f32 	%f2, %f44, %f43, %f45;
	cvt.rn.f32.s32	%f46, %r3;
	ld.global.f32 	%f47, [%rd3+68];
	ld.global.f32 	%f48, [%rd3+20];
	fma.rn.ftz.f32 	%f3, %f47, %f46, %f48;
	ld.global.f32 	%f4, [%rd2+4];
	ld.global.u32 	%r15, [%rd2+-12];
	ld.global.u32 	%r16, [%rd2+-8];
	ld.global.u32 	%r17, [%rd2+-4];
	mov.u64 	%rd51, $str$3;
	cvta.global.u64 	%rd7, %rd51;
	add.u64 	%rd52, %SP, 32;
	add.u64 	%rd8, %SPL, 32;
	mov.u64 	%rd53, $str$4;
	cvta.global.u64 	%rd9, %rd53;
	add.u64 	%rd54, %SP, 0;
	add.u64 	%rd10, %SPL, 0;
	add.ftz.f32 	%f49, %f4, %f1;
	add.s64 	%rd11, %rd34, 12;
	ld.global.f32 	%f84, [%rd34+12];
	add.s64 	%rd12, %rd8, 8;
	setp.geu.ftz.f32	%p14, %f49, %f84;
	@%p14 bra 	BB0_17;

	cvt.ftz.f64.f32	%fd1, %f1;
	st.local.f64 	[%rd8], %fd1;
	cvt.ftz.f64.f32	%fd2, %f84;
	st.local.f64 	[%rd12], %fd2;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd52;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r84, [retval0+0];
	
	//{
	}// Callseq End 1
	ld.global.f32 	%f84, [%rd11];

BB0_17:
	ld.global.f32 	%f85, [%rd11+12];
	add.ftz.f32 	%f50, %f84, %f85;
	add.ftz.f32 	%f51, %f4, %f50;
	add.s64 	%rd13, %rd10, 8;
	setp.leu.ftz.f32	%p15, %f1, %f51;
	@%p15 bra 	BB0_19;

	cvt.ftz.f64.f32	%fd3, %f1;
	st.local.f64 	[%rd10], %fd3;
	cvt.ftz.f64.f32	%fd4, %f84;
	st.local.f64 	[%rd13], %fd4;
	cvt.ftz.f64.f32	%fd5, %f85;
	st.local.f64 	[%rd13+8], %fd5;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd54;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r85, [retval0+0];
	
	//{
	}// Callseq End 2
	ld.global.f32 	%f84, [%rd11];
	ld.global.f32 	%f85, [%rd11+12];

BB0_19:
	cvt.rn.f32.s32	%f52, %r15;
	sub.ftz.f32 	%f53, %f1, %f84;
	mul.ftz.f32 	%f54, %f53, %f52;
	div.approx.ftz.f32 	%f13, %f54, %f85;
	add.s32 	%r87, %r15, -1;
	cvt.rn.f32.s32	%f14, %r87;
	mov.u32 	%r155, 0;
	setp.le.ftz.f32	%p16, %f13, 0f00000000;
	@%p16 bra 	BB0_23;

	setp.ltu.ftz.f32	%p17, %f13, %f14;
	@%p17 bra 	BB0_22;
	bra.uni 	BB0_21;

BB0_22:
	cvt.rzi.ftz.s32.f32	%r155, %f13;
	bra.uni 	BB0_23;

BB0_21:
	cvt.rzi.ftz.s32.f32	%r155, %f14;

BB0_23:
	ld.global.f32 	%f87, [%rd11+4];
	add.ftz.f32 	%f55, %f4, %f2;
	setp.geu.ftz.f32	%p18, %f55, %f87;
	@%p18 bra 	BB0_25;

	cvt.ftz.f64.f32	%fd6, %f2;
	st.local.f64 	[%rd8], %fd6;
	cvt.ftz.f64.f32	%fd7, %f87;
	st.local.f64 	[%rd12], %fd7;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd52;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r88, [retval0+0];
	
	//{
	}// Callseq End 3
	ld.global.f32 	%f87, [%rd11+4];

BB0_25:
	ld.global.f32 	%f88, [%rd11+16];
	add.ftz.f32 	%f56, %f87, %f88;
	add.ftz.f32 	%f57, %f4, %f56;
	setp.leu.ftz.f32	%p19, %f2, %f57;
	@%p19 bra 	BB0_27;

	cvt.ftz.f64.f32	%fd8, %f2;
	st.local.f64 	[%rd10], %fd8;
	cvt.ftz.f64.f32	%fd9, %f87;
	st.local.f64 	[%rd13], %fd9;
	cvt.ftz.f64.f32	%fd10, %f88;
	st.local.f64 	[%rd13+8], %fd10;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd54;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r89, [retval0+0];
	
	//{
	}// Callseq End 4
	ld.global.f32 	%f87, [%rd11+4];
	ld.global.f32 	%f88, [%rd11+16];

BB0_27:
	cvt.rn.f32.s32	%f58, %r16;
	sub.ftz.f32 	%f59, %f2, %f87;
	mul.ftz.f32 	%f60, %f59, %f58;
	div.approx.ftz.f32 	%f23, %f60, %f88;
	add.s32 	%r91, %r16, -1;
	cvt.rn.f32.s32	%f24, %r91;
	mov.u32 	%r156, 0;
	setp.le.ftz.f32	%p20, %f23, 0f00000000;
	@%p20 bra 	BB0_31;

	setp.ltu.ftz.f32	%p21, %f23, %f24;
	@%p21 bra 	BB0_30;
	bra.uni 	BB0_29;

BB0_30:
	cvt.rzi.ftz.s32.f32	%r156, %f23;
	bra.uni 	BB0_31;

BB0_29:
	cvt.rzi.ftz.s32.f32	%r156, %f24;

BB0_31:
	ld.global.f32 	%f90, [%rd11+8];
	add.ftz.f32 	%f61, %f4, %f3;
	setp.geu.ftz.f32	%p22, %f61, %f90;
	@%p22 bra 	BB0_33;

	cvt.ftz.f64.f32	%fd11, %f3;
	st.local.f64 	[%rd8], %fd11;
	cvt.ftz.f64.f32	%fd12, %f90;
	st.local.f64 	[%rd12], %fd12;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd52;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r92, [retval0+0];
	
	//{
	}// Callseq End 5
	ld.global.f32 	%f90, [%rd11+8];

BB0_33:
	ld.global.f32 	%f91, [%rd11+20];
	add.ftz.f32 	%f62, %f90, %f91;
	add.ftz.f32 	%f63, %f4, %f62;
	setp.leu.ftz.f32	%p23, %f3, %f63;
	@%p23 bra 	BB0_35;

	cvt.ftz.f64.f32	%fd13, %f3;
	st.local.f64 	[%rd10], %fd13;
	cvt.ftz.f64.f32	%fd14, %f90;
	st.local.f64 	[%rd13], %fd14;
	cvt.ftz.f64.f32	%fd15, %f91;
	st.local.f64 	[%rd13+8], %fd15;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd54;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r93, [retval0+0];
	
	//{
	}// Callseq End 6
	ld.global.f32 	%f90, [%rd11+8];
	ld.global.f32 	%f91, [%rd11+20];

BB0_35:
	cvt.rn.f32.s32	%f64, %r17;
	sub.ftz.f32 	%f65, %f3, %f90;
	mul.ftz.f32 	%f66, %f65, %f64;
	div.approx.ftz.f32 	%f33, %f66, %f91;
	add.s32 	%r95, %r17, -1;
	cvt.rn.f32.s32	%f34, %r95;
	mov.u32 	%r157, 0;
	setp.le.ftz.f32	%p24, %f33, 0f00000000;
	@%p24 bra 	BB0_39;

	setp.ltu.ftz.f32	%p25, %f33, %f34;
	@%p25 bra 	BB0_38;
	bra.uni 	BB0_37;

BB0_38:
	cvt.rzi.ftz.s32.f32	%r157, %f33;
	bra.uni 	BB0_39;

BB0_37:
	cvt.rzi.ftz.s32.f32	%r157, %f34;

BB0_39:
	mad.lo.s32 	%r96, %r157, %r16, %r156;
	mad.lo.s32 	%r27, %r96, %r15, %r155;
	mul.wide.s32 	%rd63, %r27, 4;
	add.s64 	%rd64, %rd35, %rd63;
	ld.global.u32 	%r28, [%rd64+4194304];
	setp.lt.s32	%p26, %r28, 1;
	@%p26 bra 	BB0_73;

	cvt.s64.s32	%rd14, %r53;
	mov.u64 	%rd65, $str;
	cvta.global.u64 	%rd15, %rd65;
	mov.u64 	%rd66, $str$1;
	cvta.global.u64 	%rd16, %rd66;
	mov.u64 	%rd67, $str$2;
	cvta.global.u64 	%rd17, %rd67;
	add.s64 	%rd18, %rd32, 8;
	mov.u64 	%rd68, $str$6;
	cvta.global.u64 	%rd19, %rd68;
	add.u64 	%rd69, %SP, 56;
	add.u64 	%rd20, %SPL, 56;
	add.s64 	%rd21, %rd20, 4;
	mov.u32 	%r158, 0;
	shl.b64 	%rd77, %rd14, 2;

BB0_41:
	mul.wide.s32 	%rd70, %r27, 4096;
	add.s64 	%rd71, %rd35, %rd70;
	mul.wide.s32 	%rd72, %r158, 4;
	add.s64 	%rd73, %rd71, %rd72;
	ld.global.u32 	%r98, [%rd73];
	mul.wide.s32 	%rd74, %r98, 28;
	add.s64 	%rd75, %rd33, %rd74;
	cvta.global.u64 	%rd76, %rd75;
	setp.eq.s64	%p27, %rd75, 0;
	selp.b64	%rd22, 0, %rd76, %p27;
	add.s64 	%rd78, %rd22, %rd77;
	ld.u32 	%r30, [%rd78];
	setp.ge.s32	%p28, %r30, %r54;
	@%p28 bra 	BB0_72;

	ld.f32 	%f67, [%rd22+16];
	sub.ftz.f32 	%f68, %f67, %f1;
	ld.f32 	%f69, [%rd22+20];
	sub.ftz.f32 	%f70, %f69, %f2;
	mul.ftz.f32 	%f71, %f70, %f70;
	fma.rn.ftz.f32 	%f72, %f68, %f68, %f71;
	ld.f32 	%f73, [%rd22+24];
	sub.ftz.f32 	%f74, %f73, %f3;
	fma.rn.ftz.f32 	%f35, %f74, %f74, %f72;
	ld.global.f32 	%f75, [%rd2+8];
	setp.gtu.ftz.f32	%p29, %f35, %f75;
	@%p29 bra 	BB0_72;

	ld.global.u32 	%r99, [%rd2+-24];
	setp.lt.s32	%p30, %r99, 1;
	@%p30 bra 	BB0_72;

	add.s32 	%r101, %r30, 1;
	mul.lo.s32 	%r102, %r101, %r30;
	shr.u32 	%r103, %r102, 31;
	add.s32 	%r104, %r102, %r103;
	shr.s32 	%r31, %r104, 1;
	mov.u32 	%r159, 0;

BB0_45:
	cvt.s64.s32	%rd23, %r159;
	mul.wide.s32 	%rd79, %r159, 4;
	add.s64 	%rd80, %rd37, %rd79;
	ld.global.f32 	%f76, [%rd80];
	cvt.rzi.ftz.s32.f32	%r33, %f76;
	setp.lt.s32	%p31, %r33, %r54;
	@%p31 bra 	BB0_47;

	st.local.u32 	[%rd20], %r33;
	st.local.u32 	[%rd21], %r54;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd19;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd69;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r105, [retval0+0];
	
	//{
	}// Callseq End 7

BB0_47:
	mov.u32 	%r160, 11;
	setp.gt.s32	%p32, %r53, 1;
	@%p32 bra 	BB0_51;

	setp.eq.s32	%p35, %r53, 0;
	@%p35 bra 	BB0_56;

	setp.eq.s32	%p36, %r53, 1;
	@%p36 bra 	BB0_50;
	bra.uni 	BB0_55;

BB0_50:
	mov.u32 	%r160, 20;
	bra.uni 	BB0_56;

BB0_51:
	setp.eq.s32	%p33, %r53, 2;
	@%p33 bra 	BB0_54;
	bra.uni 	BB0_52;

BB0_54:
	mov.u32 	%r160, 17;
	bra.uni 	BB0_56;

BB0_52:
	setp.ne.s32	%p34, %r53, 3;
	@%p34 bra 	BB0_55;

	mov.u32 	%r160, 18;
	bra.uni 	BB0_56;

BB0_55:
	mov.u64 	%rd82, 0;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd15;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd82;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r111, [retval0+0];
	
	//{
	}// Callseq End 8
	mov.u32 	%r160, 2147483647;

BB0_56:
	setp.gt.s32	%p37, %r30, %r33;
	@%p37 bra 	BB0_60;
	bra.uni 	BB0_57;

BB0_60:
	setp.lt.s32	%p39, %r30, %r160;
	@%p39 bra 	BB0_62;

	mov.u64 	%rd84, 0;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd16;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd84;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r118, [retval0+0];
	
	//{
	}// Callseq End 10

BB0_62:
	setp.le.s32	%p40, %r33, %r30;
	@%p40 bra 	BB0_64;

	mov.u64 	%rd85, 0;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd16;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd85;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r119, [retval0+0];
	
	//{
	}// Callseq End 11

BB0_64:
	add.s32 	%r161, %r31, %r33;
	bra.uni 	BB0_65;

BB0_57:
	setp.lt.s32	%p38, %r33, %r160;
	@%p38 bra 	BB0_59;

	mov.u64 	%rd83, 0;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd16;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd83;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r112, [retval0+0];
	
	//{
	}// Callseq End 9

BB0_59:
	add.s32 	%r113, %r33, 1;
	mul.lo.s32 	%r114, %r113, %r33;
	shr.u32 	%r115, %r114, 31;
	add.s32 	%r116, %r114, %r115;
	shr.s32 	%r117, %r116, 1;
	add.s32 	%r161, %r117, %r30;

BB0_65:
	ld.global.f32 	%f77, [%rd2+8];
	setp.leu.ftz.f32	%p41, %f35, %f77;
	@%p41 bra 	BB0_67;

	mov.u64 	%rd86, 0;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd86;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r120, [retval0+0];
	
	//{
	}// Callseq End 12

BB0_67:
	ld.global.f32 	%f93, [%rd18];
	mul.ftz.f32 	%f78, %f35, %f93;
	setp.ltu.ftz.f32	%p42, %f78, 0f45003000;
	@%p42 bra 	BB0_69;

	mov.u64 	%rd87, 0;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd87;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r121, [retval0+0];
	
	//{
	}// Callseq End 13
	ld.global.f32 	%f93, [%rd18];

BB0_69:
	mul.ftz.f32 	%f79, %f35, %f93;
	cvt.rzi.ftz.s32.f32	%r38, %f79;
	setp.lt.s32	%p43, %r38, 2051;
	@%p43 bra 	BB0_71;

	mov.u64 	%rd88, 0;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd88;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r122, [retval0+0];
	
	//{
	}// Callseq End 14

BB0_71:
	cvt.u32.u64	%r123, %rd23;
	mul.wide.s32 	%rd89, %r161, 24616;
	add.s64 	%rd90, %rd32, %rd89;
	mul.wide.s32 	%rd91, %r38, 4;
	add.s64 	%rd92, %rd90, %rd91;
	shl.b64 	%rd93, %rd23, 2;
	add.s64 	%rd94, %rd1, %rd93;
	ld.local.f32 	%f80, [%rd94];
	ld.global.f32 	%f81, [%rd92+16];
	add.ftz.f32 	%f82, %f81, %f80;
	st.local.f32 	[%rd94], %f82;
	add.s32 	%r159, %r123, 1;
	ld.global.u32 	%r124, [%rd2+-24];
	setp.lt.s32	%p44, %r159, %r124;
	@%p44 bra 	BB0_45;

BB0_72:
	add.s32 	%r158, %r158, 1;
	setp.lt.s32	%p45, %r158, %r28;
	@%p45 bra 	BB0_41;

BB0_73:
	ld.global.u32 	%r125, [%rd2+-24];
	setp.lt.s32	%p46, %r125, 1;
	@%p46 bra 	BB0_92;

	add.s32 	%r41, %r1, -1;
	add.s32 	%r42, %r2, -1;
	add.s32 	%r43, %r3, -1;
	setp.eq.s32	%p47, %r2, 0;
	mov.u32 	%r162, 0;
	setp.eq.s32	%p48, %r1, 0;
	or.pred  	%p1, %p48, %p47;
	setp.eq.s32	%p49, %r3, 0;
	or.pred  	%p2, %p48, %p49;
	or.pred  	%p3, %p47, %p49;
	mul.lo.s32 	%r127, %r2, %r1;
	mul.lo.s32 	%r44, %r127, %r3;
	mov.u64 	%rd95, $str$7;
	cvta.global.u64 	%rd24, %rd95;
	add.u64 	%rd96, %SP, 48;
	add.u64 	%rd25, %SPL, 48;
	add.s64 	%rd26, %rd25, 4;

BB0_75:
	cvt.s64.s32	%rd27, %r162;
	mul.wide.s32 	%rd97, %r162, 4;
	add.s64 	%rd98, %rd37, %rd97;
	ld.global.f32 	%f83, [%rd98];
	cvt.rzi.ftz.s32.f32	%r46, %f83;
	setp.lt.s32	%p50, %r46, %r54;
	@%p50 bra 	BB0_77;

	st.local.u32 	[%rd25], %r46;
	st.local.u32 	[%rd26], %r54;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd24;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd96;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r128, [retval0+0];
	
	//{
	}// Callseq End 15

BB0_77:
	cvt.s64.s32	%rd28, %r46;
	mul.wide.s32 	%rd100, %r46, 67108936;
	add.s64 	%rd101, %rd36, %rd100;
	add.s64 	%rd102, %rd101, 8;
	ld.global.u32 	%r47, [%rd101+12];
	mul.lo.s32 	%r48, %r47, %r3;
	add.s32 	%r129, %r48, %r2;
	ld.global.u32 	%r49, [%rd101+8];
	mul.lo.s32 	%r50, %r129, %r49;
	add.s32 	%r130, %r50, %r1;
	shl.b64 	%rd103, %rd27, 2;
	add.s64 	%rd104, %rd1, %rd103;
	ld.local.f32 	%f39, [%rd104];
	shl.b32 	%r131, %r130, 3;
	mul.wide.s32 	%rd105, %r131, 4;
	add.s64 	%rd106, %rd102, %rd105;
	st.global.f32 	[%rd106+72], %f39;
	@%p48 bra 	BB0_79;

	add.s32 	%r132, %r50, %r41;
	shl.b32 	%r133, %r132, 3;
	add.s32 	%r134, %r133, 1;
	mul.lo.s64 	%rd107, %rd28, 67108936;
	add.s64 	%rd108, %rd36, %rd107;
	mul.wide.s32 	%rd109, %r134, 4;
	add.s64 	%rd110, %rd108, %rd109;
	st.global.f32 	[%rd110+80], %f39;

BB0_79:
	add.s32 	%r135, %r48, %r42;
	mad.lo.s32 	%r136, %r135, %r49, %r41;
	shl.b32 	%r137, %r136, 3;
	add.s32 	%r138, %r137, 3;
	mul.lo.s64 	%rd111, %rd28, 67108936;
	add.s64 	%rd112, %rd36, %rd111;
	mul.wide.s32 	%rd113, %r138, 4;
	add.s64 	%rd114, %rd112, %rd113;
	add.s64 	%rd29, %rd114, 80;
	@%p47 bra 	BB0_81;

	st.global.f32 	[%rd29+28], %f39;

BB0_81:
	@%p1 bra 	BB0_83;

	st.global.f32 	[%rd29], %f39;

BB0_83:
	mul.lo.s32 	%r139, %r47, %r43;
	add.s32 	%r140, %r139, %r2;
	mad.lo.s32 	%r141, %r140, %r49, %r41;
	shl.b32 	%r142, %r141, 3;
	add.s32 	%r143, %r142, 5;
	mul.wide.s32 	%rd117, %r143, 4;
	add.s64 	%rd118, %rd112, %rd117;
	add.s64 	%rd30, %rd118, 80;
	add.s32 	%r144, %r139, %r42;
	mul.lo.s32 	%r51, %r144, %r49;
	@%p49 bra 	BB0_85;

	st.global.f32 	[%rd30+28], %f39;

BB0_85:
	@%p2 bra 	BB0_87;

	st.global.f32 	[%rd30], %f39;

BB0_87:
	add.s32 	%r145, %r51, %r41;
	shl.b32 	%r146, %r145, 3;
	add.s32 	%r147, %r146, 7;
	mul.wide.s32 	%rd121, %r147, 4;
	add.s64 	%rd122, %rd112, %rd121;
	add.s64 	%rd31, %rd122, 80;
	@%p3 bra 	BB0_89;

	st.global.f32 	[%rd31+28], %f39;

BB0_89:
	setp.eq.s32	%p54, %r44, 0;
	@%p54 bra 	BB0_91;

	st.global.f32 	[%rd31], %f39;

BB0_91:
	cvt.u32.u64	%r148, %rd27;
	add.s32 	%r162, %r148, 1;
	ld.global.u32 	%r149, [%rd2+-24];
	setp.lt.s32	%p55, %r162, %r149;
	@%p55 bra 	BB0_75;

BB0_92:
	ret;
}


  