Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: counter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "counter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "counter"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : counter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\EngineeringData\6th_Semester\Digital_System_Design_LAB\LabReport_#_06\Practice\DSD_LAB_7b\lab\labsd7b.v" into library work
Parsing module <counter>.
Parsing module <seven_seg>.
Parsing module <clk_divider>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <counter>.

Elaborating module <clk_divider>.

Elaborating module <seven_seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <counter>.
    Related source file is "D:\EngineeringData\6th_Semester\Digital_System_Design_LAB\LabReport_#_06\Practice\DSD_LAB_7b\lab\labsd7b.v".
    Found 4-bit register for signal <T>.
    Found 4-bit register for signal <H>.
    Found 4-bit register for signal <U>.
    Found 4-bit adder for signal <_n0044> created at line 25.
    Found 4-bit adder for signal <_n0047> created at line 29.
    Found 4-bit adder for signal <_n0050> created at line 33.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <clk_divider>.
    Related source file is "D:\EngineeringData\6th_Semester\Digital_System_Design_LAB\LabReport_#_06\Practice\DSD_LAB_7b\lab\labsd7b.v".
    Found 1-bit register for signal <clk1>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_2_o_add_1_OUT> created at line 96.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <clk_divider> synthesized.

Synthesizing Unit <seven_seg>.
    Related source file is "D:\EngineeringData\6th_Semester\Digital_System_Design_LAB\LabReport_#_06\Practice\DSD_LAB_7b\lab\labsd7b.v".
    Found 4-bit register for signal <in>.
    Found 16x7-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
Unit <seven_seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 4-bit adder                                           : 3
# Registers                                            : 6
 1-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_divider>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_divider> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <U>: 1 register on signal <U>.
The following registers are absorbed into counter <T>: 1 register on signal <T>.
The following registers are absorbed into counter <H>: 1 register on signal <H>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg>.
INFO:Xst:3231 - The small RAM <Mram_out> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <seven_seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 4-bit adder                                           : 3
# Counters                                             : 4
 32-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block counter, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : counter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 249
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 62
#      LUT2                        : 34
#      LUT3                        : 3
#      LUT4                        : 8
#      LUT5                        : 3
#      LUT6                        : 7
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 41
#      FD                          : 32
#      FDE                         : 4
#      FDR                         : 4
#      FDRE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  11440     0%  
 Number of Slice LUTs:                  121  out of   5720     2%  
    Number used as Logic:               121  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    124
   Number with an unused Flip Flop:      83  out of    124    66%  
   Number with an unused LUT:             3  out of    124     2%  
   Number of fully used LUT-FF pairs:    38  out of    124    30%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    200     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
Div_Clock/clk1                     | NONE(seg_7/in_3)       | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.707ns (Maximum Frequency: 149.087MHz)
   Minimum input arrival time before clock: 4.518ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.707ns (frequency: 149.087MHz)
  Total number of paths / destination ports: 17953 / 34
-------------------------------------------------------------------------
Delay:               6.707ns (Levels of Logic = 13)
  Source:            Div_Clock/cnt_0 (FF)
  Destination:       Div_Clock/cnt_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Div_Clock/cnt_0 to Div_Clock/cnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  Div_Clock/cnt_0 (Div_Clock/cnt_0)
     INV:I->O              1   0.255   0.000  Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_lut<0>_INV_0 (Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<0> (Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<1> (Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<2> (Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<3> (Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<4> (Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<5> (Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<6> (Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_cy<6>)
     XORCY:CI->O           2   0.206   0.954  Div_Clock/Madd_cnt[31]_GND_2_o_add_1_OUT_xor<7> (Div_Clock/cnt[31]_GND_2_o_add_1_OUT<7>)
     LUT3:I0->O            1   0.235   0.682  Div_Clock/cnt[31]_GND_2_o_equal_3_o<31>3_SW0 (N10)
     LUT6:I5->O            2   0.254   0.726  Div_Clock/Mcount_cnt_val321_SW0 (N8)
     LUT6:I5->O           17   0.254   1.209  Div_Clock/Mcount_cnt_val321 (Div_Clock/Mcount_cnt_val)
     LUT2:I1->O            1   0.254   0.000  Div_Clock/cnt_1_rstpot (Div_Clock/cnt_1_rstpot)
     FD:D                      0.074          Div_Clock/cnt_1
    ----------------------------------------
    Total                      6.707ns (2.412ns logic, 4.296ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Div_Clock/clk1'
  Clock period: 3.193ns (frequency: 313.185MHz)
  Total number of paths / destination ports: 30 / 12
-------------------------------------------------------------------------
Delay:               3.193ns (Levels of Logic = 1)
  Source:            U_0 (FF)
  Destination:       U_1 (FF)
  Source Clock:      Div_Clock/clk1 rising
  Destination Clock: Div_Clock/clk1 rising

  Data Path: U_0 to U_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.525   1.152  U_0 (U_0)
     LUT5:I1->O            4   0.254   0.803  Mcount_U_val1 (Mcount_U_val)
     FDR:R                     0.459          U_0
    ----------------------------------------
    Total                      3.193ns (1.238ns logic, 1.955ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.518ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Div_Clock/cnt_1 (FF)
  Destination Clock: clk rising

  Data Path: rst to Div_Clock/cnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.399  rst_IBUF (rst_IBUF)
     LUT6:I0->O           17   0.254   1.209  Div_Clock/Mcount_cnt_val321 (Div_Clock/Mcount_cnt_val)
     LUT2:I1->O            1   0.254   0.000  Div_Clock/cnt_1_rstpot (Div_Clock/cnt_1_rstpot)
     FD:D                      0.074          Div_Clock/cnt_1
    ----------------------------------------
    Total                      4.518ns (1.910ns logic, 2.608ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Div_Clock/clk1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.218ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       U_1 (FF)
  Destination Clock: Div_Clock/clk1 rising

  Data Path: rst to U_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.374  rst_IBUF (rst_IBUF)
     LUT5:I0->O            4   0.254   0.803  Mcount_U_val1 (Mcount_U_val)
     FDR:R                     0.459          U_0
    ----------------------------------------
    Total                      4.218ns (2.041ns logic, 2.177ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Div_Clock/clk1'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 2)
  Source:            seg_7/in_0 (FF)
  Destination:       counter7seg<6> (PAD)
  Source Clock:      Div_Clock/clk1 rising

  Data Path: seg_7/in_0 to counter7seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.525   1.186  seg_7/in_0 (seg_7/in_0)
     LUT4:I0->O            1   0.254   0.681  seg_7/Mram_out41 (counter7seg_4_OBUF)
     OBUF:I->O                 2.912          counter7seg_4_OBUF (counter7seg<4>)
    ----------------------------------------
    Total                      5.558ns (3.691ns logic, 1.867ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Div_Clock/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Div_Clock/clk1 |    3.193|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.707|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.16 secs
 
--> 

Total memory usage is 4499824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

