#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8e8cd0dfb0 .scope module, "tb" "tb" 2 9;
 .timescale -9 -12;
v0x7f8e8cd249d0_0 .var "clk", 0 0;
v0x7f8e8cd24a70_0 .var "instruction", 31 0;
v0x7f8e8cd24b20_0 .var "pc", 31 0;
v0x7f8e8cd24be0_0 .var "rst_n", 0 0;
E_0x7f8e8cd0d290 .event negedge, v0x7f8e8cd1e130_0;
S_0x7f8e8cd01430 .scope module, "Core_inst" "core" 2 20, 3 18 0, S_0x7f8e8cd0dfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
P_0x7f8e8cd0daf0 .param/l "ADDR_WIDTH" 0 3 23, +C4<00000000000000000000000000001010>;
P_0x7f8e8cd0db30 .param/l "DATA_WITDTH" 0 3 24, +C4<00000000000000000000000000100000>;
v0x7f8e8cd22e50_0 .net "ALU_op_t", 3 0, v0x7f8e8cd1f2b0_0;  1 drivers
o0x10f6810c8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x7f8e8cd22f00_0 .net "addr_DataMem", 9 0, o0x10f6810c8;  0 drivers
v0x7f8e8cd22fa0_0 .net "addr_progMem", 9 0, v0x7f8e8cd21a80_0;  1 drivers
v0x7f8e8cd23070_0 .net "clk", 0 0, v0x7f8e8cd249d0_0;  1 drivers
v0x7f8e8cd23180_0 .net "data_DataMem", 31 0, L_0x7f8e8cd24e30;  1 drivers
v0x7f8e8cd23210_0 .net "data_in_reg_file", 31 0, v0x7f8e8cd20910_0;  1 drivers
v0x7f8e8cd232a0_0 .net "imm_val_t", 31 0, v0x7f8e8cd1f7e0_0;  1 drivers
v0x7f8e8cd23370_0 .net "instruction_progmem", 31 0, v0x7f8e8cd1ec00_0;  1 drivers
o0x10f681c68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8e8cd23440_0 .net "is_branch_t", 0 0, o0x10f681c68;  0 drivers
v0x7f8e8cd23550_0 .net "is_imm_t", 0 0, v0x7f8e8cd1f9c0_0;  1 drivers
o0x10f681668 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8e8cd235e0_0 .net "is_load_store_t", 0 0, o0x10f681668;  0 drivers
o0x10f681698 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8e8cd236b0_0 .net "mem_r_t", 0 0, o0x10f681698;  0 drivers
o0x10f6816c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8e8cd23740_0 .net "mem_to_reg_t", 0 0, o0x10f6816c8;  0 drivers
o0x10f6816f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8e8cd237d0_0 .net "mem_w_t", 0 0, o0x10f6816f8;  0 drivers
o0x10f681158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8e8cd23860_0 .net "oe_DataMem", 0 0, o0x10f681158;  0 drivers
o0x10f681398 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8e8cd238f0_0 .net "oe_progmem", 0 0, o0x10f681398;  0 drivers
v0x7f8e8cd239a0_0 .net "r1_num_read_reg_file", 4 0, v0x7f8e8cd1fd30_0;  1 drivers
v0x7f8e8cd23b70_0 .net "r2_num_read_reg_file", 4 0, v0x7f8e8cd1fde0_0;  1 drivers
v0x7f8e8cd23c00_0 .net "r_num_write_reg_file", 4 0, v0x7f8e8cd20040_0;  1 drivers
v0x7f8e8cd23c90_0 .net "rs1_reg_file", 31 0, L_0x7f8e8cd25340;  1 drivers
v0x7f8e8cd23d20_0 .net "rs2_exec_unit_t", 31 0, L_0x7f8e8cd25670;  1 drivers
o0x10f681e18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8e8cd23db0_0 .net "rs2_reg_file", 31 0, o0x10f681e18;  0 drivers
v0x7f8e8cd23e80_0 .net "rst_n", 0 0, v0x7f8e8cd24be0_0;  1 drivers
o0x10f6811b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8e8cd23f90_0 .net "we_dataMem", 0 0, o0x10f6811b8;  0 drivers
v0x7f8e8cd24020_0 .net "we_reg_file", 0 0, v0x7f8e8cd200f0_0;  1 drivers
S_0x7f8e8cd02000 .scope module, "DataMem_inst" "dataMem" 3 68, 4 8 0, S_0x7f8e8cd01430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 1 "oe"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 10 "addr"
    .port_info 5 /INOUT 32 "data"
v0x7f8e8cd1dec0_0 .net *"_s1", 0 0, L_0x7f8e8cd24c70;  1 drivers
v0x7f8e8cd1df70_0 .net *"_s2", 31 0, L_0x7f8e8cd24d70;  1 drivers
L_0x10f6b2128 .functor BUFT 1, C4<0zzzzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x7f8e8cd1e010_0 .net *"_s4", 10 0, L_0x10f6b2128;  1 drivers
v0x7f8e8cd1e0a0_0 .net "addr", 9 0, o0x10f6810c8;  alias, 0 drivers
v0x7f8e8cd1e130_0 .net "clk", 0 0, v0x7f8e8cd249d0_0;  alias, 1 drivers
v0x7f8e8cd1e200_0 .net "data", 31 0, L_0x7f8e8cd24e30;  alias, 1 drivers
v0x7f8e8cd1e2a0 .array "dataArray", 512 0, 31 0;
v0x7f8e8cd1e340_0 .net "oe", 0 0, o0x10f681158;  alias, 0 drivers
v0x7f8e8cd1e3e0_0 .net "rst_n", 0 0, v0x7f8e8cd24be0_0;  alias, 1 drivers
v0x7f8e8cd1e4f0_0 .net "we", 0 0, o0x10f6811b8;  alias, 0 drivers
E_0x7f8e8cd02700/0 .event negedge, v0x7f8e8cd1e3e0_0;
E_0x7f8e8cd02700/1 .event posedge, v0x7f8e8cd1e130_0;
E_0x7f8e8cd02700 .event/or E_0x7f8e8cd02700/0, E_0x7f8e8cd02700/1;
L_0x7f8e8cd24c70 .reduce/nor o0x10f6811b8;
L_0x7f8e8cd24d70 .array/port v0x7f8e8cd1e2a0, L_0x10f6b2128;
L_0x7f8e8cd24e30 .functor MUXZ 32, L_0x7f8e8cd24e30, L_0x7f8e8cd24d70, L_0x7f8e8cd24c70, C4<>;
S_0x7f8e8cd0dd10 .scope begin, "MEM_WRITE" "MEM_WRITE" 4 44, 4 44 0, S_0x7f8e8cd02000;
 .timescale -9 -12;
v0x7f8e8cd060f0_0 .var/i "j", 31 0;
S_0x7f8e8cd1e610 .scope module, "ProgMem_inst" "progMem" 3 77, 5 7 0, S_0x7f8e8cd01430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "oe"
    .port_info 3 /INPUT 10 "addr"
    .port_info 4 /OUTPUT 32 "data_out"
v0x7f8e8cd1ea80_0 .net "addr", 9 0, v0x7f8e8cd21a80_0;  alias, 1 drivers
v0x7f8e8cd1eb40_0 .net "clk", 0 0, v0x7f8e8cd249d0_0;  alias, 1 drivers
v0x7f8e8cd1ec00_0 .var "data_out", 31 0;
v0x7f8e8cd1ecb0_0 .net "oe", 0 0, o0x10f681398;  alias, 0 drivers
v0x7f8e8cd1ed40 .array "progArray", 512 0, 31 0;
v0x7f8e8cd1ee20_0 .net "rst_n", 0 0, v0x7f8e8cd24be0_0;  alias, 1 drivers
S_0x7f8e8cd1e840 .scope begin, "MEM_READ" "MEM_READ" 5 38, 5 38 0, S_0x7f8e8cd1e610;
 .timescale -9 -12;
v0x7f8e8cd1e9f0_0 .var/i "j", 31 0;
S_0x7f8e8cd1ef20 .scope module, "controlUnit_inst" "controlUnit" 3 86, 6 6 0, S_0x7f8e8cd01430;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 4 "ALU_op"
    .port_info 2 /OUTPUT 1 "is_imm"
    .port_info 3 /OUTPUT 32 "imm_val"
    .port_info 4 /OUTPUT 1 "is_load_store"
    .port_info 5 /OUTPUT 1 "mem_w"
    .port_info 6 /OUTPUT 1 "mem_r"
    .port_info 7 /OUTPUT 1 "mem_to_reg"
    .port_info 8 /OUTPUT 1 "reg_r"
    .port_info 9 /OUTPUT 5 "r1_addr"
    .port_info 10 /OUTPUT 5 "r2_addr"
    .port_info 11 /OUTPUT 5 "reg_addr"
v0x7f8e8cd1f2b0_0 .var "ALU_op", 3 0;
v0x7f8e8cd1f370_0 .var "funct3", 2 0;
v0x7f8e8cd1f420_0 .var "funct7", 6 0;
v0x7f8e8cd1f4e0_0 .var "imm12", 11 0;
v0x7f8e8cd1f590_0 .var "imm12b", 11 0;
v0x7f8e8cd1f680_0 .var "imm20", 19 0;
v0x7f8e8cd1f730_0 .var "imm20j", 19 0;
v0x7f8e8cd1f7e0_0 .var "imm_val", 31 0;
v0x7f8e8cd1f890_0 .net "instruction", 31 0, v0x7f8e8cd1ec00_0;  alias, 1 drivers
v0x7f8e8cd1f9c0_0 .var "is_imm", 0 0;
v0x7f8e8cd1fa50_0 .net "is_load_store", 0 0, o0x10f681668;  alias, 0 drivers
v0x7f8e8cd1fae0_0 .net "mem_r", 0 0, o0x10f681698;  alias, 0 drivers
v0x7f8e8cd1fb70_0 .net "mem_to_reg", 0 0, o0x10f6816c8;  alias, 0 drivers
v0x7f8e8cd1fc00_0 .net "mem_w", 0 0, o0x10f6816f8;  alias, 0 drivers
v0x7f8e8cd1fc90_0 .var "opcode", 6 0;
v0x7f8e8cd1fd30_0 .var "r1_addr", 4 0;
v0x7f8e8cd1fde0_0 .var "r2_addr", 4 0;
v0x7f8e8cd1ff90_0 .var "rd", 4 0;
v0x7f8e8cd20040_0 .var "reg_addr", 4 0;
v0x7f8e8cd200f0_0 .var "reg_r", 0 0;
v0x7f8e8cd20190_0 .var "rs1", 4 0;
v0x7f8e8cd20240_0 .var "rs2", 4 0;
E_0x7f8e8cd02160/0 .event edge, v0x7f8e8cd1ec00_0, v0x7f8e8cd1fc90_0, v0x7f8e8cd1f4e0_0, v0x7f8e8cd20190_0;
E_0x7f8e8cd02160/1 .event edge, v0x7f8e8cd1ff90_0, v0x7f8e8cd1f370_0, v0x7f8e8cd1f420_0, v0x7f8e8cd20240_0;
E_0x7f8e8cd02160 .event/or E_0x7f8e8cd02160/0, E_0x7f8e8cd02160/1;
S_0x7f8e8cd20410 .scope module, "exec_unit_inst" "executionUnit" 3 121, 7 5 0, S_0x7f8e8cd01430;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "ALU_op"
    .port_info 1 /INPUT 32 "s1"
    .port_info 2 /INPUT 32 "s2"
    .port_info 3 /OUTPUT 32 "d"
    .port_info 4 /INPUT 1 "is_branch"
    .port_info 5 /INPUT 1 "is_loadstore"
v0x7f8e8cd20c50_0 .net "ALU_op", 3 0, v0x7f8e8cd1f2b0_0;  alias, 1 drivers
v0x7f8e8cd20d40_0 .net "d", 31 0, v0x7f8e8cd20910_0;  alias, 1 drivers
v0x7f8e8cd20dd0_0 .net "is_branch", 0 0, o0x10f681c68;  alias, 0 drivers
v0x7f8e8cd20e80_0 .net "is_loadstore", 0 0, o0x10f681668;  alias, 0 drivers
v0x7f8e8cd20f30_0 .net "s1", 31 0, L_0x7f8e8cd25340;  alias, 1 drivers
v0x7f8e8cd21000_0 .net "s2", 31 0, L_0x7f8e8cd25670;  alias, 1 drivers
S_0x7f8e8cd20600 .scope module, "ALU" "alu" 7 22, 7 32 0, S_0x7f8e8cd20410;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "ALU_op"
    .port_info 1 /INPUT 32 "s1"
    .port_info 2 /INPUT 32 "s2"
    .port_info 3 /OUTPUT 32 "d"
v0x7f8e8cd20840_0 .net "ALU_op", 3 0, v0x7f8e8cd1f2b0_0;  alias, 1 drivers
v0x7f8e8cd20910_0 .var "d", 31 0;
v0x7f8e8cd209b0_0 .net "s1", 31 0, L_0x7f8e8cd25340;  alias, 1 drivers
v0x7f8e8cd20a70_0 .net "s2", 31 0, L_0x7f8e8cd25670;  alias, 1 drivers
v0x7f8e8cd20b20_0 .net "shift", 4 0, L_0x7f8e8cd254e0;  1 drivers
E_0x7f8e8cd207e0 .event edge, v0x7f8e8cd1f2b0_0, v0x7f8e8cd209b0_0, v0x7f8e8cd20a70_0, v0x7f8e8cd20b20_0;
L_0x7f8e8cd254e0 .part L_0x7f8e8cd25670, 0, 5;
S_0x7f8e8cd21110 .scope module, "mux2_exec_inst" "multiplexer2" 3 130, 8 7 0, S_0x7f8e8cd01430;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /INPUT 1 "select"
P_0x7f8e8cd21300 .param/l "DATA_WITDTH" 0 8 13, +C4<00000000000000000000000000100000>;
L_0x10f6b20e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f8e8cd25600 .functor XNOR 1, v0x7f8e8cd1f9c0_0, L_0x10f6b20e0, C4<0>, C4<0>;
v0x7f8e8cd21460_0 .net/2u *"_s0", 0 0, L_0x10f6b20e0;  1 drivers
v0x7f8e8cd21510_0 .net *"_s2", 0 0, L_0x7f8e8cd25600;  1 drivers
v0x7f8e8cd215b0_0 .net "a", 31 0, o0x10f681e18;  alias, 0 drivers
v0x7f8e8cd21640_0 .net "b", 31 0, v0x7f8e8cd1f7e0_0;  alias, 1 drivers
v0x7f8e8cd216d0_0 .net "out", 31 0, L_0x7f8e8cd25670;  alias, 1 drivers
v0x7f8e8cd217e0_0 .net "select", 0 0, v0x7f8e8cd1f9c0_0;  alias, 1 drivers
L_0x7f8e8cd25670 .functor MUXZ 32, v0x7f8e8cd1f7e0_0, o0x10f681e18, L_0x7f8e8cd25600, C4<>;
S_0x7f8e8cd21880 .scope module, "program_counter_inst" "programCounter" 3 101, 9 6 0, S_0x7f8e8cd01430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 10 "addr"
v0x7f8e8cd21a80_0 .var "addr", 9 0;
v0x7f8e8cd21b50_0 .net "clk", 0 0, v0x7f8e8cd249d0_0;  alias, 1 drivers
v0x7f8e8cd21c20_0 .net "rst_n", 0 0, v0x7f8e8cd24be0_0;  alias, 1 drivers
S_0x7f8e8cd21d00 .scope module, "reg_file_inst" "regFile" 3 107, 10 7 0, S_0x7f8e8cd01430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "r1_num_read"
    .port_info 4 /INPUT 5 "r2_num_read"
    .port_info 5 /INPUT 5 "r_num_write"
    .port_info 6 /INPUT 32 "data_in"
    .port_info 7 /OUTPUT 32 "rs1"
    .port_info 8 /OUTPUT 32 "rs2"
L_0x10f6b2008 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f8e8cd22260_0 .net/2u *"_s0", 4 0, L_0x10f6b2008;  1 drivers
L_0x10f6b2098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8e8cd22320_0 .net *"_s11", 0 0, L_0x10f6b2098;  1 drivers
v0x7f8e8cd223c0_0 .net *"_s2", 0 0, L_0x7f8e8cd24fb0;  1 drivers
L_0x10f6b2050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8e8cd22470_0 .net/2u *"_s4", 31 0, L_0x10f6b2050;  1 drivers
v0x7f8e8cd22510_0 .net *"_s6", 31 0, L_0x7f8e8cd250c0;  1 drivers
v0x7f8e8cd22600_0 .net *"_s8", 5 0, L_0x7f8e8cd25180;  1 drivers
v0x7f8e8cd226b0_0 .net "clk", 0 0, v0x7f8e8cd249d0_0;  alias, 1 drivers
v0x7f8e8cd22740_0 .net "data_in", 31 0, v0x7f8e8cd20910_0;  alias, 1 drivers
v0x7f8e8cd22820_0 .net "r1_num_read", 4 0, v0x7f8e8cd1fd30_0;  alias, 1 drivers
v0x7f8e8cd22930_0 .net "r2_num_read", 4 0, v0x7f8e8cd1fde0_0;  alias, 1 drivers
v0x7f8e8cd229c0_0 .net "r_num_write", 4 0, v0x7f8e8cd20040_0;  alias, 1 drivers
v0x7f8e8cd22a50 .array "regFile", 16 0, 31 0;
v0x7f8e8cd22ae0_0 .net "rs1", 31 0, L_0x7f8e8cd25340;  alias, 1 drivers
v0x7f8e8cd22bb0_0 .net "rs2", 31 0, o0x10f681e18;  alias, 0 drivers
v0x7f8e8cd22c50_0 .net "rst_n", 0 0, v0x7f8e8cd24be0_0;  alias, 1 drivers
v0x7f8e8cd22ce0_0 .net "we", 0 0, v0x7f8e8cd200f0_0;  alias, 1 drivers
L_0x7f8e8cd24fb0 .cmp/eq 5, v0x7f8e8cd1fd30_0, L_0x10f6b2008;
L_0x7f8e8cd250c0 .array/port v0x7f8e8cd22a50, L_0x7f8e8cd25180;
L_0x7f8e8cd25180 .concat [ 5 1 0 0], v0x7f8e8cd1fd30_0, L_0x10f6b2098;
L_0x7f8e8cd25340 .functor MUXZ 32, L_0x7f8e8cd250c0, L_0x10f6b2050, L_0x7f8e8cd24fb0, C4<>;
S_0x7f8e8cd21fe0 .scope begin, "MEM_WRITE" "MEM_WRITE" 10 49, 10 49 0, S_0x7f8e8cd21d00;
 .timescale -9 -12;
v0x7f8e8cd221a0_0 .var/i "j", 31 0;
S_0x7f8e8cd240b0 .scope task, "encodeAdd" "encodeAdd" 2 68, 2 68 0, S_0x7f8e8cd0dfb0;
 .timescale -9 -12;
v0x7f8e8cd24260_0 .var "rd", 4 0;
v0x7f8e8cd242f0_0 .var "rs1", 4 0;
v0x7f8e8cd24380_0 .var "rs2", 4 0;
TD_tb.encodeAdd ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x7f8e8cd24380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8e8cd242f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x7f8e8cd24260_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 51, 0, 7;
    %store/vec4 v0x7f8e8cd24a70_0, 0, 32;
    %load/vec4 v0x7f8e8cd24a70_0;
    %ix/getv 4, v0x7f8e8cd24b20_0;
    %store/vec4a v0x7f8e8cd1ed40, 4, 0;
    %vpi_call 2 75 "$display", "mem[%d] = %b", v0x7f8e8cd24b20_0, &A<v0x7f8e8cd1ed40, v0x7f8e8cd24b20_0 > {0 0 0};
    %load/vec4 v0x7f8e8cd24b20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8e8cd24b20_0, 0, 32;
    %end;
S_0x7f8e8cd24430 .scope task, "encodeAddi" "encodeAddi" 2 56, 2 56 0, S_0x7f8e8cd0dfb0;
 .timescale -9 -12;
v0x7f8e8cd24600_0 .var "immediate", 11 0;
v0x7f8e8cd246b0_0 .var "rd", 4 0;
v0x7f8e8cd24760_0 .var "rs1", 4 0;
TD_tb.encodeAddi ;
    %load/vec4 v0x7f8e8cd24600_0;
    %load/vec4 v0x7f8e8cd24760_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x7f8e8cd246b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 19, 0, 7;
    %store/vec4 v0x7f8e8cd24a70_0, 0, 32;
    %load/vec4 v0x7f8e8cd24a70_0;
    %ix/getv 4, v0x7f8e8cd24b20_0;
    %store/vec4a v0x7f8e8cd1ed40, 4, 0;
    %vpi_call 2 63 "$display", "mem[%d] = %b", v0x7f8e8cd24b20_0, &A<v0x7f8e8cd1ed40, v0x7f8e8cd24b20_0 > {0 0 0};
    %load/vec4 v0x7f8e8cd24b20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8e8cd24b20_0, 0, 32;
    %end;
S_0x7f8e8cd24820 .scope task, "test_add" "test_add" 2 47, 2 47 0, S_0x7f8e8cd0dfb0;
 .timescale -9 -12;
TD_tb.test_add ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8e8cd24b20_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8e8cd24760_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f8e8cd246b0_0, 0, 5;
    %pushi/vec4 5, 0, 12;
    %store/vec4 v0x7f8e8cd24600_0, 0, 12;
    %fork TD_tb.encodeAddi, S_0x7f8e8cd24430;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8e8cd24760_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f8e8cd246b0_0, 0, 5;
    %pushi/vec4 2, 0, 12;
    %store/vec4 v0x7f8e8cd24600_0, 0, 12;
    %fork TD_tb.encodeAddi, S_0x7f8e8cd24430;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f8e8cd242f0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f8e8cd24380_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7f8e8cd24260_0, 0, 5;
    %fork TD_tb.encodeAdd, S_0x7f8e8cd240b0;
    %join;
    %end;
    .scope S_0x7f8e8cd02000;
T_3 ;
    %wait E_0x7f8e8cd02700;
    %fork t_1, S_0x7f8e8cd0dd10;
    %jmp t_0;
    .scope S_0x7f8e8cd0dd10;
t_1 ;
    %load/vec4 v0x7f8e8cd1e3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8e8cd060f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7f8e8cd060f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f8e8cd060f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8e8cd1e2a0, 0, 4;
    %load/vec4 v0x7f8e8cd060f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8e8cd060f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f8e8cd1e4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x7f8e8cd1e200_0;
    %load/vec4 v0x7f8e8cd1e0a0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7f8e8cd1e2a0, 4, 0;
T_3.4 ;
T_3.1 ;
    %end;
    .scope S_0x7f8e8cd02000;
t_0 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8e8cd1e610;
T_4 ;
    %wait E_0x7f8e8cd02700;
    %fork t_3, S_0x7f8e8cd1e840;
    %jmp t_2;
    .scope S_0x7f8e8cd1e840;
t_3 ;
    %load/vec4 v0x7f8e8cd1ee20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8e8cd1e9f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7f8e8cd1e9f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f8e8cd1e9f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8e8cd1ed40, 0, 4;
    %load/vec4 v0x7f8e8cd1e9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8e8cd1e9f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8e8cd1ea80_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7f8e8cd1ed40, 4;
    %store/vec4 v0x7f8e8cd1ec00_0, 0, 32;
T_4.1 ;
    %end;
    .scope S_0x7f8e8cd1e610;
t_2 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8e8cd1ef20;
T_5 ;
    %wait E_0x7f8e8cd02160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8e8cd1f9c0_0, 0, 1;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7f8e8cd1fc90_0, 0, 7;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x7f8e8cd1f420_0, 0, 7;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7f8e8cd1f370_0, 0, 3;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 20, 12, 5;
    %store/vec4 v0x7f8e8cd1f680_0, 0, 20;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7f8e8cd1f4e0_0, 0, 12;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7f8e8cd1ff90_0, 0, 5;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8e8cd1f730_0, 0, 20;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8e8cd1f590_0, 0, 12;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7f8e8cd20190_0, 0, 5;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7f8e8cd20240_0, 0, 5;
    %load/vec4 v0x7f8e8cd1f890_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7f8e8cd1ff90_0, 0, 5;
    %load/vec4 v0x7f8e8cd1fc90_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.0 ;
    %jmp T_5.11;
T_5.1 ;
    %jmp T_5.11;
T_5.2 ;
    %jmp T_5.11;
T_5.3 ;
    %jmp T_5.11;
T_5.4 ;
    %jmp T_5.11;
T_5.5 ;
    %jmp T_5.11;
T_5.6 ;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8e8cd1f9c0_0, 0, 1;
    %load/vec4 v0x7f8e8cd1f4e0_0;
    %pad/u 32;
    %store/vec4 v0x7f8e8cd1f7e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8e8cd200f0_0, 0, 1;
    %load/vec4 v0x7f8e8cd20190_0;
    %store/vec4 v0x7f8e8cd1fd30_0, 0, 5;
    %load/vec4 v0x7f8e8cd1ff90_0;
    %store/vec4 v0x7f8e8cd20040_0, 0, 5;
    %load/vec4 v0x7f8e8cd1f370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %jmp T_5.20;
T_5.12 ;
    %load/vec4 v0x7f8e8cd1f420_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.20;
T_5.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.20;
T_5.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.20;
T_5.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.20;
T_5.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.20;
T_5.17 ;
    %load/vec4 v0x7f8e8cd1f420_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.20;
T_5.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8e8cd200f0_0, 0, 1;
    %load/vec4 v0x7f8e8cd20190_0;
    %store/vec4 v0x7f8e8cd1fd30_0, 0, 5;
    %load/vec4 v0x7f8e8cd20240_0;
    %store/vec4 v0x7f8e8cd1fde0_0, 0, 5;
    %load/vec4 v0x7f8e8cd1ff90_0;
    %store/vec4 v0x7f8e8cd20040_0, 0, 5;
    %load/vec4 v0x7f8e8cd1f370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %jmp T_5.33;
T_5.25 ;
    %load/vec4 v0x7f8e8cd1f420_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.34, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_5.35, 8;
T_5.34 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.35, 8;
 ; End of false expr.
    %blend;
T_5.35;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.33;
T_5.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.33;
T_5.27 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.33;
T_5.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.33;
T_5.29 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.33;
T_5.30 ;
    %load/vec4 v0x7f8e8cd1f420_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.36, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.37, 8;
T_5.36 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_5.37, 8;
 ; End of false expr.
    %blend;
T_5.37;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.33;
T_5.31 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.33;
T_5.32 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f8e8cd1f2b0_0, 0, 4;
    %jmp T_5.33;
T_5.33 ;
    %pop/vec4 1;
    %jmp T_5.11;
T_5.9 ;
    %jmp T_5.11;
T_5.10 ;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8e8cd21880;
T_6 ;
    %wait E_0x7f8e8cd02700;
    %load/vec4 v0x7f8e8cd21c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f8e8cd21a80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f8e8cd21a80_0;
    %addi 4, 0, 10;
    %assign/vec4 v0x7f8e8cd21a80_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f8e8cd21d00;
T_7 ;
    %wait E_0x7f8e8cd02700;
    %fork t_5, S_0x7f8e8cd21fe0;
    %jmp t_4;
    .scope S_0x7f8e8cd21fe0;
t_5 ;
    %load/vec4 v0x7f8e8cd22c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8e8cd221a0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x7f8e8cd221a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f8e8cd221a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8e8cd22a50, 0, 4;
    %load/vec4 v0x7f8e8cd221a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8e8cd221a0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f8e8cd22ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7f8e8cd22740_0;
    %load/vec4 v0x7f8e8cd229c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8e8cd22a50, 0, 4;
T_7.4 ;
T_7.1 ;
    %end;
    .scope S_0x7f8e8cd21d00;
t_4 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8e8cd20600;
T_8 ;
    %wait E_0x7f8e8cd207e0;
    %load/vec4 v0x7f8e8cd20840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8e8cd20910_0, 0, 32;
    %jmp T_8.11;
T_8.0 ;
    %load/vec4 v0x7f8e8cd209b0_0;
    %load/vec4 v0x7f8e8cd20a70_0;
    %add;
    %store/vec4 v0x7f8e8cd20910_0, 0, 32;
    %jmp T_8.11;
T_8.1 ;
    %load/vec4 v0x7f8e8cd209b0_0;
    %load/vec4 v0x7f8e8cd20a70_0;
    %sub;
    %store/vec4 v0x7f8e8cd20910_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %load/vec4 v0x7f8e8cd209b0_0;
    %ix/getv 4, v0x7f8e8cd20b20_0;
    %shiftl 4;
    %store/vec4 v0x7f8e8cd20910_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %load/vec4 v0x7f8e8cd209b0_0;
    %load/vec4 v0x7f8e8cd20a70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %store/vec4 v0x7f8e8cd20910_0, 0, 32;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v0x7f8e8cd209b0_0;
    %load/vec4 v0x7f8e8cd20a70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.15, 8;
T_8.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.15, 8;
 ; End of false expr.
    %blend;
T_8.15;
    %store/vec4 v0x7f8e8cd20910_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0x7f8e8cd209b0_0;
    %load/vec4 v0x7f8e8cd20a70_0;
    %xor;
    %store/vec4 v0x7f8e8cd20910_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0x7f8e8cd209b0_0;
    %ix/getv 4, v0x7f8e8cd20b20_0;
    %shiftr 4;
    %store/vec4 v0x7f8e8cd20910_0, 0, 32;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0x7f8e8cd209b0_0;
    %ix/getv 4, v0x7f8e8cd20b20_0;
    %shiftr/s 4;
    %store/vec4 v0x7f8e8cd20910_0, 0, 32;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0x7f8e8cd209b0_0;
    %load/vec4 v0x7f8e8cd20a70_0;
    %or;
    %store/vec4 v0x7f8e8cd20910_0, 0, 32;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0x7f8e8cd209b0_0;
    %load/vec4 v0x7f8e8cd20a70_0;
    %and;
    %store/vec4 v0x7f8e8cd20910_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f8e8cd0dfb0;
T_9 ;
    %delay 50000, 0;
    %load/vec4 v0x7f8e8cd249d0_0;
    %nor/r;
    %store/vec4 v0x7f8e8cd249d0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8e8cd0dfb0;
T_10 ;
    %vpi_call 2 28 "$dumpfile", "vcd/riscV.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8e8cd01430 {0 0 0};
    %vpi_call 2 31 "$readmemb", "data/programMem_b.mem", v0x7f8e8cd1ed40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %vpi_call 2 32 "$readmemh", "data/dataMem_h.mem", v0x7f8e8cd1e2a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8e8cd249d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8e8cd24be0_0, 0, 1;
    %delay 100000, 0;
    %fork TD_tb.test_add, S_0x7f8e8cd24820;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8e8cd24be0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7f8e8cd0dfb0;
T_11 ;
    %wait E_0x7f8e8cd0d290;
    %vpi_call 2 81 "$display", "reg5 = %d\012pc = %d\012inst = %b", &A<v0x7f8e8cd22a50, 5>, v0x7f8e8cd22fa0_0, v0x7f8e8cd23370_0 {0 0 0};
    %vpi_call 2 82 "$display", "reg3 = %d", &A<v0x7f8e8cd22a50, 3> {0 0 0};
    %vpi_call 2 83 "$display", "rs2_exec_unit_t = %d", v0x7f8e8cd23d20_0 {0 0 0};
    %vpi_call 2 84 "$display", "ALU_op_t = %d", v0x7f8e8cd22e50_0 {0 0 0};
    %vpi_call 2 85 "$display", "is_imm_t = %d", v0x7f8e8cd23550_0 {0 0 0};
    %vpi_call 2 86 "$display", "r_num_write_reg_file = %d", v0x7f8e8cd23c00_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/testbench.v";
    "./src/core.v";
    "./src/dataMem.v";
    "./src/progMem.v";
    "./src/controlUnit.v";
    "./src/execution_unit/executionUnit.v";
    "./src/multiplexer.v";
    "./src/programCounter.v";
    "./src/regFile.v";
