0.7
2020.2
Feb  8 2024
23:58:30
/home/edvinest/University/Architektura/lab_2/lab_2.srcs/sources_1/imports/Downloads/memoria.vhd,1732114844,vhdl,,,,jtag_loader_6;jtag_loader_pkg;memoria,,,,,,,,
/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sim_1/imports/Downloads/TestRegisterBlock.vhd,1729662226,vhdl,,,,testregisterblock,,,,,,,,
/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sim_1/new/Top_Level_Test.vhd,1732113910,vhdl,,,,top_level_test,,,,,,,,
/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/imports/Downloads/PFC.vhd,1731512573,vhdl,,,,pfc,,,,,,,,
/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/ALU_0.vhd,1732113792,vhdl,,,,alu_0,,,,,,,,
/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/CPU.vhd,1732112781,vhdl,,,,cpu,,,,,,,,
/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/DataMem_0.vhd,1732113239,vhdl,,,,datamem_0,,,,,,,,
/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/DxInMux.vhd,1731514055,vhdl,,,,dxinmux,,,,,,,,
/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd,1732113715,vhdl,,,,ifdec,,,,,,,,
/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/PortLogic_0.vhd,1730963413,vhdl,,,,portlogic_0,,,,,,,,
/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/RegBlock.vhd,1732113033,vhdl,,,,regblock,,,,,,,,
/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/Top_Level.vhd,1732113380,vhdl,,,,top_level,,,,,,,,
