
MEASURE_AC_VOLTAGE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044f4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08004604  08004604  00014604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046a0  080046a0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080046a0  080046a0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080046a0  080046a0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046a0  080046a0  000146a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080046a4  080046a4  000146a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080046a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  20000070  08004718  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000198  08004718  00020198  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006801  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aad  00000000  00000000  0002689a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000688  00000000  00000000  00028348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005a0  00000000  00000000  000289d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b72  00000000  00000000  00028f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008d2b  00000000  00000000  00040ae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086008  00000000  00000000  0004980d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cf815  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f24  00000000  00000000  000cf868  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	080045ec 	.word	0x080045ec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	080045ec 	.word	0x080045ec

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__aeabi_f2uiz>:
 8000f84:	0042      	lsls	r2, r0, #1
 8000f86:	d20e      	bcs.n	8000fa6 <__aeabi_f2uiz+0x22>
 8000f88:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f8c:	d30b      	bcc.n	8000fa6 <__aeabi_f2uiz+0x22>
 8000f8e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f92:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f96:	d409      	bmi.n	8000fac <__aeabi_f2uiz+0x28>
 8000f98:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f9c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fa0:	fa23 f002 	lsr.w	r0, r3, r2
 8000fa4:	4770      	bx	lr
 8000fa6:	f04f 0000 	mov.w	r0, #0
 8000faa:	4770      	bx	lr
 8000fac:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000fb0:	d101      	bne.n	8000fb6 <__aeabi_f2uiz+0x32>
 8000fb2:	0242      	lsls	r2, r0, #9
 8000fb4:	d102      	bne.n	8000fbc <__aeabi_f2uiz+0x38>
 8000fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8000fba:	4770      	bx	lr
 8000fbc:	f04f 0000 	mov.w	r0, #0
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	0000      	movs	r0, r0
	...

08000fc8 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000fc8:	b5b0      	push	{r4, r5, r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	 if(hadc->Instance == hadc1.Instance)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	4b96      	ldr	r3, [pc, #600]	; (8001230 <HAL_ADC_ConvCpltCallback+0x268>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	f040 8110 	bne.w	80011fe <HAL_ADC_ConvCpltCallback+0x236>
	 {
		 sample_count++;
 8000fde:	4b95      	ldr	r3, [pc, #596]	; (8001234 <HAL_ADC_ConvCpltCallback+0x26c>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	b2da      	uxtb	r2, r3
 8000fe6:	4b93      	ldr	r3, [pc, #588]	; (8001234 <HAL_ADC_ConvCpltCallback+0x26c>)
 8000fe8:	701a      	strb	r2, [r3, #0]

		 volt_sum += (adc_scan_value[1] * ADC_CALC - VOLT_OFFSET);
 8000fea:	4b93      	ldr	r3, [pc, #588]	; (8001238 <HAL_ADC_ConvCpltCallback+0x270>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fa12 	bl	8000418 <__aeabi_f2d>
 8000ff4:	4604      	mov	r4, r0
 8000ff6:	460d      	mov	r5, r1
 8000ff8:	4b90      	ldr	r3, [pc, #576]	; (800123c <HAL_ADC_ConvCpltCallback+0x274>)
 8000ffa:	885b      	ldrh	r3, [r3, #2]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff f9f9 	bl	80003f4 <__aeabi_i2d>
 8001002:	a381      	add	r3, pc, #516	; (adr r3, 8001208 <HAL_ADC_ConvCpltCallback+0x240>)
 8001004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001008:	f7ff fa5e 	bl	80004c8 <__aeabi_dmul>
 800100c:	4602      	mov	r2, r0
 800100e:	460b      	mov	r3, r1
 8001010:	4610      	mov	r0, r2
 8001012:	4619      	mov	r1, r3
 8001014:	a37e      	add	r3, pc, #504	; (adr r3, 8001210 <HAL_ADC_ConvCpltCallback+0x248>)
 8001016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800101a:	f7ff f89d 	bl	8000158 <__aeabi_dsub>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	4620      	mov	r0, r4
 8001024:	4629      	mov	r1, r5
 8001026:	f7ff f899 	bl	800015c <__adddf3>
 800102a:	4602      	mov	r2, r0
 800102c:	460b      	mov	r3, r1
 800102e:	4610      	mov	r0, r2
 8001030:	4619      	mov	r1, r3
 8001032:	f7ff fcf9 	bl	8000a28 <__aeabi_d2f>
 8001036:	4603      	mov	r3, r0
 8001038:	4a7f      	ldr	r2, [pc, #508]	; (8001238 <HAL_ADC_ConvCpltCallback+0x270>)
 800103a:	6013      	str	r3, [r2, #0]
		 curr_sum += (adc_scan_value[0] * ADC_CALC - CURR_OFFSET);
 800103c:	4b80      	ldr	r3, [pc, #512]	; (8001240 <HAL_ADC_ConvCpltCallback+0x278>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff f9e9 	bl	8000418 <__aeabi_f2d>
 8001046:	4604      	mov	r4, r0
 8001048:	460d      	mov	r5, r1
 800104a:	4b7c      	ldr	r3, [pc, #496]	; (800123c <HAL_ADC_ConvCpltCallback+0x274>)
 800104c:	881b      	ldrh	r3, [r3, #0]
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff f9d0 	bl	80003f4 <__aeabi_i2d>
 8001054:	a36c      	add	r3, pc, #432	; (adr r3, 8001208 <HAL_ADC_ConvCpltCallback+0x240>)
 8001056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800105a:	f7ff fa35 	bl	80004c8 <__aeabi_dmul>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	4610      	mov	r0, r2
 8001064:	4619      	mov	r1, r3
 8001066:	a36c      	add	r3, pc, #432	; (adr r3, 8001218 <HAL_ADC_ConvCpltCallback+0x250>)
 8001068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106c:	f7ff f874 	bl	8000158 <__aeabi_dsub>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	4620      	mov	r0, r4
 8001076:	4629      	mov	r1, r5
 8001078:	f7ff f870 	bl	800015c <__adddf3>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4610      	mov	r0, r2
 8001082:	4619      	mov	r1, r3
 8001084:	f7ff fcd0 	bl	8000a28 <__aeabi_d2f>
 8001088:	4603      	mov	r3, r0
 800108a:	4a6d      	ldr	r2, [pc, #436]	; (8001240 <HAL_ADC_ConvCpltCallback+0x278>)
 800108c:	6013      	str	r3, [r2, #0]

		 if (sample_count == SAMPLE)
 800108e:	4b69      	ldr	r3, [pc, #420]	; (8001234 <HAL_ADC_ConvCpltCallback+0x26c>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b12      	cmp	r3, #18
 8001094:	d144      	bne.n	8001120 <HAL_ADC_ConvCpltCallback+0x158>
		 {
			 sum_count++;
 8001096:	4b6b      	ldr	r3, [pc, #428]	; (8001244 <HAL_ADC_ConvCpltCallback+0x27c>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	3301      	adds	r3, #1
 800109c:	b2da      	uxtb	r2, r3
 800109e:	4b69      	ldr	r3, [pc, #420]	; (8001244 <HAL_ADC_ConvCpltCallback+0x27c>)
 80010a0:	701a      	strb	r2, [r3, #0]

			 volt_sum = volt_sum / SAMPLE;
 80010a2:	4b65      	ldr	r3, [pc, #404]	; (8001238 <HAL_ADC_ConvCpltCallback+0x270>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4968      	ldr	r1, [pc, #416]	; (8001248 <HAL_ADC_ConvCpltCallback+0x280>)
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fecf 	bl	8000e4c <__aeabi_fdiv>
 80010ae:	4603      	mov	r3, r0
 80010b0:	461a      	mov	r2, r3
 80010b2:	4b61      	ldr	r3, [pc, #388]	; (8001238 <HAL_ADC_ConvCpltCallback+0x270>)
 80010b4:	601a      	str	r2, [r3, #0]
			 curr_sum = curr_sum / SAMPLE;
 80010b6:	4b62      	ldr	r3, [pc, #392]	; (8001240 <HAL_ADC_ConvCpltCallback+0x278>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4963      	ldr	r1, [pc, #396]	; (8001248 <HAL_ADC_ConvCpltCallback+0x280>)
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff fec5 	bl	8000e4c <__aeabi_fdiv>
 80010c2:	4603      	mov	r3, r0
 80010c4:	461a      	mov	r2, r3
 80010c6:	4b5e      	ldr	r3, [pc, #376]	; (8001240 <HAL_ADC_ConvCpltCallback+0x278>)
 80010c8:	601a      	str	r2, [r3, #0]

			 volt_avg += (volt_sum * volt_sum);
 80010ca:	4b5b      	ldr	r3, [pc, #364]	; (8001238 <HAL_ADC_ConvCpltCallback+0x270>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a5a      	ldr	r2, [pc, #360]	; (8001238 <HAL_ADC_ConvCpltCallback+0x270>)
 80010d0:	6812      	ldr	r2, [r2, #0]
 80010d2:	4611      	mov	r1, r2
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff fe05 	bl	8000ce4 <__aeabi_fmul>
 80010da:	4603      	mov	r3, r0
 80010dc:	461a      	mov	r2, r3
 80010de:	4b5b      	ldr	r3, [pc, #364]	; (800124c <HAL_ADC_ConvCpltCallback+0x284>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4619      	mov	r1, r3
 80010e4:	4610      	mov	r0, r2
 80010e6:	f7ff fcf5 	bl	8000ad4 <__addsf3>
 80010ea:	4603      	mov	r3, r0
 80010ec:	461a      	mov	r2, r3
 80010ee:	4b57      	ldr	r3, [pc, #348]	; (800124c <HAL_ADC_ConvCpltCallback+0x284>)
 80010f0:	601a      	str	r2, [r3, #0]
			 curr_avg += (curr_sum * curr_sum);
 80010f2:	4b53      	ldr	r3, [pc, #332]	; (8001240 <HAL_ADC_ConvCpltCallback+0x278>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a52      	ldr	r2, [pc, #328]	; (8001240 <HAL_ADC_ConvCpltCallback+0x278>)
 80010f8:	6812      	ldr	r2, [r2, #0]
 80010fa:	4611      	mov	r1, r2
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff fdf1 	bl	8000ce4 <__aeabi_fmul>
 8001102:	4603      	mov	r3, r0
 8001104:	461a      	mov	r2, r3
 8001106:	4b52      	ldr	r3, [pc, #328]	; (8001250 <HAL_ADC_ConvCpltCallback+0x288>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4619      	mov	r1, r3
 800110c:	4610      	mov	r0, r2
 800110e:	f7ff fce1 	bl	8000ad4 <__addsf3>
 8001112:	4603      	mov	r3, r0
 8001114:	461a      	mov	r2, r3
 8001116:	4b4e      	ldr	r3, [pc, #312]	; (8001250 <HAL_ADC_ConvCpltCallback+0x288>)
 8001118:	601a      	str	r2, [r3, #0]

			 sample_count = 0;
 800111a:	4b46      	ldr	r3, [pc, #280]	; (8001234 <HAL_ADC_ConvCpltCallback+0x26c>)
 800111c:	2200      	movs	r2, #0
 800111e:	701a      	strb	r2, [r3, #0]
		 }
		 if (sum_count == SUM_VALUE)
 8001120:	4b48      	ldr	r3, [pc, #288]	; (8001244 <HAL_ADC_ConvCpltCallback+0x27c>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b2c      	cmp	r3, #44	; 0x2c
 8001126:	d16a      	bne.n	80011fe <HAL_ADC_ConvCpltCallback+0x236>
		 {
			 temp = sqrt(curr_avg / SUM_VALUE);
 8001128:	4b49      	ldr	r3, [pc, #292]	; (8001250 <HAL_ADC_ConvCpltCallback+0x288>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4949      	ldr	r1, [pc, #292]	; (8001254 <HAL_ADC_ConvCpltCallback+0x28c>)
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff fe8c 	bl	8000e4c <__aeabi_fdiv>
 8001134:	4603      	mov	r3, r0
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff f96e 	bl	8000418 <__aeabi_f2d>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	4610      	mov	r0, r2
 8001142:	4619      	mov	r1, r3
 8001144:	f003 f97e 	bl	8004444 <sqrt>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	4610      	mov	r0, r2
 800114e:	4619      	mov	r1, r3
 8001150:	f7ff fc6a 	bl	8000a28 <__aeabi_d2f>
 8001154:	4603      	mov	r3, r0
 8001156:	4a40      	ldr	r2, [pc, #256]	; (8001258 <HAL_ADC_ConvCpltCallback+0x290>)
 8001158:	6013      	str	r3, [r2, #0]
			 Vrms = (sqrt(volt_avg / SUM_VALUE)) * VOLT_GAIN;
 800115a:	4b3c      	ldr	r3, [pc, #240]	; (800124c <HAL_ADC_ConvCpltCallback+0x284>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	493d      	ldr	r1, [pc, #244]	; (8001254 <HAL_ADC_ConvCpltCallback+0x28c>)
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fe73 	bl	8000e4c <__aeabi_fdiv>
 8001166:	4603      	mov	r3, r0
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff f955 	bl	8000418 <__aeabi_f2d>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	4610      	mov	r0, r2
 8001174:	4619      	mov	r1, r3
 8001176:	f003 f965 	bl	8004444 <sqrt>
 800117a:	a329      	add	r3, pc, #164	; (adr r3, 8001220 <HAL_ADC_ConvCpltCallback+0x258>)
 800117c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001180:	f7ff f9a2 	bl	80004c8 <__aeabi_dmul>
 8001184:	4602      	mov	r2, r0
 8001186:	460b      	mov	r3, r1
 8001188:	4610      	mov	r0, r2
 800118a:	4619      	mov	r1, r3
 800118c:	f7ff fc4c 	bl	8000a28 <__aeabi_d2f>
 8001190:	4603      	mov	r3, r0
 8001192:	4a32      	ldr	r2, [pc, #200]	; (800125c <HAL_ADC_ConvCpltCallback+0x294>)
 8001194:	6013      	str	r3, [r2, #0]
			 Irms = (sqrt(curr_avg / SUM_VALUE)) * CURR_GAIN;
 8001196:	4b2e      	ldr	r3, [pc, #184]	; (8001250 <HAL_ADC_ConvCpltCallback+0x288>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	492e      	ldr	r1, [pc, #184]	; (8001254 <HAL_ADC_ConvCpltCallback+0x28c>)
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff fe55 	bl	8000e4c <__aeabi_fdiv>
 80011a2:	4603      	mov	r3, r0
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff f937 	bl	8000418 <__aeabi_f2d>
 80011aa:	4602      	mov	r2, r0
 80011ac:	460b      	mov	r3, r1
 80011ae:	4610      	mov	r0, r2
 80011b0:	4619      	mov	r1, r3
 80011b2:	f003 f947 	bl	8004444 <sqrt>
 80011b6:	a31c      	add	r3, pc, #112	; (adr r3, 8001228 <HAL_ADC_ConvCpltCallback+0x260>)
 80011b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011bc:	f7ff f984 	bl	80004c8 <__aeabi_dmul>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	4610      	mov	r0, r2
 80011c6:	4619      	mov	r1, r3
 80011c8:	f7ff fc2e 	bl	8000a28 <__aeabi_d2f>
 80011cc:	4603      	mov	r3, r0
 80011ce:	4a24      	ldr	r2, [pc, #144]	; (8001260 <HAL_ADC_ConvCpltCallback+0x298>)
 80011d0:	6013      	str	r3, [r2, #0]
//				is_mili = 1;
//			}
//			else
//				is_mili = 0;

			 sum_count = 0;
 80011d2:	4b1c      	ldr	r3, [pc, #112]	; (8001244 <HAL_ADC_ConvCpltCallback+0x27c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	701a      	strb	r2, [r3, #0]
			 sample_count = 0;
 80011d8:	4b16      	ldr	r3, [pc, #88]	; (8001234 <HAL_ADC_ConvCpltCallback+0x26c>)
 80011da:	2200      	movs	r2, #0
 80011dc:	701a      	strb	r2, [r3, #0]
			 volt_sum = 0;
 80011de:	4b16      	ldr	r3, [pc, #88]	; (8001238 <HAL_ADC_ConvCpltCallback+0x270>)
 80011e0:	f04f 0200 	mov.w	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
			 volt_avg = 0;
 80011e6:	4b19      	ldr	r3, [pc, #100]	; (800124c <HAL_ADC_ConvCpltCallback+0x284>)
 80011e8:	f04f 0200 	mov.w	r2, #0
 80011ec:	601a      	str	r2, [r3, #0]
			 curr_sum = 0;
 80011ee:	4b14      	ldr	r3, [pc, #80]	; (8001240 <HAL_ADC_ConvCpltCallback+0x278>)
 80011f0:	f04f 0200 	mov.w	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
			 curr_avg = 0;
 80011f6:	4b16      	ldr	r3, [pc, #88]	; (8001250 <HAL_ADC_ConvCpltCallback+0x288>)
 80011f8:	f04f 0200 	mov.w	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
		 }
	 }
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bdb0      	pop	{r4, r5, r7, pc}
 8001206:	bf00      	nop
 8001208:	c316371b 	.word	0xc316371b
 800120c:	3f4a65be 	.word	0x3f4a65be
 8001210:	4dd2f1aa 	.word	0x4dd2f1aa
 8001214:	3ffb1062 	.word	0x3ffb1062
 8001218:	26e978d5 	.word	0x26e978d5
 800121c:	40040831 	.word	0x40040831
 8001220:	00000000 	.word	0x00000000
 8001224:	40a4e600 	.word	0x40a4e600
 8001228:	00000000 	.word	0x00000000
 800122c:	40552000 	.word	0x40552000
 8001230:	2000008c 	.word	0x2000008c
 8001234:	20000148 	.word	0x20000148
 8001238:	20000130 	.word	0x20000130
 800123c:	20000128 	.word	0x20000128
 8001240:	2000012c 	.word	0x2000012c
 8001244:	20000149 	.word	0x20000149
 8001248:	41900000 	.word	0x41900000
 800124c:	20000134 	.word	0x20000134
 8001250:	20000138 	.word	0x20000138
 8001254:	42300000 	.word	0x42300000
 8001258:	20000144 	.word	0x20000144
 800125c:	2000013c 	.word	0x2000013c
 8001260:	20000140 	.word	0x20000140

08001264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001264:	b590      	push	{r4, r7, lr}
 8001266:	b085      	sub	sp, #20
 8001268:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 800126a:	f000 fb01 	bl	8001870 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800126e:	f000 f8b7 	bl	80013e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001272:	f000 f97d 	bl	8001570 <MX_GPIO_Init>
  MX_DMA_Init();
 8001276:	f000 f95d 	bl	8001534 <MX_DMA_Init>
  MX_ADC1_Init();
 800127a:	f000 f90d 	bl	8001498 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  LCD_GPIO.LCD_RS_PIN = LCD_RS_Pin;
 800127e:	4b49      	ldr	r3, [pc, #292]	; (80013a4 <main+0x140>)
 8001280:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001284:	801a      	strh	r2, [r3, #0]
  LCD_GPIO.LCD_RW_PIN = LCD_RW_Pin;
 8001286:	4b47      	ldr	r3, [pc, #284]	; (80013a4 <main+0x140>)
 8001288:	f44f 7280 	mov.w	r2, #256	; 0x100
 800128c:	805a      	strh	r2, [r3, #2]
  LCD_GPIO.LCD_EN_PIN = LCD_EN_Pin;
 800128e:	4b45      	ldr	r3, [pc, #276]	; (80013a4 <main+0x140>)
 8001290:	2280      	movs	r2, #128	; 0x80
 8001292:	809a      	strh	r2, [r3, #4]
  LCD_GPIO.LCD_D4_PIN = LCD_D4_Pin;
 8001294:	4b43      	ldr	r3, [pc, #268]	; (80013a4 <main+0x140>)
 8001296:	2240      	movs	r2, #64	; 0x40
 8001298:	80da      	strh	r2, [r3, #6]
  LCD_GPIO.LCD_D5_PIN = LCD_D5_Pin;
 800129a:	4b42      	ldr	r3, [pc, #264]	; (80013a4 <main+0x140>)
 800129c:	2220      	movs	r2, #32
 800129e:	811a      	strh	r2, [r3, #8]
  LCD_GPIO.LCD_D6_PIN = LCD_D6_Pin;
 80012a0:	4b40      	ldr	r3, [pc, #256]	; (80013a4 <main+0x140>)
 80012a2:	2210      	movs	r2, #16
 80012a4:	815a      	strh	r2, [r3, #10]
  LCD_GPIO.LCD_D7_PIN = LCD_D7_Pin;
 80012a6:	4b3f      	ldr	r3, [pc, #252]	; (80013a4 <main+0x140>)
 80012a8:	2208      	movs	r2, #8
 80012aa:	819a      	strh	r2, [r3, #12]

  LCD_Size.LCD_column = 16;
 80012ac:	4b3e      	ldr	r3, [pc, #248]	; (80013a8 <main+0x144>)
 80012ae:	2210      	movs	r2, #16
 80012b0:	701a      	strb	r2, [r3, #0]
  LCD_Size.LCD_row    = 2;
 80012b2:	4b3d      	ldr	r3, [pc, #244]	; (80013a8 <main+0x144>)
 80012b4:	2202      	movs	r2, #2
 80012b6:	705a      	strb	r2, [r3, #1]

  LCD_Init(&LCD, GPIOB, LCD_GPIO, LCD_Size);
 80012b8:	4a3a      	ldr	r2, [pc, #232]	; (80013a4 <main+0x140>)
 80012ba:	4b3b      	ldr	r3, [pc, #236]	; (80013a8 <main+0x144>)
 80012bc:	881b      	ldrh	r3, [r3, #0]
 80012be:	f8ad 3008 	strh.w	r3, [sp, #8]
 80012c2:	466b      	mov	r3, sp
 80012c4:	f102 0108 	add.w	r1, r2, #8
 80012c8:	c903      	ldmia	r1, {r0, r1}
 80012ca:	6018      	str	r0, [r3, #0]
 80012cc:	3304      	adds	r3, #4
 80012ce:	8019      	strh	r1, [r3, #0]
 80012d0:	ca0c      	ldmia	r2, {r2, r3}
 80012d2:	4936      	ldr	r1, [pc, #216]	; (80013ac <main+0x148>)
 80012d4:	4836      	ldr	r0, [pc, #216]	; (80013b0 <main+0x14c>)
 80012d6:	f002 f9c1 	bl	800365c <LCD_Init>
  HAL_ADCEx_Calibration_Start(&hadc1);
 80012da:	4836      	ldr	r0, [pc, #216]	; (80013b4 <main+0x150>)
 80012dc:	f000 ff10 	bl	8002100 <HAL_ADCEx_Calibration_Start>
  HAL_Delay(500);
 80012e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012e4:	f000 fb26 	bl	8001934 <HAL_Delay>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_scan_value, 2);
 80012e8:	2202      	movs	r2, #2
 80012ea:	4933      	ldr	r1, [pc, #204]	; (80013b8 <main+0x154>)
 80012ec:	4831      	ldr	r0, [pc, #196]	; (80013b4 <main+0x150>)
 80012ee:	f000 fc1d 	bl	8001b2c <HAL_ADC_Start_DMA>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  LCD_SetCursor(&LCD, 0, 0);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2100      	movs	r1, #0
 80012f6:	482e      	ldr	r0, [pc, #184]	; (80013b0 <main+0x14c>)
 80012f8:	f002 fb96 	bl	8003a28 <LCD_SetCursor>
	  sprintf(lcd_msg, "Voltage: %03d.%02dV", (uint8_t)Vrms, (uint16_t)(Vrms*100) % 100);
 80012fc:	4b2f      	ldr	r3, [pc, #188]	; (80013bc <main+0x158>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fe3f 	bl	8000f84 <__aeabi_f2uiz>
 8001306:	4603      	mov	r3, r0
 8001308:	b2db      	uxtb	r3, r3
 800130a:	461c      	mov	r4, r3
 800130c:	4b2b      	ldr	r3, [pc, #172]	; (80013bc <main+0x158>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	492b      	ldr	r1, [pc, #172]	; (80013c0 <main+0x15c>)
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff fce6 	bl	8000ce4 <__aeabi_fmul>
 8001318:	4603      	mov	r3, r0
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff fe32 	bl	8000f84 <__aeabi_f2uiz>
 8001320:	4603      	mov	r3, r0
 8001322:	b29b      	uxth	r3, r3
 8001324:	4a27      	ldr	r2, [pc, #156]	; (80013c4 <main+0x160>)
 8001326:	fba2 1203 	umull	r1, r2, r2, r3
 800132a:	0952      	lsrs	r2, r2, #5
 800132c:	2164      	movs	r1, #100	; 0x64
 800132e:	fb01 f202 	mul.w	r2, r1, r2
 8001332:	1a9b      	subs	r3, r3, r2
 8001334:	b29b      	uxth	r3, r3
 8001336:	4622      	mov	r2, r4
 8001338:	4923      	ldr	r1, [pc, #140]	; (80013c8 <main+0x164>)
 800133a:	4824      	ldr	r0, [pc, #144]	; (80013cc <main+0x168>)
 800133c:	f002 fc08 	bl	8003b50 <siprintf>
	  LCD_SendString(&LCD, lcd_msg);
 8001340:	4922      	ldr	r1, [pc, #136]	; (80013cc <main+0x168>)
 8001342:	481b      	ldr	r0, [pc, #108]	; (80013b0 <main+0x14c>)
 8001344:	f002 fbb4 	bl	8003ab0 <LCD_SendString>
	  LCD_SetCursor(&LCD, 0, 1);
 8001348:	2201      	movs	r2, #1
 800134a:	2100      	movs	r1, #0
 800134c:	4818      	ldr	r0, [pc, #96]	; (80013b0 <main+0x14c>)
 800134e:	f002 fb6b 	bl	8003a28 <LCD_SetCursor>
//	  if (is_mili)
//		  sprintf(lcd_msg, "Current: %03d.%01dmA", (uint8_t)Irms, (uint8_t)(Irms*10) % 10);
//	  else
		  sprintf(lcd_msg, "Current: %01d.%04dA", (uint8_t)Irms, (uint16_t)(Irms*10000) % 10000);
 8001352:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <main+0x16c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fe14 	bl	8000f84 <__aeabi_f2uiz>
 800135c:	4603      	mov	r3, r0
 800135e:	b2db      	uxtb	r3, r3
 8001360:	461c      	mov	r4, r3
 8001362:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <main+0x16c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	491b      	ldr	r1, [pc, #108]	; (80013d4 <main+0x170>)
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fcbb 	bl	8000ce4 <__aeabi_fmul>
 800136e:	4603      	mov	r3, r0
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fe07 	bl	8000f84 <__aeabi_f2uiz>
 8001376:	4603      	mov	r3, r0
 8001378:	b29b      	uxth	r3, r3
 800137a:	4a17      	ldr	r2, [pc, #92]	; (80013d8 <main+0x174>)
 800137c:	fba2 1203 	umull	r1, r2, r2, r3
 8001380:	0b52      	lsrs	r2, r2, #13
 8001382:	f242 7110 	movw	r1, #10000	; 0x2710
 8001386:	fb01 f202 	mul.w	r2, r1, r2
 800138a:	1a9b      	subs	r3, r3, r2
 800138c:	b29b      	uxth	r3, r3
 800138e:	4622      	mov	r2, r4
 8001390:	4912      	ldr	r1, [pc, #72]	; (80013dc <main+0x178>)
 8001392:	480e      	ldr	r0, [pc, #56]	; (80013cc <main+0x168>)
 8001394:	f002 fbdc 	bl	8003b50 <siprintf>
	  LCD_SendString(&LCD, lcd_msg);
 8001398:	490c      	ldr	r1, [pc, #48]	; (80013cc <main+0x168>)
 800139a:	4805      	ldr	r0, [pc, #20]	; (80013b0 <main+0x14c>)
 800139c:	f002 fb88 	bl	8003ab0 <LCD_SendString>
	  LCD_SetCursor(&LCD, 0, 0);
 80013a0:	e7a7      	b.n	80012f2 <main+0x8e>
 80013a2:	bf00      	nop
 80013a4:	20000114 	.word	0x20000114
 80013a8:	20000124 	.word	0x20000124
 80013ac:	40010c00 	.word	0x40010c00
 80013b0:	20000100 	.word	0x20000100
 80013b4:	2000008c 	.word	0x2000008c
 80013b8:	20000128 	.word	0x20000128
 80013bc:	2000013c 	.word	0x2000013c
 80013c0:	42c80000 	.word	0x42c80000
 80013c4:	51eb851f 	.word	0x51eb851f
 80013c8:	08004604 	.word	0x08004604
 80013cc:	2000014c 	.word	0x2000014c
 80013d0:	20000140 	.word	0x20000140
 80013d4:	461c4000 	.word	0x461c4000
 80013d8:	d1b71759 	.word	0xd1b71759
 80013dc:	08004618 	.word	0x08004618

080013e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b094      	sub	sp, #80	; 0x50
 80013e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013ea:	2228      	movs	r2, #40	; 0x28
 80013ec:	2100      	movs	r1, #0
 80013ee:	4618      	mov	r0, r3
 80013f0:	f002 fba6 	bl	8003b40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001410:	2301      	movs	r3, #1
 8001412:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001414:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001418:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800141a:	2300      	movs	r3, #0
 800141c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800141e:	2301      	movs	r3, #1
 8001420:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001422:	2302      	movs	r3, #2
 8001424:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001426:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800142a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800142c:	2300      	movs	r3, #0
 800142e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001430:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001434:	4618      	mov	r0, r3
 8001436:	f001 fba9 	bl	8002b8c <HAL_RCC_OscConfig>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001440:	f000 f8e2 	bl	8001608 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001444:	230f      	movs	r3, #15
 8001446:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001448:	2302      	movs	r3, #2
 800144a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001450:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001454:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001456:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800145a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	2100      	movs	r1, #0
 8001462:	4618      	mov	r0, r3
 8001464:	f001 fe14 	bl	8003090 <HAL_RCC_ClockConfig>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800146e:	f000 f8cb 	bl	8001608 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001472:	2302      	movs	r3, #2
 8001474:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001476:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800147a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	4618      	mov	r0, r3
 8001480:	f001 ff80 	bl	8003384 <HAL_RCCEx_PeriphCLKConfig>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800148a:	f000 f8bd 	bl	8001608 <Error_Handler>
  }
}
 800148e:	bf00      	nop
 8001490:	3750      	adds	r7, #80	; 0x50
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800149e:	1d3b      	adds	r3, r7, #4
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80014a8:	4b20      	ldr	r3, [pc, #128]	; (800152c <MX_ADC1_Init+0x94>)
 80014aa:	4a21      	ldr	r2, [pc, #132]	; (8001530 <MX_ADC1_Init+0x98>)
 80014ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014ae:	4b1f      	ldr	r3, [pc, #124]	; (800152c <MX_ADC1_Init+0x94>)
 80014b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80014b6:	4b1d      	ldr	r3, [pc, #116]	; (800152c <MX_ADC1_Init+0x94>)
 80014b8:	2201      	movs	r2, #1
 80014ba:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014bc:	4b1b      	ldr	r3, [pc, #108]	; (800152c <MX_ADC1_Init+0x94>)
 80014be:	2200      	movs	r2, #0
 80014c0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014c2:	4b1a      	ldr	r3, [pc, #104]	; (800152c <MX_ADC1_Init+0x94>)
 80014c4:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80014c8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ca:	4b18      	ldr	r3, [pc, #96]	; (800152c <MX_ADC1_Init+0x94>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 80014d0:	4b16      	ldr	r3, [pc, #88]	; (800152c <MX_ADC1_Init+0x94>)
 80014d2:	2202      	movs	r2, #2
 80014d4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014d6:	4815      	ldr	r0, [pc, #84]	; (800152c <MX_ADC1_Init+0x94>)
 80014d8:	f000 fa50 	bl	800197c <HAL_ADC_Init>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80014e2:	f000 f891 	bl	8001608 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80014e6:	2306      	movs	r3, #6
 80014e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014ea:	2301      	movs	r3, #1
 80014ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80014ee:	2307      	movs	r3, #7
 80014f0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	4619      	mov	r1, r3
 80014f6:	480d      	ldr	r0, [pc, #52]	; (800152c <MX_ADC1_Init+0x94>)
 80014f8:	f000 fc08 	bl	8001d0c <HAL_ADC_ConfigChannel>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001502:	f000 f881 	bl	8001608 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001506:	2307      	movs	r3, #7
 8001508:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800150a:	2302      	movs	r3, #2
 800150c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	4619      	mov	r1, r3
 8001512:	4806      	ldr	r0, [pc, #24]	; (800152c <MX_ADC1_Init+0x94>)
 8001514:	f000 fbfa 	bl	8001d0c <HAL_ADC_ConfigChannel>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800151e:	f000 f873 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001522:	bf00      	nop
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	2000008c 	.word	0x2000008c
 8001530:	40012400 	.word	0x40012400

08001534 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800153a:	4b0c      	ldr	r3, [pc, #48]	; (800156c <MX_DMA_Init+0x38>)
 800153c:	695b      	ldr	r3, [r3, #20]
 800153e:	4a0b      	ldr	r2, [pc, #44]	; (800156c <MX_DMA_Init+0x38>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	6153      	str	r3, [r2, #20]
 8001546:	4b09      	ldr	r3, [pc, #36]	; (800156c <MX_DMA_Init+0x38>)
 8001548:	695b      	ldr	r3, [r3, #20]
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	607b      	str	r3, [r7, #4]
 8001550:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001552:	2200      	movs	r2, #0
 8001554:	2100      	movs	r1, #0
 8001556:	200b      	movs	r0, #11
 8001558:	f000 ff57 	bl	800240a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800155c:	200b      	movs	r0, #11
 800155e:	f000 ff70 	bl	8002442 <HAL_NVIC_EnableIRQ>

}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40021000 	.word	0x40021000

08001570 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b088      	sub	sp, #32
 8001574:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001576:	f107 0310 	add.w	r3, r7, #16
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001584:	4b1e      	ldr	r3, [pc, #120]	; (8001600 <MX_GPIO_Init+0x90>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	4a1d      	ldr	r2, [pc, #116]	; (8001600 <MX_GPIO_Init+0x90>)
 800158a:	f043 0320 	orr.w	r3, r3, #32
 800158e:	6193      	str	r3, [r2, #24]
 8001590:	4b1b      	ldr	r3, [pc, #108]	; (8001600 <MX_GPIO_Init+0x90>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	f003 0320 	and.w	r3, r3, #32
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800159c:	4b18      	ldr	r3, [pc, #96]	; (8001600 <MX_GPIO_Init+0x90>)
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	4a17      	ldr	r2, [pc, #92]	; (8001600 <MX_GPIO_Init+0x90>)
 80015a2:	f043 0304 	orr.w	r3, r3, #4
 80015a6:	6193      	str	r3, [r2, #24]
 80015a8:	4b15      	ldr	r3, [pc, #84]	; (8001600 <MX_GPIO_Init+0x90>)
 80015aa:	699b      	ldr	r3, [r3, #24]
 80015ac:	f003 0304 	and.w	r3, r3, #4
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b4:	4b12      	ldr	r3, [pc, #72]	; (8001600 <MX_GPIO_Init+0x90>)
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	4a11      	ldr	r2, [pc, #68]	; (8001600 <MX_GPIO_Init+0x90>)
 80015ba:	f043 0308 	orr.w	r3, r3, #8
 80015be:	6193      	str	r3, [r2, #24]
 80015c0:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <MX_GPIO_Init+0x90>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	f003 0308 	and.w	r3, r3, #8
 80015c8:	607b      	str	r3, [r7, #4]
 80015ca:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_D7_Pin|LCD_D6_Pin|LCD_D5_Pin|LCD_D4_Pin
 80015cc:	2200      	movs	r2, #0
 80015ce:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 80015d2:	480c      	ldr	r0, [pc, #48]	; (8001604 <MX_GPIO_Init+0x94>)
 80015d4:	f001 fac2 	bl	8002b5c <HAL_GPIO_WritePin>
                          |LCD_EN_Pin|LCD_RW_Pin|LCD_RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LCD_D7_Pin LCD_D6_Pin LCD_D5_Pin LCD_D4_Pin
                           LCD_EN_Pin LCD_RW_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = LCD_D7_Pin|LCD_D6_Pin|LCD_D5_Pin|LCD_D4_Pin
 80015d8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 80015dc:	613b      	str	r3, [r7, #16]
                          |LCD_EN_Pin|LCD_RW_Pin|LCD_RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015de:	2301      	movs	r3, #1
 80015e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e6:	2302      	movs	r3, #2
 80015e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ea:	f107 0310 	add.w	r3, r7, #16
 80015ee:	4619      	mov	r1, r3
 80015f0:	4804      	ldr	r0, [pc, #16]	; (8001604 <MX_GPIO_Init+0x94>)
 80015f2:	f001 f92f 	bl	8002854 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015f6:	bf00      	nop
 80015f8:	3720      	adds	r7, #32
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40021000 	.word	0x40021000
 8001604:	40010c00 	.word	0x40010c00

08001608 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800160c:	b672      	cpsid	i
}
 800160e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001610:	e7fe      	b.n	8001610 <Error_Handler+0x8>
	...

08001614 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800161a:	4b15      	ldr	r3, [pc, #84]	; (8001670 <HAL_MspInit+0x5c>)
 800161c:	699b      	ldr	r3, [r3, #24]
 800161e:	4a14      	ldr	r2, [pc, #80]	; (8001670 <HAL_MspInit+0x5c>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6193      	str	r3, [r2, #24]
 8001626:	4b12      	ldr	r3, [pc, #72]	; (8001670 <HAL_MspInit+0x5c>)
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	60bb      	str	r3, [r7, #8]
 8001630:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001632:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <HAL_MspInit+0x5c>)
 8001634:	69db      	ldr	r3, [r3, #28]
 8001636:	4a0e      	ldr	r2, [pc, #56]	; (8001670 <HAL_MspInit+0x5c>)
 8001638:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800163c:	61d3      	str	r3, [r2, #28]
 800163e:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <HAL_MspInit+0x5c>)
 8001640:	69db      	ldr	r3, [r3, #28]
 8001642:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800164a:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <HAL_MspInit+0x60>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	4a04      	ldr	r2, [pc, #16]	; (8001674 <HAL_MspInit+0x60>)
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001666:	bf00      	nop
 8001668:	3714      	adds	r7, #20
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr
 8001670:	40021000 	.word	0x40021000
 8001674:	40010000 	.word	0x40010000

08001678 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b088      	sub	sp, #32
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001680:	f107 0310 	add.w	r3, r7, #16
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a28      	ldr	r2, [pc, #160]	; (8001734 <HAL_ADC_MspInit+0xbc>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d149      	bne.n	800172c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001698:	4b27      	ldr	r3, [pc, #156]	; (8001738 <HAL_ADC_MspInit+0xc0>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	4a26      	ldr	r2, [pc, #152]	; (8001738 <HAL_ADC_MspInit+0xc0>)
 800169e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016a2:	6193      	str	r3, [r2, #24]
 80016a4:	4b24      	ldr	r3, [pc, #144]	; (8001738 <HAL_ADC_MspInit+0xc0>)
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b0:	4b21      	ldr	r3, [pc, #132]	; (8001738 <HAL_ADC_MspInit+0xc0>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	4a20      	ldr	r2, [pc, #128]	; (8001738 <HAL_ADC_MspInit+0xc0>)
 80016b6:	f043 0304 	orr.w	r3, r3, #4
 80016ba:	6193      	str	r3, [r2, #24]
 80016bc:	4b1e      	ldr	r3, [pc, #120]	; (8001738 <HAL_ADC_MspInit+0xc0>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016c8:	23c0      	movs	r3, #192	; 0xc0
 80016ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016cc:	2303      	movs	r3, #3
 80016ce:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d0:	f107 0310 	add.w	r3, r7, #16
 80016d4:	4619      	mov	r1, r3
 80016d6:	4819      	ldr	r0, [pc, #100]	; (800173c <HAL_ADC_MspInit+0xc4>)
 80016d8:	f001 f8bc 	bl	8002854 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80016dc:	4b18      	ldr	r3, [pc, #96]	; (8001740 <HAL_ADC_MspInit+0xc8>)
 80016de:	4a19      	ldr	r2, [pc, #100]	; (8001744 <HAL_ADC_MspInit+0xcc>)
 80016e0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016e2:	4b17      	ldr	r3, [pc, #92]	; (8001740 <HAL_ADC_MspInit+0xc8>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016e8:	4b15      	ldr	r3, [pc, #84]	; (8001740 <HAL_ADC_MspInit+0xc8>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80016ee:	4b14      	ldr	r3, [pc, #80]	; (8001740 <HAL_ADC_MspInit+0xc8>)
 80016f0:	2280      	movs	r2, #128	; 0x80
 80016f2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016f4:	4b12      	ldr	r3, [pc, #72]	; (8001740 <HAL_ADC_MspInit+0xc8>)
 80016f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016fa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016fc:	4b10      	ldr	r3, [pc, #64]	; (8001740 <HAL_ADC_MspInit+0xc8>)
 80016fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001702:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001704:	4b0e      	ldr	r3, [pc, #56]	; (8001740 <HAL_ADC_MspInit+0xc8>)
 8001706:	2220      	movs	r2, #32
 8001708:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800170a:	4b0d      	ldr	r3, [pc, #52]	; (8001740 <HAL_ADC_MspInit+0xc8>)
 800170c:	2200      	movs	r2, #0
 800170e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001710:	480b      	ldr	r0, [pc, #44]	; (8001740 <HAL_ADC_MspInit+0xc8>)
 8001712:	f000 feb1 	bl	8002478 <HAL_DMA_Init>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800171c:	f7ff ff74 	bl	8001608 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4a07      	ldr	r2, [pc, #28]	; (8001740 <HAL_ADC_MspInit+0xc8>)
 8001724:	621a      	str	r2, [r3, #32]
 8001726:	4a06      	ldr	r2, [pc, #24]	; (8001740 <HAL_ADC_MspInit+0xc8>)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800172c:	bf00      	nop
 800172e:	3720      	adds	r7, #32
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40012400 	.word	0x40012400
 8001738:	40021000 	.word	0x40021000
 800173c:	40010800 	.word	0x40010800
 8001740:	200000bc 	.word	0x200000bc
 8001744:	40020008 	.word	0x40020008

08001748 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800174c:	e7fe      	b.n	800174c <NMI_Handler+0x4>

0800174e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800174e:	b480      	push	{r7}
 8001750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001752:	e7fe      	b.n	8001752 <HardFault_Handler+0x4>

08001754 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001758:	e7fe      	b.n	8001758 <MemManage_Handler+0x4>

0800175a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800175a:	b480      	push	{r7}
 800175c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800175e:	e7fe      	b.n	800175e <BusFault_Handler+0x4>

08001760 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001764:	e7fe      	b.n	8001764 <UsageFault_Handler+0x4>

08001766 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001766:	b480      	push	{r7}
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	46bd      	mov	sp, r7
 800176e:	bc80      	pop	{r7}
 8001770:	4770      	bx	lr

08001772 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001772:	b480      	push	{r7}
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr

0800177e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800177e:	b480      	push	{r7}
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	46bd      	mov	sp, r7
 8001786:	bc80      	pop	{r7}
 8001788:	4770      	bx	lr

0800178a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800178e:	f000 f8b5 	bl	80018fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800179c:	4802      	ldr	r0, [pc, #8]	; (80017a8 <DMA1_Channel1_IRQHandler+0x10>)
 800179e:	f000 ff25 	bl	80025ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	200000bc 	.word	0x200000bc

080017ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017b4:	4a14      	ldr	r2, [pc, #80]	; (8001808 <_sbrk+0x5c>)
 80017b6:	4b15      	ldr	r3, [pc, #84]	; (800180c <_sbrk+0x60>)
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017c0:	4b13      	ldr	r3, [pc, #76]	; (8001810 <_sbrk+0x64>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d102      	bne.n	80017ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017c8:	4b11      	ldr	r3, [pc, #68]	; (8001810 <_sbrk+0x64>)
 80017ca:	4a12      	ldr	r2, [pc, #72]	; (8001814 <_sbrk+0x68>)
 80017cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017ce:	4b10      	ldr	r3, [pc, #64]	; (8001810 <_sbrk+0x64>)
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4413      	add	r3, r2
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d207      	bcs.n	80017ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017dc:	f002 f986 	bl	8003aec <__errno>
 80017e0:	4603      	mov	r3, r0
 80017e2:	220c      	movs	r2, #12
 80017e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017e6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ea:	e009      	b.n	8001800 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017ec:	4b08      	ldr	r3, [pc, #32]	; (8001810 <_sbrk+0x64>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017f2:	4b07      	ldr	r3, [pc, #28]	; (8001810 <_sbrk+0x64>)
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4413      	add	r3, r2
 80017fa:	4a05      	ldr	r2, [pc, #20]	; (8001810 <_sbrk+0x64>)
 80017fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017fe:	68fb      	ldr	r3, [r7, #12]
}
 8001800:	4618      	mov	r0, r3
 8001802:	3718      	adds	r7, #24
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20005000 	.word	0x20005000
 800180c:	00000400 	.word	0x00000400
 8001810:	20000180 	.word	0x20000180
 8001814:	20000198 	.word	0x20000198

08001818 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr

08001824 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001824:	480c      	ldr	r0, [pc, #48]	; (8001858 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001826:	490d      	ldr	r1, [pc, #52]	; (800185c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001828:	4a0d      	ldr	r2, [pc, #52]	; (8001860 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800182a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800182c:	e002      	b.n	8001834 <LoopCopyDataInit>

0800182e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800182e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001830:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001832:	3304      	adds	r3, #4

08001834 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001834:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001836:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001838:	d3f9      	bcc.n	800182e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800183a:	4a0a      	ldr	r2, [pc, #40]	; (8001864 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800183c:	4c0a      	ldr	r4, [pc, #40]	; (8001868 <LoopFillZerobss+0x22>)
  movs r3, #0
 800183e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001840:	e001      	b.n	8001846 <LoopFillZerobss>

08001842 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001842:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001844:	3204      	adds	r2, #4

08001846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001846:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001848:	d3fb      	bcc.n	8001842 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800184a:	f7ff ffe5 	bl	8001818 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800184e:	f002 f953 	bl	8003af8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001852:	f7ff fd07 	bl	8001264 <main>
  bx lr
 8001856:	4770      	bx	lr
  ldr r0, =_sdata
 8001858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800185c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001860:	080046a8 	.word	0x080046a8
  ldr r2, =_sbss
 8001864:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001868:	20000198 	.word	0x20000198

0800186c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800186c:	e7fe      	b.n	800186c <ADC1_2_IRQHandler>
	...

08001870 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001874:	4b08      	ldr	r3, [pc, #32]	; (8001898 <HAL_Init+0x28>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a07      	ldr	r2, [pc, #28]	; (8001898 <HAL_Init+0x28>)
 800187a:	f043 0310 	orr.w	r3, r3, #16
 800187e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001880:	2003      	movs	r0, #3
 8001882:	f000 fdb7 	bl	80023f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001886:	200f      	movs	r0, #15
 8001888:	f000 f808 	bl	800189c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800188c:	f7ff fec2 	bl	8001614 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40022000 	.word	0x40022000

0800189c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018a4:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <HAL_InitTick+0x54>)
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	4b12      	ldr	r3, [pc, #72]	; (80018f4 <HAL_InitTick+0x58>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	4619      	mov	r1, r3
 80018ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ba:	4618      	mov	r0, r3
 80018bc:	f000 fdcf 	bl	800245e <HAL_SYSTICK_Config>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e00e      	b.n	80018e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2b0f      	cmp	r3, #15
 80018ce:	d80a      	bhi.n	80018e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018d0:	2200      	movs	r2, #0
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	f04f 30ff 	mov.w	r0, #4294967295
 80018d8:	f000 fd97 	bl	800240a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018dc:	4a06      	ldr	r2, [pc, #24]	; (80018f8 <HAL_InitTick+0x5c>)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018e2:	2300      	movs	r3, #0
 80018e4:	e000      	b.n	80018e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000000 	.word	0x20000000
 80018f4:	20000008 	.word	0x20000008
 80018f8:	20000004 	.word	0x20000004

080018fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001900:	4b05      	ldr	r3, [pc, #20]	; (8001918 <HAL_IncTick+0x1c>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	461a      	mov	r2, r3
 8001906:	4b05      	ldr	r3, [pc, #20]	; (800191c <HAL_IncTick+0x20>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4413      	add	r3, r2
 800190c:	4a03      	ldr	r2, [pc, #12]	; (800191c <HAL_IncTick+0x20>)
 800190e:	6013      	str	r3, [r2, #0]
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	20000008 	.word	0x20000008
 800191c:	20000184 	.word	0x20000184

08001920 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return uwTick;
 8001924:	4b02      	ldr	r3, [pc, #8]	; (8001930 <HAL_GetTick+0x10>)
 8001926:	681b      	ldr	r3, [r3, #0]
}
 8001928:	4618      	mov	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr
 8001930:	20000184 	.word	0x20000184

08001934 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800193c:	f7ff fff0 	bl	8001920 <HAL_GetTick>
 8001940:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800194c:	d005      	beq.n	800195a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800194e:	4b0a      	ldr	r3, [pc, #40]	; (8001978 <HAL_Delay+0x44>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	461a      	mov	r2, r3
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	4413      	add	r3, r2
 8001958:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800195a:	bf00      	nop
 800195c:	f7ff ffe0 	bl	8001920 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	429a      	cmp	r2, r3
 800196a:	d8f7      	bhi.n	800195c <HAL_Delay+0x28>
  {
  }
}
 800196c:	bf00      	nop
 800196e:	bf00      	nop
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000008 	.word	0x20000008

0800197c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001984:	2300      	movs	r3, #0
 8001986:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001988:	2300      	movs	r3, #0
 800198a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800198c:	2300      	movs	r3, #0
 800198e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001990:	2300      	movs	r3, #0
 8001992:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e0be      	b.n	8001b1c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d109      	bne.n	80019c0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff fe5c 	bl	8001678 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f000 faf5 	bl	8001fb0 <ADC_ConversionStop_Disable>
 80019c6:	4603      	mov	r3, r0
 80019c8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ce:	f003 0310 	and.w	r3, r3, #16
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f040 8099 	bne.w	8001b0a <HAL_ADC_Init+0x18e>
 80019d8:	7dfb      	ldrb	r3, [r7, #23]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f040 8095 	bne.w	8001b0a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019e8:	f023 0302 	bic.w	r3, r3, #2
 80019ec:	f043 0202 	orr.w	r2, r3, #2
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019fc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	7b1b      	ldrb	r3, [r3, #12]
 8001a02:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001a04:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a06:	68ba      	ldr	r2, [r7, #8]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a14:	d003      	beq.n	8001a1e <HAL_ADC_Init+0xa2>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d102      	bne.n	8001a24 <HAL_ADC_Init+0xa8>
 8001a1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a22:	e000      	b.n	8001a26 <HAL_ADC_Init+0xaa>
 8001a24:	2300      	movs	r3, #0
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	7d1b      	ldrb	r3, [r3, #20]
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d119      	bne.n	8001a68 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	7b1b      	ldrb	r3, [r3, #12]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d109      	bne.n	8001a50 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	3b01      	subs	r3, #1
 8001a42:	035a      	lsls	r2, r3, #13
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a4c:	613b      	str	r3, [r7, #16]
 8001a4e:	e00b      	b.n	8001a68 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a54:	f043 0220 	orr.w	r2, r3, #32
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a60:	f043 0201 	orr.w	r2, r3, #1
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	689a      	ldr	r2, [r3, #8]
 8001a82:	4b28      	ldr	r3, [pc, #160]	; (8001b24 <HAL_ADC_Init+0x1a8>)
 8001a84:	4013      	ands	r3, r2
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	6812      	ldr	r2, [r2, #0]
 8001a8a:	68b9      	ldr	r1, [r7, #8]
 8001a8c:	430b      	orrs	r3, r1
 8001a8e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a98:	d003      	beq.n	8001aa2 <HAL_ADC_Init+0x126>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d104      	bne.n	8001aac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	051b      	lsls	r3, r3, #20
 8001aaa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	430a      	orrs	r2, r1
 8001abe:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	689a      	ldr	r2, [r3, #8]
 8001ac6:	4b18      	ldr	r3, [pc, #96]	; (8001b28 <HAL_ADC_Init+0x1ac>)
 8001ac8:	4013      	ands	r3, r2
 8001aca:	68ba      	ldr	r2, [r7, #8]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d10b      	bne.n	8001ae8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ada:	f023 0303 	bic.w	r3, r3, #3
 8001ade:	f043 0201 	orr.w	r2, r3, #1
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ae6:	e018      	b.n	8001b1a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aec:	f023 0312 	bic.w	r3, r3, #18
 8001af0:	f043 0210 	orr.w	r2, r3, #16
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afc:	f043 0201 	orr.w	r2, r3, #1
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b08:	e007      	b.n	8001b1a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b0e:	f043 0210 	orr.w	r2, r3, #16
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001b1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3718      	adds	r7, #24
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	ffe1f7fd 	.word	0xffe1f7fd
 8001b28:	ff1f0efe 	.word	0xff1f0efe

08001b2c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a64      	ldr	r2, [pc, #400]	; (8001cd4 <HAL_ADC_Start_DMA+0x1a8>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d004      	beq.n	8001b50 <HAL_ADC_Start_DMA+0x24>
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a63      	ldr	r2, [pc, #396]	; (8001cd8 <HAL_ADC_Start_DMA+0x1ac>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d106      	bne.n	8001b5e <HAL_ADC_Start_DMA+0x32>
 8001b50:	4b60      	ldr	r3, [pc, #384]	; (8001cd4 <HAL_ADC_Start_DMA+0x1a8>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	f040 80b3 	bne.w	8001cc4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d101      	bne.n	8001b6c <HAL_ADC_Start_DMA+0x40>
 8001b68:	2302      	movs	r3, #2
 8001b6a:	e0ae      	b.n	8001cca <HAL_ADC_Start_DMA+0x19e>
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001b74:	68f8      	ldr	r0, [r7, #12]
 8001b76:	f000 f9c1 	bl	8001efc <ADC_Enable>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001b7e:	7dfb      	ldrb	r3, [r7, #23]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	f040 809a 	bne.w	8001cba <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001b8e:	f023 0301 	bic.w	r3, r3, #1
 8001b92:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a4e      	ldr	r2, [pc, #312]	; (8001cd8 <HAL_ADC_Start_DMA+0x1ac>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d105      	bne.n	8001bb0 <HAL_ADC_Start_DMA+0x84>
 8001ba4:	4b4b      	ldr	r3, [pc, #300]	; (8001cd4 <HAL_ADC_Start_DMA+0x1a8>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d115      	bne.n	8001bdc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d026      	beq.n	8001c18 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bd2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001bda:	e01d      	b.n	8001c18 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a39      	ldr	r2, [pc, #228]	; (8001cd4 <HAL_ADC_Start_DMA+0x1a8>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d004      	beq.n	8001bfc <HAL_ADC_Start_DMA+0xd0>
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a38      	ldr	r2, [pc, #224]	; (8001cd8 <HAL_ADC_Start_DMA+0x1ac>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d10d      	bne.n	8001c18 <HAL_ADC_Start_DMA+0xec>
 8001bfc:	4b35      	ldr	r3, [pc, #212]	; (8001cd4 <HAL_ADC_Start_DMA+0x1a8>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d007      	beq.n	8001c18 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c10:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d006      	beq.n	8001c32 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c28:	f023 0206 	bic.w	r2, r3, #6
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c30:	e002      	b.n	8001c38 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2200      	movs	r2, #0
 8001c36:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6a1b      	ldr	r3, [r3, #32]
 8001c44:	4a25      	ldr	r2, [pc, #148]	; (8001cdc <HAL_ADC_Start_DMA+0x1b0>)
 8001c46:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	4a24      	ldr	r2, [pc, #144]	; (8001ce0 <HAL_ADC_Start_DMA+0x1b4>)
 8001c4e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6a1b      	ldr	r3, [r3, #32]
 8001c54:	4a23      	ldr	r2, [pc, #140]	; (8001ce4 <HAL_ADC_Start_DMA+0x1b8>)
 8001c56:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f06f 0202 	mvn.w	r2, #2
 8001c60:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c70:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	6a18      	ldr	r0, [r3, #32]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	334c      	adds	r3, #76	; 0x4c
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	68ba      	ldr	r2, [r7, #8]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f000 fc53 	bl	800252c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001c90:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001c94:	d108      	bne.n	8001ca8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001ca4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001ca6:	e00f      	b.n	8001cc8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	689a      	ldr	r2, [r3, #8]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001cb6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001cb8:	e006      	b.n	8001cc8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001cc2:	e001      	b.n	8001cc8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001cc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40012400 	.word	0x40012400
 8001cd8:	40012800 	.word	0x40012800
 8001cdc:	08002033 	.word	0x08002033
 8001ce0:	080020af 	.word	0x080020af
 8001ce4:	080020cb 	.word	0x080020cb

08001ce8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr

08001cfa <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b083      	sub	sp, #12
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bc80      	pop	{r7}
 8001d0a:	4770      	bx	lr

08001d0c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d16:	2300      	movs	r3, #0
 8001d18:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d101      	bne.n	8001d2c <HAL_ADC_ConfigChannel+0x20>
 8001d28:	2302      	movs	r3, #2
 8001d2a:	e0dc      	b.n	8001ee6 <HAL_ADC_ConfigChannel+0x1da>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2b06      	cmp	r3, #6
 8001d3a:	d81c      	bhi.n	8001d76 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	4613      	mov	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	4413      	add	r3, r2
 8001d4c:	3b05      	subs	r3, #5
 8001d4e:	221f      	movs	r2, #31
 8001d50:	fa02 f303 	lsl.w	r3, r2, r3
 8001d54:	43db      	mvns	r3, r3
 8001d56:	4019      	ands	r1, r3
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	6818      	ldr	r0, [r3, #0]
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685a      	ldr	r2, [r3, #4]
 8001d60:	4613      	mov	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4413      	add	r3, r2
 8001d66:	3b05      	subs	r3, #5
 8001d68:	fa00 f203 	lsl.w	r2, r0, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	430a      	orrs	r2, r1
 8001d72:	635a      	str	r2, [r3, #52]	; 0x34
 8001d74:	e03c      	b.n	8001df0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b0c      	cmp	r3, #12
 8001d7c:	d81c      	bhi.n	8001db8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685a      	ldr	r2, [r3, #4]
 8001d88:	4613      	mov	r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	4413      	add	r3, r2
 8001d8e:	3b23      	subs	r3, #35	; 0x23
 8001d90:	221f      	movs	r2, #31
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43db      	mvns	r3, r3
 8001d98:	4019      	ands	r1, r3
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	6818      	ldr	r0, [r3, #0]
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685a      	ldr	r2, [r3, #4]
 8001da2:	4613      	mov	r3, r2
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	4413      	add	r3, r2
 8001da8:	3b23      	subs	r3, #35	; 0x23
 8001daa:	fa00 f203 	lsl.w	r2, r0, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	430a      	orrs	r2, r1
 8001db4:	631a      	str	r2, [r3, #48]	; 0x30
 8001db6:	e01b      	b.n	8001df0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685a      	ldr	r2, [r3, #4]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	4413      	add	r3, r2
 8001dc8:	3b41      	subs	r3, #65	; 0x41
 8001dca:	221f      	movs	r2, #31
 8001dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd0:	43db      	mvns	r3, r3
 8001dd2:	4019      	ands	r1, r3
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	6818      	ldr	r0, [r3, #0]
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685a      	ldr	r2, [r3, #4]
 8001ddc:	4613      	mov	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	4413      	add	r3, r2
 8001de2:	3b41      	subs	r3, #65	; 0x41
 8001de4:	fa00 f203 	lsl.w	r2, r0, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	430a      	orrs	r2, r1
 8001dee:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2b09      	cmp	r3, #9
 8001df6:	d91c      	bls.n	8001e32 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68d9      	ldr	r1, [r3, #12]
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	4613      	mov	r3, r2
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	4413      	add	r3, r2
 8001e08:	3b1e      	subs	r3, #30
 8001e0a:	2207      	movs	r2, #7
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	43db      	mvns	r3, r3
 8001e12:	4019      	ands	r1, r3
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	6898      	ldr	r0, [r3, #8]
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	4413      	add	r3, r2
 8001e22:	3b1e      	subs	r3, #30
 8001e24:	fa00 f203 	lsl.w	r2, r0, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	60da      	str	r2, [r3, #12]
 8001e30:	e019      	b.n	8001e66 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	6919      	ldr	r1, [r3, #16]
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	4413      	add	r3, r2
 8001e42:	2207      	movs	r2, #7
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	4019      	ands	r1, r3
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	6898      	ldr	r0, [r3, #8]
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	4613      	mov	r3, r2
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	4413      	add	r3, r2
 8001e5a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	430a      	orrs	r2, r1
 8001e64:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2b10      	cmp	r3, #16
 8001e6c:	d003      	beq.n	8001e76 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e72:	2b11      	cmp	r3, #17
 8001e74:	d132      	bne.n	8001edc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a1d      	ldr	r2, [pc, #116]	; (8001ef0 <HAL_ADC_ConfigChannel+0x1e4>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d125      	bne.n	8001ecc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d126      	bne.n	8001edc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001e9c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2b10      	cmp	r3, #16
 8001ea4:	d11a      	bne.n	8001edc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ea6:	4b13      	ldr	r3, [pc, #76]	; (8001ef4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a13      	ldr	r2, [pc, #76]	; (8001ef8 <HAL_ADC_ConfigChannel+0x1ec>)
 8001eac:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb0:	0c9a      	lsrs	r2, r3, #18
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4413      	add	r3, r2
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ebc:	e002      	b.n	8001ec4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d1f9      	bne.n	8001ebe <HAL_ADC_ConfigChannel+0x1b2>
 8001eca:	e007      	b.n	8001edc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed0:	f043 0220 	orr.w	r2, r3, #32
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3714      	adds	r7, #20
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bc80      	pop	{r7}
 8001eee:	4770      	bx	lr
 8001ef0:	40012400 	.word	0x40012400
 8001ef4:	20000000 	.word	0x20000000
 8001ef8:	431bde83 	.word	0x431bde83

08001efc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f04:	2300      	movs	r3, #0
 8001f06:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d040      	beq.n	8001f9c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	689a      	ldr	r2, [r3, #8]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f042 0201 	orr.w	r2, r2, #1
 8001f28:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f2a:	4b1f      	ldr	r3, [pc, #124]	; (8001fa8 <ADC_Enable+0xac>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a1f      	ldr	r2, [pc, #124]	; (8001fac <ADC_Enable+0xb0>)
 8001f30:	fba2 2303 	umull	r2, r3, r2, r3
 8001f34:	0c9b      	lsrs	r3, r3, #18
 8001f36:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f38:	e002      	b.n	8001f40 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	3b01      	subs	r3, #1
 8001f3e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1f9      	bne.n	8001f3a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f46:	f7ff fceb 	bl	8001920 <HAL_GetTick>
 8001f4a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f4c:	e01f      	b.n	8001f8e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f4e:	f7ff fce7 	bl	8001920 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d918      	bls.n	8001f8e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d011      	beq.n	8001f8e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6e:	f043 0210 	orr.w	r2, r3, #16
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f7a:	f043 0201 	orr.w	r2, r3, #1
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e007      	b.n	8001f9e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d1d8      	bne.n	8001f4e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000000 	.word	0x20000000
 8001fac:	431bde83 	.word	0x431bde83

08001fb0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d12e      	bne.n	8002028 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f022 0201 	bic.w	r2, r2, #1
 8001fd8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fda:	f7ff fca1 	bl	8001920 <HAL_GetTick>
 8001fde:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001fe0:	e01b      	b.n	800201a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001fe2:	f7ff fc9d 	bl	8001920 <HAL_GetTick>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d914      	bls.n	800201a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d10d      	bne.n	800201a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002002:	f043 0210 	orr.w	r2, r3, #16
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800200e:	f043 0201 	orr.w	r2, r3, #1
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e007      	b.n	800202a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f003 0301 	and.w	r3, r3, #1
 8002024:	2b01      	cmp	r3, #1
 8002026:	d0dc      	beq.n	8001fe2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b084      	sub	sp, #16
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800203e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002044:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002048:	2b00      	cmp	r3, #0
 800204a:	d127      	bne.n	800209c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002050:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002062:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002066:	d115      	bne.n	8002094 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800206c:	2b00      	cmp	r3, #0
 800206e:	d111      	bne.n	8002094 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002074:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002080:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d105      	bne.n	8002094 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208c:	f043 0201 	orr.w	r2, r3, #1
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002094:	68f8      	ldr	r0, [r7, #12]
 8002096:	f7fe ff97 	bl	8000fc8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800209a:	e004      	b.n	80020a6 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	4798      	blx	r3
}
 80020a6:	bf00      	nop
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}

080020ae <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b084      	sub	sp, #16
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ba:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80020bc:	68f8      	ldr	r0, [r7, #12]
 80020be:	f7ff fe13 	bl	8001ce8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80020c2:	bf00      	nop
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b084      	sub	sp, #16
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020dc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e8:	f043 0204 	orr.w	r2, r3, #4
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80020f0:	68f8      	ldr	r0, [r7, #12]
 80020f2:	f7ff fe02 	bl	8001cfa <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80020f6:	bf00      	nop
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
	...

08002100 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002100:	b590      	push	{r4, r7, lr}
 8002102:	b087      	sub	sp, #28
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800210c:	2300      	movs	r3, #0
 800210e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002116:	2b01      	cmp	r3, #1
 8002118:	d101      	bne.n	800211e <HAL_ADCEx_Calibration_Start+0x1e>
 800211a:	2302      	movs	r3, #2
 800211c:	e097      	b.n	800224e <HAL_ADCEx_Calibration_Start+0x14e>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2201      	movs	r2, #1
 8002122:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f7ff ff42 	bl	8001fb0 <ADC_ConversionStop_Disable>
 800212c:	4603      	mov	r3, r0
 800212e:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f7ff fee3 	bl	8001efc <ADC_Enable>
 8002136:	4603      	mov	r3, r0
 8002138:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 800213a:	7dfb      	ldrb	r3, [r7, #23]
 800213c:	2b00      	cmp	r3, #0
 800213e:	f040 8081 	bne.w	8002244 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002146:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800214a:	f023 0302 	bic.w	r3, r3, #2
 800214e:	f043 0202 	orr.w	r2, r3, #2
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002156:	4b40      	ldr	r3, [pc, #256]	; (8002258 <HAL_ADCEx_Calibration_Start+0x158>)
 8002158:	681c      	ldr	r4, [r3, #0]
 800215a:	2002      	movs	r0, #2
 800215c:	f001 f9c8 	bl	80034f0 <HAL_RCCEx_GetPeriphCLKFreq>
 8002160:	4603      	mov	r3, r0
 8002162:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002166:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002168:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800216a:	e002      	b.n	8002172 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	3b01      	subs	r3, #1
 8002170:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1f9      	bne.n	800216c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	689a      	ldr	r2, [r3, #8]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f042 0208 	orr.w	r2, r2, #8
 8002186:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002188:	f7ff fbca 	bl	8001920 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800218e:	e01b      	b.n	80021c8 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002190:	f7ff fbc6 	bl	8001920 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b0a      	cmp	r3, #10
 800219c:	d914      	bls.n	80021c8 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f003 0308 	and.w	r3, r3, #8
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d00d      	beq.n	80021c8 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b0:	f023 0312 	bic.w	r3, r3, #18
 80021b4:	f043 0210 	orr.w	r2, r3, #16
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e042      	b.n	800224e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	f003 0308 	and.w	r3, r3, #8
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1dc      	bne.n	8002190 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f042 0204 	orr.w	r2, r2, #4
 80021e4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80021e6:	f7ff fb9b 	bl	8001920 <HAL_GetTick>
 80021ea:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80021ec:	e01b      	b.n	8002226 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80021ee:	f7ff fb97 	bl	8001920 <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b0a      	cmp	r3, #10
 80021fa:	d914      	bls.n	8002226 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f003 0304 	and.w	r3, r3, #4
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00d      	beq.n	8002226 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220e:	f023 0312 	bic.w	r3, r3, #18
 8002212:	f043 0210 	orr.w	r2, r3, #16
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e013      	b.n	800224e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b00      	cmp	r3, #0
 8002232:	d1dc      	bne.n	80021ee <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002238:	f023 0303 	bic.w	r3, r3, #3
 800223c:	f043 0201 	orr.w	r2, r3, #1
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800224c:	7dfb      	ldrb	r3, [r7, #23]
}
 800224e:	4618      	mov	r0, r3
 8002250:	371c      	adds	r7, #28
 8002252:	46bd      	mov	sp, r7
 8002254:	bd90      	pop	{r4, r7, pc}
 8002256:	bf00      	nop
 8002258:	20000000 	.word	0x20000000

0800225c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800226c:	4b0c      	ldr	r3, [pc, #48]	; (80022a0 <__NVIC_SetPriorityGrouping+0x44>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002272:	68ba      	ldr	r2, [r7, #8]
 8002274:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002278:	4013      	ands	r3, r2
 800227a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002284:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002288:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800228c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800228e:	4a04      	ldr	r2, [pc, #16]	; (80022a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	60d3      	str	r3, [r2, #12]
}
 8002294:	bf00      	nop
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	bc80      	pop	{r7}
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	e000ed00 	.word	0xe000ed00

080022a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022a8:	4b04      	ldr	r3, [pc, #16]	; (80022bc <__NVIC_GetPriorityGrouping+0x18>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	0a1b      	lsrs	r3, r3, #8
 80022ae:	f003 0307 	and.w	r3, r3, #7
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bc80      	pop	{r7}
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	e000ed00 	.word	0xe000ed00

080022c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	4603      	mov	r3, r0
 80022c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	db0b      	blt.n	80022ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	f003 021f 	and.w	r2, r3, #31
 80022d8:	4906      	ldr	r1, [pc, #24]	; (80022f4 <__NVIC_EnableIRQ+0x34>)
 80022da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022de:	095b      	lsrs	r3, r3, #5
 80022e0:	2001      	movs	r0, #1
 80022e2:	fa00 f202 	lsl.w	r2, r0, r2
 80022e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr
 80022f4:	e000e100 	.word	0xe000e100

080022f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	4603      	mov	r3, r0
 8002300:	6039      	str	r1, [r7, #0]
 8002302:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002308:	2b00      	cmp	r3, #0
 800230a:	db0a      	blt.n	8002322 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	b2da      	uxtb	r2, r3
 8002310:	490c      	ldr	r1, [pc, #48]	; (8002344 <__NVIC_SetPriority+0x4c>)
 8002312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002316:	0112      	lsls	r2, r2, #4
 8002318:	b2d2      	uxtb	r2, r2
 800231a:	440b      	add	r3, r1
 800231c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002320:	e00a      	b.n	8002338 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	b2da      	uxtb	r2, r3
 8002326:	4908      	ldr	r1, [pc, #32]	; (8002348 <__NVIC_SetPriority+0x50>)
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	f003 030f 	and.w	r3, r3, #15
 800232e:	3b04      	subs	r3, #4
 8002330:	0112      	lsls	r2, r2, #4
 8002332:	b2d2      	uxtb	r2, r2
 8002334:	440b      	add	r3, r1
 8002336:	761a      	strb	r2, [r3, #24]
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	bc80      	pop	{r7}
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	e000e100 	.word	0xe000e100
 8002348:	e000ed00 	.word	0xe000ed00

0800234c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800234c:	b480      	push	{r7}
 800234e:	b089      	sub	sp, #36	; 0x24
 8002350:	af00      	add	r7, sp, #0
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f003 0307 	and.w	r3, r3, #7
 800235e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	f1c3 0307 	rsb	r3, r3, #7
 8002366:	2b04      	cmp	r3, #4
 8002368:	bf28      	it	cs
 800236a:	2304      	movcs	r3, #4
 800236c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	3304      	adds	r3, #4
 8002372:	2b06      	cmp	r3, #6
 8002374:	d902      	bls.n	800237c <NVIC_EncodePriority+0x30>
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	3b03      	subs	r3, #3
 800237a:	e000      	b.n	800237e <NVIC_EncodePriority+0x32>
 800237c:	2300      	movs	r3, #0
 800237e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002380:	f04f 32ff 	mov.w	r2, #4294967295
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	fa02 f303 	lsl.w	r3, r2, r3
 800238a:	43da      	mvns	r2, r3
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	401a      	ands	r2, r3
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002394:	f04f 31ff 	mov.w	r1, #4294967295
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	fa01 f303 	lsl.w	r3, r1, r3
 800239e:	43d9      	mvns	r1, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a4:	4313      	orrs	r3, r2
         );
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3724      	adds	r7, #36	; 0x24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr

080023b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	3b01      	subs	r3, #1
 80023bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023c0:	d301      	bcc.n	80023c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023c2:	2301      	movs	r3, #1
 80023c4:	e00f      	b.n	80023e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023c6:	4a0a      	ldr	r2, [pc, #40]	; (80023f0 <SysTick_Config+0x40>)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	3b01      	subs	r3, #1
 80023cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023ce:	210f      	movs	r1, #15
 80023d0:	f04f 30ff 	mov.w	r0, #4294967295
 80023d4:	f7ff ff90 	bl	80022f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023d8:	4b05      	ldr	r3, [pc, #20]	; (80023f0 <SysTick_Config+0x40>)
 80023da:	2200      	movs	r2, #0
 80023dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023de:	4b04      	ldr	r3, [pc, #16]	; (80023f0 <SysTick_Config+0x40>)
 80023e0:	2207      	movs	r2, #7
 80023e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	e000e010 	.word	0xe000e010

080023f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f7ff ff2d 	bl	800225c <__NVIC_SetPriorityGrouping>
}
 8002402:	bf00      	nop
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}

0800240a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800240a:	b580      	push	{r7, lr}
 800240c:	b086      	sub	sp, #24
 800240e:	af00      	add	r7, sp, #0
 8002410:	4603      	mov	r3, r0
 8002412:	60b9      	str	r1, [r7, #8]
 8002414:	607a      	str	r2, [r7, #4]
 8002416:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002418:	2300      	movs	r3, #0
 800241a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800241c:	f7ff ff42 	bl	80022a4 <__NVIC_GetPriorityGrouping>
 8002420:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	68b9      	ldr	r1, [r7, #8]
 8002426:	6978      	ldr	r0, [r7, #20]
 8002428:	f7ff ff90 	bl	800234c <NVIC_EncodePriority>
 800242c:	4602      	mov	r2, r0
 800242e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002432:	4611      	mov	r1, r2
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff ff5f 	bl	80022f8 <__NVIC_SetPriority>
}
 800243a:	bf00      	nop
 800243c:	3718      	adds	r7, #24
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b082      	sub	sp, #8
 8002446:	af00      	add	r7, sp, #0
 8002448:	4603      	mov	r3, r0
 800244a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800244c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff ff35 	bl	80022c0 <__NVIC_EnableIRQ>
}
 8002456:	bf00      	nop
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b082      	sub	sp, #8
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7ff ffa2 	bl	80023b0 <SysTick_Config>
 800246c:	4603      	mov	r3, r0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
	...

08002478 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002478:	b480      	push	{r7}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002480:	2300      	movs	r3, #0
 8002482:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e043      	b.n	8002516 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	461a      	mov	r2, r3
 8002494:	4b22      	ldr	r3, [pc, #136]	; (8002520 <HAL_DMA_Init+0xa8>)
 8002496:	4413      	add	r3, r2
 8002498:	4a22      	ldr	r2, [pc, #136]	; (8002524 <HAL_DMA_Init+0xac>)
 800249a:	fba2 2303 	umull	r2, r3, r2, r3
 800249e:	091b      	lsrs	r3, r3, #4
 80024a0:	009a      	lsls	r2, r3, #2
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a1f      	ldr	r2, [pc, #124]	; (8002528 <HAL_DMA_Init+0xb0>)
 80024aa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2202      	movs	r2, #2
 80024b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80024c2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80024c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80024d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3714      	adds	r7, #20
 800251a:	46bd      	mov	sp, r7
 800251c:	bc80      	pop	{r7}
 800251e:	4770      	bx	lr
 8002520:	bffdfff8 	.word	0xbffdfff8
 8002524:	cccccccd 	.word	0xcccccccd
 8002528:	40020000 	.word	0x40020000

0800252c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b086      	sub	sp, #24
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	607a      	str	r2, [r7, #4]
 8002538:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800253a:	2300      	movs	r3, #0
 800253c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d101      	bne.n	800254c <HAL_DMA_Start_IT+0x20>
 8002548:	2302      	movs	r3, #2
 800254a:	e04b      	b.n	80025e4 <HAL_DMA_Start_IT+0xb8>
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800255a:	b2db      	uxtb	r3, r3
 800255c:	2b01      	cmp	r3, #1
 800255e:	d13a      	bne.n	80025d6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2202      	movs	r2, #2
 8002564:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2200      	movs	r2, #0
 800256c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f022 0201 	bic.w	r2, r2, #1
 800257c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	68b9      	ldr	r1, [r7, #8]
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f000 f937 	bl	80027f8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800258e:	2b00      	cmp	r3, #0
 8002590:	d008      	beq.n	80025a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f042 020e 	orr.w	r2, r2, #14
 80025a0:	601a      	str	r2, [r3, #0]
 80025a2:	e00f      	b.n	80025c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 0204 	bic.w	r2, r2, #4
 80025b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f042 020a 	orr.w	r2, r2, #10
 80025c2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f042 0201 	orr.w	r2, r2, #1
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	e005      	b.n	80025e2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80025de:	2302      	movs	r3, #2
 80025e0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80025e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3718      	adds	r7, #24
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002608:	2204      	movs	r2, #4
 800260a:	409a      	lsls	r2, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	4013      	ands	r3, r2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d04f      	beq.n	80026b4 <HAL_DMA_IRQHandler+0xc8>
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	f003 0304 	and.w	r3, r3, #4
 800261a:	2b00      	cmp	r3, #0
 800261c:	d04a      	beq.n	80026b4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0320 	and.w	r3, r3, #32
 8002628:	2b00      	cmp	r3, #0
 800262a:	d107      	bne.n	800263c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f022 0204 	bic.w	r2, r2, #4
 800263a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a66      	ldr	r2, [pc, #408]	; (80027dc <HAL_DMA_IRQHandler+0x1f0>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d029      	beq.n	800269a <HAL_DMA_IRQHandler+0xae>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a65      	ldr	r2, [pc, #404]	; (80027e0 <HAL_DMA_IRQHandler+0x1f4>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d022      	beq.n	8002696 <HAL_DMA_IRQHandler+0xaa>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a63      	ldr	r2, [pc, #396]	; (80027e4 <HAL_DMA_IRQHandler+0x1f8>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d01a      	beq.n	8002690 <HAL_DMA_IRQHandler+0xa4>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a62      	ldr	r2, [pc, #392]	; (80027e8 <HAL_DMA_IRQHandler+0x1fc>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d012      	beq.n	800268a <HAL_DMA_IRQHandler+0x9e>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a60      	ldr	r2, [pc, #384]	; (80027ec <HAL_DMA_IRQHandler+0x200>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d00a      	beq.n	8002684 <HAL_DMA_IRQHandler+0x98>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a5f      	ldr	r2, [pc, #380]	; (80027f0 <HAL_DMA_IRQHandler+0x204>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d102      	bne.n	800267e <HAL_DMA_IRQHandler+0x92>
 8002678:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800267c:	e00e      	b.n	800269c <HAL_DMA_IRQHandler+0xb0>
 800267e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002682:	e00b      	b.n	800269c <HAL_DMA_IRQHandler+0xb0>
 8002684:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002688:	e008      	b.n	800269c <HAL_DMA_IRQHandler+0xb0>
 800268a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800268e:	e005      	b.n	800269c <HAL_DMA_IRQHandler+0xb0>
 8002690:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002694:	e002      	b.n	800269c <HAL_DMA_IRQHandler+0xb0>
 8002696:	2340      	movs	r3, #64	; 0x40
 8002698:	e000      	b.n	800269c <HAL_DMA_IRQHandler+0xb0>
 800269a:	2304      	movs	r3, #4
 800269c:	4a55      	ldr	r2, [pc, #340]	; (80027f4 <HAL_DMA_IRQHandler+0x208>)
 800269e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f000 8094 	beq.w	80027d2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80026b2:	e08e      	b.n	80027d2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b8:	2202      	movs	r2, #2
 80026ba:	409a      	lsls	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4013      	ands	r3, r2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d056      	beq.n	8002772 <HAL_DMA_IRQHandler+0x186>
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d051      	beq.n	8002772 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0320 	and.w	r3, r3, #32
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d10b      	bne.n	80026f4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 020a 	bic.w	r2, r2, #10
 80026ea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a38      	ldr	r2, [pc, #224]	; (80027dc <HAL_DMA_IRQHandler+0x1f0>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d029      	beq.n	8002752 <HAL_DMA_IRQHandler+0x166>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a37      	ldr	r2, [pc, #220]	; (80027e0 <HAL_DMA_IRQHandler+0x1f4>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d022      	beq.n	800274e <HAL_DMA_IRQHandler+0x162>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a35      	ldr	r2, [pc, #212]	; (80027e4 <HAL_DMA_IRQHandler+0x1f8>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d01a      	beq.n	8002748 <HAL_DMA_IRQHandler+0x15c>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a34      	ldr	r2, [pc, #208]	; (80027e8 <HAL_DMA_IRQHandler+0x1fc>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d012      	beq.n	8002742 <HAL_DMA_IRQHandler+0x156>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a32      	ldr	r2, [pc, #200]	; (80027ec <HAL_DMA_IRQHandler+0x200>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d00a      	beq.n	800273c <HAL_DMA_IRQHandler+0x150>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a31      	ldr	r2, [pc, #196]	; (80027f0 <HAL_DMA_IRQHandler+0x204>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d102      	bne.n	8002736 <HAL_DMA_IRQHandler+0x14a>
 8002730:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002734:	e00e      	b.n	8002754 <HAL_DMA_IRQHandler+0x168>
 8002736:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800273a:	e00b      	b.n	8002754 <HAL_DMA_IRQHandler+0x168>
 800273c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002740:	e008      	b.n	8002754 <HAL_DMA_IRQHandler+0x168>
 8002742:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002746:	e005      	b.n	8002754 <HAL_DMA_IRQHandler+0x168>
 8002748:	f44f 7300 	mov.w	r3, #512	; 0x200
 800274c:	e002      	b.n	8002754 <HAL_DMA_IRQHandler+0x168>
 800274e:	2320      	movs	r3, #32
 8002750:	e000      	b.n	8002754 <HAL_DMA_IRQHandler+0x168>
 8002752:	2302      	movs	r3, #2
 8002754:	4a27      	ldr	r2, [pc, #156]	; (80027f4 <HAL_DMA_IRQHandler+0x208>)
 8002756:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002764:	2b00      	cmp	r3, #0
 8002766:	d034      	beq.n	80027d2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002770:	e02f      	b.n	80027d2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	2208      	movs	r2, #8
 8002778:	409a      	lsls	r2, r3
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	4013      	ands	r3, r2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d028      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x1e8>
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	f003 0308 	and.w	r3, r3, #8
 8002788:	2b00      	cmp	r3, #0
 800278a:	d023      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f022 020e 	bic.w	r2, r2, #14
 800279a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027a4:	2101      	movs	r1, #1
 80027a6:	fa01 f202 	lsl.w	r2, r1, r2
 80027aa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d004      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	4798      	blx	r3
    }
  }
  return;
 80027d2:	bf00      	nop
 80027d4:	bf00      	nop
}
 80027d6:	3710      	adds	r7, #16
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	40020008 	.word	0x40020008
 80027e0:	4002001c 	.word	0x4002001c
 80027e4:	40020030 	.word	0x40020030
 80027e8:	40020044 	.word	0x40020044
 80027ec:	40020058 	.word	0x40020058
 80027f0:	4002006c 	.word	0x4002006c
 80027f4:	40020000 	.word	0x40020000

080027f8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
 8002804:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800280e:	2101      	movs	r1, #1
 8002810:	fa01 f202 	lsl.w	r2, r1, r2
 8002814:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	2b10      	cmp	r3, #16
 8002824:	d108      	bne.n	8002838 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68ba      	ldr	r2, [r7, #8]
 8002834:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002836:	e007      	b.n	8002848 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68ba      	ldr	r2, [r7, #8]
 800283e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	60da      	str	r2, [r3, #12]
}
 8002848:	bf00      	nop
 800284a:	3714      	adds	r7, #20
 800284c:	46bd      	mov	sp, r7
 800284e:	bc80      	pop	{r7}
 8002850:	4770      	bx	lr
	...

08002854 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002854:	b480      	push	{r7}
 8002856:	b08b      	sub	sp, #44	; 0x2c
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800285e:	2300      	movs	r3, #0
 8002860:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002862:	2300      	movs	r3, #0
 8002864:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002866:	e169      	b.n	8002b3c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002868:	2201      	movs	r2, #1
 800286a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	69fa      	ldr	r2, [r7, #28]
 8002878:	4013      	ands	r3, r2
 800287a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	429a      	cmp	r2, r3
 8002882:	f040 8158 	bne.w	8002b36 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	4a9a      	ldr	r2, [pc, #616]	; (8002af4 <HAL_GPIO_Init+0x2a0>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d05e      	beq.n	800294e <HAL_GPIO_Init+0xfa>
 8002890:	4a98      	ldr	r2, [pc, #608]	; (8002af4 <HAL_GPIO_Init+0x2a0>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d875      	bhi.n	8002982 <HAL_GPIO_Init+0x12e>
 8002896:	4a98      	ldr	r2, [pc, #608]	; (8002af8 <HAL_GPIO_Init+0x2a4>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d058      	beq.n	800294e <HAL_GPIO_Init+0xfa>
 800289c:	4a96      	ldr	r2, [pc, #600]	; (8002af8 <HAL_GPIO_Init+0x2a4>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d86f      	bhi.n	8002982 <HAL_GPIO_Init+0x12e>
 80028a2:	4a96      	ldr	r2, [pc, #600]	; (8002afc <HAL_GPIO_Init+0x2a8>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d052      	beq.n	800294e <HAL_GPIO_Init+0xfa>
 80028a8:	4a94      	ldr	r2, [pc, #592]	; (8002afc <HAL_GPIO_Init+0x2a8>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d869      	bhi.n	8002982 <HAL_GPIO_Init+0x12e>
 80028ae:	4a94      	ldr	r2, [pc, #592]	; (8002b00 <HAL_GPIO_Init+0x2ac>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d04c      	beq.n	800294e <HAL_GPIO_Init+0xfa>
 80028b4:	4a92      	ldr	r2, [pc, #584]	; (8002b00 <HAL_GPIO_Init+0x2ac>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d863      	bhi.n	8002982 <HAL_GPIO_Init+0x12e>
 80028ba:	4a92      	ldr	r2, [pc, #584]	; (8002b04 <HAL_GPIO_Init+0x2b0>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d046      	beq.n	800294e <HAL_GPIO_Init+0xfa>
 80028c0:	4a90      	ldr	r2, [pc, #576]	; (8002b04 <HAL_GPIO_Init+0x2b0>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d85d      	bhi.n	8002982 <HAL_GPIO_Init+0x12e>
 80028c6:	2b12      	cmp	r3, #18
 80028c8:	d82a      	bhi.n	8002920 <HAL_GPIO_Init+0xcc>
 80028ca:	2b12      	cmp	r3, #18
 80028cc:	d859      	bhi.n	8002982 <HAL_GPIO_Init+0x12e>
 80028ce:	a201      	add	r2, pc, #4	; (adr r2, 80028d4 <HAL_GPIO_Init+0x80>)
 80028d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d4:	0800294f 	.word	0x0800294f
 80028d8:	08002929 	.word	0x08002929
 80028dc:	0800293b 	.word	0x0800293b
 80028e0:	0800297d 	.word	0x0800297d
 80028e4:	08002983 	.word	0x08002983
 80028e8:	08002983 	.word	0x08002983
 80028ec:	08002983 	.word	0x08002983
 80028f0:	08002983 	.word	0x08002983
 80028f4:	08002983 	.word	0x08002983
 80028f8:	08002983 	.word	0x08002983
 80028fc:	08002983 	.word	0x08002983
 8002900:	08002983 	.word	0x08002983
 8002904:	08002983 	.word	0x08002983
 8002908:	08002983 	.word	0x08002983
 800290c:	08002983 	.word	0x08002983
 8002910:	08002983 	.word	0x08002983
 8002914:	08002983 	.word	0x08002983
 8002918:	08002931 	.word	0x08002931
 800291c:	08002945 	.word	0x08002945
 8002920:	4a79      	ldr	r2, [pc, #484]	; (8002b08 <HAL_GPIO_Init+0x2b4>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d013      	beq.n	800294e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002926:	e02c      	b.n	8002982 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	623b      	str	r3, [r7, #32]
          break;
 800292e:	e029      	b.n	8002984 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	3304      	adds	r3, #4
 8002936:	623b      	str	r3, [r7, #32]
          break;
 8002938:	e024      	b.n	8002984 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	3308      	adds	r3, #8
 8002940:	623b      	str	r3, [r7, #32]
          break;
 8002942:	e01f      	b.n	8002984 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	330c      	adds	r3, #12
 800294a:	623b      	str	r3, [r7, #32]
          break;
 800294c:	e01a      	b.n	8002984 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d102      	bne.n	800295c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002956:	2304      	movs	r3, #4
 8002958:	623b      	str	r3, [r7, #32]
          break;
 800295a:	e013      	b.n	8002984 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	2b01      	cmp	r3, #1
 8002962:	d105      	bne.n	8002970 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002964:	2308      	movs	r3, #8
 8002966:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	69fa      	ldr	r2, [r7, #28]
 800296c:	611a      	str	r2, [r3, #16]
          break;
 800296e:	e009      	b.n	8002984 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002970:	2308      	movs	r3, #8
 8002972:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	69fa      	ldr	r2, [r7, #28]
 8002978:	615a      	str	r2, [r3, #20]
          break;
 800297a:	e003      	b.n	8002984 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800297c:	2300      	movs	r3, #0
 800297e:	623b      	str	r3, [r7, #32]
          break;
 8002980:	e000      	b.n	8002984 <HAL_GPIO_Init+0x130>
          break;
 8002982:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	2bff      	cmp	r3, #255	; 0xff
 8002988:	d801      	bhi.n	800298e <HAL_GPIO_Init+0x13a>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	e001      	b.n	8002992 <HAL_GPIO_Init+0x13e>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	3304      	adds	r3, #4
 8002992:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	2bff      	cmp	r3, #255	; 0xff
 8002998:	d802      	bhi.n	80029a0 <HAL_GPIO_Init+0x14c>
 800299a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	e002      	b.n	80029a6 <HAL_GPIO_Init+0x152>
 80029a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a2:	3b08      	subs	r3, #8
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	210f      	movs	r1, #15
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	fa01 f303 	lsl.w	r3, r1, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	401a      	ands	r2, r3
 80029b8:	6a39      	ldr	r1, [r7, #32]
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	fa01 f303 	lsl.w	r3, r1, r3
 80029c0:	431a      	orrs	r2, r3
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 80b1 	beq.w	8002b36 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80029d4:	4b4d      	ldr	r3, [pc, #308]	; (8002b0c <HAL_GPIO_Init+0x2b8>)
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	4a4c      	ldr	r2, [pc, #304]	; (8002b0c <HAL_GPIO_Init+0x2b8>)
 80029da:	f043 0301 	orr.w	r3, r3, #1
 80029de:	6193      	str	r3, [r2, #24]
 80029e0:	4b4a      	ldr	r3, [pc, #296]	; (8002b0c <HAL_GPIO_Init+0x2b8>)
 80029e2:	699b      	ldr	r3, [r3, #24]
 80029e4:	f003 0301 	and.w	r3, r3, #1
 80029e8:	60bb      	str	r3, [r7, #8]
 80029ea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80029ec:	4a48      	ldr	r2, [pc, #288]	; (8002b10 <HAL_GPIO_Init+0x2bc>)
 80029ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f0:	089b      	lsrs	r3, r3, #2
 80029f2:	3302      	adds	r3, #2
 80029f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029f8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80029fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fc:	f003 0303 	and.w	r3, r3, #3
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	220f      	movs	r2, #15
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a40      	ldr	r2, [pc, #256]	; (8002b14 <HAL_GPIO_Init+0x2c0>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d013      	beq.n	8002a40 <HAL_GPIO_Init+0x1ec>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a3f      	ldr	r2, [pc, #252]	; (8002b18 <HAL_GPIO_Init+0x2c4>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d00d      	beq.n	8002a3c <HAL_GPIO_Init+0x1e8>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a3e      	ldr	r2, [pc, #248]	; (8002b1c <HAL_GPIO_Init+0x2c8>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d007      	beq.n	8002a38 <HAL_GPIO_Init+0x1e4>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a3d      	ldr	r2, [pc, #244]	; (8002b20 <HAL_GPIO_Init+0x2cc>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d101      	bne.n	8002a34 <HAL_GPIO_Init+0x1e0>
 8002a30:	2303      	movs	r3, #3
 8002a32:	e006      	b.n	8002a42 <HAL_GPIO_Init+0x1ee>
 8002a34:	2304      	movs	r3, #4
 8002a36:	e004      	b.n	8002a42 <HAL_GPIO_Init+0x1ee>
 8002a38:	2302      	movs	r3, #2
 8002a3a:	e002      	b.n	8002a42 <HAL_GPIO_Init+0x1ee>
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e000      	b.n	8002a42 <HAL_GPIO_Init+0x1ee>
 8002a40:	2300      	movs	r3, #0
 8002a42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a44:	f002 0203 	and.w	r2, r2, #3
 8002a48:	0092      	lsls	r2, r2, #2
 8002a4a:	4093      	lsls	r3, r2
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002a52:	492f      	ldr	r1, [pc, #188]	; (8002b10 <HAL_GPIO_Init+0x2bc>)
 8002a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a56:	089b      	lsrs	r3, r3, #2
 8002a58:	3302      	adds	r3, #2
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d006      	beq.n	8002a7a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a6c:	4b2d      	ldr	r3, [pc, #180]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	492c      	ldr	r1, [pc, #176]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002a72:	69bb      	ldr	r3, [r7, #24]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	608b      	str	r3, [r1, #8]
 8002a78:	e006      	b.n	8002a88 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002a7a:	4b2a      	ldr	r3, [pc, #168]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002a7c:	689a      	ldr	r2, [r3, #8]
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	43db      	mvns	r3, r3
 8002a82:	4928      	ldr	r1, [pc, #160]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002a84:	4013      	ands	r3, r2
 8002a86:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d006      	beq.n	8002aa2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a94:	4b23      	ldr	r3, [pc, #140]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002a96:	68da      	ldr	r2, [r3, #12]
 8002a98:	4922      	ldr	r1, [pc, #136]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	60cb      	str	r3, [r1, #12]
 8002aa0:	e006      	b.n	8002ab0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002aa2:	4b20      	ldr	r3, [pc, #128]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002aa4:	68da      	ldr	r2, [r3, #12]
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	43db      	mvns	r3, r3
 8002aaa:	491e      	ldr	r1, [pc, #120]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002aac:	4013      	ands	r3, r2
 8002aae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d006      	beq.n	8002aca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002abc:	4b19      	ldr	r3, [pc, #100]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002abe:	685a      	ldr	r2, [r3, #4]
 8002ac0:	4918      	ldr	r1, [pc, #96]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	604b      	str	r3, [r1, #4]
 8002ac8:	e006      	b.n	8002ad8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002aca:	4b16      	ldr	r3, [pc, #88]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002acc:	685a      	ldr	r2, [r3, #4]
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	4914      	ldr	r1, [pc, #80]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d021      	beq.n	8002b28 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ae4:	4b0f      	ldr	r3, [pc, #60]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	490e      	ldr	r1, [pc, #56]	; (8002b24 <HAL_GPIO_Init+0x2d0>)
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	600b      	str	r3, [r1, #0]
 8002af0:	e021      	b.n	8002b36 <HAL_GPIO_Init+0x2e2>
 8002af2:	bf00      	nop
 8002af4:	10320000 	.word	0x10320000
 8002af8:	10310000 	.word	0x10310000
 8002afc:	10220000 	.word	0x10220000
 8002b00:	10210000 	.word	0x10210000
 8002b04:	10120000 	.word	0x10120000
 8002b08:	10110000 	.word	0x10110000
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	40010000 	.word	0x40010000
 8002b14:	40010800 	.word	0x40010800
 8002b18:	40010c00 	.word	0x40010c00
 8002b1c:	40011000 	.word	0x40011000
 8002b20:	40011400 	.word	0x40011400
 8002b24:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b28:	4b0b      	ldr	r3, [pc, #44]	; (8002b58 <HAL_GPIO_Init+0x304>)
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	4909      	ldr	r1, [pc, #36]	; (8002b58 <HAL_GPIO_Init+0x304>)
 8002b32:	4013      	ands	r3, r2
 8002b34:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b38:	3301      	adds	r3, #1
 8002b3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b42:	fa22 f303 	lsr.w	r3, r2, r3
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	f47f ae8e 	bne.w	8002868 <HAL_GPIO_Init+0x14>
  }
}
 8002b4c:	bf00      	nop
 8002b4e:	bf00      	nop
 8002b50:	372c      	adds	r7, #44	; 0x2c
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr
 8002b58:	40010400 	.word	0x40010400

08002b5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	460b      	mov	r3, r1
 8002b66:	807b      	strh	r3, [r7, #2]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b6c:	787b      	ldrb	r3, [r7, #1]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d003      	beq.n	8002b7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b72:	887a      	ldrh	r2, [r7, #2]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002b78:	e003      	b.n	8002b82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002b7a:	887b      	ldrh	r3, [r7, #2]
 8002b7c:	041a      	lsls	r2, r3, #16
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	611a      	str	r2, [r3, #16]
}
 8002b82:	bf00      	nop
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bc80      	pop	{r7}
 8002b8a:	4770      	bx	lr

08002b8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e272      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f000 8087 	beq.w	8002cba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bac:	4b92      	ldr	r3, [pc, #584]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f003 030c 	and.w	r3, r3, #12
 8002bb4:	2b04      	cmp	r3, #4
 8002bb6:	d00c      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bb8:	4b8f      	ldr	r3, [pc, #572]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f003 030c 	and.w	r3, r3, #12
 8002bc0:	2b08      	cmp	r3, #8
 8002bc2:	d112      	bne.n	8002bea <HAL_RCC_OscConfig+0x5e>
 8002bc4:	4b8c      	ldr	r3, [pc, #560]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bd0:	d10b      	bne.n	8002bea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bd2:	4b89      	ldr	r3, [pc, #548]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d06c      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x12c>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d168      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e24c      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bf2:	d106      	bne.n	8002c02 <HAL_RCC_OscConfig+0x76>
 8002bf4:	4b80      	ldr	r3, [pc, #512]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a7f      	ldr	r2, [pc, #508]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002bfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bfe:	6013      	str	r3, [r2, #0]
 8002c00:	e02e      	b.n	8002c60 <HAL_RCC_OscConfig+0xd4>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10c      	bne.n	8002c24 <HAL_RCC_OscConfig+0x98>
 8002c0a:	4b7b      	ldr	r3, [pc, #492]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a7a      	ldr	r2, [pc, #488]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c14:	6013      	str	r3, [r2, #0]
 8002c16:	4b78      	ldr	r3, [pc, #480]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a77      	ldr	r2, [pc, #476]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c20:	6013      	str	r3, [r2, #0]
 8002c22:	e01d      	b.n	8002c60 <HAL_RCC_OscConfig+0xd4>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c2c:	d10c      	bne.n	8002c48 <HAL_RCC_OscConfig+0xbc>
 8002c2e:	4b72      	ldr	r3, [pc, #456]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a71      	ldr	r2, [pc, #452]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c38:	6013      	str	r3, [r2, #0]
 8002c3a:	4b6f      	ldr	r3, [pc, #444]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a6e      	ldr	r2, [pc, #440]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c44:	6013      	str	r3, [r2, #0]
 8002c46:	e00b      	b.n	8002c60 <HAL_RCC_OscConfig+0xd4>
 8002c48:	4b6b      	ldr	r3, [pc, #428]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a6a      	ldr	r2, [pc, #424]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c52:	6013      	str	r3, [r2, #0]
 8002c54:	4b68      	ldr	r3, [pc, #416]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a67      	ldr	r2, [pc, #412]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c5e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d013      	beq.n	8002c90 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c68:	f7fe fe5a 	bl	8001920 <HAL_GetTick>
 8002c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c6e:	e008      	b.n	8002c82 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c70:	f7fe fe56 	bl	8001920 <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	2b64      	cmp	r3, #100	; 0x64
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e200      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c82:	4b5d      	ldr	r3, [pc, #372]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d0f0      	beq.n	8002c70 <HAL_RCC_OscConfig+0xe4>
 8002c8e:	e014      	b.n	8002cba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c90:	f7fe fe46 	bl	8001920 <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c96:	e008      	b.n	8002caa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c98:	f7fe fe42 	bl	8001920 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b64      	cmp	r3, #100	; 0x64
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e1ec      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002caa:	4b53      	ldr	r3, [pc, #332]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1f0      	bne.n	8002c98 <HAL_RCC_OscConfig+0x10c>
 8002cb6:	e000      	b.n	8002cba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d063      	beq.n	8002d8e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cc6:	4b4c      	ldr	r3, [pc, #304]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f003 030c 	and.w	r3, r3, #12
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d00b      	beq.n	8002cea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002cd2:	4b49      	ldr	r3, [pc, #292]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f003 030c 	and.w	r3, r3, #12
 8002cda:	2b08      	cmp	r3, #8
 8002cdc:	d11c      	bne.n	8002d18 <HAL_RCC_OscConfig+0x18c>
 8002cde:	4b46      	ldr	r3, [pc, #280]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d116      	bne.n	8002d18 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cea:	4b43      	ldr	r3, [pc, #268]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d005      	beq.n	8002d02 <HAL_RCC_OscConfig+0x176>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d001      	beq.n	8002d02 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e1c0      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d02:	4b3d      	ldr	r3, [pc, #244]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	695b      	ldr	r3, [r3, #20]
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	4939      	ldr	r1, [pc, #228]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002d12:	4313      	orrs	r3, r2
 8002d14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d16:	e03a      	b.n	8002d8e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d020      	beq.n	8002d62 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d20:	4b36      	ldr	r3, [pc, #216]	; (8002dfc <HAL_RCC_OscConfig+0x270>)
 8002d22:	2201      	movs	r2, #1
 8002d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d26:	f7fe fdfb 	bl	8001920 <HAL_GetTick>
 8002d2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d2c:	e008      	b.n	8002d40 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d2e:	f7fe fdf7 	bl	8001920 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d901      	bls.n	8002d40 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e1a1      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d40:	4b2d      	ldr	r3, [pc, #180]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0302 	and.w	r3, r3, #2
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d0f0      	beq.n	8002d2e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d4c:	4b2a      	ldr	r3, [pc, #168]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	00db      	lsls	r3, r3, #3
 8002d5a:	4927      	ldr	r1, [pc, #156]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	600b      	str	r3, [r1, #0]
 8002d60:	e015      	b.n	8002d8e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d62:	4b26      	ldr	r3, [pc, #152]	; (8002dfc <HAL_RCC_OscConfig+0x270>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d68:	f7fe fdda 	bl	8001920 <HAL_GetTick>
 8002d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d70:	f7fe fdd6 	bl	8001920 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e180      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d82:	4b1d      	ldr	r3, [pc, #116]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1f0      	bne.n	8002d70 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0308 	and.w	r3, r3, #8
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d03a      	beq.n	8002e10 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	699b      	ldr	r3, [r3, #24]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d019      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002da2:	4b17      	ldr	r3, [pc, #92]	; (8002e00 <HAL_RCC_OscConfig+0x274>)
 8002da4:	2201      	movs	r2, #1
 8002da6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002da8:	f7fe fdba 	bl	8001920 <HAL_GetTick>
 8002dac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002db0:	f7fe fdb6 	bl	8001920 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e160      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dc2:	4b0d      	ldr	r3, [pc, #52]	; (8002df8 <HAL_RCC_OscConfig+0x26c>)
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d0f0      	beq.n	8002db0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002dce:	2001      	movs	r0, #1
 8002dd0:	f000 faba 	bl	8003348 <RCC_Delay>
 8002dd4:	e01c      	b.n	8002e10 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dd6:	4b0a      	ldr	r3, [pc, #40]	; (8002e00 <HAL_RCC_OscConfig+0x274>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ddc:	f7fe fda0 	bl	8001920 <HAL_GetTick>
 8002de0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002de2:	e00f      	b.n	8002e04 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002de4:	f7fe fd9c 	bl	8001920 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d908      	bls.n	8002e04 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e146      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
 8002df6:	bf00      	nop
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	42420000 	.word	0x42420000
 8002e00:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e04:	4b92      	ldr	r3, [pc, #584]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e08:	f003 0302 	and.w	r3, r3, #2
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1e9      	bne.n	8002de4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0304 	and.w	r3, r3, #4
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f000 80a6 	beq.w	8002f6a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e22:	4b8b      	ldr	r3, [pc, #556]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10d      	bne.n	8002e4a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e2e:	4b88      	ldr	r3, [pc, #544]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002e30:	69db      	ldr	r3, [r3, #28]
 8002e32:	4a87      	ldr	r2, [pc, #540]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e38:	61d3      	str	r3, [r2, #28]
 8002e3a:	4b85      	ldr	r3, [pc, #532]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002e3c:	69db      	ldr	r3, [r3, #28]
 8002e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e42:	60bb      	str	r3, [r7, #8]
 8002e44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e46:	2301      	movs	r3, #1
 8002e48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e4a:	4b82      	ldr	r3, [pc, #520]	; (8003054 <HAL_RCC_OscConfig+0x4c8>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d118      	bne.n	8002e88 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e56:	4b7f      	ldr	r3, [pc, #508]	; (8003054 <HAL_RCC_OscConfig+0x4c8>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a7e      	ldr	r2, [pc, #504]	; (8003054 <HAL_RCC_OscConfig+0x4c8>)
 8002e5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e62:	f7fe fd5d 	bl	8001920 <HAL_GetTick>
 8002e66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e68:	e008      	b.n	8002e7c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e6a:	f7fe fd59 	bl	8001920 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	2b64      	cmp	r3, #100	; 0x64
 8002e76:	d901      	bls.n	8002e7c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e103      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e7c:	4b75      	ldr	r3, [pc, #468]	; (8003054 <HAL_RCC_OscConfig+0x4c8>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0f0      	beq.n	8002e6a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d106      	bne.n	8002e9e <HAL_RCC_OscConfig+0x312>
 8002e90:	4b6f      	ldr	r3, [pc, #444]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	4a6e      	ldr	r2, [pc, #440]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002e96:	f043 0301 	orr.w	r3, r3, #1
 8002e9a:	6213      	str	r3, [r2, #32]
 8002e9c:	e02d      	b.n	8002efa <HAL_RCC_OscConfig+0x36e>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d10c      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x334>
 8002ea6:	4b6a      	ldr	r3, [pc, #424]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002ea8:	6a1b      	ldr	r3, [r3, #32]
 8002eaa:	4a69      	ldr	r2, [pc, #420]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002eac:	f023 0301 	bic.w	r3, r3, #1
 8002eb0:	6213      	str	r3, [r2, #32]
 8002eb2:	4b67      	ldr	r3, [pc, #412]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002eb4:	6a1b      	ldr	r3, [r3, #32]
 8002eb6:	4a66      	ldr	r2, [pc, #408]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002eb8:	f023 0304 	bic.w	r3, r3, #4
 8002ebc:	6213      	str	r3, [r2, #32]
 8002ebe:	e01c      	b.n	8002efa <HAL_RCC_OscConfig+0x36e>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	2b05      	cmp	r3, #5
 8002ec6:	d10c      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x356>
 8002ec8:	4b61      	ldr	r3, [pc, #388]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	4a60      	ldr	r2, [pc, #384]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002ece:	f043 0304 	orr.w	r3, r3, #4
 8002ed2:	6213      	str	r3, [r2, #32]
 8002ed4:	4b5e      	ldr	r3, [pc, #376]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	4a5d      	ldr	r2, [pc, #372]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002eda:	f043 0301 	orr.w	r3, r3, #1
 8002ede:	6213      	str	r3, [r2, #32]
 8002ee0:	e00b      	b.n	8002efa <HAL_RCC_OscConfig+0x36e>
 8002ee2:	4b5b      	ldr	r3, [pc, #364]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	4a5a      	ldr	r2, [pc, #360]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002ee8:	f023 0301 	bic.w	r3, r3, #1
 8002eec:	6213      	str	r3, [r2, #32]
 8002eee:	4b58      	ldr	r3, [pc, #352]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002ef0:	6a1b      	ldr	r3, [r3, #32]
 8002ef2:	4a57      	ldr	r2, [pc, #348]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002ef4:	f023 0304 	bic.w	r3, r3, #4
 8002ef8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d015      	beq.n	8002f2e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f02:	f7fe fd0d 	bl	8001920 <HAL_GetTick>
 8002f06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f08:	e00a      	b.n	8002f20 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f0a:	f7fe fd09 	bl	8001920 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d901      	bls.n	8002f20 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e0b1      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f20:	4b4b      	ldr	r3, [pc, #300]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002f22:	6a1b      	ldr	r3, [r3, #32]
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d0ee      	beq.n	8002f0a <HAL_RCC_OscConfig+0x37e>
 8002f2c:	e014      	b.n	8002f58 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f2e:	f7fe fcf7 	bl	8001920 <HAL_GetTick>
 8002f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f34:	e00a      	b.n	8002f4c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f36:	f7fe fcf3 	bl	8001920 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d901      	bls.n	8002f4c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	e09b      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f4c:	4b40      	ldr	r3, [pc, #256]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d1ee      	bne.n	8002f36 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f58:	7dfb      	ldrb	r3, [r7, #23]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d105      	bne.n	8002f6a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f5e:	4b3c      	ldr	r3, [pc, #240]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002f60:	69db      	ldr	r3, [r3, #28]
 8002f62:	4a3b      	ldr	r2, [pc, #236]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002f64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f68:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	69db      	ldr	r3, [r3, #28]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	f000 8087 	beq.w	8003082 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f74:	4b36      	ldr	r3, [pc, #216]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f003 030c 	and.w	r3, r3, #12
 8002f7c:	2b08      	cmp	r3, #8
 8002f7e:	d061      	beq.n	8003044 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	69db      	ldr	r3, [r3, #28]
 8002f84:	2b02      	cmp	r3, #2
 8002f86:	d146      	bne.n	8003016 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f88:	4b33      	ldr	r3, [pc, #204]	; (8003058 <HAL_RCC_OscConfig+0x4cc>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f8e:	f7fe fcc7 	bl	8001920 <HAL_GetTick>
 8002f92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f94:	e008      	b.n	8002fa8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f96:	f7fe fcc3 	bl	8001920 <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d901      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e06d      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa8:	4b29      	ldr	r3, [pc, #164]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1f0      	bne.n	8002f96 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a1b      	ldr	r3, [r3, #32]
 8002fb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fbc:	d108      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002fbe:	4b24      	ldr	r3, [pc, #144]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	4921      	ldr	r1, [pc, #132]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fd0:	4b1f      	ldr	r3, [pc, #124]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a19      	ldr	r1, [r3, #32]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe0:	430b      	orrs	r3, r1
 8002fe2:	491b      	ldr	r1, [pc, #108]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fe8:	4b1b      	ldr	r3, [pc, #108]	; (8003058 <HAL_RCC_OscConfig+0x4cc>)
 8002fea:	2201      	movs	r2, #1
 8002fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fee:	f7fe fc97 	bl	8001920 <HAL_GetTick>
 8002ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ff4:	e008      	b.n	8003008 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ff6:	f7fe fc93 	bl	8001920 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e03d      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003008:	4b11      	ldr	r3, [pc, #68]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d0f0      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x46a>
 8003014:	e035      	b.n	8003082 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003016:	4b10      	ldr	r3, [pc, #64]	; (8003058 <HAL_RCC_OscConfig+0x4cc>)
 8003018:	2200      	movs	r2, #0
 800301a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800301c:	f7fe fc80 	bl	8001920 <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003024:	f7fe fc7c 	bl	8001920 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e026      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003036:	4b06      	ldr	r3, [pc, #24]	; (8003050 <HAL_RCC_OscConfig+0x4c4>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1f0      	bne.n	8003024 <HAL_RCC_OscConfig+0x498>
 8003042:	e01e      	b.n	8003082 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	69db      	ldr	r3, [r3, #28]
 8003048:	2b01      	cmp	r3, #1
 800304a:	d107      	bne.n	800305c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e019      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
 8003050:	40021000 	.word	0x40021000
 8003054:	40007000 	.word	0x40007000
 8003058:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800305c:	4b0b      	ldr	r3, [pc, #44]	; (800308c <HAL_RCC_OscConfig+0x500>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	429a      	cmp	r2, r3
 800306e:	d106      	bne.n	800307e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800307a:	429a      	cmp	r2, r3
 800307c:	d001      	beq.n	8003082 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e000      	b.n	8003084 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	4618      	mov	r0, r3
 8003086:	3718      	adds	r7, #24
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	40021000 	.word	0x40021000

08003090 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d101      	bne.n	80030a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e0d0      	b.n	8003246 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030a4:	4b6a      	ldr	r3, [pc, #424]	; (8003250 <HAL_RCC_ClockConfig+0x1c0>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0307 	and.w	r3, r3, #7
 80030ac:	683a      	ldr	r2, [r7, #0]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d910      	bls.n	80030d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030b2:	4b67      	ldr	r3, [pc, #412]	; (8003250 <HAL_RCC_ClockConfig+0x1c0>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f023 0207 	bic.w	r2, r3, #7
 80030ba:	4965      	ldr	r1, [pc, #404]	; (8003250 <HAL_RCC_ClockConfig+0x1c0>)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	4313      	orrs	r3, r2
 80030c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c2:	4b63      	ldr	r3, [pc, #396]	; (8003250 <HAL_RCC_ClockConfig+0x1c0>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d001      	beq.n	80030d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e0b8      	b.n	8003246 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d020      	beq.n	8003122 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d005      	beq.n	80030f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030ec:	4b59      	ldr	r3, [pc, #356]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	4a58      	ldr	r2, [pc, #352]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 80030f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80030f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0308 	and.w	r3, r3, #8
 8003100:	2b00      	cmp	r3, #0
 8003102:	d005      	beq.n	8003110 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003104:	4b53      	ldr	r3, [pc, #332]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	4a52      	ldr	r2, [pc, #328]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 800310a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800310e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003110:	4b50      	ldr	r3, [pc, #320]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	494d      	ldr	r1, [pc, #308]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 800311e:	4313      	orrs	r3, r2
 8003120:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b00      	cmp	r3, #0
 800312c:	d040      	beq.n	80031b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d107      	bne.n	8003146 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003136:	4b47      	ldr	r3, [pc, #284]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d115      	bne.n	800316e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e07f      	b.n	8003246 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	2b02      	cmp	r3, #2
 800314c:	d107      	bne.n	800315e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800314e:	4b41      	ldr	r3, [pc, #260]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d109      	bne.n	800316e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e073      	b.n	8003246 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800315e:	4b3d      	ldr	r3, [pc, #244]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d101      	bne.n	800316e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e06b      	b.n	8003246 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800316e:	4b39      	ldr	r3, [pc, #228]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f023 0203 	bic.w	r2, r3, #3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	4936      	ldr	r1, [pc, #216]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 800317c:	4313      	orrs	r3, r2
 800317e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003180:	f7fe fbce 	bl	8001920 <HAL_GetTick>
 8003184:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003186:	e00a      	b.n	800319e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003188:	f7fe fbca 	bl	8001920 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	f241 3288 	movw	r2, #5000	; 0x1388
 8003196:	4293      	cmp	r3, r2
 8003198:	d901      	bls.n	800319e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e053      	b.n	8003246 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800319e:	4b2d      	ldr	r3, [pc, #180]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f003 020c 	and.w	r2, r3, #12
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d1eb      	bne.n	8003188 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031b0:	4b27      	ldr	r3, [pc, #156]	; (8003250 <HAL_RCC_ClockConfig+0x1c0>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0307 	and.w	r3, r3, #7
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d210      	bcs.n	80031e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031be:	4b24      	ldr	r3, [pc, #144]	; (8003250 <HAL_RCC_ClockConfig+0x1c0>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f023 0207 	bic.w	r2, r3, #7
 80031c6:	4922      	ldr	r1, [pc, #136]	; (8003250 <HAL_RCC_ClockConfig+0x1c0>)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ce:	4b20      	ldr	r3, [pc, #128]	; (8003250 <HAL_RCC_ClockConfig+0x1c0>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d001      	beq.n	80031e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e032      	b.n	8003246 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0304 	and.w	r3, r3, #4
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d008      	beq.n	80031fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031ec:	4b19      	ldr	r3, [pc, #100]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	4916      	ldr	r1, [pc, #88]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0308 	and.w	r3, r3, #8
 8003206:	2b00      	cmp	r3, #0
 8003208:	d009      	beq.n	800321e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800320a:	4b12      	ldr	r3, [pc, #72]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	490e      	ldr	r1, [pc, #56]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 800321a:	4313      	orrs	r3, r2
 800321c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800321e:	f000 f821 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 8003222:	4602      	mov	r2, r0
 8003224:	4b0b      	ldr	r3, [pc, #44]	; (8003254 <HAL_RCC_ClockConfig+0x1c4>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	091b      	lsrs	r3, r3, #4
 800322a:	f003 030f 	and.w	r3, r3, #15
 800322e:	490a      	ldr	r1, [pc, #40]	; (8003258 <HAL_RCC_ClockConfig+0x1c8>)
 8003230:	5ccb      	ldrb	r3, [r1, r3]
 8003232:	fa22 f303 	lsr.w	r3, r2, r3
 8003236:	4a09      	ldr	r2, [pc, #36]	; (800325c <HAL_RCC_ClockConfig+0x1cc>)
 8003238:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800323a:	4b09      	ldr	r3, [pc, #36]	; (8003260 <HAL_RCC_ClockConfig+0x1d0>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4618      	mov	r0, r3
 8003240:	f7fe fb2c 	bl	800189c <HAL_InitTick>

  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	40022000 	.word	0x40022000
 8003254:	40021000 	.word	0x40021000
 8003258:	0800462c 	.word	0x0800462c
 800325c:	20000000 	.word	0x20000000
 8003260:	20000004 	.word	0x20000004

08003264 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003264:	b480      	push	{r7}
 8003266:	b087      	sub	sp, #28
 8003268:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800326a:	2300      	movs	r3, #0
 800326c:	60fb      	str	r3, [r7, #12]
 800326e:	2300      	movs	r3, #0
 8003270:	60bb      	str	r3, [r7, #8]
 8003272:	2300      	movs	r3, #0
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	2300      	movs	r3, #0
 8003278:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800327a:	2300      	movs	r3, #0
 800327c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800327e:	4b1e      	ldr	r3, [pc, #120]	; (80032f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f003 030c 	and.w	r3, r3, #12
 800328a:	2b04      	cmp	r3, #4
 800328c:	d002      	beq.n	8003294 <HAL_RCC_GetSysClockFreq+0x30>
 800328e:	2b08      	cmp	r3, #8
 8003290:	d003      	beq.n	800329a <HAL_RCC_GetSysClockFreq+0x36>
 8003292:	e027      	b.n	80032e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003294:	4b19      	ldr	r3, [pc, #100]	; (80032fc <HAL_RCC_GetSysClockFreq+0x98>)
 8003296:	613b      	str	r3, [r7, #16]
      break;
 8003298:	e027      	b.n	80032ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	0c9b      	lsrs	r3, r3, #18
 800329e:	f003 030f 	and.w	r3, r3, #15
 80032a2:	4a17      	ldr	r2, [pc, #92]	; (8003300 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032a4:	5cd3      	ldrb	r3, [r2, r3]
 80032a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d010      	beq.n	80032d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032b2:	4b11      	ldr	r3, [pc, #68]	; (80032f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	0c5b      	lsrs	r3, r3, #17
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	4a11      	ldr	r2, [pc, #68]	; (8003304 <HAL_RCC_GetSysClockFreq+0xa0>)
 80032be:	5cd3      	ldrb	r3, [r2, r3]
 80032c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a0d      	ldr	r2, [pc, #52]	; (80032fc <HAL_RCC_GetSysClockFreq+0x98>)
 80032c6:	fb03 f202 	mul.w	r2, r3, r2
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d0:	617b      	str	r3, [r7, #20]
 80032d2:	e004      	b.n	80032de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a0c      	ldr	r2, [pc, #48]	; (8003308 <HAL_RCC_GetSysClockFreq+0xa4>)
 80032d8:	fb02 f303 	mul.w	r3, r2, r3
 80032dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	613b      	str	r3, [r7, #16]
      break;
 80032e2:	e002      	b.n	80032ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032e4:	4b05      	ldr	r3, [pc, #20]	; (80032fc <HAL_RCC_GetSysClockFreq+0x98>)
 80032e6:	613b      	str	r3, [r7, #16]
      break;
 80032e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032ea:	693b      	ldr	r3, [r7, #16]
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	371c      	adds	r7, #28
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bc80      	pop	{r7}
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	40021000 	.word	0x40021000
 80032fc:	007a1200 	.word	0x007a1200
 8003300:	08004644 	.word	0x08004644
 8003304:	08004654 	.word	0x08004654
 8003308:	003d0900 	.word	0x003d0900

0800330c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800330c:	b480      	push	{r7}
 800330e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003310:	4b02      	ldr	r3, [pc, #8]	; (800331c <HAL_RCC_GetHCLKFreq+0x10>)
 8003312:	681b      	ldr	r3, [r3, #0]
}
 8003314:	4618      	mov	r0, r3
 8003316:	46bd      	mov	sp, r7
 8003318:	bc80      	pop	{r7}
 800331a:	4770      	bx	lr
 800331c:	20000000 	.word	0x20000000

08003320 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003324:	f7ff fff2 	bl	800330c <HAL_RCC_GetHCLKFreq>
 8003328:	4602      	mov	r2, r0
 800332a:	4b05      	ldr	r3, [pc, #20]	; (8003340 <HAL_RCC_GetPCLK2Freq+0x20>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	0adb      	lsrs	r3, r3, #11
 8003330:	f003 0307 	and.w	r3, r3, #7
 8003334:	4903      	ldr	r1, [pc, #12]	; (8003344 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003336:	5ccb      	ldrb	r3, [r1, r3]
 8003338:	fa22 f303 	lsr.w	r3, r2, r3
}
 800333c:	4618      	mov	r0, r3
 800333e:	bd80      	pop	{r7, pc}
 8003340:	40021000 	.word	0x40021000
 8003344:	0800463c 	.word	0x0800463c

08003348 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003350:	4b0a      	ldr	r3, [pc, #40]	; (800337c <RCC_Delay+0x34>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a0a      	ldr	r2, [pc, #40]	; (8003380 <RCC_Delay+0x38>)
 8003356:	fba2 2303 	umull	r2, r3, r2, r3
 800335a:	0a5b      	lsrs	r3, r3, #9
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	fb02 f303 	mul.w	r3, r2, r3
 8003362:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003364:	bf00      	nop
  }
  while (Delay --);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	1e5a      	subs	r2, r3, #1
 800336a:	60fa      	str	r2, [r7, #12]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1f9      	bne.n	8003364 <RCC_Delay+0x1c>
}
 8003370:	bf00      	nop
 8003372:	bf00      	nop
 8003374:	3714      	adds	r7, #20
 8003376:	46bd      	mov	sp, r7
 8003378:	bc80      	pop	{r7}
 800337a:	4770      	bx	lr
 800337c:	20000000 	.word	0x20000000
 8003380:	10624dd3 	.word	0x10624dd3

08003384 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	613b      	str	r3, [r7, #16]
 8003390:	2300      	movs	r3, #0
 8003392:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0301 	and.w	r3, r3, #1
 800339c:	2b00      	cmp	r3, #0
 800339e:	d07d      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80033a0:	2300      	movs	r3, #0
 80033a2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033a4:	4b4f      	ldr	r3, [pc, #316]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033a6:	69db      	ldr	r3, [r3, #28]
 80033a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d10d      	bne.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033b0:	4b4c      	ldr	r3, [pc, #304]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	4a4b      	ldr	r2, [pc, #300]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ba:	61d3      	str	r3, [r2, #28]
 80033bc:	4b49      	ldr	r3, [pc, #292]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c4:	60bb      	str	r3, [r7, #8]
 80033c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033c8:	2301      	movs	r3, #1
 80033ca:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033cc:	4b46      	ldr	r3, [pc, #280]	; (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d118      	bne.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033d8:	4b43      	ldr	r3, [pc, #268]	; (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a42      	ldr	r2, [pc, #264]	; (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033e4:	f7fe fa9c 	bl	8001920 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ea:	e008      	b.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ec:	f7fe fa98 	bl	8001920 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b64      	cmp	r3, #100	; 0x64
 80033f8:	d901      	bls.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e06d      	b.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033fe:	4b3a      	ldr	r3, [pc, #232]	; (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003406:	2b00      	cmp	r3, #0
 8003408:	d0f0      	beq.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800340a:	4b36      	ldr	r3, [pc, #216]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800340c:	6a1b      	ldr	r3, [r3, #32]
 800340e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003412:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d02e      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003422:	68fa      	ldr	r2, [r7, #12]
 8003424:	429a      	cmp	r2, r3
 8003426:	d027      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003428:	4b2e      	ldr	r3, [pc, #184]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800342a:	6a1b      	ldr	r3, [r3, #32]
 800342c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003430:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003432:	4b2e      	ldr	r3, [pc, #184]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003434:	2201      	movs	r2, #1
 8003436:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003438:	4b2c      	ldr	r3, [pc, #176]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800343a:	2200      	movs	r2, #0
 800343c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800343e:	4a29      	ldr	r2, [pc, #164]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d014      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344e:	f7fe fa67 	bl	8001920 <HAL_GetTick>
 8003452:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003454:	e00a      	b.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003456:	f7fe fa63 	bl	8001920 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	f241 3288 	movw	r2, #5000	; 0x1388
 8003464:	4293      	cmp	r3, r2
 8003466:	d901      	bls.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e036      	b.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800346c:	4b1d      	ldr	r3, [pc, #116]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800346e:	6a1b      	ldr	r3, [r3, #32]
 8003470:	f003 0302 	and.w	r3, r3, #2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d0ee      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003478:	4b1a      	ldr	r3, [pc, #104]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800347a:	6a1b      	ldr	r3, [r3, #32]
 800347c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	4917      	ldr	r1, [pc, #92]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003486:	4313      	orrs	r3, r2
 8003488:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800348a:	7dfb      	ldrb	r3, [r7, #23]
 800348c:	2b01      	cmp	r3, #1
 800348e:	d105      	bne.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003490:	4b14      	ldr	r3, [pc, #80]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003492:	69db      	ldr	r3, [r3, #28]
 8003494:	4a13      	ldr	r2, [pc, #76]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003496:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800349a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0302 	and.w	r3, r3, #2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d008      	beq.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034a8:	4b0e      	ldr	r3, [pc, #56]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	490b      	ldr	r1, [pc, #44]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0310 	and.w	r3, r3, #16
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d008      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80034c6:	4b07      	ldr	r3, [pc, #28]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	4904      	ldr	r1, [pc, #16]	; (80034e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3718      	adds	r7, #24
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	40021000 	.word	0x40021000
 80034e8:	40007000 	.word	0x40007000
 80034ec:	42420440 	.word	0x42420440

080034f0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b088      	sub	sp, #32
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80034f8:	2300      	movs	r3, #0
 80034fa:	617b      	str	r3, [r7, #20]
 80034fc:	2300      	movs	r3, #0
 80034fe:	61fb      	str	r3, [r7, #28]
 8003500:	2300      	movs	r3, #0
 8003502:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003504:	2300      	movs	r3, #0
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	2300      	movs	r3, #0
 800350a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b10      	cmp	r3, #16
 8003510:	d00a      	beq.n	8003528 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2b10      	cmp	r3, #16
 8003516:	f200 808a 	bhi.w	800362e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d045      	beq.n	80035ac <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b02      	cmp	r3, #2
 8003524:	d075      	beq.n	8003612 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003526:	e082      	b.n	800362e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003528:	4b46      	ldr	r3, [pc, #280]	; (8003644 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800352e:	4b45      	ldr	r3, [pc, #276]	; (8003644 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d07b      	beq.n	8003632 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	0c9b      	lsrs	r3, r3, #18
 800353e:	f003 030f 	and.w	r3, r3, #15
 8003542:	4a41      	ldr	r2, [pc, #260]	; (8003648 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003544:	5cd3      	ldrb	r3, [r2, r3]
 8003546:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d015      	beq.n	800357e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003552:	4b3c      	ldr	r3, [pc, #240]	; (8003644 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	0c5b      	lsrs	r3, r3, #17
 8003558:	f003 0301 	and.w	r3, r3, #1
 800355c:	4a3b      	ldr	r2, [pc, #236]	; (800364c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800355e:	5cd3      	ldrb	r3, [r2, r3]
 8003560:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00d      	beq.n	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800356c:	4a38      	ldr	r2, [pc, #224]	; (8003650 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	fbb2 f2f3 	udiv	r2, r2, r3
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	fb02 f303 	mul.w	r3, r2, r3
 800357a:	61fb      	str	r3, [r7, #28]
 800357c:	e004      	b.n	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	4a34      	ldr	r2, [pc, #208]	; (8003654 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003582:	fb02 f303 	mul.w	r3, r2, r3
 8003586:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003588:	4b2e      	ldr	r3, [pc, #184]	; (8003644 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003590:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003594:	d102      	bne.n	800359c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	61bb      	str	r3, [r7, #24]
      break;
 800359a:	e04a      	b.n	8003632 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	4a2d      	ldr	r2, [pc, #180]	; (8003658 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80035a2:	fba2 2303 	umull	r2, r3, r2, r3
 80035a6:	085b      	lsrs	r3, r3, #1
 80035a8:	61bb      	str	r3, [r7, #24]
      break;
 80035aa:	e042      	b.n	8003632 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80035ac:	4b25      	ldr	r3, [pc, #148]	; (8003644 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80035ae:	6a1b      	ldr	r3, [r3, #32]
 80035b0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035bc:	d108      	bne.n	80035d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f003 0302 	and.w	r3, r3, #2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d003      	beq.n	80035d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80035c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035cc:	61bb      	str	r3, [r7, #24]
 80035ce:	e01f      	b.n	8003610 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035da:	d109      	bne.n	80035f0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80035dc:	4b19      	ldr	r3, [pc, #100]	; (8003644 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80035de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d003      	beq.n	80035f0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80035e8:	f649 4340 	movw	r3, #40000	; 0x9c40
 80035ec:	61bb      	str	r3, [r7, #24]
 80035ee:	e00f      	b.n	8003610 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035fa:	d11c      	bne.n	8003636 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80035fc:	4b11      	ldr	r3, [pc, #68]	; (8003644 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d016      	beq.n	8003636 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003608:	f24f 4324 	movw	r3, #62500	; 0xf424
 800360c:	61bb      	str	r3, [r7, #24]
      break;
 800360e:	e012      	b.n	8003636 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003610:	e011      	b.n	8003636 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003612:	f7ff fe85 	bl	8003320 <HAL_RCC_GetPCLK2Freq>
 8003616:	4602      	mov	r2, r0
 8003618:	4b0a      	ldr	r3, [pc, #40]	; (8003644 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	0b9b      	lsrs	r3, r3, #14
 800361e:	f003 0303 	and.w	r3, r3, #3
 8003622:	3301      	adds	r3, #1
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	fbb2 f3f3 	udiv	r3, r2, r3
 800362a:	61bb      	str	r3, [r7, #24]
      break;
 800362c:	e004      	b.n	8003638 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800362e:	bf00      	nop
 8003630:	e002      	b.n	8003638 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003632:	bf00      	nop
 8003634:	e000      	b.n	8003638 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003636:	bf00      	nop
    }
  }
  return (frequency);
 8003638:	69bb      	ldr	r3, [r7, #24]
}
 800363a:	4618      	mov	r0, r3
 800363c:	3720      	adds	r7, #32
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	40021000 	.word	0x40021000
 8003648:	08004658 	.word	0x08004658
 800364c:	08004668 	.word	0x08004668
 8003650:	007a1200 	.word	0x007a1200
 8003654:	003d0900 	.word	0x003d0900
 8003658:	aaaaaaab 	.word	0xaaaaaaab

0800365c <LCD_Init>:
#include "stdarg.h"
#include "stdio.h"

void LCD_Init(LCD_HandleTypeDef *LCD, GPIO_TypeDef *GPIOx, 
                LCD_GPIOTypeDef LCD_Pin, LCD_SizeTypeDef LCD_Size)
{
 800365c:	b082      	sub	sp, #8
 800365e:	b580      	push	{r7, lr}
 8003660:	b082      	sub	sp, #8
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
 8003666:	6039      	str	r1, [r7, #0]
 8003668:	f107 0110 	add.w	r1, r7, #16
 800366c:	e881 000c 	stmia.w	r1, {r2, r3}
    LCD->GPIOx = GPIOx;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	683a      	ldr	r2, [r7, #0]
 8003674:	601a      	str	r2, [r3, #0]
    LCD->LCD_Pin.LCD_RS_PIN = LCD_Pin.LCD_RS_PIN;
 8003676:	8a3a      	ldrh	r2, [r7, #16]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	809a      	strh	r2, [r3, #4]
    LCD->LCD_Pin.LCD_RW_PIN = LCD_Pin.LCD_RW_PIN;
 800367c:	8a7a      	ldrh	r2, [r7, #18]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	80da      	strh	r2, [r3, #6]
    LCD->LCD_Pin.LCD_EN_PIN = LCD_Pin.LCD_EN_PIN;
 8003682:	8aba      	ldrh	r2, [r7, #20]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	811a      	strh	r2, [r3, #8]
    LCD->LCD_Pin.LCD_D7_PIN = LCD_Pin.LCD_D7_PIN;
 8003688:	8bba      	ldrh	r2, [r7, #28]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	821a      	strh	r2, [r3, #16]
    LCD->LCD_Pin.LCD_D6_PIN = LCD_Pin.LCD_D6_PIN;
 800368e:	8b7a      	ldrh	r2, [r7, #26]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	81da      	strh	r2, [r3, #14]
    LCD->LCD_Pin.LCD_D5_PIN = LCD_Pin.LCD_D5_PIN;
 8003694:	8b3a      	ldrh	r2, [r7, #24]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	819a      	strh	r2, [r3, #12]
    LCD->LCD_Pin.LCD_D4_PIN = LCD_Pin.LCD_D4_PIN;
 800369a:	8afa      	ldrh	r2, [r7, #22]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	815a      	strh	r2, [r3, #10]
    LCD->LCD_Size.LCD_column = LCD_Size.LCD_column;
 80036a0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	749a      	strb	r2, [r3, #18]
    LCD->LCD_Size.LCD_row = LCD_Size.LCD_row;
 80036a8:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	74da      	strb	r2, [r3, #19]

    HAL_Delay(50);
 80036b0:	2032      	movs	r0, #50	; 0x32
 80036b2:	f7fe f93f 	bl	8001934 <HAL_Delay>
    /* Function set: 4-bit interface*/
    LCD_SendCommand(LCD, 0x03);
 80036b6:	2103      	movs	r1, #3
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f000 f849 	bl	8003750 <LCD_SendCommand>
    HAL_Delay(5);
 80036be:	2005      	movs	r0, #5
 80036c0:	f7fe f938 	bl	8001934 <HAL_Delay>
    LCD_SendCommand(LCD, 0x03);
 80036c4:	2103      	movs	r1, #3
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f000 f842 	bl	8003750 <LCD_SendCommand>
    HAL_Delay(1);
 80036cc:	2001      	movs	r0, #1
 80036ce:	f7fe f931 	bl	8001934 <HAL_Delay>
    LCD_SendCommand(LCD, 0x03);
 80036d2:	2103      	movs	r1, #3
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 f83b 	bl	8003750 <LCD_SendCommand>
    HAL_Delay(1);
 80036da:	2001      	movs	r0, #1
 80036dc:	f7fe f92a 	bl	8001934 <HAL_Delay>
    LCD_SendCommand(LCD, 0x02);
 80036e0:	2102      	movs	r1, #2
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f000 f834 	bl	8003750 <LCD_SendCommand>
        HAL_Delay(1);
 80036e8:	2001      	movs	r0, #1
 80036ea:	f7fe f923 	bl	8001934 <HAL_Delay>
    /*Display OFF, cursor ON*/
    LCD_SendCommand(LCD, 0x28);
 80036ee:	2128      	movs	r1, #40	; 0x28
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f000 f82d 	bl	8003750 <LCD_SendCommand>
    HAL_Delay(1);
 80036f6:	2001      	movs	r0, #1
 80036f8:	f7fe f91c 	bl	8001934 <HAL_Delay>
    LCD_SendCommand(LCD, 0x08);
 80036fc:	2108      	movs	r1, #8
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 f826 	bl	8003750 <LCD_SendCommand>
        HAL_Delay(1);
 8003704:	2001      	movs	r0, #1
 8003706:	f7fe f915 	bl	8001934 <HAL_Delay>
    /*Clear display*/
    LCD_SendCommand(LCD, 0x01);
 800370a:	2101      	movs	r1, #1
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f000 f81f 	bl	8003750 <LCD_SendCommand>
    HAL_Delay(3);
 8003712:	2003      	movs	r0, #3
 8003714:	f7fe f90e 	bl	8001934 <HAL_Delay>
    LCD_SendCommand(LCD, 0x06);
 8003718:	2106      	movs	r1, #6
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f818 	bl	8003750 <LCD_SendCommand>
    HAL_Delay(1);
 8003720:	2001      	movs	r0, #1
 8003722:	f7fe f907 	bl	8001934 <HAL_Delay>
    /* Function set: 5x7 mode for chars*/
    LCD_SendCommand(LCD, 0x0c);
 8003726:	210c      	movs	r1, #12
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 f811 	bl	8003750 <LCD_SendCommand>
    HAL_Delay(1);
 800372e:	2001      	movs	r0, #1
 8003730:	f7fe f900 	bl	8001934 <HAL_Delay>
    LCD_SendCommand(LCD, 0x02);
 8003734:	2102      	movs	r1, #2
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f000 f80a 	bl	8003750 <LCD_SendCommand>
    HAL_Delay(1);
 800373c:	2001      	movs	r0, #1
 800373e:	f7fe f8f9 	bl	8001934 <HAL_Delay>

}
 8003742:	bf00      	nop
 8003744:	3708      	adds	r7, #8
 8003746:	46bd      	mov	sp, r7
 8003748:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800374c:	b002      	add	sp, #8
 800374e:	4770      	bx	lr

08003750 <LCD_SendCommand>:

void LCD_SendCommand(LCD_HandleTypeDef *LCD, uint8_t command)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	460b      	mov	r3, r1
 800375a:	70fb      	strb	r3, [r7, #3]
	/* RS = 0: Write Command */
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_RS_PIN, 0);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6818      	ldr	r0, [r3, #0]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	889b      	ldrh	r3, [r3, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	4619      	mov	r1, r3
 8003768:	f7ff f9f8 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_RW_PIN, 0);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6818      	ldr	r0, [r3, #0]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	88db      	ldrh	r3, [r3, #6]
 8003774:	2200      	movs	r2, #0
 8003776:	4619      	mov	r1, r3
 8003778:	f7ff f9f0 	bl	8002b5c <HAL_GPIO_WritePin>
	/* Transmit high nibble */
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D4_PIN, (command & 0x10) >> 4);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6818      	ldr	r0, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	8959      	ldrh	r1, [r3, #10]
 8003784:	78fb      	ldrb	r3, [r7, #3]
 8003786:	111b      	asrs	r3, r3, #4
 8003788:	b2db      	uxtb	r3, r3
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	b2db      	uxtb	r3, r3
 8003790:	461a      	mov	r2, r3
 8003792:	f7ff f9e3 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D5_PIN, (command & 0x20) >> 5);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6818      	ldr	r0, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	8999      	ldrh	r1, [r3, #12]
 800379e:	78fb      	ldrb	r3, [r7, #3]
 80037a0:	115b      	asrs	r3, r3, #5
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	461a      	mov	r2, r3
 80037ac:	f7ff f9d6 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D6_PIN, (command & 0x40) >> 6);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6818      	ldr	r0, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	89d9      	ldrh	r1, [r3, #14]
 80037b8:	78fb      	ldrb	r3, [r7, #3]
 80037ba:	119b      	asrs	r3, r3, #6
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	461a      	mov	r2, r3
 80037c6:	f7ff f9c9 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D7_PIN, (command & 0x80) >> 7);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6818      	ldr	r0, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	8a19      	ldrh	r1, [r3, #16]
 80037d2:	78fb      	ldrb	r3, [r7, #3]
 80037d4:	09db      	lsrs	r3, r3, #7
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	461a      	mov	r2, r3
 80037da:	f7ff f9bf 	bl	8002b5c <HAL_GPIO_WritePin>
    
    HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_EN_PIN, 1);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6818      	ldr	r0, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	891b      	ldrh	r3, [r3, #8]
 80037e6:	2201      	movs	r2, #1
 80037e8:	4619      	mov	r1, r3
 80037ea:	f7ff f9b7 	bl	8002b5c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80037ee:	2001      	movs	r0, #1
 80037f0:	f7fe f8a0 	bl	8001934 <HAL_Delay>
    HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_EN_PIN, 0);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6818      	ldr	r0, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	891b      	ldrh	r3, [r3, #8]
 80037fc:	2200      	movs	r2, #0
 80037fe:	4619      	mov	r1, r3
 8003800:	f7ff f9ac 	bl	8002b5c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8003804:	2001      	movs	r0, #1
 8003806:	f7fe f895 	bl	8001934 <HAL_Delay>
    HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_RS_PIN, 0);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6818      	ldr	r0, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	889b      	ldrh	r3, [r3, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	4619      	mov	r1, r3
 8003816:	f7ff f9a1 	bl	8002b5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_RW_PIN, 0);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6818      	ldr	r0, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	88db      	ldrh	r3, [r3, #6]
 8003822:	2200      	movs	r2, #0
 8003824:	4619      	mov	r1, r3
 8003826:	f7ff f999 	bl	8002b5c <HAL_GPIO_WritePin>
    /* Transmit low nibble */
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D4_PIN, command & 0x01);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6818      	ldr	r0, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	8959      	ldrh	r1, [r3, #10]
 8003832:	78fb      	ldrb	r3, [r7, #3]
 8003834:	f003 0301 	and.w	r3, r3, #1
 8003838:	b2db      	uxtb	r3, r3
 800383a:	461a      	mov	r2, r3
 800383c:	f7ff f98e 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D5_PIN, (command & 0x02) >> 1);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6818      	ldr	r0, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	8999      	ldrh	r1, [r3, #12]
 8003848:	78fb      	ldrb	r3, [r7, #3]
 800384a:	105b      	asrs	r3, r3, #1
 800384c:	b2db      	uxtb	r3, r3
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	b2db      	uxtb	r3, r3
 8003854:	461a      	mov	r2, r3
 8003856:	f7ff f981 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D6_PIN, (command & 0x04) >> 2);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6818      	ldr	r0, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	89d9      	ldrh	r1, [r3, #14]
 8003862:	78fb      	ldrb	r3, [r7, #3]
 8003864:	109b      	asrs	r3, r3, #2
 8003866:	b2db      	uxtb	r3, r3
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	b2db      	uxtb	r3, r3
 800386e:	461a      	mov	r2, r3
 8003870:	f7ff f974 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D7_PIN, (command & 0x08) >> 3);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6818      	ldr	r0, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	8a19      	ldrh	r1, [r3, #16]
 800387c:	78fb      	ldrb	r3, [r7, #3]
 800387e:	10db      	asrs	r3, r3, #3
 8003880:	b2db      	uxtb	r3, r3
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	b2db      	uxtb	r3, r3
 8003888:	461a      	mov	r2, r3
 800388a:	f7ff f967 	bl	8002b5c <HAL_GPIO_WritePin>
    
    HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_EN_PIN, 1);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6818      	ldr	r0, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	891b      	ldrh	r3, [r3, #8]
 8003896:	2201      	movs	r2, #1
 8003898:	4619      	mov	r1, r3
 800389a:	f7ff f95f 	bl	8002b5c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800389e:	2001      	movs	r0, #1
 80038a0:	f7fe f848 	bl	8001934 <HAL_Delay>
    HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_EN_PIN, 0);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6818      	ldr	r0, [r3, #0]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	891b      	ldrh	r3, [r3, #8]
 80038ac:	2200      	movs	r2, #0
 80038ae:	4619      	mov	r1, r3
 80038b0:	f7ff f954 	bl	8002b5c <HAL_GPIO_WritePin>
}
 80038b4:	bf00      	nop
 80038b6:	3708      	adds	r7, #8
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <LCD_SendChar>:

void LCD_SendChar(LCD_HandleTypeDef *LCD, uint8_t LCD_data)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	460b      	mov	r3, r1
 80038c6:	70fb      	strb	r3, [r7, #3]
    /* RS = 1: Write data */
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_RS_PIN, 1);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6818      	ldr	r0, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	889b      	ldrh	r3, [r3, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	4619      	mov	r1, r3
 80038d4:	f7ff f942 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_RW_PIN, 0);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6818      	ldr	r0, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	88db      	ldrh	r3, [r3, #6]
 80038e0:	2200      	movs	r2, #0
 80038e2:	4619      	mov	r1, r3
 80038e4:	f7ff f93a 	bl	8002b5c <HAL_GPIO_WritePin>
    /* Transmit high nibble */
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D4_PIN, (LCD_data & 0x10) >> 4);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6818      	ldr	r0, [r3, #0]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	8959      	ldrh	r1, [r3, #10]
 80038f0:	78fb      	ldrb	r3, [r7, #3]
 80038f2:	111b      	asrs	r3, r3, #4
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	461a      	mov	r2, r3
 80038fe:	f7ff f92d 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D5_PIN, (LCD_data & 0x20) >> 5);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6818      	ldr	r0, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	8999      	ldrh	r1, [r3, #12]
 800390a:	78fb      	ldrb	r3, [r7, #3]
 800390c:	115b      	asrs	r3, r3, #5
 800390e:	b2db      	uxtb	r3, r3
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	b2db      	uxtb	r3, r3
 8003916:	461a      	mov	r2, r3
 8003918:	f7ff f920 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D6_PIN, (LCD_data & 0x40) >> 6);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6818      	ldr	r0, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	89d9      	ldrh	r1, [r3, #14]
 8003924:	78fb      	ldrb	r3, [r7, #3]
 8003926:	119b      	asrs	r3, r3, #6
 8003928:	b2db      	uxtb	r3, r3
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	b2db      	uxtb	r3, r3
 8003930:	461a      	mov	r2, r3
 8003932:	f7ff f913 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D7_PIN, (LCD_data & 0x80) >> 7);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6818      	ldr	r0, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	8a19      	ldrh	r1, [r3, #16]
 800393e:	78fb      	ldrb	r3, [r7, #3]
 8003940:	09db      	lsrs	r3, r3, #7
 8003942:	b2db      	uxtb	r3, r3
 8003944:	461a      	mov	r2, r3
 8003946:	f7ff f909 	bl	8002b5c <HAL_GPIO_WritePin>
    
    HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_EN_PIN, 1);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6818      	ldr	r0, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	891b      	ldrh	r3, [r3, #8]
 8003952:	2201      	movs	r2, #1
 8003954:	4619      	mov	r1, r3
 8003956:	f7ff f901 	bl	8002b5c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800395a:	2001      	movs	r0, #1
 800395c:	f7fd ffea 	bl	8001934 <HAL_Delay>
    HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_EN_PIN, 0);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6818      	ldr	r0, [r3, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	891b      	ldrh	r3, [r3, #8]
 8003968:	2200      	movs	r2, #0
 800396a:	4619      	mov	r1, r3
 800396c:	f7ff f8f6 	bl	8002b5c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8003970:	2001      	movs	r0, #1
 8003972:	f7fd ffdf 	bl	8001934 <HAL_Delay>
    HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_RS_PIN, 1);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6818      	ldr	r0, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	889b      	ldrh	r3, [r3, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	4619      	mov	r1, r3
 8003982:	f7ff f8eb 	bl	8002b5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_RW_PIN, 0);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6818      	ldr	r0, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	88db      	ldrh	r3, [r3, #6]
 800398e:	2200      	movs	r2, #0
 8003990:	4619      	mov	r1, r3
 8003992:	f7ff f8e3 	bl	8002b5c <HAL_GPIO_WritePin>
    /* Transmit low nibble */
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D4_PIN, LCD_data & 0x01);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6818      	ldr	r0, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	8959      	ldrh	r1, [r3, #10]
 800399e:	78fb      	ldrb	r3, [r7, #3]
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	461a      	mov	r2, r3
 80039a8:	f7ff f8d8 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D5_PIN, (LCD_data & 0x02) >> 1);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6818      	ldr	r0, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	8999      	ldrh	r1, [r3, #12]
 80039b4:	78fb      	ldrb	r3, [r7, #3]
 80039b6:	105b      	asrs	r3, r3, #1
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	461a      	mov	r2, r3
 80039c2:	f7ff f8cb 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D6_PIN, (LCD_data & 0x04) >> 2);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6818      	ldr	r0, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	89d9      	ldrh	r1, [r3, #14]
 80039ce:	78fb      	ldrb	r3, [r7, #3]
 80039d0:	109b      	asrs	r3, r3, #2
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	f003 0301 	and.w	r3, r3, #1
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	461a      	mov	r2, r3
 80039dc:	f7ff f8be 	bl	8002b5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_D7_PIN, (LCD_data & 0x08) >> 3);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6818      	ldr	r0, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	8a19      	ldrh	r1, [r3, #16]
 80039e8:	78fb      	ldrb	r3, [r7, #3]
 80039ea:	10db      	asrs	r3, r3, #3
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	461a      	mov	r2, r3
 80039f6:	f7ff f8b1 	bl	8002b5c <HAL_GPIO_WritePin>
    
    HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_EN_PIN, 1);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6818      	ldr	r0, [r3, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	891b      	ldrh	r3, [r3, #8]
 8003a02:	2201      	movs	r2, #1
 8003a04:	4619      	mov	r1, r3
 8003a06:	f7ff f8a9 	bl	8002b5c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8003a0a:	2001      	movs	r0, #1
 8003a0c:	f7fd ff92 	bl	8001934 <HAL_Delay>
    HAL_GPIO_WritePin(LCD->GPIOx, LCD->LCD_Pin.LCD_EN_PIN, 0);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6818      	ldr	r0, [r3, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	891b      	ldrh	r3, [r3, #8]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	f7ff f89e 	bl	8002b5c <HAL_GPIO_WritePin>
}
 8003a20:	bf00      	nop
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <LCD_SetCursor>:

void LCD_SetCursor(LCD_HandleTypeDef *LCD, 
                    uint8_t LCD_column_pos, uint8_t LCD_row_pos)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	460b      	mov	r3, r1
 8003a32:	70fb      	strb	r3, [r7, #3]
 8003a34:	4613      	mov	r3, r2
 8003a36:	70bb      	strb	r3, [r7, #2]
    uint8_t cursor_command;
    if ((LCD_column_pos < LCD->LCD_Size.LCD_column) && (LCD_row_pos < LCD->LCD_Size.LCD_row))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	7c9b      	ldrb	r3, [r3, #18]
 8003a3c:	78fa      	ldrb	r2, [r7, #3]
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d22a      	bcs.n	8003a98 <LCD_SetCursor+0x70>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	7cdb      	ldrb	r3, [r3, #19]
 8003a46:	78ba      	ldrb	r2, [r7, #2]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d225      	bcs.n	8003a98 <LCD_SetCursor+0x70>
    {
        switch (LCD_row_pos)
 8003a4c:	78bb      	ldrb	r3, [r7, #2]
 8003a4e:	2b03      	cmp	r3, #3
 8003a50:	d824      	bhi.n	8003a9c <LCD_SetCursor+0x74>
 8003a52:	a201      	add	r2, pc, #4	; (adr r2, 8003a58 <LCD_SetCursor+0x30>)
 8003a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a58:	08003a69 	.word	0x08003a69
 8003a5c:	08003a71 	.word	0x08003a71
 8003a60:	08003a79 	.word	0x08003a79
 8003a64:	08003a89 	.word	0x08003a89
        {
        case 0:
            cursor_command = 0x80 + LCD_column_pos;
 8003a68:	78fb      	ldrb	r3, [r7, #3]
 8003a6a:	3b80      	subs	r3, #128	; 0x80
 8003a6c:	73fb      	strb	r3, [r7, #15]
            break;
 8003a6e:	e016      	b.n	8003a9e <LCD_SetCursor+0x76>

        case 1:
            cursor_command = 0xc0 + LCD_column_pos;
 8003a70:	78fb      	ldrb	r3, [r7, #3]
 8003a72:	3b40      	subs	r3, #64	; 0x40
 8003a74:	73fb      	strb	r3, [r7, #15]
            break;
 8003a76:	e012      	b.n	8003a9e <LCD_SetCursor+0x76>

        case 2:
            cursor_command = 0x80 + LCD->LCD_Size.LCD_column + LCD_column_pos;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	7c9a      	ldrb	r2, [r3, #18]
 8003a7c:	78fb      	ldrb	r3, [r7, #3]
 8003a7e:	4413      	add	r3, r2
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	3b80      	subs	r3, #128	; 0x80
 8003a84:	73fb      	strb	r3, [r7, #15]
            break;
 8003a86:	e00a      	b.n	8003a9e <LCD_SetCursor+0x76>

        case 3:
            cursor_command = 0xc0 + LCD->LCD_Size.LCD_column + LCD_column_pos;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	7c9a      	ldrb	r2, [r3, #18]
 8003a8c:	78fb      	ldrb	r3, [r7, #3]
 8003a8e:	4413      	add	r3, r2
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	3b40      	subs	r3, #64	; 0x40
 8003a94:	73fb      	strb	r3, [r7, #15]
            break;
 8003a96:	e002      	b.n	8003a9e <LCD_SetCursor+0x76>
        default:
            break;
        }
    }
 8003a98:	bf00      	nop
 8003a9a:	e000      	b.n	8003a9e <LCD_SetCursor+0x76>
            break;
 8003a9c:	bf00      	nop
    LCD_SendCommand(LCD, cursor_command);
 8003a9e:	7bfb      	ldrb	r3, [r7, #15]
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f7ff fe54 	bl	8003750 <LCD_SendCommand>
}
 8003aa8:	bf00      	nop
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <LCD_SendString>:

void LCD_SendString(LCD_HandleTypeDef *LCD, char *LCD_string)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
    for (uint8_t i = 0; i < LCD->LCD_Size.LCD_column; i++)
 8003aba:	2300      	movs	r3, #0
 8003abc:	73fb      	strb	r3, [r7, #15]
 8003abe:	e00a      	b.n	8003ad6 <LCD_SendString+0x26>
    {
        LCD_SendChar(LCD, LCD_string[i]);
 8003ac0:	7bfb      	ldrb	r3, [r7, #15]
 8003ac2:	683a      	ldr	r2, [r7, #0]
 8003ac4:	4413      	add	r3, r2
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	4619      	mov	r1, r3
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f7ff fef6 	bl	80038bc <LCD_SendChar>
    for (uint8_t i = 0; i < LCD->LCD_Size.LCD_column; i++)
 8003ad0:	7bfb      	ldrb	r3, [r7, #15]
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	73fb      	strb	r3, [r7, #15]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	7c9b      	ldrb	r3, [r3, #18]
 8003ada:	7bfa      	ldrb	r2, [r7, #15]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d3ef      	bcc.n	8003ac0 <LCD_SendString+0x10>
    }
}
 8003ae0:	bf00      	nop
 8003ae2:	bf00      	nop
 8003ae4:	3710      	adds	r7, #16
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
	...

08003aec <__errno>:
 8003aec:	4b01      	ldr	r3, [pc, #4]	; (8003af4 <__errno+0x8>)
 8003aee:	6818      	ldr	r0, [r3, #0]
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	2000000c 	.word	0x2000000c

08003af8 <__libc_init_array>:
 8003af8:	b570      	push	{r4, r5, r6, lr}
 8003afa:	2600      	movs	r6, #0
 8003afc:	4d0c      	ldr	r5, [pc, #48]	; (8003b30 <__libc_init_array+0x38>)
 8003afe:	4c0d      	ldr	r4, [pc, #52]	; (8003b34 <__libc_init_array+0x3c>)
 8003b00:	1b64      	subs	r4, r4, r5
 8003b02:	10a4      	asrs	r4, r4, #2
 8003b04:	42a6      	cmp	r6, r4
 8003b06:	d109      	bne.n	8003b1c <__libc_init_array+0x24>
 8003b08:	f000 fd70 	bl	80045ec <_init>
 8003b0c:	2600      	movs	r6, #0
 8003b0e:	4d0a      	ldr	r5, [pc, #40]	; (8003b38 <__libc_init_array+0x40>)
 8003b10:	4c0a      	ldr	r4, [pc, #40]	; (8003b3c <__libc_init_array+0x44>)
 8003b12:	1b64      	subs	r4, r4, r5
 8003b14:	10a4      	asrs	r4, r4, #2
 8003b16:	42a6      	cmp	r6, r4
 8003b18:	d105      	bne.n	8003b26 <__libc_init_array+0x2e>
 8003b1a:	bd70      	pop	{r4, r5, r6, pc}
 8003b1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b20:	4798      	blx	r3
 8003b22:	3601      	adds	r6, #1
 8003b24:	e7ee      	b.n	8003b04 <__libc_init_array+0xc>
 8003b26:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b2a:	4798      	blx	r3
 8003b2c:	3601      	adds	r6, #1
 8003b2e:	e7f2      	b.n	8003b16 <__libc_init_array+0x1e>
 8003b30:	080046a0 	.word	0x080046a0
 8003b34:	080046a0 	.word	0x080046a0
 8003b38:	080046a0 	.word	0x080046a0
 8003b3c:	080046a4 	.word	0x080046a4

08003b40 <memset>:
 8003b40:	4603      	mov	r3, r0
 8003b42:	4402      	add	r2, r0
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d100      	bne.n	8003b4a <memset+0xa>
 8003b48:	4770      	bx	lr
 8003b4a:	f803 1b01 	strb.w	r1, [r3], #1
 8003b4e:	e7f9      	b.n	8003b44 <memset+0x4>

08003b50 <siprintf>:
 8003b50:	b40e      	push	{r1, r2, r3}
 8003b52:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003b56:	b500      	push	{lr}
 8003b58:	b09c      	sub	sp, #112	; 0x70
 8003b5a:	ab1d      	add	r3, sp, #116	; 0x74
 8003b5c:	9002      	str	r0, [sp, #8]
 8003b5e:	9006      	str	r0, [sp, #24]
 8003b60:	9107      	str	r1, [sp, #28]
 8003b62:	9104      	str	r1, [sp, #16]
 8003b64:	4808      	ldr	r0, [pc, #32]	; (8003b88 <siprintf+0x38>)
 8003b66:	4909      	ldr	r1, [pc, #36]	; (8003b8c <siprintf+0x3c>)
 8003b68:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b6c:	9105      	str	r1, [sp, #20]
 8003b6e:	6800      	ldr	r0, [r0, #0]
 8003b70:	a902      	add	r1, sp, #8
 8003b72:	9301      	str	r3, [sp, #4]
 8003b74:	f000 f868 	bl	8003c48 <_svfiprintf_r>
 8003b78:	2200      	movs	r2, #0
 8003b7a:	9b02      	ldr	r3, [sp, #8]
 8003b7c:	701a      	strb	r2, [r3, #0]
 8003b7e:	b01c      	add	sp, #112	; 0x70
 8003b80:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b84:	b003      	add	sp, #12
 8003b86:	4770      	bx	lr
 8003b88:	2000000c 	.word	0x2000000c
 8003b8c:	ffff0208 	.word	0xffff0208

08003b90 <__ssputs_r>:
 8003b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b94:	688e      	ldr	r6, [r1, #8]
 8003b96:	4682      	mov	sl, r0
 8003b98:	429e      	cmp	r6, r3
 8003b9a:	460c      	mov	r4, r1
 8003b9c:	4690      	mov	r8, r2
 8003b9e:	461f      	mov	r7, r3
 8003ba0:	d838      	bhi.n	8003c14 <__ssputs_r+0x84>
 8003ba2:	898a      	ldrh	r2, [r1, #12]
 8003ba4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003ba8:	d032      	beq.n	8003c10 <__ssputs_r+0x80>
 8003baa:	6825      	ldr	r5, [r4, #0]
 8003bac:	6909      	ldr	r1, [r1, #16]
 8003bae:	3301      	adds	r3, #1
 8003bb0:	eba5 0901 	sub.w	r9, r5, r1
 8003bb4:	6965      	ldr	r5, [r4, #20]
 8003bb6:	444b      	add	r3, r9
 8003bb8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003bbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003bc0:	106d      	asrs	r5, r5, #1
 8003bc2:	429d      	cmp	r5, r3
 8003bc4:	bf38      	it	cc
 8003bc6:	461d      	movcc	r5, r3
 8003bc8:	0553      	lsls	r3, r2, #21
 8003bca:	d531      	bpl.n	8003c30 <__ssputs_r+0xa0>
 8003bcc:	4629      	mov	r1, r5
 8003bce:	f000 fb6f 	bl	80042b0 <_malloc_r>
 8003bd2:	4606      	mov	r6, r0
 8003bd4:	b950      	cbnz	r0, 8003bec <__ssputs_r+0x5c>
 8003bd6:	230c      	movs	r3, #12
 8003bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bdc:	f8ca 3000 	str.w	r3, [sl]
 8003be0:	89a3      	ldrh	r3, [r4, #12]
 8003be2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003be6:	81a3      	strh	r3, [r4, #12]
 8003be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bec:	464a      	mov	r2, r9
 8003bee:	6921      	ldr	r1, [r4, #16]
 8003bf0:	f000 face 	bl	8004190 <memcpy>
 8003bf4:	89a3      	ldrh	r3, [r4, #12]
 8003bf6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003bfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bfe:	81a3      	strh	r3, [r4, #12]
 8003c00:	6126      	str	r6, [r4, #16]
 8003c02:	444e      	add	r6, r9
 8003c04:	6026      	str	r6, [r4, #0]
 8003c06:	463e      	mov	r6, r7
 8003c08:	6165      	str	r5, [r4, #20]
 8003c0a:	eba5 0509 	sub.w	r5, r5, r9
 8003c0e:	60a5      	str	r5, [r4, #8]
 8003c10:	42be      	cmp	r6, r7
 8003c12:	d900      	bls.n	8003c16 <__ssputs_r+0x86>
 8003c14:	463e      	mov	r6, r7
 8003c16:	4632      	mov	r2, r6
 8003c18:	4641      	mov	r1, r8
 8003c1a:	6820      	ldr	r0, [r4, #0]
 8003c1c:	f000 fac6 	bl	80041ac <memmove>
 8003c20:	68a3      	ldr	r3, [r4, #8]
 8003c22:	2000      	movs	r0, #0
 8003c24:	1b9b      	subs	r3, r3, r6
 8003c26:	60a3      	str	r3, [r4, #8]
 8003c28:	6823      	ldr	r3, [r4, #0]
 8003c2a:	4433      	add	r3, r6
 8003c2c:	6023      	str	r3, [r4, #0]
 8003c2e:	e7db      	b.n	8003be8 <__ssputs_r+0x58>
 8003c30:	462a      	mov	r2, r5
 8003c32:	f000 fbb1 	bl	8004398 <_realloc_r>
 8003c36:	4606      	mov	r6, r0
 8003c38:	2800      	cmp	r0, #0
 8003c3a:	d1e1      	bne.n	8003c00 <__ssputs_r+0x70>
 8003c3c:	4650      	mov	r0, sl
 8003c3e:	6921      	ldr	r1, [r4, #16]
 8003c40:	f000 face 	bl	80041e0 <_free_r>
 8003c44:	e7c7      	b.n	8003bd6 <__ssputs_r+0x46>
	...

08003c48 <_svfiprintf_r>:
 8003c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c4c:	4698      	mov	r8, r3
 8003c4e:	898b      	ldrh	r3, [r1, #12]
 8003c50:	4607      	mov	r7, r0
 8003c52:	061b      	lsls	r3, r3, #24
 8003c54:	460d      	mov	r5, r1
 8003c56:	4614      	mov	r4, r2
 8003c58:	b09d      	sub	sp, #116	; 0x74
 8003c5a:	d50e      	bpl.n	8003c7a <_svfiprintf_r+0x32>
 8003c5c:	690b      	ldr	r3, [r1, #16]
 8003c5e:	b963      	cbnz	r3, 8003c7a <_svfiprintf_r+0x32>
 8003c60:	2140      	movs	r1, #64	; 0x40
 8003c62:	f000 fb25 	bl	80042b0 <_malloc_r>
 8003c66:	6028      	str	r0, [r5, #0]
 8003c68:	6128      	str	r0, [r5, #16]
 8003c6a:	b920      	cbnz	r0, 8003c76 <_svfiprintf_r+0x2e>
 8003c6c:	230c      	movs	r3, #12
 8003c6e:	603b      	str	r3, [r7, #0]
 8003c70:	f04f 30ff 	mov.w	r0, #4294967295
 8003c74:	e0d1      	b.n	8003e1a <_svfiprintf_r+0x1d2>
 8003c76:	2340      	movs	r3, #64	; 0x40
 8003c78:	616b      	str	r3, [r5, #20]
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	9309      	str	r3, [sp, #36]	; 0x24
 8003c7e:	2320      	movs	r3, #32
 8003c80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c84:	2330      	movs	r3, #48	; 0x30
 8003c86:	f04f 0901 	mov.w	r9, #1
 8003c8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c8e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003e34 <_svfiprintf_r+0x1ec>
 8003c92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003c96:	4623      	mov	r3, r4
 8003c98:	469a      	mov	sl, r3
 8003c9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c9e:	b10a      	cbz	r2, 8003ca4 <_svfiprintf_r+0x5c>
 8003ca0:	2a25      	cmp	r2, #37	; 0x25
 8003ca2:	d1f9      	bne.n	8003c98 <_svfiprintf_r+0x50>
 8003ca4:	ebba 0b04 	subs.w	fp, sl, r4
 8003ca8:	d00b      	beq.n	8003cc2 <_svfiprintf_r+0x7a>
 8003caa:	465b      	mov	r3, fp
 8003cac:	4622      	mov	r2, r4
 8003cae:	4629      	mov	r1, r5
 8003cb0:	4638      	mov	r0, r7
 8003cb2:	f7ff ff6d 	bl	8003b90 <__ssputs_r>
 8003cb6:	3001      	adds	r0, #1
 8003cb8:	f000 80aa 	beq.w	8003e10 <_svfiprintf_r+0x1c8>
 8003cbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003cbe:	445a      	add	r2, fp
 8003cc0:	9209      	str	r2, [sp, #36]	; 0x24
 8003cc2:	f89a 3000 	ldrb.w	r3, [sl]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f000 80a2 	beq.w	8003e10 <_svfiprintf_r+0x1c8>
 8003ccc:	2300      	movs	r3, #0
 8003cce:	f04f 32ff 	mov.w	r2, #4294967295
 8003cd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003cd6:	f10a 0a01 	add.w	sl, sl, #1
 8003cda:	9304      	str	r3, [sp, #16]
 8003cdc:	9307      	str	r3, [sp, #28]
 8003cde:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003ce2:	931a      	str	r3, [sp, #104]	; 0x68
 8003ce4:	4654      	mov	r4, sl
 8003ce6:	2205      	movs	r2, #5
 8003ce8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cec:	4851      	ldr	r0, [pc, #324]	; (8003e34 <_svfiprintf_r+0x1ec>)
 8003cee:	f000 fa41 	bl	8004174 <memchr>
 8003cf2:	9a04      	ldr	r2, [sp, #16]
 8003cf4:	b9d8      	cbnz	r0, 8003d2e <_svfiprintf_r+0xe6>
 8003cf6:	06d0      	lsls	r0, r2, #27
 8003cf8:	bf44      	itt	mi
 8003cfa:	2320      	movmi	r3, #32
 8003cfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d00:	0711      	lsls	r1, r2, #28
 8003d02:	bf44      	itt	mi
 8003d04:	232b      	movmi	r3, #43	; 0x2b
 8003d06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d0a:	f89a 3000 	ldrb.w	r3, [sl]
 8003d0e:	2b2a      	cmp	r3, #42	; 0x2a
 8003d10:	d015      	beq.n	8003d3e <_svfiprintf_r+0xf6>
 8003d12:	4654      	mov	r4, sl
 8003d14:	2000      	movs	r0, #0
 8003d16:	f04f 0c0a 	mov.w	ip, #10
 8003d1a:	9a07      	ldr	r2, [sp, #28]
 8003d1c:	4621      	mov	r1, r4
 8003d1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d22:	3b30      	subs	r3, #48	; 0x30
 8003d24:	2b09      	cmp	r3, #9
 8003d26:	d94e      	bls.n	8003dc6 <_svfiprintf_r+0x17e>
 8003d28:	b1b0      	cbz	r0, 8003d58 <_svfiprintf_r+0x110>
 8003d2a:	9207      	str	r2, [sp, #28]
 8003d2c:	e014      	b.n	8003d58 <_svfiprintf_r+0x110>
 8003d2e:	eba0 0308 	sub.w	r3, r0, r8
 8003d32:	fa09 f303 	lsl.w	r3, r9, r3
 8003d36:	4313      	orrs	r3, r2
 8003d38:	46a2      	mov	sl, r4
 8003d3a:	9304      	str	r3, [sp, #16]
 8003d3c:	e7d2      	b.n	8003ce4 <_svfiprintf_r+0x9c>
 8003d3e:	9b03      	ldr	r3, [sp, #12]
 8003d40:	1d19      	adds	r1, r3, #4
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	9103      	str	r1, [sp, #12]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	bfbb      	ittet	lt
 8003d4a:	425b      	neglt	r3, r3
 8003d4c:	f042 0202 	orrlt.w	r2, r2, #2
 8003d50:	9307      	strge	r3, [sp, #28]
 8003d52:	9307      	strlt	r3, [sp, #28]
 8003d54:	bfb8      	it	lt
 8003d56:	9204      	strlt	r2, [sp, #16]
 8003d58:	7823      	ldrb	r3, [r4, #0]
 8003d5a:	2b2e      	cmp	r3, #46	; 0x2e
 8003d5c:	d10c      	bne.n	8003d78 <_svfiprintf_r+0x130>
 8003d5e:	7863      	ldrb	r3, [r4, #1]
 8003d60:	2b2a      	cmp	r3, #42	; 0x2a
 8003d62:	d135      	bne.n	8003dd0 <_svfiprintf_r+0x188>
 8003d64:	9b03      	ldr	r3, [sp, #12]
 8003d66:	3402      	adds	r4, #2
 8003d68:	1d1a      	adds	r2, r3, #4
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	9203      	str	r2, [sp, #12]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	bfb8      	it	lt
 8003d72:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d76:	9305      	str	r3, [sp, #20]
 8003d78:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8003e38 <_svfiprintf_r+0x1f0>
 8003d7c:	2203      	movs	r2, #3
 8003d7e:	4650      	mov	r0, sl
 8003d80:	7821      	ldrb	r1, [r4, #0]
 8003d82:	f000 f9f7 	bl	8004174 <memchr>
 8003d86:	b140      	cbz	r0, 8003d9a <_svfiprintf_r+0x152>
 8003d88:	2340      	movs	r3, #64	; 0x40
 8003d8a:	eba0 000a 	sub.w	r0, r0, sl
 8003d8e:	fa03 f000 	lsl.w	r0, r3, r0
 8003d92:	9b04      	ldr	r3, [sp, #16]
 8003d94:	3401      	adds	r4, #1
 8003d96:	4303      	orrs	r3, r0
 8003d98:	9304      	str	r3, [sp, #16]
 8003d9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d9e:	2206      	movs	r2, #6
 8003da0:	4826      	ldr	r0, [pc, #152]	; (8003e3c <_svfiprintf_r+0x1f4>)
 8003da2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003da6:	f000 f9e5 	bl	8004174 <memchr>
 8003daa:	2800      	cmp	r0, #0
 8003dac:	d038      	beq.n	8003e20 <_svfiprintf_r+0x1d8>
 8003dae:	4b24      	ldr	r3, [pc, #144]	; (8003e40 <_svfiprintf_r+0x1f8>)
 8003db0:	bb1b      	cbnz	r3, 8003dfa <_svfiprintf_r+0x1b2>
 8003db2:	9b03      	ldr	r3, [sp, #12]
 8003db4:	3307      	adds	r3, #7
 8003db6:	f023 0307 	bic.w	r3, r3, #7
 8003dba:	3308      	adds	r3, #8
 8003dbc:	9303      	str	r3, [sp, #12]
 8003dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dc0:	4433      	add	r3, r6
 8003dc2:	9309      	str	r3, [sp, #36]	; 0x24
 8003dc4:	e767      	b.n	8003c96 <_svfiprintf_r+0x4e>
 8003dc6:	460c      	mov	r4, r1
 8003dc8:	2001      	movs	r0, #1
 8003dca:	fb0c 3202 	mla	r2, ip, r2, r3
 8003dce:	e7a5      	b.n	8003d1c <_svfiprintf_r+0xd4>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	f04f 0c0a 	mov.w	ip, #10
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	3401      	adds	r4, #1
 8003dda:	9305      	str	r3, [sp, #20]
 8003ddc:	4620      	mov	r0, r4
 8003dde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003de2:	3a30      	subs	r2, #48	; 0x30
 8003de4:	2a09      	cmp	r2, #9
 8003de6:	d903      	bls.n	8003df0 <_svfiprintf_r+0x1a8>
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d0c5      	beq.n	8003d78 <_svfiprintf_r+0x130>
 8003dec:	9105      	str	r1, [sp, #20]
 8003dee:	e7c3      	b.n	8003d78 <_svfiprintf_r+0x130>
 8003df0:	4604      	mov	r4, r0
 8003df2:	2301      	movs	r3, #1
 8003df4:	fb0c 2101 	mla	r1, ip, r1, r2
 8003df8:	e7f0      	b.n	8003ddc <_svfiprintf_r+0x194>
 8003dfa:	ab03      	add	r3, sp, #12
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	462a      	mov	r2, r5
 8003e00:	4638      	mov	r0, r7
 8003e02:	4b10      	ldr	r3, [pc, #64]	; (8003e44 <_svfiprintf_r+0x1fc>)
 8003e04:	a904      	add	r1, sp, #16
 8003e06:	f3af 8000 	nop.w
 8003e0a:	1c42      	adds	r2, r0, #1
 8003e0c:	4606      	mov	r6, r0
 8003e0e:	d1d6      	bne.n	8003dbe <_svfiprintf_r+0x176>
 8003e10:	89ab      	ldrh	r3, [r5, #12]
 8003e12:	065b      	lsls	r3, r3, #25
 8003e14:	f53f af2c 	bmi.w	8003c70 <_svfiprintf_r+0x28>
 8003e18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e1a:	b01d      	add	sp, #116	; 0x74
 8003e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e20:	ab03      	add	r3, sp, #12
 8003e22:	9300      	str	r3, [sp, #0]
 8003e24:	462a      	mov	r2, r5
 8003e26:	4638      	mov	r0, r7
 8003e28:	4b06      	ldr	r3, [pc, #24]	; (8003e44 <_svfiprintf_r+0x1fc>)
 8003e2a:	a904      	add	r1, sp, #16
 8003e2c:	f000 f87c 	bl	8003f28 <_printf_i>
 8003e30:	e7eb      	b.n	8003e0a <_svfiprintf_r+0x1c2>
 8003e32:	bf00      	nop
 8003e34:	0800466a 	.word	0x0800466a
 8003e38:	08004670 	.word	0x08004670
 8003e3c:	08004674 	.word	0x08004674
 8003e40:	00000000 	.word	0x00000000
 8003e44:	08003b91 	.word	0x08003b91

08003e48 <_printf_common>:
 8003e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e4c:	4616      	mov	r6, r2
 8003e4e:	4699      	mov	r9, r3
 8003e50:	688a      	ldr	r2, [r1, #8]
 8003e52:	690b      	ldr	r3, [r1, #16]
 8003e54:	4607      	mov	r7, r0
 8003e56:	4293      	cmp	r3, r2
 8003e58:	bfb8      	it	lt
 8003e5a:	4613      	movlt	r3, r2
 8003e5c:	6033      	str	r3, [r6, #0]
 8003e5e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e62:	460c      	mov	r4, r1
 8003e64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e68:	b10a      	cbz	r2, 8003e6e <_printf_common+0x26>
 8003e6a:	3301      	adds	r3, #1
 8003e6c:	6033      	str	r3, [r6, #0]
 8003e6e:	6823      	ldr	r3, [r4, #0]
 8003e70:	0699      	lsls	r1, r3, #26
 8003e72:	bf42      	ittt	mi
 8003e74:	6833      	ldrmi	r3, [r6, #0]
 8003e76:	3302      	addmi	r3, #2
 8003e78:	6033      	strmi	r3, [r6, #0]
 8003e7a:	6825      	ldr	r5, [r4, #0]
 8003e7c:	f015 0506 	ands.w	r5, r5, #6
 8003e80:	d106      	bne.n	8003e90 <_printf_common+0x48>
 8003e82:	f104 0a19 	add.w	sl, r4, #25
 8003e86:	68e3      	ldr	r3, [r4, #12]
 8003e88:	6832      	ldr	r2, [r6, #0]
 8003e8a:	1a9b      	subs	r3, r3, r2
 8003e8c:	42ab      	cmp	r3, r5
 8003e8e:	dc28      	bgt.n	8003ee2 <_printf_common+0x9a>
 8003e90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003e94:	1e13      	subs	r3, r2, #0
 8003e96:	6822      	ldr	r2, [r4, #0]
 8003e98:	bf18      	it	ne
 8003e9a:	2301      	movne	r3, #1
 8003e9c:	0692      	lsls	r2, r2, #26
 8003e9e:	d42d      	bmi.n	8003efc <_printf_common+0xb4>
 8003ea0:	4649      	mov	r1, r9
 8003ea2:	4638      	mov	r0, r7
 8003ea4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ea8:	47c0      	blx	r8
 8003eaa:	3001      	adds	r0, #1
 8003eac:	d020      	beq.n	8003ef0 <_printf_common+0xa8>
 8003eae:	6823      	ldr	r3, [r4, #0]
 8003eb0:	68e5      	ldr	r5, [r4, #12]
 8003eb2:	f003 0306 	and.w	r3, r3, #6
 8003eb6:	2b04      	cmp	r3, #4
 8003eb8:	bf18      	it	ne
 8003eba:	2500      	movne	r5, #0
 8003ebc:	6832      	ldr	r2, [r6, #0]
 8003ebe:	f04f 0600 	mov.w	r6, #0
 8003ec2:	68a3      	ldr	r3, [r4, #8]
 8003ec4:	bf08      	it	eq
 8003ec6:	1aad      	subeq	r5, r5, r2
 8003ec8:	6922      	ldr	r2, [r4, #16]
 8003eca:	bf08      	it	eq
 8003ecc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	bfc4      	itt	gt
 8003ed4:	1a9b      	subgt	r3, r3, r2
 8003ed6:	18ed      	addgt	r5, r5, r3
 8003ed8:	341a      	adds	r4, #26
 8003eda:	42b5      	cmp	r5, r6
 8003edc:	d11a      	bne.n	8003f14 <_printf_common+0xcc>
 8003ede:	2000      	movs	r0, #0
 8003ee0:	e008      	b.n	8003ef4 <_printf_common+0xac>
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	4652      	mov	r2, sl
 8003ee6:	4649      	mov	r1, r9
 8003ee8:	4638      	mov	r0, r7
 8003eea:	47c0      	blx	r8
 8003eec:	3001      	adds	r0, #1
 8003eee:	d103      	bne.n	8003ef8 <_printf_common+0xb0>
 8003ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ef8:	3501      	adds	r5, #1
 8003efa:	e7c4      	b.n	8003e86 <_printf_common+0x3e>
 8003efc:	2030      	movs	r0, #48	; 0x30
 8003efe:	18e1      	adds	r1, r4, r3
 8003f00:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f04:	1c5a      	adds	r2, r3, #1
 8003f06:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f0a:	4422      	add	r2, r4
 8003f0c:	3302      	adds	r3, #2
 8003f0e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f12:	e7c5      	b.n	8003ea0 <_printf_common+0x58>
 8003f14:	2301      	movs	r3, #1
 8003f16:	4622      	mov	r2, r4
 8003f18:	4649      	mov	r1, r9
 8003f1a:	4638      	mov	r0, r7
 8003f1c:	47c0      	blx	r8
 8003f1e:	3001      	adds	r0, #1
 8003f20:	d0e6      	beq.n	8003ef0 <_printf_common+0xa8>
 8003f22:	3601      	adds	r6, #1
 8003f24:	e7d9      	b.n	8003eda <_printf_common+0x92>
	...

08003f28 <_printf_i>:
 8003f28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f2c:	7e0f      	ldrb	r7, [r1, #24]
 8003f2e:	4691      	mov	r9, r2
 8003f30:	2f78      	cmp	r7, #120	; 0x78
 8003f32:	4680      	mov	r8, r0
 8003f34:	460c      	mov	r4, r1
 8003f36:	469a      	mov	sl, r3
 8003f38:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003f3a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003f3e:	d807      	bhi.n	8003f50 <_printf_i+0x28>
 8003f40:	2f62      	cmp	r7, #98	; 0x62
 8003f42:	d80a      	bhi.n	8003f5a <_printf_i+0x32>
 8003f44:	2f00      	cmp	r7, #0
 8003f46:	f000 80d9 	beq.w	80040fc <_printf_i+0x1d4>
 8003f4a:	2f58      	cmp	r7, #88	; 0x58
 8003f4c:	f000 80a4 	beq.w	8004098 <_printf_i+0x170>
 8003f50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003f58:	e03a      	b.n	8003fd0 <_printf_i+0xa8>
 8003f5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003f5e:	2b15      	cmp	r3, #21
 8003f60:	d8f6      	bhi.n	8003f50 <_printf_i+0x28>
 8003f62:	a101      	add	r1, pc, #4	; (adr r1, 8003f68 <_printf_i+0x40>)
 8003f64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f68:	08003fc1 	.word	0x08003fc1
 8003f6c:	08003fd5 	.word	0x08003fd5
 8003f70:	08003f51 	.word	0x08003f51
 8003f74:	08003f51 	.word	0x08003f51
 8003f78:	08003f51 	.word	0x08003f51
 8003f7c:	08003f51 	.word	0x08003f51
 8003f80:	08003fd5 	.word	0x08003fd5
 8003f84:	08003f51 	.word	0x08003f51
 8003f88:	08003f51 	.word	0x08003f51
 8003f8c:	08003f51 	.word	0x08003f51
 8003f90:	08003f51 	.word	0x08003f51
 8003f94:	080040e3 	.word	0x080040e3
 8003f98:	08004005 	.word	0x08004005
 8003f9c:	080040c5 	.word	0x080040c5
 8003fa0:	08003f51 	.word	0x08003f51
 8003fa4:	08003f51 	.word	0x08003f51
 8003fa8:	08004105 	.word	0x08004105
 8003fac:	08003f51 	.word	0x08003f51
 8003fb0:	08004005 	.word	0x08004005
 8003fb4:	08003f51 	.word	0x08003f51
 8003fb8:	08003f51 	.word	0x08003f51
 8003fbc:	080040cd 	.word	0x080040cd
 8003fc0:	682b      	ldr	r3, [r5, #0]
 8003fc2:	1d1a      	adds	r2, r3, #4
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	602a      	str	r2, [r5, #0]
 8003fc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e0a4      	b.n	800411e <_printf_i+0x1f6>
 8003fd4:	6820      	ldr	r0, [r4, #0]
 8003fd6:	6829      	ldr	r1, [r5, #0]
 8003fd8:	0606      	lsls	r6, r0, #24
 8003fda:	f101 0304 	add.w	r3, r1, #4
 8003fde:	d50a      	bpl.n	8003ff6 <_printf_i+0xce>
 8003fe0:	680e      	ldr	r6, [r1, #0]
 8003fe2:	602b      	str	r3, [r5, #0]
 8003fe4:	2e00      	cmp	r6, #0
 8003fe6:	da03      	bge.n	8003ff0 <_printf_i+0xc8>
 8003fe8:	232d      	movs	r3, #45	; 0x2d
 8003fea:	4276      	negs	r6, r6
 8003fec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ff0:	230a      	movs	r3, #10
 8003ff2:	485e      	ldr	r0, [pc, #376]	; (800416c <_printf_i+0x244>)
 8003ff4:	e019      	b.n	800402a <_printf_i+0x102>
 8003ff6:	680e      	ldr	r6, [r1, #0]
 8003ff8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ffc:	602b      	str	r3, [r5, #0]
 8003ffe:	bf18      	it	ne
 8004000:	b236      	sxthne	r6, r6
 8004002:	e7ef      	b.n	8003fe4 <_printf_i+0xbc>
 8004004:	682b      	ldr	r3, [r5, #0]
 8004006:	6820      	ldr	r0, [r4, #0]
 8004008:	1d19      	adds	r1, r3, #4
 800400a:	6029      	str	r1, [r5, #0]
 800400c:	0601      	lsls	r1, r0, #24
 800400e:	d501      	bpl.n	8004014 <_printf_i+0xec>
 8004010:	681e      	ldr	r6, [r3, #0]
 8004012:	e002      	b.n	800401a <_printf_i+0xf2>
 8004014:	0646      	lsls	r6, r0, #25
 8004016:	d5fb      	bpl.n	8004010 <_printf_i+0xe8>
 8004018:	881e      	ldrh	r6, [r3, #0]
 800401a:	2f6f      	cmp	r7, #111	; 0x6f
 800401c:	bf0c      	ite	eq
 800401e:	2308      	moveq	r3, #8
 8004020:	230a      	movne	r3, #10
 8004022:	4852      	ldr	r0, [pc, #328]	; (800416c <_printf_i+0x244>)
 8004024:	2100      	movs	r1, #0
 8004026:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800402a:	6865      	ldr	r5, [r4, #4]
 800402c:	2d00      	cmp	r5, #0
 800402e:	bfa8      	it	ge
 8004030:	6821      	ldrge	r1, [r4, #0]
 8004032:	60a5      	str	r5, [r4, #8]
 8004034:	bfa4      	itt	ge
 8004036:	f021 0104 	bicge.w	r1, r1, #4
 800403a:	6021      	strge	r1, [r4, #0]
 800403c:	b90e      	cbnz	r6, 8004042 <_printf_i+0x11a>
 800403e:	2d00      	cmp	r5, #0
 8004040:	d04d      	beq.n	80040de <_printf_i+0x1b6>
 8004042:	4615      	mov	r5, r2
 8004044:	fbb6 f1f3 	udiv	r1, r6, r3
 8004048:	fb03 6711 	mls	r7, r3, r1, r6
 800404c:	5dc7      	ldrb	r7, [r0, r7]
 800404e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004052:	4637      	mov	r7, r6
 8004054:	42bb      	cmp	r3, r7
 8004056:	460e      	mov	r6, r1
 8004058:	d9f4      	bls.n	8004044 <_printf_i+0x11c>
 800405a:	2b08      	cmp	r3, #8
 800405c:	d10b      	bne.n	8004076 <_printf_i+0x14e>
 800405e:	6823      	ldr	r3, [r4, #0]
 8004060:	07de      	lsls	r6, r3, #31
 8004062:	d508      	bpl.n	8004076 <_printf_i+0x14e>
 8004064:	6923      	ldr	r3, [r4, #16]
 8004066:	6861      	ldr	r1, [r4, #4]
 8004068:	4299      	cmp	r1, r3
 800406a:	bfde      	ittt	le
 800406c:	2330      	movle	r3, #48	; 0x30
 800406e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004072:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004076:	1b52      	subs	r2, r2, r5
 8004078:	6122      	str	r2, [r4, #16]
 800407a:	464b      	mov	r3, r9
 800407c:	4621      	mov	r1, r4
 800407e:	4640      	mov	r0, r8
 8004080:	f8cd a000 	str.w	sl, [sp]
 8004084:	aa03      	add	r2, sp, #12
 8004086:	f7ff fedf 	bl	8003e48 <_printf_common>
 800408a:	3001      	adds	r0, #1
 800408c:	d14c      	bne.n	8004128 <_printf_i+0x200>
 800408e:	f04f 30ff 	mov.w	r0, #4294967295
 8004092:	b004      	add	sp, #16
 8004094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004098:	4834      	ldr	r0, [pc, #208]	; (800416c <_printf_i+0x244>)
 800409a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800409e:	6829      	ldr	r1, [r5, #0]
 80040a0:	6823      	ldr	r3, [r4, #0]
 80040a2:	f851 6b04 	ldr.w	r6, [r1], #4
 80040a6:	6029      	str	r1, [r5, #0]
 80040a8:	061d      	lsls	r5, r3, #24
 80040aa:	d514      	bpl.n	80040d6 <_printf_i+0x1ae>
 80040ac:	07df      	lsls	r7, r3, #31
 80040ae:	bf44      	itt	mi
 80040b0:	f043 0320 	orrmi.w	r3, r3, #32
 80040b4:	6023      	strmi	r3, [r4, #0]
 80040b6:	b91e      	cbnz	r6, 80040c0 <_printf_i+0x198>
 80040b8:	6823      	ldr	r3, [r4, #0]
 80040ba:	f023 0320 	bic.w	r3, r3, #32
 80040be:	6023      	str	r3, [r4, #0]
 80040c0:	2310      	movs	r3, #16
 80040c2:	e7af      	b.n	8004024 <_printf_i+0xfc>
 80040c4:	6823      	ldr	r3, [r4, #0]
 80040c6:	f043 0320 	orr.w	r3, r3, #32
 80040ca:	6023      	str	r3, [r4, #0]
 80040cc:	2378      	movs	r3, #120	; 0x78
 80040ce:	4828      	ldr	r0, [pc, #160]	; (8004170 <_printf_i+0x248>)
 80040d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80040d4:	e7e3      	b.n	800409e <_printf_i+0x176>
 80040d6:	0659      	lsls	r1, r3, #25
 80040d8:	bf48      	it	mi
 80040da:	b2b6      	uxthmi	r6, r6
 80040dc:	e7e6      	b.n	80040ac <_printf_i+0x184>
 80040de:	4615      	mov	r5, r2
 80040e0:	e7bb      	b.n	800405a <_printf_i+0x132>
 80040e2:	682b      	ldr	r3, [r5, #0]
 80040e4:	6826      	ldr	r6, [r4, #0]
 80040e6:	1d18      	adds	r0, r3, #4
 80040e8:	6961      	ldr	r1, [r4, #20]
 80040ea:	6028      	str	r0, [r5, #0]
 80040ec:	0635      	lsls	r5, r6, #24
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	d501      	bpl.n	80040f6 <_printf_i+0x1ce>
 80040f2:	6019      	str	r1, [r3, #0]
 80040f4:	e002      	b.n	80040fc <_printf_i+0x1d4>
 80040f6:	0670      	lsls	r0, r6, #25
 80040f8:	d5fb      	bpl.n	80040f2 <_printf_i+0x1ca>
 80040fa:	8019      	strh	r1, [r3, #0]
 80040fc:	2300      	movs	r3, #0
 80040fe:	4615      	mov	r5, r2
 8004100:	6123      	str	r3, [r4, #16]
 8004102:	e7ba      	b.n	800407a <_printf_i+0x152>
 8004104:	682b      	ldr	r3, [r5, #0]
 8004106:	2100      	movs	r1, #0
 8004108:	1d1a      	adds	r2, r3, #4
 800410a:	602a      	str	r2, [r5, #0]
 800410c:	681d      	ldr	r5, [r3, #0]
 800410e:	6862      	ldr	r2, [r4, #4]
 8004110:	4628      	mov	r0, r5
 8004112:	f000 f82f 	bl	8004174 <memchr>
 8004116:	b108      	cbz	r0, 800411c <_printf_i+0x1f4>
 8004118:	1b40      	subs	r0, r0, r5
 800411a:	6060      	str	r0, [r4, #4]
 800411c:	6863      	ldr	r3, [r4, #4]
 800411e:	6123      	str	r3, [r4, #16]
 8004120:	2300      	movs	r3, #0
 8004122:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004126:	e7a8      	b.n	800407a <_printf_i+0x152>
 8004128:	462a      	mov	r2, r5
 800412a:	4649      	mov	r1, r9
 800412c:	4640      	mov	r0, r8
 800412e:	6923      	ldr	r3, [r4, #16]
 8004130:	47d0      	blx	sl
 8004132:	3001      	adds	r0, #1
 8004134:	d0ab      	beq.n	800408e <_printf_i+0x166>
 8004136:	6823      	ldr	r3, [r4, #0]
 8004138:	079b      	lsls	r3, r3, #30
 800413a:	d413      	bmi.n	8004164 <_printf_i+0x23c>
 800413c:	68e0      	ldr	r0, [r4, #12]
 800413e:	9b03      	ldr	r3, [sp, #12]
 8004140:	4298      	cmp	r0, r3
 8004142:	bfb8      	it	lt
 8004144:	4618      	movlt	r0, r3
 8004146:	e7a4      	b.n	8004092 <_printf_i+0x16a>
 8004148:	2301      	movs	r3, #1
 800414a:	4632      	mov	r2, r6
 800414c:	4649      	mov	r1, r9
 800414e:	4640      	mov	r0, r8
 8004150:	47d0      	blx	sl
 8004152:	3001      	adds	r0, #1
 8004154:	d09b      	beq.n	800408e <_printf_i+0x166>
 8004156:	3501      	adds	r5, #1
 8004158:	68e3      	ldr	r3, [r4, #12]
 800415a:	9903      	ldr	r1, [sp, #12]
 800415c:	1a5b      	subs	r3, r3, r1
 800415e:	42ab      	cmp	r3, r5
 8004160:	dcf2      	bgt.n	8004148 <_printf_i+0x220>
 8004162:	e7eb      	b.n	800413c <_printf_i+0x214>
 8004164:	2500      	movs	r5, #0
 8004166:	f104 0619 	add.w	r6, r4, #25
 800416a:	e7f5      	b.n	8004158 <_printf_i+0x230>
 800416c:	0800467b 	.word	0x0800467b
 8004170:	0800468c 	.word	0x0800468c

08004174 <memchr>:
 8004174:	4603      	mov	r3, r0
 8004176:	b510      	push	{r4, lr}
 8004178:	b2c9      	uxtb	r1, r1
 800417a:	4402      	add	r2, r0
 800417c:	4293      	cmp	r3, r2
 800417e:	4618      	mov	r0, r3
 8004180:	d101      	bne.n	8004186 <memchr+0x12>
 8004182:	2000      	movs	r0, #0
 8004184:	e003      	b.n	800418e <memchr+0x1a>
 8004186:	7804      	ldrb	r4, [r0, #0]
 8004188:	3301      	adds	r3, #1
 800418a:	428c      	cmp	r4, r1
 800418c:	d1f6      	bne.n	800417c <memchr+0x8>
 800418e:	bd10      	pop	{r4, pc}

08004190 <memcpy>:
 8004190:	440a      	add	r2, r1
 8004192:	4291      	cmp	r1, r2
 8004194:	f100 33ff 	add.w	r3, r0, #4294967295
 8004198:	d100      	bne.n	800419c <memcpy+0xc>
 800419a:	4770      	bx	lr
 800419c:	b510      	push	{r4, lr}
 800419e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041a2:	4291      	cmp	r1, r2
 80041a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041a8:	d1f9      	bne.n	800419e <memcpy+0xe>
 80041aa:	bd10      	pop	{r4, pc}

080041ac <memmove>:
 80041ac:	4288      	cmp	r0, r1
 80041ae:	b510      	push	{r4, lr}
 80041b0:	eb01 0402 	add.w	r4, r1, r2
 80041b4:	d902      	bls.n	80041bc <memmove+0x10>
 80041b6:	4284      	cmp	r4, r0
 80041b8:	4623      	mov	r3, r4
 80041ba:	d807      	bhi.n	80041cc <memmove+0x20>
 80041bc:	1e43      	subs	r3, r0, #1
 80041be:	42a1      	cmp	r1, r4
 80041c0:	d008      	beq.n	80041d4 <memmove+0x28>
 80041c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80041c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80041ca:	e7f8      	b.n	80041be <memmove+0x12>
 80041cc:	4601      	mov	r1, r0
 80041ce:	4402      	add	r2, r0
 80041d0:	428a      	cmp	r2, r1
 80041d2:	d100      	bne.n	80041d6 <memmove+0x2a>
 80041d4:	bd10      	pop	{r4, pc}
 80041d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80041da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80041de:	e7f7      	b.n	80041d0 <memmove+0x24>

080041e0 <_free_r>:
 80041e0:	b538      	push	{r3, r4, r5, lr}
 80041e2:	4605      	mov	r5, r0
 80041e4:	2900      	cmp	r1, #0
 80041e6:	d040      	beq.n	800426a <_free_r+0x8a>
 80041e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041ec:	1f0c      	subs	r4, r1, #4
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	bfb8      	it	lt
 80041f2:	18e4      	addlt	r4, r4, r3
 80041f4:	f000 f910 	bl	8004418 <__malloc_lock>
 80041f8:	4a1c      	ldr	r2, [pc, #112]	; (800426c <_free_r+0x8c>)
 80041fa:	6813      	ldr	r3, [r2, #0]
 80041fc:	b933      	cbnz	r3, 800420c <_free_r+0x2c>
 80041fe:	6063      	str	r3, [r4, #4]
 8004200:	6014      	str	r4, [r2, #0]
 8004202:	4628      	mov	r0, r5
 8004204:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004208:	f000 b90c 	b.w	8004424 <__malloc_unlock>
 800420c:	42a3      	cmp	r3, r4
 800420e:	d908      	bls.n	8004222 <_free_r+0x42>
 8004210:	6820      	ldr	r0, [r4, #0]
 8004212:	1821      	adds	r1, r4, r0
 8004214:	428b      	cmp	r3, r1
 8004216:	bf01      	itttt	eq
 8004218:	6819      	ldreq	r1, [r3, #0]
 800421a:	685b      	ldreq	r3, [r3, #4]
 800421c:	1809      	addeq	r1, r1, r0
 800421e:	6021      	streq	r1, [r4, #0]
 8004220:	e7ed      	b.n	80041fe <_free_r+0x1e>
 8004222:	461a      	mov	r2, r3
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	b10b      	cbz	r3, 800422c <_free_r+0x4c>
 8004228:	42a3      	cmp	r3, r4
 800422a:	d9fa      	bls.n	8004222 <_free_r+0x42>
 800422c:	6811      	ldr	r1, [r2, #0]
 800422e:	1850      	adds	r0, r2, r1
 8004230:	42a0      	cmp	r0, r4
 8004232:	d10b      	bne.n	800424c <_free_r+0x6c>
 8004234:	6820      	ldr	r0, [r4, #0]
 8004236:	4401      	add	r1, r0
 8004238:	1850      	adds	r0, r2, r1
 800423a:	4283      	cmp	r3, r0
 800423c:	6011      	str	r1, [r2, #0]
 800423e:	d1e0      	bne.n	8004202 <_free_r+0x22>
 8004240:	6818      	ldr	r0, [r3, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	4401      	add	r1, r0
 8004246:	6011      	str	r1, [r2, #0]
 8004248:	6053      	str	r3, [r2, #4]
 800424a:	e7da      	b.n	8004202 <_free_r+0x22>
 800424c:	d902      	bls.n	8004254 <_free_r+0x74>
 800424e:	230c      	movs	r3, #12
 8004250:	602b      	str	r3, [r5, #0]
 8004252:	e7d6      	b.n	8004202 <_free_r+0x22>
 8004254:	6820      	ldr	r0, [r4, #0]
 8004256:	1821      	adds	r1, r4, r0
 8004258:	428b      	cmp	r3, r1
 800425a:	bf01      	itttt	eq
 800425c:	6819      	ldreq	r1, [r3, #0]
 800425e:	685b      	ldreq	r3, [r3, #4]
 8004260:	1809      	addeq	r1, r1, r0
 8004262:	6021      	streq	r1, [r4, #0]
 8004264:	6063      	str	r3, [r4, #4]
 8004266:	6054      	str	r4, [r2, #4]
 8004268:	e7cb      	b.n	8004202 <_free_r+0x22>
 800426a:	bd38      	pop	{r3, r4, r5, pc}
 800426c:	20000188 	.word	0x20000188

08004270 <sbrk_aligned>:
 8004270:	b570      	push	{r4, r5, r6, lr}
 8004272:	4e0e      	ldr	r6, [pc, #56]	; (80042ac <sbrk_aligned+0x3c>)
 8004274:	460c      	mov	r4, r1
 8004276:	6831      	ldr	r1, [r6, #0]
 8004278:	4605      	mov	r5, r0
 800427a:	b911      	cbnz	r1, 8004282 <sbrk_aligned+0x12>
 800427c:	f000 f8bc 	bl	80043f8 <_sbrk_r>
 8004280:	6030      	str	r0, [r6, #0]
 8004282:	4621      	mov	r1, r4
 8004284:	4628      	mov	r0, r5
 8004286:	f000 f8b7 	bl	80043f8 <_sbrk_r>
 800428a:	1c43      	adds	r3, r0, #1
 800428c:	d00a      	beq.n	80042a4 <sbrk_aligned+0x34>
 800428e:	1cc4      	adds	r4, r0, #3
 8004290:	f024 0403 	bic.w	r4, r4, #3
 8004294:	42a0      	cmp	r0, r4
 8004296:	d007      	beq.n	80042a8 <sbrk_aligned+0x38>
 8004298:	1a21      	subs	r1, r4, r0
 800429a:	4628      	mov	r0, r5
 800429c:	f000 f8ac 	bl	80043f8 <_sbrk_r>
 80042a0:	3001      	adds	r0, #1
 80042a2:	d101      	bne.n	80042a8 <sbrk_aligned+0x38>
 80042a4:	f04f 34ff 	mov.w	r4, #4294967295
 80042a8:	4620      	mov	r0, r4
 80042aa:	bd70      	pop	{r4, r5, r6, pc}
 80042ac:	2000018c 	.word	0x2000018c

080042b0 <_malloc_r>:
 80042b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042b4:	1ccd      	adds	r5, r1, #3
 80042b6:	f025 0503 	bic.w	r5, r5, #3
 80042ba:	3508      	adds	r5, #8
 80042bc:	2d0c      	cmp	r5, #12
 80042be:	bf38      	it	cc
 80042c0:	250c      	movcc	r5, #12
 80042c2:	2d00      	cmp	r5, #0
 80042c4:	4607      	mov	r7, r0
 80042c6:	db01      	blt.n	80042cc <_malloc_r+0x1c>
 80042c8:	42a9      	cmp	r1, r5
 80042ca:	d905      	bls.n	80042d8 <_malloc_r+0x28>
 80042cc:	230c      	movs	r3, #12
 80042ce:	2600      	movs	r6, #0
 80042d0:	603b      	str	r3, [r7, #0]
 80042d2:	4630      	mov	r0, r6
 80042d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042d8:	4e2e      	ldr	r6, [pc, #184]	; (8004394 <_malloc_r+0xe4>)
 80042da:	f000 f89d 	bl	8004418 <__malloc_lock>
 80042de:	6833      	ldr	r3, [r6, #0]
 80042e0:	461c      	mov	r4, r3
 80042e2:	bb34      	cbnz	r4, 8004332 <_malloc_r+0x82>
 80042e4:	4629      	mov	r1, r5
 80042e6:	4638      	mov	r0, r7
 80042e8:	f7ff ffc2 	bl	8004270 <sbrk_aligned>
 80042ec:	1c43      	adds	r3, r0, #1
 80042ee:	4604      	mov	r4, r0
 80042f0:	d14d      	bne.n	800438e <_malloc_r+0xde>
 80042f2:	6834      	ldr	r4, [r6, #0]
 80042f4:	4626      	mov	r6, r4
 80042f6:	2e00      	cmp	r6, #0
 80042f8:	d140      	bne.n	800437c <_malloc_r+0xcc>
 80042fa:	6823      	ldr	r3, [r4, #0]
 80042fc:	4631      	mov	r1, r6
 80042fe:	4638      	mov	r0, r7
 8004300:	eb04 0803 	add.w	r8, r4, r3
 8004304:	f000 f878 	bl	80043f8 <_sbrk_r>
 8004308:	4580      	cmp	r8, r0
 800430a:	d13a      	bne.n	8004382 <_malloc_r+0xd2>
 800430c:	6821      	ldr	r1, [r4, #0]
 800430e:	3503      	adds	r5, #3
 8004310:	1a6d      	subs	r5, r5, r1
 8004312:	f025 0503 	bic.w	r5, r5, #3
 8004316:	3508      	adds	r5, #8
 8004318:	2d0c      	cmp	r5, #12
 800431a:	bf38      	it	cc
 800431c:	250c      	movcc	r5, #12
 800431e:	4638      	mov	r0, r7
 8004320:	4629      	mov	r1, r5
 8004322:	f7ff ffa5 	bl	8004270 <sbrk_aligned>
 8004326:	3001      	adds	r0, #1
 8004328:	d02b      	beq.n	8004382 <_malloc_r+0xd2>
 800432a:	6823      	ldr	r3, [r4, #0]
 800432c:	442b      	add	r3, r5
 800432e:	6023      	str	r3, [r4, #0]
 8004330:	e00e      	b.n	8004350 <_malloc_r+0xa0>
 8004332:	6822      	ldr	r2, [r4, #0]
 8004334:	1b52      	subs	r2, r2, r5
 8004336:	d41e      	bmi.n	8004376 <_malloc_r+0xc6>
 8004338:	2a0b      	cmp	r2, #11
 800433a:	d916      	bls.n	800436a <_malloc_r+0xba>
 800433c:	1961      	adds	r1, r4, r5
 800433e:	42a3      	cmp	r3, r4
 8004340:	6025      	str	r5, [r4, #0]
 8004342:	bf18      	it	ne
 8004344:	6059      	strne	r1, [r3, #4]
 8004346:	6863      	ldr	r3, [r4, #4]
 8004348:	bf08      	it	eq
 800434a:	6031      	streq	r1, [r6, #0]
 800434c:	5162      	str	r2, [r4, r5]
 800434e:	604b      	str	r3, [r1, #4]
 8004350:	4638      	mov	r0, r7
 8004352:	f104 060b 	add.w	r6, r4, #11
 8004356:	f000 f865 	bl	8004424 <__malloc_unlock>
 800435a:	f026 0607 	bic.w	r6, r6, #7
 800435e:	1d23      	adds	r3, r4, #4
 8004360:	1af2      	subs	r2, r6, r3
 8004362:	d0b6      	beq.n	80042d2 <_malloc_r+0x22>
 8004364:	1b9b      	subs	r3, r3, r6
 8004366:	50a3      	str	r3, [r4, r2]
 8004368:	e7b3      	b.n	80042d2 <_malloc_r+0x22>
 800436a:	6862      	ldr	r2, [r4, #4]
 800436c:	42a3      	cmp	r3, r4
 800436e:	bf0c      	ite	eq
 8004370:	6032      	streq	r2, [r6, #0]
 8004372:	605a      	strne	r2, [r3, #4]
 8004374:	e7ec      	b.n	8004350 <_malloc_r+0xa0>
 8004376:	4623      	mov	r3, r4
 8004378:	6864      	ldr	r4, [r4, #4]
 800437a:	e7b2      	b.n	80042e2 <_malloc_r+0x32>
 800437c:	4634      	mov	r4, r6
 800437e:	6876      	ldr	r6, [r6, #4]
 8004380:	e7b9      	b.n	80042f6 <_malloc_r+0x46>
 8004382:	230c      	movs	r3, #12
 8004384:	4638      	mov	r0, r7
 8004386:	603b      	str	r3, [r7, #0]
 8004388:	f000 f84c 	bl	8004424 <__malloc_unlock>
 800438c:	e7a1      	b.n	80042d2 <_malloc_r+0x22>
 800438e:	6025      	str	r5, [r4, #0]
 8004390:	e7de      	b.n	8004350 <_malloc_r+0xa0>
 8004392:	bf00      	nop
 8004394:	20000188 	.word	0x20000188

08004398 <_realloc_r>:
 8004398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800439c:	4680      	mov	r8, r0
 800439e:	4614      	mov	r4, r2
 80043a0:	460e      	mov	r6, r1
 80043a2:	b921      	cbnz	r1, 80043ae <_realloc_r+0x16>
 80043a4:	4611      	mov	r1, r2
 80043a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043aa:	f7ff bf81 	b.w	80042b0 <_malloc_r>
 80043ae:	b92a      	cbnz	r2, 80043bc <_realloc_r+0x24>
 80043b0:	f7ff ff16 	bl	80041e0 <_free_r>
 80043b4:	4625      	mov	r5, r4
 80043b6:	4628      	mov	r0, r5
 80043b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043bc:	f000 f838 	bl	8004430 <_malloc_usable_size_r>
 80043c0:	4284      	cmp	r4, r0
 80043c2:	4607      	mov	r7, r0
 80043c4:	d802      	bhi.n	80043cc <_realloc_r+0x34>
 80043c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80043ca:	d812      	bhi.n	80043f2 <_realloc_r+0x5a>
 80043cc:	4621      	mov	r1, r4
 80043ce:	4640      	mov	r0, r8
 80043d0:	f7ff ff6e 	bl	80042b0 <_malloc_r>
 80043d4:	4605      	mov	r5, r0
 80043d6:	2800      	cmp	r0, #0
 80043d8:	d0ed      	beq.n	80043b6 <_realloc_r+0x1e>
 80043da:	42bc      	cmp	r4, r7
 80043dc:	4622      	mov	r2, r4
 80043de:	4631      	mov	r1, r6
 80043e0:	bf28      	it	cs
 80043e2:	463a      	movcs	r2, r7
 80043e4:	f7ff fed4 	bl	8004190 <memcpy>
 80043e8:	4631      	mov	r1, r6
 80043ea:	4640      	mov	r0, r8
 80043ec:	f7ff fef8 	bl	80041e0 <_free_r>
 80043f0:	e7e1      	b.n	80043b6 <_realloc_r+0x1e>
 80043f2:	4635      	mov	r5, r6
 80043f4:	e7df      	b.n	80043b6 <_realloc_r+0x1e>
	...

080043f8 <_sbrk_r>:
 80043f8:	b538      	push	{r3, r4, r5, lr}
 80043fa:	2300      	movs	r3, #0
 80043fc:	4d05      	ldr	r5, [pc, #20]	; (8004414 <_sbrk_r+0x1c>)
 80043fe:	4604      	mov	r4, r0
 8004400:	4608      	mov	r0, r1
 8004402:	602b      	str	r3, [r5, #0]
 8004404:	f7fd f9d2 	bl	80017ac <_sbrk>
 8004408:	1c43      	adds	r3, r0, #1
 800440a:	d102      	bne.n	8004412 <_sbrk_r+0x1a>
 800440c:	682b      	ldr	r3, [r5, #0]
 800440e:	b103      	cbz	r3, 8004412 <_sbrk_r+0x1a>
 8004410:	6023      	str	r3, [r4, #0]
 8004412:	bd38      	pop	{r3, r4, r5, pc}
 8004414:	20000190 	.word	0x20000190

08004418 <__malloc_lock>:
 8004418:	4801      	ldr	r0, [pc, #4]	; (8004420 <__malloc_lock+0x8>)
 800441a:	f000 b811 	b.w	8004440 <__retarget_lock_acquire_recursive>
 800441e:	bf00      	nop
 8004420:	20000194 	.word	0x20000194

08004424 <__malloc_unlock>:
 8004424:	4801      	ldr	r0, [pc, #4]	; (800442c <__malloc_unlock+0x8>)
 8004426:	f000 b80c 	b.w	8004442 <__retarget_lock_release_recursive>
 800442a:	bf00      	nop
 800442c:	20000194 	.word	0x20000194

08004430 <_malloc_usable_size_r>:
 8004430:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004434:	1f18      	subs	r0, r3, #4
 8004436:	2b00      	cmp	r3, #0
 8004438:	bfbc      	itt	lt
 800443a:	580b      	ldrlt	r3, [r1, r0]
 800443c:	18c0      	addlt	r0, r0, r3
 800443e:	4770      	bx	lr

08004440 <__retarget_lock_acquire_recursive>:
 8004440:	4770      	bx	lr

08004442 <__retarget_lock_release_recursive>:
 8004442:	4770      	bx	lr

08004444 <sqrt>:
 8004444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004446:	4606      	mov	r6, r0
 8004448:	460f      	mov	r7, r1
 800444a:	f000 f81f 	bl	800448c <__ieee754_sqrt>
 800444e:	4632      	mov	r2, r6
 8004450:	4604      	mov	r4, r0
 8004452:	460d      	mov	r5, r1
 8004454:	463b      	mov	r3, r7
 8004456:	4630      	mov	r0, r6
 8004458:	4639      	mov	r1, r7
 800445a:	f7fc facf 	bl	80009fc <__aeabi_dcmpun>
 800445e:	b990      	cbnz	r0, 8004486 <sqrt+0x42>
 8004460:	2200      	movs	r2, #0
 8004462:	2300      	movs	r3, #0
 8004464:	4630      	mov	r0, r6
 8004466:	4639      	mov	r1, r7
 8004468:	f7fc faa0 	bl	80009ac <__aeabi_dcmplt>
 800446c:	b158      	cbz	r0, 8004486 <sqrt+0x42>
 800446e:	f7ff fb3d 	bl	8003aec <__errno>
 8004472:	2321      	movs	r3, #33	; 0x21
 8004474:	2200      	movs	r2, #0
 8004476:	6003      	str	r3, [r0, #0]
 8004478:	2300      	movs	r3, #0
 800447a:	4610      	mov	r0, r2
 800447c:	4619      	mov	r1, r3
 800447e:	f7fc f94d 	bl	800071c <__aeabi_ddiv>
 8004482:	4604      	mov	r4, r0
 8004484:	460d      	mov	r5, r1
 8004486:	4620      	mov	r0, r4
 8004488:	4629      	mov	r1, r5
 800448a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800448c <__ieee754_sqrt>:
 800448c:	f8df c158 	ldr.w	ip, [pc, #344]	; 80045e8 <__ieee754_sqrt+0x15c>
 8004490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004494:	ea3c 0c01 	bics.w	ip, ip, r1
 8004498:	4606      	mov	r6, r0
 800449a:	460d      	mov	r5, r1
 800449c:	460c      	mov	r4, r1
 800449e:	460a      	mov	r2, r1
 80044a0:	4607      	mov	r7, r0
 80044a2:	4603      	mov	r3, r0
 80044a4:	d10f      	bne.n	80044c6 <__ieee754_sqrt+0x3a>
 80044a6:	4602      	mov	r2, r0
 80044a8:	460b      	mov	r3, r1
 80044aa:	f7fc f80d 	bl	80004c8 <__aeabi_dmul>
 80044ae:	4602      	mov	r2, r0
 80044b0:	460b      	mov	r3, r1
 80044b2:	4630      	mov	r0, r6
 80044b4:	4629      	mov	r1, r5
 80044b6:	f7fb fe51 	bl	800015c <__adddf3>
 80044ba:	4606      	mov	r6, r0
 80044bc:	460d      	mov	r5, r1
 80044be:	4630      	mov	r0, r6
 80044c0:	4629      	mov	r1, r5
 80044c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044c6:	2900      	cmp	r1, #0
 80044c8:	dc0e      	bgt.n	80044e8 <__ieee754_sqrt+0x5c>
 80044ca:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 80044ce:	ea5c 0707 	orrs.w	r7, ip, r7
 80044d2:	d0f4      	beq.n	80044be <__ieee754_sqrt+0x32>
 80044d4:	b141      	cbz	r1, 80044e8 <__ieee754_sqrt+0x5c>
 80044d6:	4602      	mov	r2, r0
 80044d8:	460b      	mov	r3, r1
 80044da:	f7fb fe3d 	bl	8000158 <__aeabi_dsub>
 80044de:	4602      	mov	r2, r0
 80044e0:	460b      	mov	r3, r1
 80044e2:	f7fc f91b 	bl	800071c <__aeabi_ddiv>
 80044e6:	e7e8      	b.n	80044ba <__ieee754_sqrt+0x2e>
 80044e8:	1521      	asrs	r1, r4, #20
 80044ea:	d075      	beq.n	80045d8 <__ieee754_sqrt+0x14c>
 80044ec:	07cc      	lsls	r4, r1, #31
 80044ee:	f04f 0400 	mov.w	r4, #0
 80044f2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80044f6:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 80044fa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80044fe:	bf5e      	ittt	pl
 8004500:	0fd9      	lsrpl	r1, r3, #31
 8004502:	005b      	lslpl	r3, r3, #1
 8004504:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8004508:	0fd9      	lsrs	r1, r3, #31
 800450a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800450e:	2516      	movs	r5, #22
 8004510:	4620      	mov	r0, r4
 8004512:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004516:	107f      	asrs	r7, r7, #1
 8004518:	005b      	lsls	r3, r3, #1
 800451a:	1846      	adds	r6, r0, r1
 800451c:	4296      	cmp	r6, r2
 800451e:	bfde      	ittt	le
 8004520:	1b92      	suble	r2, r2, r6
 8004522:	1870      	addle	r0, r6, r1
 8004524:	1864      	addle	r4, r4, r1
 8004526:	0052      	lsls	r2, r2, #1
 8004528:	3d01      	subs	r5, #1
 800452a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800452e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8004532:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004536:	d1f0      	bne.n	800451a <__ieee754_sqrt+0x8e>
 8004538:	4629      	mov	r1, r5
 800453a:	f04f 0e20 	mov.w	lr, #32
 800453e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004542:	4282      	cmp	r2, r0
 8004544:	eb06 0c05 	add.w	ip, r6, r5
 8004548:	dc02      	bgt.n	8004550 <__ieee754_sqrt+0xc4>
 800454a:	d113      	bne.n	8004574 <__ieee754_sqrt+0xe8>
 800454c:	459c      	cmp	ip, r3
 800454e:	d811      	bhi.n	8004574 <__ieee754_sqrt+0xe8>
 8004550:	f1bc 0f00 	cmp.w	ip, #0
 8004554:	eb0c 0506 	add.w	r5, ip, r6
 8004558:	da43      	bge.n	80045e2 <__ieee754_sqrt+0x156>
 800455a:	2d00      	cmp	r5, #0
 800455c:	db41      	blt.n	80045e2 <__ieee754_sqrt+0x156>
 800455e:	f100 0801 	add.w	r8, r0, #1
 8004562:	1a12      	subs	r2, r2, r0
 8004564:	4640      	mov	r0, r8
 8004566:	459c      	cmp	ip, r3
 8004568:	bf88      	it	hi
 800456a:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800456e:	eba3 030c 	sub.w	r3, r3, ip
 8004572:	4431      	add	r1, r6
 8004574:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8004578:	f1be 0e01 	subs.w	lr, lr, #1
 800457c:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8004580:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004584:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004588:	d1db      	bne.n	8004542 <__ieee754_sqrt+0xb6>
 800458a:	4313      	orrs	r3, r2
 800458c:	d006      	beq.n	800459c <__ieee754_sqrt+0x110>
 800458e:	1c48      	adds	r0, r1, #1
 8004590:	bf0b      	itete	eq
 8004592:	4671      	moveq	r1, lr
 8004594:	3101      	addne	r1, #1
 8004596:	3401      	addeq	r4, #1
 8004598:	f021 0101 	bicne.w	r1, r1, #1
 800459c:	1063      	asrs	r3, r4, #1
 800459e:	0849      	lsrs	r1, r1, #1
 80045a0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80045a4:	07e2      	lsls	r2, r4, #31
 80045a6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80045aa:	bf48      	it	mi
 80045ac:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80045b0:	460e      	mov	r6, r1
 80045b2:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80045b6:	e782      	b.n	80044be <__ieee754_sqrt+0x32>
 80045b8:	0ada      	lsrs	r2, r3, #11
 80045ba:	3815      	subs	r0, #21
 80045bc:	055b      	lsls	r3, r3, #21
 80045be:	2a00      	cmp	r2, #0
 80045c0:	d0fa      	beq.n	80045b8 <__ieee754_sqrt+0x12c>
 80045c2:	02d5      	lsls	r5, r2, #11
 80045c4:	d50a      	bpl.n	80045dc <__ieee754_sqrt+0x150>
 80045c6:	f1c1 0420 	rsb	r4, r1, #32
 80045ca:	fa23 f404 	lsr.w	r4, r3, r4
 80045ce:	1e4d      	subs	r5, r1, #1
 80045d0:	408b      	lsls	r3, r1
 80045d2:	4322      	orrs	r2, r4
 80045d4:	1b41      	subs	r1, r0, r5
 80045d6:	e789      	b.n	80044ec <__ieee754_sqrt+0x60>
 80045d8:	4608      	mov	r0, r1
 80045da:	e7f0      	b.n	80045be <__ieee754_sqrt+0x132>
 80045dc:	0052      	lsls	r2, r2, #1
 80045de:	3101      	adds	r1, #1
 80045e0:	e7ef      	b.n	80045c2 <__ieee754_sqrt+0x136>
 80045e2:	4680      	mov	r8, r0
 80045e4:	e7bd      	b.n	8004562 <__ieee754_sqrt+0xd6>
 80045e6:	bf00      	nop
 80045e8:	7ff00000 	.word	0x7ff00000

080045ec <_init>:
 80045ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ee:	bf00      	nop
 80045f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045f2:	bc08      	pop	{r3}
 80045f4:	469e      	mov	lr, r3
 80045f6:	4770      	bx	lr

080045f8 <_fini>:
 80045f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045fa:	bf00      	nop
 80045fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045fe:	bc08      	pop	{r3}
 8004600:	469e      	mov	lr, r3
 8004602:	4770      	bx	lr
