// Seed: 3999221130
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wire id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output wire id_8,
    output tri1 id_9,
    output supply1 id_10,
    input tri1 id_11,
    output supply1 id_12,
    input uwire id_13,
    input wire id_14,
    output uwire module_0,
    input uwire id_16,
    output wor id_17
);
  assign id_8 = 1'b0;
  logic id_19;
  wire  id_20 = id_19;
  generate
    `undef pp_21
  endgenerate
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    input wire id_6,
    output logic id_7,
    input tri0 id_8,
    input wor id_9,
    input supply1 id_10,
    input wire id_11
);
  always @(posedge -1'b0 or id_2) begin : LABEL_0
    id_7 = -1'b0;
  end
  module_0 modCall_1 (
      id_1,
      id_4,
      id_8,
      id_1,
      id_1,
      id_5,
      id_5,
      id_9,
      id_1,
      id_1,
      id_1,
      id_10,
      id_1,
      id_0,
      id_10,
      id_1,
      id_5,
      id_1
  );
  assign modCall_1.id_5 = 0;
  logic id_13;
endmodule
