# My_Analogs
- Practice Problems from VLSI Labs

# Experiment 1 : CMOS Inverter

## CMOS Inverter Schematic 1

<img width="1366" height="768" alt="Screenshot (775)" src="https://github.com/user-attachments/assets/d7849e6f-f49b-4b41-8e12-fe0f01f20678" />

## CMOS Inverter Schematic 2

<img width="1366" height="768" alt="Screenshot (773)" src="https://github.com/user-attachments/assets/83c20512-a06e-400e-b640-7eafa2c8d3b5" />

## Simulated Signals 

<img width="1366" height="768" alt="Screenshot (774)" src="https://github.com/user-attachments/assets/62fc7871-2271-4519-8d98-efade6107a4f" />


# Experiment 2 : CMOS NAND

## CMOS NAND Schematic -1 

<img width="1366" height="768" alt="Screenshot (786)" src="https://github.com/user-attachments/assets/d35e639b-e720-4c5a-89c4-dfe50d66d1dc" />


## CMOS NAND Schematic - 2

<img width="1366" height="768" alt="Screenshot (787)" src="https://github.com/user-attachments/assets/5ea49df5-072d-4151-b927-b5143b326949" />


## Simulation Results 

<img width="1366" height="768" alt="Screenshot (788)" src="https://github.com/user-attachments/assets/40ab2979-4ec4-4b83-a5d4-5d639bb4392e" />





