{"vcs1":{"timestamp_begin":1730391103.557061918, "rt":2.99, "ut":0.56, "st":0.32}}
{"vcselab":{"timestamp_begin":1730391106.648257418, "rt":2.45, "ut":0.29, "st":0.23}}
{"link":{"timestamp_begin":1730391109.192065505, "rt":0.39, "ut":0.15, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730391102.732189603}
{"VCS_COMP_START_TIME": 1730391102.732189603}
{"VCS_COMP_END_TIME": 1730391110.991539018}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 330952}}
{"stitch_vcselab": {"peak_mem": 223360}}
