\hypertarget{group___r_c_c___system___clock___source___status}{}\doxysection{System Clock Source Status}
\label{group___r_c_c___system___clock___source___status}\index{System Clock Source Status@{System Clock Source Status}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga73bf4d57a74eac57757821bc1e2af64b}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+CSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9224f51c8ff898d674651e0d1f42cb17}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+CSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776d54497552ddb777f9bb98a1c6af24}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___system___clock___source___status_ga73bf4d57a74eac57757821bc1e2af64b}\label{group___r_c_c___system___clock___source___status_ga73bf4d57a74eac57757821bc1e2af64b}} 
\index{System Clock Source Status@{System Clock Source Status}!RCC\_SYSCLKSOURCE\_STATUS\_CSI@{RCC\_SYSCLKSOURCE\_STATUS\_CSI}}
\index{RCC\_SYSCLKSOURCE\_STATUS\_CSI@{RCC\_SYSCLKSOURCE\_STATUS\_CSI}!System Clock Source Status@{System Clock Source Status}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_STATUS\_CSI}{RCC\_SYSCLKSOURCE\_STATUS\_CSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+CSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9224f51c8ff898d674651e0d1f42cb17}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+CSI}}}

CSI used as system clock 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00340}{340}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}\label{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}} 
\index{System Clock Source Status@{System Clock Source Status}!RCC\_SYSCLKSOURCE\_STATUS\_HSE@{RCC\_SYSCLKSOURCE\_STATUS\_HSE}}
\index{RCC\_SYSCLKSOURCE\_STATUS\_HSE@{RCC\_SYSCLKSOURCE\_STATUS\_HSE}!System Clock Source Status@{System Clock Source Status}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_STATUS\_HSE}{RCC\_SYSCLKSOURCE\_STATUS\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}}

HSE used as system clock 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00342}{342}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}\label{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}} 
\index{System Clock Source Status@{System Clock Source Status}!RCC\_SYSCLKSOURCE\_STATUS\_HSI@{RCC\_SYSCLKSOURCE\_STATUS\_HSI}}
\index{RCC\_SYSCLKSOURCE\_STATUS\_HSI@{RCC\_SYSCLKSOURCE\_STATUS\_HSI}!System Clock Source Status@{System Clock Source Status}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_STATUS\_HSI}{RCC\_SYSCLKSOURCE\_STATUS\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}}

HSI used as system clock 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00341}{341}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}\label{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}} 
\index{System Clock Source Status@{System Clock Source Status}!RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK@{RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK}}
\index{RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK@{RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK}!System Clock Source Status@{System Clock Source Status}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK}{RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776d54497552ddb777f9bb98a1c6af24}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL1}}}

PLL1 used as system clock 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00343}{343}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

