m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/questasim64_10.7c/examples/VERILOG CODES/VERILOG TEST 1
T_opt
!s110 1756981441
VEcdA6_kE[YjDH7GI@0I`X2
04 2 4 work DT fast 0
=1-84144d0ea3d5-68b968c1-16b-2b58
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
vDT
!s110 1756981439
!i10b 1
!s100 K2Q;bWF40TmKeIH<I;GF90
I;`L`]ZC0fL][3NPblR9Q73
VDg1SIo80bB@j0V0VzS_@n1
R0
w1756981264
8DT.v
FDT.v
L0 1
OL;L;10.7c;67
r1
!s85 0
31
!s108 1756981439.000000
!s107 DT.v|
!s90 DT.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@d@t
