/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 704 200)
	(text "processor" (rect 323 -1 363 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 184 20 196)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 61 46 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 320 72)(line_width 1))
	)
	(port
		(pt 0 152)
		(input)
		(text "uart_0_rxd" (rect 0 0 44 12)(font "Arial" (font_size 8)))
		(text "uart_0_rxd" (rect 4 141 64 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 320 152)(line_width 1))
	)
	(port
		(pt 0 112)
		(output)
		(text "my_register_slave_interface_0_conduit_end_readdata[31..0]" (rect 0 0 244 12)(font "Arial" (font_size 8)))
		(text "my_register_slave_interface_0_conduit_end_readdata[31..0]" (rect 4 101 346 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 320 112)(line_width 3))
	)
	(port
		(pt 0 168)
		(output)
		(text "uart_0_txd" (rect 0 0 43 12)(font "Arial" (font_size 8)))
		(text "uart_0_txd" (rect 4 157 64 168)(font "Arial" (font_size 8)))
		(line (pt 0 168)(pt 320 168)(line_width 1))
	)
	(drawing
		(text "clk" (rect 305 43 628 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 325 67 668 144)(font "Arial" (color 0 0 0)))
		(text "my_register_slave_interface_0_conduit_end" (rect 61 83 368 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "readdata" (rect 325 107 698 224)(font "Arial" (color 0 0 0)))
		(text "uart_0" (rect 283 123 602 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "rxd" (rect 325 147 668 304)(font "Arial" (color 0 0 0)))
		(text "txd" (rect 325 163 668 336)(font "Arial" (color 0 0 0)))
		(text " processor " (rect 658 184 1382 378)(font "Arial" ))
		(line (pt 320 32)(pt 384 32)(line_width 1))
		(line (pt 384 32)(pt 384 184)(line_width 1))
		(line (pt 320 184)(pt 384 184)(line_width 1))
		(line (pt 320 32)(pt 320 184)(line_width 1))
		(line (pt 321 52)(pt 321 76)(line_width 1))
		(line (pt 322 52)(pt 322 76)(line_width 1))
		(line (pt 321 92)(pt 321 116)(line_width 1))
		(line (pt 322 92)(pt 322 116)(line_width 1))
		(line (pt 321 132)(pt 321 172)(line_width 1))
		(line (pt 322 132)(pt 322 172)(line_width 1))
		(line (pt 0 0)(pt 704 0)(line_width 1))
		(line (pt 704 0)(pt 704 200)(line_width 1))
		(line (pt 0 200)(pt 704 200)(line_width 1))
		(line (pt 0 0)(pt 0 200)(line_width 1))
	)
)
