# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:31 on Sep 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 17:45:31 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:31 on Sep 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 17:45:31 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/full_adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:31 on Sep 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/full_adder9.sv 
# -- Compiling module full_adder9
# 
# Top level modules:
# 	full_adder9
# End time: 17:45:31 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:31 on Sep 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4" C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv 
# -- Compiling module multiplier
# ** Error: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv(19): (vlog-2730) Undefined variable: 'RLC_h'.
# ** Error: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv(20): (vlog-2730) Undefined variable: 'Run_h'.
# ** Error: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv(26): (vlog-2730) Undefined variable: 'RLC_h'.
# ** Error: C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv(28): (vlog-2730) Undefined variable: 'Run_h'.
# End time: 17:45:31 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Lab4_run_msim_rtl_verilog.do line 11
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4 {C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv}"
