// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="rendering_rendering,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.472000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=39,HLS_SYN_DSP=0,HLS_SYN_FF=5683,HLS_SYN_LUT=6168,HLS_VERSION=2023_2}" *)

module rendering (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        triangle_3ds,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        num_3d_tri
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [71:0] triangle_3ds;
output  [15:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [7:0] output_r_d0;
input  [31:0] num_3d_tri;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] output_r_address0;
reg output_r_ce0;
reg output_r_we0;
reg[7:0] output_r_d0;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] z_buffer_address0;
reg    z_buffer_ce0;
reg    z_buffer_we0;
reg   [7:0] z_buffer_d0;
wire   [7:0] z_buffer_q0;
wire   [7:0] triangle_2d_x0_fu_242_p1;
reg   [7:0] triangle_2d_x0_reg_888;
wire   [7:0] triangle_2d_y0_fu_246_p4;
reg   [7:0] triangle_2d_y0_reg_895;
wire   [7:0] triangle_2d_x1_fu_266_p4;
reg   [7:0] triangle_2d_x1_reg_902;
wire   [7:0] triangle_2d_y1_fu_276_p4;
reg   [7:0] triangle_2d_y1_reg_909;
wire   [7:0] triangle_2d_x2_fu_296_p4;
reg   [7:0] triangle_2d_x2_reg_916;
wire   [7:0] triangle_2d_y2_fu_306_p4;
reg   [7:0] triangle_2d_y2_reg_929;
wire   [7:0] triangle_2ds_z_fu_404_p2;
reg   [7:0] triangle_2ds_z_reg_942;
wire  signed [8:0] sub_ln22_1_fu_436_p2;
reg   [8:0] sub_ln22_1_reg_947;
wire   [17:0] mul_ln22_fu_446_p2;
reg   [17:0] mul_ln22_reg_952;
wire  signed [8:0] sub_ln23_1_fu_470_p2;
reg   [8:0] sub_ln23_1_reg_958;
wire   [17:0] mul_ln23_fu_480_p2;
reg   [17:0] mul_ln23_reg_963;
wire   [8:0] sub22_i_i_fu_486_p2;
reg   [8:0] sub22_i_i_reg_969;
wire   [8:0] sub31_i_i_fu_492_p2;
reg   [8:0] sub31_i_i_reg_974;
wire   [8:0] sub42_i_i_fu_498_p2;
reg   [8:0] sub42_i_i_reg_979;
wire   [8:0] sub52_i_i_fu_504_p2;
reg   [8:0] sub52_i_i_reg_984;
wire   [0:0] icmp_ln144_fu_519_p2;
reg   [0:0] icmp_ln144_reg_989;
wire    ap_CS_fsm_state2;
wire   [7:0] select_ln146_fu_531_p3;
reg   [7:0] select_ln146_reg_998;
wire   [7:0] select_ln146_1_fu_537_p3;
reg   [7:0] select_ln146_1_reg_1005;
wire   [7:0] select_ln146_2_fu_543_p3;
reg   [7:0] select_ln146_2_reg_1013;
wire   [7:0] select_ln146_3_fu_549_p3;
reg   [7:0] select_ln146_3_reg_1020;
wire   [0:0] icmp_ln62_fu_555_p2;
reg   [0:0] icmp_ln62_reg_1028;
wire   [0:0] icmp_ln71_fu_561_p2;
reg   [0:0] icmp_ln71_reg_1033;
wire   [0:0] icmp_ln64_fu_566_p2;
reg   [0:0] icmp_ln64_reg_1038;
wire   [0:0] icmp_ln90_fu_571_p2;
reg   [0:0] icmp_ln90_reg_1043;
wire   [0:0] icmp_ln62_1_fu_576_p2;
reg   [0:0] icmp_ln62_1_reg_1048;
wire   [0:0] icmp_ln71_1_fu_582_p2;
reg   [0:0] icmp_ln71_1_reg_1053;
wire   [0:0] icmp_ln64_1_fu_587_p2;
reg   [0:0] icmp_ln64_1_reg_1058;
wire   [0:0] icmp_ln90_1_fu_592_p2;
reg   [0:0] icmp_ln90_1_reg_1063;
wire    ap_CS_fsm_state3;
wire   [7:0] select_ln62_fu_607_p3;
reg   [7:0] select_ln62_reg_1073;
wire   [7:0] select_ln62_1_fu_651_p3;
reg   [7:0] select_ln62_1_reg_1078;
wire   [7:0] trunc_ln154_fu_703_p1;
reg   [7:0] trunc_ln154_reg_1083;
wire  signed [31:0] sext_ln264_fu_731_p1;
reg  signed [31:0] sext_ln264_reg_1088;
wire   [0:0] xor_ln144_fu_735_p2;
reg   [0:0] xor_ln144_reg_1093;
wire   [30:0] add_ln264_fu_752_p2;
reg   [30:0] add_ln264_reg_1104;
wire    ap_CS_fsm_state4;
wire   [7:0] max_min_2_fu_770_p3;
reg   [7:0] max_min_2_reg_1109;
wire   [7:0] max_min_4_fu_777_p3;
reg   [7:0] max_min_4_reg_1115;
wire   [31:0] max_index_0_fu_784_p3;
reg   [31:0] max_index_0_reg_1121;
wire   [30:0] trunc_ln144_fu_790_p1;
reg   [30:0] trunc_ln144_reg_1126;
wire   [7:0] max_min_0_fu_795_p3;
reg   [7:0] max_min_0_reg_1131;
wire   [0:0] and_ln174_fu_808_p2;
reg   [0:0] and_ln174_reg_1137;
wire   [0:0] icmp_ln197_fu_817_p2;
reg   [0:0] icmp_ln197_reg_1141;
wire    ap_CS_fsm_state6;
reg   [8:0] fragment_x_address0;
reg    fragment_x_ce0;
reg    fragment_x_we0;
wire   [7:0] fragment_x_q0;
reg   [8:0] fragment_y_address0;
reg    fragment_y_ce0;
reg    fragment_y_we0;
wire   [7:0] fragment_y_q0;
reg   [8:0] fragment_z_address0;
reg    fragment_z_ce0;
reg    fragment_z_we0;
wire   [7:0] fragment_z_q0;
reg   [8:0] fragment_color_address0;
reg    fragment_color_ce0;
reg    fragment_color_we0;
wire   [5:0] fragment_color_q0;
reg   [8:0] pixels_x_address0;
reg    pixels_x_ce0;
reg    pixels_x_we0;
wire   [7:0] pixels_x_q0;
reg   [8:0] pixels_y_address0;
reg    pixels_y_ce0;
reg    pixels_y_we0;
wire   [7:0] pixels_y_q0;
reg   [8:0] pixels_color_address0;
reg    pixels_color_ce0;
reg    pixels_color_we0;
wire   [5:0] pixels_color_q0;
wire    grp_rendering_Pipeline_RAST2_fu_178_ap_start;
wire    grp_rendering_Pipeline_RAST2_fu_178_ap_done;
wire    grp_rendering_Pipeline_RAST2_fu_178_ap_idle;
wire    grp_rendering_Pipeline_RAST2_fu_178_ap_ready;
wire   [8:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_x_address0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_x_ce0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_x_we0;
wire   [7:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_x_d0;
wire   [8:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_y_address0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_y_ce0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_y_we0;
wire   [7:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_y_d0;
wire   [8:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_z_address0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_z_ce0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_z_we0;
wire   [7:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_z_d0;
wire   [8:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_color_address0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_color_ce0;
wire    grp_rendering_Pipeline_RAST2_fu_178_fragment_color_we0;
wire   [5:0] grp_rendering_Pipeline_RAST2_fu_178_fragment_color_d0;
wire   [31:0] grp_rendering_Pipeline_RAST2_fu_178_i_1_out;
wire    grp_rendering_Pipeline_RAST2_fu_178_i_1_out_ap_vld;
wire    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start;
wire    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_done;
wire    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_idle;
wire    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_ready;
wire   [15:0] grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_address0;
wire    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_ce0;
wire    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_we0;
wire   [7:0] grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_d0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_ap_start;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_ap_done;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_ap_idle;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_ap_ready;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_ce0;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_ce0;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_ce0;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_ce0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_we0;
wire   [7:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_d0;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_ce0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_we0;
wire   [7:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_d0;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_ce0;
wire   [8:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_ce0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_we0;
wire   [5:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_d0;
wire   [31:0] grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out_ap_vld;
wire   [15:0] grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_address0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_ce0;
wire    grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_we0;
wire   [7:0] grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_d0;
wire    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start;
wire    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_done;
wire    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_idle;
wire    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_ready;
wire   [15:0] grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_address0;
wire    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_ce0;
wire    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_we0;
wire   [7:0] grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_d0;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_idle;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_ready;
wire   [8:0] grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_address0;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_ce0;
wire   [8:0] grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_address0;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_ce0;
wire   [8:0] grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_address0;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_ce0;
wire   [15:0] grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_address0;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_ce0;
wire    grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_we0;
wire   [7:0] grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_d0;
reg   [31:0] size_fragment_reg_166;
wire   [0:0] icmp_ln264_fu_747_p2;
reg    grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg;
reg   [12:0] ap_NS_fsm;
wire    ap_NS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg   [30:0] counter_fu_98;
reg    ap_block_state11_on_subcall_done;
reg   [7:0] max_min_0_016_fu_102;
reg   [7:0] max_min_2_018_fu_106;
reg   [7:0] max_min_4_020_fu_110;
reg   [31:0] max_index_0_021_fu_114;
wire   [7:0] triangle_3d_z0_fu_256_p4;
wire   [7:0] mul_ln114_fu_330_p0;
wire   [9:0] mul_ln114_fu_330_p1;
wire   [16:0] mul_ln114_fu_330_p2;
wire   [6:0] tmp_fu_336_p4;
wire   [7:0] triangle_3d_z1_fu_286_p4;
wire   [7:0] mul_ln114_1_fu_354_p0;
wire   [9:0] mul_ln114_1_fu_354_p1;
wire   [16:0] mul_ln114_1_fu_354_p2;
wire   [6:0] tmp_1_fu_360_p4;
wire   [7:0] triangle_3d_z2_fu_316_p4;
wire   [7:0] mul_ln114_2_fu_378_p0;
wire   [9:0] mul_ln114_2_fu_378_p1;
wire   [16:0] mul_ln114_2_fu_378_p2;
wire   [6:0] tmp_2_fu_384_p4;
wire   [7:0] zext_ln114_1_fu_346_p1;
wire   [7:0] zext_ln114_5_fu_394_p1;
wire   [7:0] add_ln114_fu_398_p2;
wire   [7:0] zext_ln114_3_fu_370_p1;
wire   [8:0] zext_ln22_fu_410_p1;
wire   [8:0] zext_ln22_1_fu_414_p1;
wire  signed [8:0] sub_ln22_fu_418_p2;
wire   [8:0] zext_ln22_2_fu_428_p1;
wire   [8:0] zext_ln22_3_fu_432_p1;
wire   [8:0] zext_ln23_fu_452_p1;
wire  signed [8:0] sub_ln23_fu_456_p2;
wire   [8:0] zext_ln23_1_fu_466_p1;
wire   [17:0] cw_fu_515_p2;
wire   [0:0] tmp_3_fu_523_p3;
wire   [7:0] select_ln64_fu_602_p3;
wire   [7:0] select_ln71_fu_597_p3;
wire   [0:0] icmp_ln83_fu_623_p2;
wire   [0:0] icmp_ln81_fu_614_p2;
wire   [7:0] select_ln83_fu_627_p3;
wire   [7:0] select_ln90_fu_618_p3;
wire   [7:0] select_ln64_1_fu_646_p3;
wire   [7:0] select_ln71_1_fu_641_p3;
wire   [0:0] icmp_ln83_1_fu_667_p2;
wire   [0:0] icmp_ln81_1_fu_658_p2;
wire   [7:0] select_ln83_1_fu_671_p3;
wire   [7:0] select_ln90_1_fu_662_p3;
wire   [7:0] select_ln81_fu_633_p3;
wire   [8:0] zext_ln154_fu_685_p1;
wire   [8:0] zext_ln154_1_fu_689_p1;
wire  signed [8:0] sub_ln154_fu_693_p2;
wire   [7:0] select_ln81_1_fu_677_p3;
wire   [8:0] zext_ln157_fu_707_p1;
wire   [8:0] zext_ln157_1_fu_711_p1;
wire  signed [8:0] sub_ln157_fu_715_p2;
wire   [17:0] mul_ln157_fu_725_p2;
wire   [31:0] zext_ln264_fu_743_p1;
wire   [0:0] icmp_ln174_fu_802_p2;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_block_state7_on_subcall_done;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire   [16:0] mul_ln114_1_fu_354_p00;
wire   [16:0] mul_ln114_2_fu_378_p00;
wire   [16:0] mul_ln114_fu_330_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg = 1'b0;
#0 grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg = 1'b0;
#0 grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg = 1'b0;
#0 grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg = 1'b0;
#0 grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg = 1'b0;
#0 counter_fu_98 = 31'd0;
#0 max_min_0_016_fu_102 = 8'd0;
#0 max_min_2_018_fu_106 = 8'd0;
#0 max_min_4_020_fu_110 = 8'd0;
#0 max_index_0_021_fu_114 = 32'd0;
end

rendering_z_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
z_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(z_buffer_address0),
    .ce0(z_buffer_ce0),
    .we0(z_buffer_we0),
    .d0(z_buffer_d0),
    .q0(z_buffer_q0)
);

rendering_fragment_x_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
fragment_x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fragment_x_address0),
    .ce0(fragment_x_ce0),
    .we0(fragment_x_we0),
    .d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_d0),
    .q0(fragment_x_q0)
);

rendering_fragment_x_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
fragment_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fragment_y_address0),
    .ce0(fragment_y_ce0),
    .we0(fragment_y_we0),
    .d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_d0),
    .q0(fragment_y_q0)
);

rendering_fragment_x_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
fragment_z_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fragment_z_address0),
    .ce0(fragment_z_ce0),
    .we0(fragment_z_we0),
    .d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_d0),
    .q0(fragment_z_q0)
);

rendering_fragment_color_RAM_AUTO_1R1W #(
    .DataWidth( 6 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
fragment_color_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fragment_color_address0),
    .ce0(fragment_color_ce0),
    .we0(fragment_color_we0),
    .d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_d0),
    .q0(fragment_color_q0)
);

rendering_fragment_x_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
pixels_x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pixels_x_address0),
    .ce0(pixels_x_ce0),
    .we0(pixels_x_we0),
    .d0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_d0),
    .q0(pixels_x_q0)
);

rendering_fragment_x_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
pixels_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pixels_y_address0),
    .ce0(pixels_y_ce0),
    .we0(pixels_y_we0),
    .d0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_d0),
    .q0(pixels_y_q0)
);

rendering_fragment_color_RAM_AUTO_1R1W #(
    .DataWidth( 6 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
pixels_color_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pixels_color_address0),
    .ce0(pixels_color_ce0),
    .we0(pixels_color_we0),
    .d0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_d0),
    .q0(pixels_color_q0)
);

rendering_rendering_Pipeline_RAST2 grp_rendering_Pipeline_RAST2_fu_178(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rendering_Pipeline_RAST2_fu_178_ap_start),
    .ap_done(grp_rendering_Pipeline_RAST2_fu_178_ap_done),
    .ap_idle(grp_rendering_Pipeline_RAST2_fu_178_ap_idle),
    .ap_ready(grp_rendering_Pipeline_RAST2_fu_178_ap_ready),
    .max_index_0(trunc_ln144_reg_1126),
    .fragment_x_address0(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_address0),
    .fragment_x_ce0(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_ce0),
    .fragment_x_we0(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_we0),
    .fragment_x_d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_x_d0),
    .fragment_y_address0(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_address0),
    .fragment_y_ce0(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_ce0),
    .fragment_y_we0(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_we0),
    .fragment_y_d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_y_d0),
    .fragment_z_address0(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_address0),
    .fragment_z_ce0(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_ce0),
    .fragment_z_we0(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_we0),
    .fragment_z_d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_z_d0),
    .triangle_2ds_z(triangle_2ds_z_reg_942),
    .fragment_color_address0(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_address0),
    .fragment_color_ce0(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_ce0),
    .fragment_color_we0(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_we0),
    .fragment_color_d0(grp_rendering_Pipeline_RAST2_fu_178_fragment_color_d0),
    .zext_ln174(max_min_4_reg_1115),
    .max_min_0(max_min_0_reg_1131),
    .max_min_2(max_min_2_reg_1109),
    .zext_ln22_1(triangle_2d_x0_reg_888),
    .sext_ln22_1(sub_ln22_1_reg_947),
    .zext_ln22_3(triangle_2d_y0_reg_895),
    .sext_ln23_1(sub_ln23_1_reg_958),
    .zext_ln23_1(triangle_2d_x1_reg_902),
    .sub22_i_i_cast(sub22_i_i_reg_969),
    .zext_ln22_2(triangle_2d_y1_reg_909),
    .sub31_i_i_cast(sub31_i_i_reg_974),
    .zext_ln22(triangle_2d_x2_reg_916),
    .sub42_i_i_cast(sub42_i_i_reg_979),
    .zext_ln23(triangle_2d_y2_reg_929),
    .sext_ln146(sub52_i_i_reg_984),
    .i_1_out(grp_rendering_Pipeline_RAST2_fu_178_i_1_out),
    .i_1_out_ap_vld(grp_rendering_Pipeline_RAST2_fu_178_i_1_out_ap_vld)
);

rendering_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start),
    .ap_done(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_done),
    .ap_idle(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_idle),
    .ap_ready(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_ready),
    .z_buffer_address0(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_address0),
    .z_buffer_ce0(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_ce0),
    .z_buffer_we0(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_we0),
    .z_buffer_d0(grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_d0)
);

rendering_rendering_Pipeline_ZCULLING grp_rendering_Pipeline_ZCULLING_fu_210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rendering_Pipeline_ZCULLING_fu_210_ap_start),
    .ap_done(grp_rendering_Pipeline_ZCULLING_fu_210_ap_done),
    .ap_idle(grp_rendering_Pipeline_ZCULLING_fu_210_ap_idle),
    .ap_ready(grp_rendering_Pipeline_ZCULLING_fu_210_ap_ready),
    .size_fragment(size_fragment_reg_166),
    .fragment_z_address0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_address0),
    .fragment_z_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_ce0),
    .fragment_z_q0(fragment_z_q0),
    .fragment_y_address0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_address0),
    .fragment_y_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_ce0),
    .fragment_y_q0(fragment_y_q0),
    .fragment_x_address0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_address0),
    .fragment_x_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_ce0),
    .fragment_x_q0(fragment_x_q0),
    .pixels_x_address0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_address0),
    .pixels_x_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_ce0),
    .pixels_x_we0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_we0),
    .pixels_x_d0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_d0),
    .pixels_y_address0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_address0),
    .pixels_y_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_ce0),
    .pixels_y_we0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_we0),
    .pixels_y_d0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_d0),
    .fragment_color_address0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_address0),
    .fragment_color_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_ce0),
    .fragment_color_q0(fragment_color_q0),
    .pixels_color_address0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_address0),
    .pixels_color_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_ce0),
    .pixels_color_we0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_we0),
    .pixels_color_d0(grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_d0),
    .pixel_cntr_out(grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out),
    .pixel_cntr_out_ap_vld(grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out_ap_vld),
    .z_buffer_address0(grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_address0),
    .z_buffer_ce0(grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_ce0),
    .z_buffer_we0(grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_we0),
    .z_buffer_d0(grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_d0),
    .z_buffer_q0(z_buffer_q0)
);

rendering_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start),
    .ap_done(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_done),
    .ap_idle(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_idle),
    .ap_ready(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_ready),
    .output_r_address0(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_address0),
    .output_r_ce0(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_ce0),
    .output_r_we0(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_we0),
    .output_r_d0(grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_d0)
);

rendering_rendering_Pipeline_COLORING_FB grp_rendering_Pipeline_COLORING_FB_fu_232(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start),
    .ap_done(grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done),
    .ap_idle(grp_rendering_Pipeline_COLORING_FB_fu_232_ap_idle),
    .ap_ready(grp_rendering_Pipeline_COLORING_FB_fu_232_ap_ready),
    .pixel_cntr_reload(grp_rendering_Pipeline_ZCULLING_fu_210_pixel_cntr_out),
    .pixels_color_address0(grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_address0),
    .pixels_color_ce0(grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_ce0),
    .pixels_color_q0(pixels_color_q0),
    .pixels_x_address0(grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_address0),
    .pixels_x_ce0(grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_ce0),
    .pixels_x_q0(pixels_x_q0),
    .pixels_y_address0(grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_address0),
    .pixels_y_ce0(grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_ce0),
    .pixels_y_q0(pixels_y_q0),
    .output_r_address0(grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_address0),
    .output_r_ce0(grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_ce0),
    .output_r_we0(grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_we0),
    .output_r_d0(grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_d0)
);

rendering_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U52(
    .din0(mul_ln114_fu_330_p0),
    .din1(mul_ln114_fu_330_p1),
    .dout(mul_ln114_fu_330_p2)
);

rendering_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U53(
    .din0(mul_ln114_1_fu_354_p0),
    .din1(mul_ln114_1_fu_354_p1),
    .dout(mul_ln114_1_fu_354_p2)
);

rendering_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U54(
    .din0(mul_ln114_2_fu_378_p0),
    .din1(mul_ln114_2_fu_378_p1),
    .dout(mul_ln114_2_fu_378_p2)
);

rendering_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U55(
    .din0(sub_ln22_1_fu_436_p2),
    .din1(sub_ln22_fu_418_p2),
    .dout(mul_ln22_fu_446_p2)
);

rendering_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U56(
    .din0(sub_ln23_1_fu_470_p2),
    .din1(sub_ln23_fu_456_p2),
    .dout(mul_ln23_fu_480_p2)
);

rendering_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U57(
    .din0(sub_ln154_fu_693_p2),
    .din1(sub_ln157_fu_715_p2),
    .dout(mul_ln157_fu_725_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state10) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln197_reg_1141 == 1'd1))) begin
            grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg <= 1'b1;
        end else if ((grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_ready == 1'b1)) begin
            grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg <= 1'b1;
        end else if ((grp_rendering_Pipeline_COLORING_FB_fu_232_ap_ready == 1'b1)) begin
            grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln264_fu_747_p2 == 1'd1) & (1'd1 == and_ln174_fu_808_p2) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg <= 1'b1;
        end else if ((grp_rendering_Pipeline_RAST2_fu_178_ap_ready == 1'b1)) begin
            grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln197_fu_817_p2 == 1'd1))) begin
            grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_ready == 1'b1)) begin
            grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg <= 1'b1;
        end else if ((grp_rendering_Pipeline_ZCULLING_fu_210_ap_ready == 1'b1)) begin
            grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        counter_fu_98 <= 31'd0;
    end else if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        counter_fu_98 <= add_ln264_reg_1104;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln174_fu_808_p2) & (icmp_ln264_fu_747_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        size_fragment_reg_166 <= 32'd0;
    end else if (((1'd1 == and_ln174_reg_1137) & (1'b1 == ap_CS_fsm_state6))) begin
        size_fragment_reg_166 <= grp_rendering_Pipeline_RAST2_fu_178_i_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln264_reg_1104 <= add_ln264_fu_752_p2;
        and_ln174_reg_1137 <= and_ln174_fu_808_p2;
        max_index_0_reg_1121 <= max_index_0_fu_784_p3;
        max_min_0_reg_1131 <= max_min_0_fu_795_p3;
        max_min_2_reg_1109 <= max_min_2_fu_770_p3;
        max_min_4_reg_1115 <= max_min_4_fu_777_p3;
        trunc_ln144_reg_1126 <= trunc_ln144_fu_790_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln144_reg_989 <= icmp_ln144_fu_519_p2;
        icmp_ln62_1_reg_1048 <= icmp_ln62_1_fu_576_p2;
        icmp_ln62_reg_1028 <= icmp_ln62_fu_555_p2;
        icmp_ln64_1_reg_1058 <= icmp_ln64_1_fu_587_p2;
        icmp_ln64_reg_1038 <= icmp_ln64_fu_566_p2;
        icmp_ln71_1_reg_1053 <= icmp_ln71_1_fu_582_p2;
        icmp_ln71_reg_1033 <= icmp_ln71_fu_561_p2;
        icmp_ln90_1_reg_1063 <= icmp_ln90_1_fu_592_p2;
        icmp_ln90_reg_1043 <= icmp_ln90_fu_571_p2;
        select_ln146_1_reg_1005 <= select_ln146_1_fu_537_p3;
        select_ln146_2_reg_1013 <= select_ln146_2_fu_543_p3;
        select_ln146_3_reg_1020 <= select_ln146_3_fu_549_p3;
        select_ln146_reg_998 <= select_ln146_fu_531_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln197_reg_1141 <= icmp_ln197_fu_817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        max_index_0_021_fu_114 <= max_index_0_reg_1121;
        max_min_0_016_fu_102 <= max_min_0_reg_1131;
        max_min_2_018_fu_106 <= max_min_2_reg_1109;
        max_min_4_020_fu_110 <= max_min_4_reg_1115;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mul_ln22_reg_952 <= mul_ln22_fu_446_p2;
        mul_ln23_reg_963 <= mul_ln23_fu_480_p2;
        sub22_i_i_reg_969 <= sub22_i_i_fu_486_p2;
        sub31_i_i_reg_974 <= sub31_i_i_fu_492_p2;
        sub42_i_i_reg_979 <= sub42_i_i_fu_498_p2;
        sub52_i_i_reg_984 <= sub52_i_i_fu_504_p2;
        sub_ln22_1_reg_947 <= sub_ln22_1_fu_436_p2;
        sub_ln23_1_reg_958 <= sub_ln23_1_fu_470_p2;
        triangle_2d_x0_reg_888 <= triangle_2d_x0_fu_242_p1;
        triangle_2d_x1_reg_902 <= {{triangle_3ds[31:24]}};
        triangle_2d_x2_reg_916 <= {{triangle_3ds[55:48]}};
        triangle_2d_y0_reg_895 <= {{triangle_3ds[15:8]}};
        triangle_2d_y1_reg_909 <= {{triangle_3ds[39:32]}};
        triangle_2d_y2_reg_929 <= {{triangle_3ds[63:56]}};
        triangle_2ds_z_reg_942 <= triangle_2ds_z_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        select_ln62_1_reg_1078 <= select_ln62_1_fu_651_p3;
        select_ln62_reg_1073 <= select_ln62_fu_607_p3;
        sext_ln264_reg_1088 <= sext_ln264_fu_731_p1;
        trunc_ln154_reg_1083 <= trunc_ln154_fu_703_p1;
        xor_ln144_reg_1093 <= xor_ln144_fu_735_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_rendering_Pipeline_RAST2_fu_178_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7_on_subcall_done)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_rendering_Pipeline_ZCULLING_fu_210_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln264_fu_747_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln264_fu_747_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        fragment_color_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_color_address0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_color_address0;
    end else begin
        fragment_color_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        fragment_color_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_color_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_color_ce0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_color_ce0;
    end else begin
        fragment_color_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_color_we0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_color_we0;
    end else begin
        fragment_color_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        fragment_x_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_x_address0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_x_address0;
    end else begin
        fragment_x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        fragment_x_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_x_ce0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_x_ce0;
    end else begin
        fragment_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_x_we0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_x_we0;
    end else begin
        fragment_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        fragment_y_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_y_address0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_y_address0;
    end else begin
        fragment_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        fragment_y_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_y_ce0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_y_ce0;
    end else begin
        fragment_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_y_we0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_y_we0;
    end else begin
        fragment_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        fragment_z_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_z_address0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_z_address0;
    end else begin
        fragment_z_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        fragment_z_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_fragment_z_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_z_ce0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_z_ce0;
    end else begin
        fragment_z_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        fragment_z_we0 = grp_rendering_Pipeline_RAST2_fu_178_fragment_z_we0;
    end else begin
        fragment_z_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        output_r_address0 = grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_address0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln197_reg_1141 == 1'd1))) begin
        output_r_address0 = grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_address0;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        output_r_ce0 = grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_ce0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln197_reg_1141 == 1'd1))) begin
        output_r_ce0 = grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_ce0;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        output_r_d0 = grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_d0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln197_reg_1141 == 1'd1))) begin
        output_r_d0 = grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_d0;
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        output_r_we0 = grp_rendering_Pipeline_COLORING_FB_fu_232_output_r_we0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln197_reg_1141 == 1'd1))) begin
        output_r_we0 = grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_output_r_we0;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        pixels_color_address0 = grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        pixels_color_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_address0;
    end else begin
        pixels_color_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        pixels_color_ce0 = grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_color_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        pixels_color_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_ce0;
    end else begin
        pixels_color_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        pixels_color_we0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_color_we0;
    end else begin
        pixels_color_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        pixels_x_address0 = grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        pixels_x_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_address0;
    end else begin
        pixels_x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        pixels_x_ce0 = grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        pixels_x_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_ce0;
    end else begin
        pixels_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        pixels_x_we0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_x_we0;
    end else begin
        pixels_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        pixels_y_address0 = grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        pixels_y_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_address0;
    end else begin
        pixels_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        pixels_y_ce0 = grp_rendering_Pipeline_COLORING_FB_fu_232_pixels_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        pixels_y_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_ce0;
    end else begin
        pixels_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        pixels_y_we0 = grp_rendering_Pipeline_ZCULLING_fu_210_pixels_y_we0;
    end else begin
        pixels_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        z_buffer_address0 = grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_address0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln197_reg_1141 == 1'd1))) begin
        z_buffer_address0 = grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_address0;
    end else begin
        z_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        z_buffer_ce0 = grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_ce0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln197_reg_1141 == 1'd1))) begin
        z_buffer_ce0 = grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_ce0;
    end else begin
        z_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        z_buffer_d0 = grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_d0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln197_reg_1141 == 1'd1))) begin
        z_buffer_d0 = grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_d0;
    end else begin
        z_buffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        z_buffer_we0 = grp_rendering_Pipeline_ZCULLING_fu_210_z_buffer_we0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln197_reg_1141 == 1'd1))) begin
        z_buffer_we0 = grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_z_buffer_we0;
    end else begin
        z_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln264_fu_747_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'd0 == and_ln174_fu_808_p2) & (icmp_ln264_fu_747_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_rendering_Pipeline_RAST2_fu_178_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_rendering_Pipeline_ZCULLING_fu_210_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_rendering_Pipeline_COLORING_FB_fu_232_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_fu_398_p2 = (zext_ln114_1_fu_346_p1 + zext_ln114_5_fu_394_p1);

assign add_ln264_fu_752_p2 = (counter_fu_98 + 31'd1);

assign and_ln174_fu_808_p2 = (xor_ln144_reg_1093 & icmp_ln174_fu_802_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state10 = ap_NS_fsm[32'd9];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_done == 1'b0) & (icmp_ln197_reg_1141 == 1'd1));
end

always @ (*) begin
    ap_block_state7_on_subcall_done = ((grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_done == 1'b0) & (icmp_ln197_reg_1141 == 1'd1));
end

assign cw_fu_515_p2 = (mul_ln22_reg_952 - mul_ln23_reg_963);

assign grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start = grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_226_ap_start_reg;

assign grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start = grp_rendering_Pipeline_COLORING_FB_fu_232_ap_start_reg;

assign grp_rendering_Pipeline_RAST2_fu_178_ap_start = grp_rendering_Pipeline_RAST2_fu_178_ap_start_reg;

assign grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start = grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_204_ap_start_reg;

assign grp_rendering_Pipeline_ZCULLING_fu_210_ap_start = grp_rendering_Pipeline_ZCULLING_fu_210_ap_start_reg;

assign icmp_ln144_fu_519_p2 = ((mul_ln22_reg_952 == mul_ln23_reg_963) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_802_p2 = (($signed(max_index_0_fu_784_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_817_p2 = ((counter_fu_98 == 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln264_fu_747_p2 = (($signed(zext_ln264_fu_743_p1) < $signed(num_3d_tri)) ? 1'b1 : 1'b0);

assign icmp_ln62_1_fu_576_p2 = ((select_ln146_1_fu_537_p3 < select_ln146_fu_531_p3) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_555_p2 = ((select_ln146_3_fu_549_p3 < select_ln146_2_fu_543_p3) ? 1'b1 : 1'b0);

assign icmp_ln64_1_fu_587_p2 = ((select_ln146_1_fu_537_p3 < triangle_2d_y2_reg_929) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_566_p2 = ((select_ln146_3_fu_549_p3 < triangle_2d_x2_reg_916) ? 1'b1 : 1'b0);

assign icmp_ln71_1_fu_582_p2 = ((select_ln146_fu_531_p3 < triangle_2d_y2_reg_929) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_561_p2 = ((select_ln146_2_fu_543_p3 < triangle_2d_x2_reg_916) ? 1'b1 : 1'b0);

assign icmp_ln81_1_fu_658_p2 = ((select_ln146_1_reg_1005 > select_ln146_reg_998) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_614_p2 = ((select_ln146_3_reg_1020 > select_ln146_2_reg_1013) ? 1'b1 : 1'b0);

assign icmp_ln83_1_fu_667_p2 = ((select_ln146_1_reg_1005 > triangle_2d_y2_reg_929) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_623_p2 = ((select_ln146_3_reg_1020 > triangle_2d_x2_reg_916) ? 1'b1 : 1'b0);

assign icmp_ln90_1_fu_592_p2 = ((select_ln146_fu_531_p3 > triangle_2d_y2_reg_929) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_571_p2 = ((select_ln146_2_fu_543_p3 > triangle_2d_x2_reg_916) ? 1'b1 : 1'b0);

assign max_index_0_fu_784_p3 = ((icmp_ln144_reg_989[0:0] == 1'b1) ? max_index_0_021_fu_114 : sext_ln264_reg_1088);

assign max_min_0_fu_795_p3 = ((icmp_ln144_reg_989[0:0] == 1'b1) ? max_min_0_016_fu_102 : select_ln62_reg_1073);

assign max_min_2_fu_770_p3 = ((icmp_ln144_reg_989[0:0] == 1'b1) ? max_min_2_018_fu_106 : select_ln62_1_reg_1078);

assign max_min_4_fu_777_p3 = ((icmp_ln144_reg_989[0:0] == 1'b1) ? max_min_4_020_fu_110 : trunc_ln154_reg_1083);

assign mul_ln114_1_fu_354_p0 = mul_ln114_1_fu_354_p00;

assign mul_ln114_1_fu_354_p00 = triangle_3d_z1_fu_286_p4;

assign mul_ln114_1_fu_354_p1 = 17'd342;

assign mul_ln114_2_fu_378_p0 = mul_ln114_2_fu_378_p00;

assign mul_ln114_2_fu_378_p00 = triangle_3d_z2_fu_316_p4;

assign mul_ln114_2_fu_378_p1 = 17'd342;

assign mul_ln114_fu_330_p0 = mul_ln114_fu_330_p00;

assign mul_ln114_fu_330_p00 = triangle_3d_z0_fu_256_p4;

assign mul_ln114_fu_330_p1 = 17'd342;

assign select_ln146_1_fu_537_p3 = ((tmp_3_fu_523_p3[0:0] == 1'b1) ? triangle_2d_y1_reg_909 : triangle_2d_y0_reg_895);

assign select_ln146_2_fu_543_p3 = ((tmp_3_fu_523_p3[0:0] == 1'b1) ? triangle_2d_x0_reg_888 : triangle_2d_x1_reg_902);

assign select_ln146_3_fu_549_p3 = ((tmp_3_fu_523_p3[0:0] == 1'b1) ? triangle_2d_x1_reg_902 : triangle_2d_x0_reg_888);

assign select_ln146_fu_531_p3 = ((tmp_3_fu_523_p3[0:0] == 1'b1) ? triangle_2d_y0_reg_895 : triangle_2d_y1_reg_909);

assign select_ln62_1_fu_651_p3 = ((icmp_ln62_1_reg_1048[0:0] == 1'b1) ? select_ln64_1_fu_646_p3 : select_ln71_1_fu_641_p3);

assign select_ln62_fu_607_p3 = ((icmp_ln62_reg_1028[0:0] == 1'b1) ? select_ln64_fu_602_p3 : select_ln71_fu_597_p3);

assign select_ln64_1_fu_646_p3 = ((icmp_ln64_1_reg_1058[0:0] == 1'b1) ? select_ln146_1_reg_1005 : triangle_2d_y2_reg_929);

assign select_ln64_fu_602_p3 = ((icmp_ln64_reg_1038[0:0] == 1'b1) ? select_ln146_3_reg_1020 : triangle_2d_x2_reg_916);

assign select_ln71_1_fu_641_p3 = ((icmp_ln71_1_reg_1053[0:0] == 1'b1) ? select_ln146_reg_998 : triangle_2d_y2_reg_929);

assign select_ln71_fu_597_p3 = ((icmp_ln71_reg_1033[0:0] == 1'b1) ? select_ln146_2_reg_1013 : triangle_2d_x2_reg_916);

assign select_ln81_1_fu_677_p3 = ((icmp_ln81_1_fu_658_p2[0:0] == 1'b1) ? select_ln83_1_fu_671_p3 : select_ln90_1_fu_662_p3);

assign select_ln81_fu_633_p3 = ((icmp_ln81_fu_614_p2[0:0] == 1'b1) ? select_ln83_fu_627_p3 : select_ln90_fu_618_p3);

assign select_ln83_1_fu_671_p3 = ((icmp_ln83_1_fu_667_p2[0:0] == 1'b1) ? select_ln146_1_reg_1005 : triangle_2d_y2_reg_929);

assign select_ln83_fu_627_p3 = ((icmp_ln83_fu_623_p2[0:0] == 1'b1) ? select_ln146_3_reg_1020 : triangle_2d_x2_reg_916);

assign select_ln90_1_fu_662_p3 = ((icmp_ln90_1_reg_1063[0:0] == 1'b1) ? select_ln146_reg_998 : triangle_2d_y2_reg_929);

assign select_ln90_fu_618_p3 = ((icmp_ln90_reg_1043[0:0] == 1'b1) ? select_ln146_2_reg_1013 : triangle_2d_x2_reg_916);

assign sext_ln264_fu_731_p1 = $signed(mul_ln157_fu_725_p2);

assign sub22_i_i_fu_486_p2 = (zext_ln23_fu_452_p1 - zext_ln22_2_fu_428_p1);

assign sub31_i_i_fu_492_p2 = (zext_ln22_fu_410_p1 - zext_ln23_1_fu_466_p1);

assign sub42_i_i_fu_498_p2 = (zext_ln22_3_fu_432_p1 - zext_ln23_fu_452_p1);

assign sub52_i_i_fu_504_p2 = (zext_ln22_1_fu_414_p1 - zext_ln22_fu_410_p1);

assign sub_ln154_fu_693_p2 = (zext_ln154_fu_685_p1 - zext_ln154_1_fu_689_p1);

assign sub_ln157_fu_715_p2 = (zext_ln157_fu_707_p1 - zext_ln157_1_fu_711_p1);

assign sub_ln22_1_fu_436_p2 = (zext_ln22_2_fu_428_p1 - zext_ln22_3_fu_432_p1);

assign sub_ln22_fu_418_p2 = (zext_ln22_fu_410_p1 - zext_ln22_1_fu_414_p1);

assign sub_ln23_1_fu_470_p2 = (zext_ln23_1_fu_466_p1 - zext_ln22_1_fu_414_p1);

assign sub_ln23_fu_456_p2 = (zext_ln23_fu_452_p1 - zext_ln22_3_fu_432_p1);

assign tmp_1_fu_360_p4 = {{mul_ln114_1_fu_354_p2[16:10]}};

assign tmp_2_fu_384_p4 = {{mul_ln114_2_fu_378_p2[16:10]}};

assign tmp_3_fu_523_p3 = cw_fu_515_p2[32'd17];

assign tmp_fu_336_p4 = {{mul_ln114_fu_330_p2[16:10]}};

assign triangle_2d_x0_fu_242_p1 = triangle_3ds[7:0];

assign triangle_2d_x1_fu_266_p4 = {{triangle_3ds[31:24]}};

assign triangle_2d_x2_fu_296_p4 = {{triangle_3ds[55:48]}};

assign triangle_2d_y0_fu_246_p4 = {{triangle_3ds[15:8]}};

assign triangle_2d_y1_fu_276_p4 = {{triangle_3ds[39:32]}};

assign triangle_2d_y2_fu_306_p4 = {{triangle_3ds[63:56]}};

assign triangle_2ds_z_fu_404_p2 = (add_ln114_fu_398_p2 + zext_ln114_3_fu_370_p1);

assign triangle_3d_z0_fu_256_p4 = {{triangle_3ds[23:16]}};

assign triangle_3d_z1_fu_286_p4 = {{triangle_3ds[47:40]}};

assign triangle_3d_z2_fu_316_p4 = {{triangle_3ds[71:64]}};

assign trunc_ln144_fu_790_p1 = max_index_0_fu_784_p3[30:0];

assign trunc_ln154_fu_703_p1 = sub_ln154_fu_693_p2[7:0];

assign xor_ln144_fu_735_p2 = (icmp_ln144_reg_989 ^ 1'd1);

assign zext_ln114_1_fu_346_p1 = tmp_fu_336_p4;

assign zext_ln114_3_fu_370_p1 = tmp_1_fu_360_p4;

assign zext_ln114_5_fu_394_p1 = tmp_2_fu_384_p4;

assign zext_ln154_1_fu_689_p1 = select_ln62_fu_607_p3;

assign zext_ln154_fu_685_p1 = select_ln81_fu_633_p3;

assign zext_ln157_1_fu_711_p1 = select_ln62_1_fu_651_p3;

assign zext_ln157_fu_707_p1 = select_ln81_1_fu_677_p3;

assign zext_ln22_1_fu_414_p1 = triangle_2d_x0_fu_242_p1;

assign zext_ln22_2_fu_428_p1 = triangle_2d_y1_fu_276_p4;

assign zext_ln22_3_fu_432_p1 = triangle_2d_y0_fu_246_p4;

assign zext_ln22_fu_410_p1 = triangle_2d_x2_fu_296_p4;

assign zext_ln23_1_fu_466_p1 = triangle_2d_x1_fu_266_p4;

assign zext_ln23_fu_452_p1 = triangle_2d_y2_fu_306_p4;

assign zext_ln264_fu_743_p1 = counter_fu_98;

endmodule //rendering
