verilog xil_defaultlib  \
"../../../../boothproject.gen/sources_1/ip/data_memory/sim/data_memory.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
