#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Apr 23 14:52:02 2018
# Process ID: 3892
# Log file: D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/planAhead_run_1/planAhead.log
# Journal file: D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/pa.fromHdl.tcl
update_compile_order -fileset sim_1
refresh_design
startgroup
set_property package_pin AA26 [get_ports {ADC_DCO_n[0]}]
endgroup
startgroup
set_property package_pin AC34 [get_ports {ADC_DCO_n[1]}]
endgroup
save_constraints
startgroup
set_property package_pin AF30 [get_ports {ADC_DCO_n[2]}]
endgroup
startgroup
set_property package_pin AG28 [get_ports {ADC_DCO_n[3]}]
endgroup
set_property package_pin "" [get_ports [list  {ADC_DCO[5]}]]
startgroup
set_property package_pin AK31 [get_ports {ADC_DCO[4]}]
endgroup
startgroup
set_property package_pin AL24 [get_ports {ADC_DCO[5]}]
endgroup
startgroup
set_property package_pin AK32 [get_ports {ADC_DCO_n[4]}]
endgroup
startgroup
set_property package_pin AL25 [get_ports {ADC_DCO_n[5]}]
endgroup
startgroup
set_property package_pin AM28 [get_ports {ADC_DCO_n[6]}]
endgroup
startgroup
set_property package_pin AM22 [get_ports {ADC_DCO_n[6]}]
endgroup
startgroup
set_property package_pin AM28 [get_ports {ADC_DCO_n[7]}]
endgroup
save_constraints
