
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pgrep_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401578 <.init>:
  401578:	stp	x29, x30, [sp, #-16]!
  40157c:	mov	x29, sp
  401580:	bl	4019c0 <ferror@plt+0x60>
  401584:	ldp	x29, x30, [sp], #16
  401588:	ret

Disassembly of section .plt:

0000000000401590 <dev_to_tty@plt-0x20>:
  401590:	stp	x16, x30, [sp, #-16]!
  401594:	adrp	x16, 415000 <ferror@plt+0x136a0>
  401598:	ldr	x17, [x16, #4088]
  40159c:	add	x16, x16, #0xff8
  4015a0:	br	x17
  4015a4:	nop
  4015a8:	nop
  4015ac:	nop

00000000004015b0 <dev_to_tty@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4015b4:	ldr	x17, [x16]
  4015b8:	add	x16, x16, #0x0
  4015bc:	br	x17

00000000004015c0 <memmove@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4015c4:	ldr	x17, [x16, #8]
  4015c8:	add	x16, x16, #0x8
  4015cc:	br	x17

00000000004015d0 <signal_name_to_number@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4015d4:	ldr	x17, [x16, #16]
  4015d8:	add	x16, x16, #0x10
  4015dc:	br	x17

00000000004015e0 <_exit@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4015e4:	ldr	x17, [x16, #24]
  4015e8:	add	x16, x16, #0x18
  4015ec:	br	x17

00000000004015f0 <strtoul@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4015f4:	ldr	x17, [x16, #32]
  4015f8:	add	x16, x16, #0x20
  4015fc:	br	x17

0000000000401600 <strlen@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401604:	ldr	x17, [x16, #40]
  401608:	add	x16, x16, #0x28
  40160c:	br	x17

0000000000401610 <getsid@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401614:	ldr	x17, [x16, #48]
  401618:	add	x16, x16, #0x30
  40161c:	br	x17

0000000000401620 <fputs@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401624:	ldr	x17, [x16, #56]
  401628:	add	x16, x16, #0x38
  40162c:	br	x17

0000000000401630 <exit@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401634:	ldr	x17, [x16, #64]
  401638:	add	x16, x16, #0x40
  40163c:	br	x17

0000000000401640 <get_ns_id@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401644:	ldr	x17, [x16, #72]
  401648:	add	x16, x16, #0x48
  40164c:	br	x17

0000000000401650 <error@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401654:	ldr	x17, [x16, #80]
  401658:	add	x16, x16, #0x50
  40165c:	br	x17

0000000000401660 <getgrnam@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401664:	ldr	x17, [x16, #88]
  401668:	add	x16, x16, #0x58
  40166c:	br	x17

0000000000401670 <sprintf@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401674:	ldr	x17, [x16, #96]
  401678:	add	x16, x16, #0x60
  40167c:	br	x17

0000000000401680 <__cxa_atexit@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401684:	ldr	x17, [x16, #104]
  401688:	add	x16, x16, #0x68
  40168c:	br	x17

0000000000401690 <kill@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401694:	ldr	x17, [x16, #112]
  401698:	add	x16, x16, #0x70
  40169c:	br	x17

00000000004016a0 <__fpending@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4016a4:	ldr	x17, [x16, #120]
  4016a8:	add	x16, x16, #0x78
  4016ac:	br	x17

00000000004016b0 <snprintf@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4016b4:	ldr	x17, [x16, #128]
  4016b8:	add	x16, x16, #0x80
  4016bc:	br	x17

00000000004016c0 <fclose@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4016c4:	ldr	x17, [x16, #136]
  4016c8:	add	x16, x16, #0x88
  4016cc:	br	x17

00000000004016d0 <atoi@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4016d4:	ldr	x17, [x16, #144]
  4016d8:	add	x16, x16, #0x90
  4016dc:	br	x17

00000000004016e0 <getpid@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4016e4:	ldr	x17, [x16, #152]
  4016e8:	add	x16, x16, #0x98
  4016ec:	br	x17

00000000004016f0 <malloc@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4016f4:	ldr	x17, [x16, #160]
  4016f8:	add	x16, x16, #0xa0
  4016fc:	br	x17

0000000000401700 <open@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401704:	ldr	x17, [x16, #168]
  401708:	add	x16, x16, #0xa8
  40170c:	br	x17

0000000000401710 <bindtextdomain@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401714:	ldr	x17, [x16, #176]
  401718:	add	x16, x16, #0xb0
  40171c:	br	x17

0000000000401720 <__libc_start_main@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401724:	ldr	x17, [x16, #184]
  401728:	add	x16, x16, #0xb8
  40172c:	br	x17

0000000000401730 <strcat@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401734:	ldr	x17, [x16, #192]
  401738:	add	x16, x16, #0xc0
  40173c:	br	x17

0000000000401740 <flock@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401744:	ldr	x17, [x16, #200]
  401748:	add	x16, x16, #0xc8
  40174c:	br	x17

0000000000401750 <memset@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401754:	ldr	x17, [x16, #208]
  401758:	add	x16, x16, #0xd0
  40175c:	br	x17

0000000000401760 <getpwnam@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401764:	ldr	x17, [x16, #216]
  401768:	add	x16, x16, #0xd8
  40176c:	br	x17

0000000000401770 <realloc@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401774:	ldr	x17, [x16, #224]
  401778:	add	x16, x16, #0xe0
  40177c:	br	x17

0000000000401780 <strdup@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401784:	ldr	x17, [x16, #232]
  401788:	add	x16, x16, #0xe8
  40178c:	br	x17

0000000000401790 <close@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401794:	ldr	x17, [x16, #240]
  401798:	add	x16, x16, #0xf0
  40179c:	br	x17

00000000004017a0 <__gmon_start__@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4017a4:	ldr	x17, [x16, #248]
  4017a8:	add	x16, x16, #0xf8
  4017ac:	br	x17

00000000004017b0 <abort@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4017b4:	ldr	x17, [x16, #256]
  4017b8:	add	x16, x16, #0x100
  4017bc:	br	x17

00000000004017c0 <textdomain@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4017c4:	ldr	x17, [x16, #264]
  4017c8:	add	x16, x16, #0x108
  4017cc:	br	x17

00000000004017d0 <getopt_long@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4017d4:	ldr	x17, [x16, #272]
  4017d8:	add	x16, x16, #0x110
  4017dc:	br	x17

00000000004017e0 <strcmp@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4017e4:	ldr	x17, [x16, #280]
  4017e8:	add	x16, x16, #0x118
  4017ec:	br	x17

00000000004017f0 <__ctype_b_loc@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4017f4:	ldr	x17, [x16, #288]
  4017f8:	add	x16, x16, #0x120
  4017fc:	br	x17

0000000000401800 <get_ns_name@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401804:	ldr	x17, [x16, #296]
  401808:	add	x16, x16, #0x128
  40180c:	br	x17

0000000000401810 <free@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401814:	ldr	x17, [x16, #304]
  401818:	add	x16, x16, #0x130
  40181c:	br	x17

0000000000401820 <getpgrp@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401824:	ldr	x17, [x16, #312]
  401828:	add	x16, x16, #0x138
  40182c:	br	x17

0000000000401830 <closeproc@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401834:	ldr	x17, [x16, #320]
  401838:	add	x16, x16, #0x140
  40183c:	br	x17

0000000000401840 <strchr@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401844:	ldr	x17, [x16, #328]
  401848:	add	x16, x16, #0x148
  40184c:	br	x17

0000000000401850 <fcntl@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401854:	ldr	x17, [x16, #336]
  401858:	add	x16, x16, #0x150
  40185c:	br	x17

0000000000401860 <readproc@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401864:	ldr	x17, [x16, #344]
  401868:	add	x16, x16, #0x158
  40186c:	br	x17

0000000000401870 <openproc@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401874:	ldr	x17, [x16, #352]
  401878:	add	x16, x16, #0x160
  40187c:	br	x17

0000000000401880 <read@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401884:	ldr	x17, [x16, #360]
  401888:	add	x16, x16, #0x168
  40188c:	br	x17

0000000000401890 <__fxstat@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401894:	ldr	x17, [x16, #368]
  401898:	add	x16, x16, #0x170
  40189c:	br	x17

00000000004018a0 <strstr@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4018a4:	ldr	x17, [x16, #376]
  4018a8:	add	x16, x16, #0x178
  4018ac:	br	x17

00000000004018b0 <regexec@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4018b4:	ldr	x17, [x16, #384]
  4018b8:	add	x16, x16, #0x180
  4018bc:	br	x17

00000000004018c0 <regcomp@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4018c4:	ldr	x17, [x16, #392]
  4018c8:	add	x16, x16, #0x188
  4018cc:	br	x17

00000000004018d0 <strncpy@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4018d4:	ldr	x17, [x16, #400]
  4018d8:	add	x16, x16, #0x190
  4018dc:	br	x17

00000000004018e0 <printf@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4018e4:	ldr	x17, [x16, #408]
  4018e8:	add	x16, x16, #0x198
  4018ec:	br	x17

00000000004018f0 <__errno_location@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4018f4:	ldr	x17, [x16, #416]
  4018f8:	add	x16, x16, #0x1a0
  4018fc:	br	x17

0000000000401900 <regerror@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401904:	ldr	x17, [x16, #424]
  401908:	add	x16, x16, #0x1a8
  40190c:	br	x17

0000000000401910 <__xstat@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401914:	ldr	x17, [x16, #432]
  401918:	add	x16, x16, #0x1b0
  40191c:	br	x17

0000000000401920 <gettext@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401924:	ldr	x17, [x16, #440]
  401928:	add	x16, x16, #0x1b8
  40192c:	br	x17

0000000000401930 <fprintf@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401934:	ldr	x17, [x16, #448]
  401938:	add	x16, x16, #0x1c0
  40193c:	br	x17

0000000000401940 <readtask@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401944:	ldr	x17, [x16, #456]
  401948:	add	x16, x16, #0x1c8
  40194c:	br	x17

0000000000401950 <setlocale@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401954:	ldr	x17, [x16, #464]
  401958:	add	x16, x16, #0x1d0
  40195c:	br	x17

0000000000401960 <ferror@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401964:	ldr	x17, [x16, #472]
  401968:	add	x16, x16, #0x1d8
  40196c:	br	x17

Disassembly of section .text:

0000000000401970 <.text>:
  401970:	mov	x29, #0x0                   	// #0
  401974:	mov	x30, #0x0                   	// #0
  401978:	mov	x5, x0
  40197c:	ldr	x1, [sp]
  401980:	add	x2, sp, #0x8
  401984:	mov	x6, sp
  401988:	movz	x0, #0x0, lsl #48
  40198c:	movk	x0, #0x0, lsl #32
  401990:	movk	x0, #0x40, lsl #16
  401994:	movk	x0, #0x1b38
  401998:	movz	x3, #0x0, lsl #48
  40199c:	movk	x3, #0x0, lsl #32
  4019a0:	movk	x3, #0x40, lsl #16
  4019a4:	movk	x3, #0x4718
  4019a8:	movz	x4, #0x0, lsl #48
  4019ac:	movk	x4, #0x0, lsl #32
  4019b0:	movk	x4, #0x40, lsl #16
  4019b4:	movk	x4, #0x4798
  4019b8:	bl	401720 <__libc_start_main@plt>
  4019bc:	bl	4017b0 <abort@plt>
  4019c0:	adrp	x0, 415000 <ferror@plt+0x136a0>
  4019c4:	ldr	x0, [x0, #4064]
  4019c8:	cbz	x0, 4019d0 <ferror@plt+0x70>
  4019cc:	b	4017a0 <__gmon_start__@plt>
  4019d0:	ret
  4019d4:	stp	x29, x30, [sp, #-32]!
  4019d8:	mov	x29, sp
  4019dc:	adrp	x0, 416000 <ferror@plt+0x146a0>
  4019e0:	add	x0, x0, #0x208
  4019e4:	str	x0, [sp, #24]
  4019e8:	ldr	x0, [sp, #24]
  4019ec:	str	x0, [sp, #24]
  4019f0:	ldr	x1, [sp, #24]
  4019f4:	adrp	x0, 416000 <ferror@plt+0x146a0>
  4019f8:	add	x0, x0, #0x208
  4019fc:	cmp	x1, x0
  401a00:	b.eq	401a3c <ferror@plt+0xdc>  // b.none
  401a04:	adrp	x0, 404000 <ferror@plt+0x26a0>
  401a08:	add	x0, x0, #0x7e8
  401a0c:	ldr	x0, [x0]
  401a10:	str	x0, [sp, #16]
  401a14:	ldr	x0, [sp, #16]
  401a18:	str	x0, [sp, #16]
  401a1c:	ldr	x0, [sp, #16]
  401a20:	cmp	x0, #0x0
  401a24:	b.eq	401a40 <ferror@plt+0xe0>  // b.none
  401a28:	ldr	x1, [sp, #16]
  401a2c:	adrp	x0, 416000 <ferror@plt+0x146a0>
  401a30:	add	x0, x0, #0x208
  401a34:	blr	x1
  401a38:	b	401a40 <ferror@plt+0xe0>
  401a3c:	nop
  401a40:	ldp	x29, x30, [sp], #32
  401a44:	ret
  401a48:	stp	x29, x30, [sp, #-48]!
  401a4c:	mov	x29, sp
  401a50:	adrp	x0, 416000 <ferror@plt+0x146a0>
  401a54:	add	x0, x0, #0x208
  401a58:	str	x0, [sp, #40]
  401a5c:	ldr	x0, [sp, #40]
  401a60:	str	x0, [sp, #40]
  401a64:	ldr	x1, [sp, #40]
  401a68:	adrp	x0, 416000 <ferror@plt+0x146a0>
  401a6c:	add	x0, x0, #0x208
  401a70:	sub	x0, x1, x0
  401a74:	asr	x0, x0, #3
  401a78:	lsr	x1, x0, #63
  401a7c:	add	x0, x1, x0
  401a80:	asr	x0, x0, #1
  401a84:	str	x0, [sp, #32]
  401a88:	ldr	x0, [sp, #32]
  401a8c:	cmp	x0, #0x0
  401a90:	b.eq	401ad0 <ferror@plt+0x170>  // b.none
  401a94:	adrp	x0, 404000 <ferror@plt+0x26a0>
  401a98:	add	x0, x0, #0x7f0
  401a9c:	ldr	x0, [x0]
  401aa0:	str	x0, [sp, #24]
  401aa4:	ldr	x0, [sp, #24]
  401aa8:	str	x0, [sp, #24]
  401aac:	ldr	x0, [sp, #24]
  401ab0:	cmp	x0, #0x0
  401ab4:	b.eq	401ad4 <ferror@plt+0x174>  // b.none
  401ab8:	ldr	x2, [sp, #24]
  401abc:	ldr	x1, [sp, #32]
  401ac0:	adrp	x0, 416000 <ferror@plt+0x146a0>
  401ac4:	add	x0, x0, #0x208
  401ac8:	blr	x2
  401acc:	b	401ad4 <ferror@plt+0x174>
  401ad0:	nop
  401ad4:	ldp	x29, x30, [sp], #48
  401ad8:	ret
  401adc:	stp	x29, x30, [sp, #-16]!
  401ae0:	mov	x29, sp
  401ae4:	adrp	x0, 416000 <ferror@plt+0x146a0>
  401ae8:	add	x0, x0, #0x238
  401aec:	ldrb	w0, [x0]
  401af0:	and	x0, x0, #0xff
  401af4:	cmp	x0, #0x0
  401af8:	b.ne	401b14 <ferror@plt+0x1b4>  // b.any
  401afc:	bl	4019d4 <ferror@plt+0x74>
  401b00:	adrp	x0, 416000 <ferror@plt+0x146a0>
  401b04:	add	x0, x0, #0x238
  401b08:	mov	w1, #0x1                   	// #1
  401b0c:	strb	w1, [x0]
  401b10:	b	401b18 <ferror@plt+0x1b8>
  401b14:	nop
  401b18:	ldp	x29, x30, [sp], #16
  401b1c:	ret
  401b20:	stp	x29, x30, [sp, #-16]!
  401b24:	mov	x29, sp
  401b28:	bl	401a48 <ferror@plt+0xe8>
  401b2c:	nop
  401b30:	ldp	x29, x30, [sp], #16
  401b34:	ret
  401b38:	sub	sp, sp, #0x70
  401b3c:	stp	x29, x30, [sp, #96]
  401b40:	add	x29, sp, #0x60
  401b44:	adrp	x8, 416000 <ferror@plt+0x146a0>
  401b48:	add	x8, x8, #0x230
  401b4c:	adrp	x9, 416000 <ferror@plt+0x146a0>
  401b50:	add	x9, x9, #0x208
  401b54:	mov	w10, #0x6                   	// #6
  401b58:	adrp	x11, 405000 <ferror@plt+0x36a0>
  401b5c:	add	x11, x11, #0x273
  401b60:	adrp	x12, 404000 <ferror@plt+0x26a0>
  401b64:	add	x12, x12, #0xe68
  401b68:	adrp	x13, 404000 <ferror@plt+0x26a0>
  401b6c:	add	x13, x13, #0xe72
  401b70:	adrp	x14, 404000 <ferror@plt+0x26a0>
  401b74:	add	x14, x14, #0x598
  401b78:	adrp	x15, 416000 <ferror@plt+0x146a0>
  401b7c:	add	x15, x15, #0x240
  401b80:	sub	x16, x29, #0x1c
  401b84:	stur	wzr, [x29, #-4]
  401b88:	stur	w0, [x29, #-8]
  401b8c:	stur	x1, [x29, #-16]
  401b90:	ldr	x8, [x8]
  401b94:	str	x8, [x9]
  401b98:	mov	w0, w10
  401b9c:	mov	x1, x11
  401ba0:	str	x12, [sp, #48]
  401ba4:	str	x13, [sp, #40]
  401ba8:	str	x14, [sp, #32]
  401bac:	str	x15, [sp, #24]
  401bb0:	str	x16, [sp, #16]
  401bb4:	bl	401950 <setlocale@plt>
  401bb8:	ldr	x8, [sp, #48]
  401bbc:	mov	x0, x8
  401bc0:	ldr	x1, [sp, #40]
  401bc4:	bl	401710 <bindtextdomain@plt>
  401bc8:	ldr	x8, [sp, #48]
  401bcc:	mov	x0, x8
  401bd0:	bl	4017c0 <textdomain@plt>
  401bd4:	ldr	x8, [sp, #32]
  401bd8:	mov	x0, x8
  401bdc:	bl	4047a0 <ferror@plt+0x2e40>
  401be0:	ldur	w10, [x29, #-8]
  401be4:	ldur	x1, [x29, #-16]
  401be8:	mov	w0, w10
  401bec:	bl	401df0 <ferror@plt+0x490>
  401bf0:	ldr	x0, [sp, #16]
  401bf4:	bl	402588 <ferror@plt+0xc28>
  401bf8:	stur	x0, [x29, #-24]
  401bfc:	ldr	x8, [sp, #24]
  401c00:	ldr	w10, [x8]
  401c04:	cbz	w10, 401d5c <ferror@plt+0x3fc>
  401c08:	stur	wzr, [x29, #-36]
  401c0c:	stur	wzr, [x29, #-32]
  401c10:	ldur	w8, [x29, #-32]
  401c14:	ldur	w9, [x29, #-28]
  401c18:	cmp	w8, w9
  401c1c:	b.ge	401d14 <ferror@plt+0x3b4>  // b.tcont
  401c20:	ldur	x8, [x29, #-24]
  401c24:	ldursw	x9, [x29, #-32]
  401c28:	mov	x10, #0x10                  	// #16
  401c2c:	mul	x9, x10, x9
  401c30:	ldr	x8, [x8, x9]
  401c34:	adrp	x9, 416000 <ferror@plt+0x146a0>
  401c38:	add	x9, x9, #0x1f0
  401c3c:	ldr	w1, [x9]
  401c40:	mov	w0, w8
  401c44:	bl	401690 <kill@plt>
  401c48:	mov	w8, #0xffffffff            	// #-1
  401c4c:	cmp	w0, w8
  401c50:	b.eq	401cac <ferror@plt+0x34c>  // b.none
  401c54:	adrp	x8, 416000 <ferror@plt+0x146a0>
  401c58:	add	x8, x8, #0x244
  401c5c:	ldr	w9, [x8]
  401c60:	cbz	w9, 401c9c <ferror@plt+0x33c>
  401c64:	adrp	x0, 404000 <ferror@plt+0x26a0>
  401c68:	add	x0, x0, #0xe84
  401c6c:	bl	401920 <gettext@plt>
  401c70:	ldur	x8, [x29, #-24]
  401c74:	ldursw	x9, [x29, #-32]
  401c78:	mov	x10, #0x10                  	// #16
  401c7c:	mul	x9, x10, x9
  401c80:	add	x8, x8, x9
  401c84:	ldr	x1, [x8, #8]
  401c88:	ldur	x8, [x29, #-24]
  401c8c:	ldursw	x9, [x29, #-32]
  401c90:	mul	x9, x10, x9
  401c94:	ldr	x2, [x8, x9]
  401c98:	bl	4018e0 <printf@plt>
  401c9c:	ldur	w8, [x29, #-36]
  401ca0:	add	w8, w8, #0x1
  401ca4:	stur	w8, [x29, #-36]
  401ca8:	b	401d04 <ferror@plt+0x3a4>
  401cac:	bl	4018f0 <__errno_location@plt>
  401cb0:	ldr	w8, [x0]
  401cb4:	cmp	w8, #0x3
  401cb8:	b.ne	401cc0 <ferror@plt+0x360>  // b.any
  401cbc:	b	401d04 <ferror@plt+0x3a4>
  401cc0:	bl	4018f0 <__errno_location@plt>
  401cc4:	ldr	w1, [x0]
  401cc8:	adrp	x0, 404000 <ferror@plt+0x26a0>
  401ccc:	add	x0, x0, #0xe99
  401cd0:	str	w1, [sp, #12]
  401cd4:	bl	401920 <gettext@plt>
  401cd8:	ldur	x8, [x29, #-24]
  401cdc:	ldursw	x9, [x29, #-32]
  401ce0:	mov	x10, #0x10                  	// #16
  401ce4:	mul	x9, x10, x9
  401ce8:	ldr	x3, [x8, x9]
  401cec:	mov	w11, wzr
  401cf0:	str	x0, [sp]
  401cf4:	mov	w0, w11
  401cf8:	ldr	w1, [sp, #12]
  401cfc:	ldr	x2, [sp]
  401d00:	bl	401650 <error@plt>
  401d04:	ldur	w8, [x29, #-32]
  401d08:	add	w8, w8, #0x1
  401d0c:	stur	w8, [x29, #-32]
  401d10:	b	401c10 <ferror@plt+0x2b0>
  401d14:	adrp	x8, 416000 <ferror@plt+0x146a0>
  401d18:	add	x8, x8, #0x248
  401d1c:	ldr	w9, [x8]
  401d20:	cbz	w9, 401d40 <ferror@plt+0x3e0>
  401d24:	adrp	x8, 416000 <ferror@plt+0x146a0>
  401d28:	add	x8, x8, #0x228
  401d2c:	ldr	x0, [x8]
  401d30:	ldur	w2, [x29, #-28]
  401d34:	adrp	x1, 404000 <ferror@plt+0x26a0>
  401d38:	add	x1, x1, #0xeb0
  401d3c:	bl	401930 <fprintf@plt>
  401d40:	ldur	w8, [x29, #-36]
  401d44:	cmp	w8, #0x0
  401d48:	cset	w8, ne  // ne = any
  401d4c:	eor	w8, w8, #0x1
  401d50:	and	w8, w8, #0x1
  401d54:	stur	w8, [x29, #-4]
  401d58:	b	401de0 <ferror@plt+0x480>
  401d5c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  401d60:	add	x8, x8, #0x248
  401d64:	ldr	w9, [x8]
  401d68:	cbz	w9, 401d8c <ferror@plt+0x42c>
  401d6c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  401d70:	add	x8, x8, #0x228
  401d74:	ldr	x0, [x8]
  401d78:	ldur	w2, [x29, #-28]
  401d7c:	adrp	x1, 404000 <ferror@plt+0x26a0>
  401d80:	add	x1, x1, #0xeb0
  401d84:	bl	401930 <fprintf@plt>
  401d88:	b	401dc8 <ferror@plt+0x468>
  401d8c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  401d90:	add	x8, x8, #0x24c
  401d94:	ldr	w9, [x8]
  401d98:	cbnz	w9, 401dac <ferror@plt+0x44c>
  401d9c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  401da0:	add	x8, x8, #0x250
  401da4:	ldr	w9, [x8]
  401da8:	cbz	w9, 401dbc <ferror@plt+0x45c>
  401dac:	ldur	x0, [x29, #-24]
  401db0:	ldur	w1, [x29, #-28]
  401db4:	bl	40301c <ferror@plt+0x16bc>
  401db8:	b	401dc8 <ferror@plt+0x468>
  401dbc:	ldur	x0, [x29, #-24]
  401dc0:	ldur	w1, [x29, #-28]
  401dc4:	bl	4030c8 <ferror@plt+0x1768>
  401dc8:	ldur	w8, [x29, #-28]
  401dcc:	cmp	w8, #0x0
  401dd0:	cset	w8, ne  // ne = any
  401dd4:	eor	w8, w8, #0x1
  401dd8:	and	w8, w8, #0x1
  401ddc:	stur	w8, [x29, #-4]
  401de0:	ldur	w0, [x29, #-4]
  401de4:	ldp	x29, x30, [sp, #96]
  401de8:	add	sp, sp, #0x70
  401dec:	ret
  401df0:	sub	sp, sp, #0xf0
  401df4:	stp	x29, x30, [sp, #224]
  401df8:	add	x29, sp, #0xe0
  401dfc:	mov	x2, #0x40                  	// #64
  401e00:	mov	w8, wzr
  401e04:	adrp	x9, 416000 <ferror@plt+0x146a0>
  401e08:	add	x9, x9, #0x230
  401e0c:	adrp	x10, 404000 <ferror@plt+0x26a0>
  401e10:	add	x10, x10, #0xf5e
  401e14:	adrp	x11, 416000 <ferror@plt+0x146a0>
  401e18:	add	x11, x11, #0x1f0
  401e1c:	adrp	x12, 416000 <ferror@plt+0x146a0>
  401e20:	add	x12, x12, #0x268
  401e24:	adrp	x13, 416000 <ferror@plt+0x146a0>
  401e28:	add	x13, x13, #0x258
  401e2c:	adrp	x14, 416000 <ferror@plt+0x146a0>
  401e30:	add	x14, x14, #0x220
  401e34:	adrp	x15, 416000 <ferror@plt+0x146a0>
  401e38:	add	x15, x15, #0x218
  401e3c:	adrp	x16, 416000 <ferror@plt+0x146a0>
  401e40:	add	x16, x16, #0x294
  401e44:	adrp	x17, 416000 <ferror@plt+0x146a0>
  401e48:	add	x17, x17, #0x298
  401e4c:	adrp	x18, 416000 <ferror@plt+0x146a0>
  401e50:	add	x18, x18, #0x29c
  401e54:	sub	x3, x29, #0x50
  401e58:	stur	w0, [x29, #-4]
  401e5c:	stur	x1, [x29, #-16]
  401e60:	mov	x0, x3
  401e64:	mov	w1, w8
  401e68:	stur	x9, [x29, #-104]
  401e6c:	str	x10, [sp, #112]
  401e70:	str	x11, [sp, #104]
  401e74:	str	x12, [sp, #96]
  401e78:	str	x13, [sp, #88]
  401e7c:	str	x14, [sp, #80]
  401e80:	str	x15, [sp, #72]
  401e84:	str	x16, [sp, #64]
  401e88:	str	x17, [sp, #56]
  401e8c:	str	x18, [sp, #48]
  401e90:	bl	401750 <memset@plt>
  401e94:	stur	wzr, [x29, #-88]
  401e98:	ldur	x9, [x29, #-104]
  401e9c:	ldr	x0, [x9]
  401ea0:	ldr	x1, [sp, #112]
  401ea4:	bl	4018a0 <strstr@plt>
  401ea8:	cbz	x0, 401efc <ferror@plt+0x59c>
  401eac:	adrp	x8, 416000 <ferror@plt+0x146a0>
  401eb0:	add	x8, x8, #0x240
  401eb4:	mov	w9, #0x1                   	// #1
  401eb8:	str	w9, [x8]
  401ebc:	ldur	x1, [x29, #-16]
  401ec0:	sub	x0, x29, #0x4
  401ec4:	bl	403160 <ferror@plt+0x1800>
  401ec8:	stur	w0, [x29, #-92]
  401ecc:	ldur	w9, [x29, #-92]
  401ed0:	mov	w10, #0xffffffff            	// #-1
  401ed4:	cmp	w10, w9
  401ed8:	b.ge	401ee8 <ferror@plt+0x588>  // b.tcont
  401edc:	ldur	w8, [x29, #-92]
  401ee0:	ldr	x9, [sp, #104]
  401ee4:	str	w8, [x9]
  401ee8:	sub	x0, x29, #0x50
  401eec:	adrp	x1, 404000 <ferror@plt+0x26a0>
  401ef0:	add	x1, x1, #0xe82
  401ef4:	bl	401730 <strcat@plt>
  401ef8:	b	401f0c <ferror@plt+0x5ac>
  401efc:	sub	x0, x29, #0x50
  401f00:	adrp	x1, 404000 <ferror@plt+0x26a0>
  401f04:	add	x1, x1, #0xf64
  401f08:	bl	401730 <strcat@plt>
  401f0c:	sub	x0, x29, #0x50
  401f10:	adrp	x1, 404000 <ferror@plt+0x26a0>
  401f14:	add	x1, x1, #0xf6b
  401f18:	bl	401730 <strcat@plt>
  401f1c:	ldur	w0, [x29, #-4]
  401f20:	ldur	x1, [x29, #-16]
  401f24:	sub	x2, x29, #0x50
  401f28:	adrp	x3, 404000 <ferror@plt+0x26a0>
  401f2c:	add	x3, x3, #0xb08
  401f30:	mov	x8, xzr
  401f34:	mov	x4, x8
  401f38:	bl	4017d0 <getopt_long@plt>
  401f3c:	stur	w0, [x29, #-84]
  401f40:	mov	w9, #0xffffffff            	// #-1
  401f44:	cmp	w0, w9
  401f48:	b.eq	402418 <ferror@plt+0xab8>  // b.none
  401f4c:	ldur	w8, [x29, #-84]
  401f50:	subs	w8, w8, #0x3f
  401f54:	mov	w9, w8
  401f58:	ubfx	x9, x9, #0, #32
  401f5c:	cmp	x9, #0xc3
  401f60:	str	x9, [sp, #40]
  401f64:	b.hi	402414 <ferror@plt+0xab4>  // b.pmore
  401f68:	adrp	x8, 404000 <ferror@plt+0x26a0>
  401f6c:	add	x8, x8, #0x7f8
  401f70:	ldr	x11, [sp, #40]
  401f74:	ldrsw	x10, [x8, x11, lsl #2]
  401f78:	add	x9, x8, x10
  401f7c:	br	x9
  401f80:	ldr	x8, [sp, #72]
  401f84:	ldr	x0, [x8]
  401f88:	bl	4015d0 <signal_name_to_number@plt>
  401f8c:	ldr	x8, [sp, #104]
  401f90:	str	w0, [x8]
  401f94:	ldr	w9, [x8]
  401f98:	mov	w10, #0xffffffff            	// #-1
  401f9c:	cmp	w9, w10
  401fa0:	b.ne	401fd8 <ferror@plt+0x678>  // b.any
  401fa4:	bl	4017f0 <__ctype_b_loc@plt>
  401fa8:	ldr	x8, [x0]
  401fac:	ldr	x9, [sp, #72]
  401fb0:	ldr	x10, [x9]
  401fb4:	ldrb	w11, [x10]
  401fb8:	ldrh	w11, [x8, w11, sxtw #1]
  401fbc:	and	w11, w11, #0x800
  401fc0:	cbz	w11, 401fd8 <ferror@plt+0x678>
  401fc4:	ldr	x8, [sp, #72]
  401fc8:	ldr	x0, [x8]
  401fcc:	bl	4016d0 <atoi@plt>
  401fd0:	ldr	x8, [sp, #104]
  401fd4:	str	w0, [x8]
  401fd8:	b	402414 <ferror@plt+0xab4>
  401fdc:	adrp	x8, 416000 <ferror@plt+0x146a0>
  401fe0:	add	x8, x8, #0x244
  401fe4:	mov	w9, #0x1                   	// #1
  401fe8:	str	w9, [x8]
  401fec:	b	402414 <ferror@plt+0xab4>
  401ff0:	ldr	x8, [sp, #72]
  401ff4:	ldr	x0, [x8]
  401ff8:	bl	403278 <ferror@plt+0x1918>
  401ffc:	ldr	x8, [sp, #88]
  402000:	str	x0, [x8]
  402004:	ldur	w9, [x29, #-88]
  402008:	add	w9, w9, #0x1
  40200c:	stur	w9, [x29, #-88]
  402010:	b	402414 <ferror@plt+0xab4>
  402014:	ldr	x8, [sp, #72]
  402018:	ldr	x0, [x8]
  40201c:	adrp	x1, 403000 <ferror@plt+0x16a0>
  402020:	add	x1, x1, #0x490
  402024:	bl	4032e0 <ferror@plt+0x1980>
  402028:	adrp	x8, 416000 <ferror@plt+0x146a0>
  40202c:	add	x8, x8, #0x260
  402030:	str	x0, [x8]
  402034:	ldr	x8, [x8]
  402038:	cbnz	x8, 402044 <ferror@plt+0x6e4>
  40203c:	mov	w0, #0x3f                  	// #63
  402040:	bl	403530 <ferror@plt+0x1bd0>
  402044:	ldur	w8, [x29, #-88]
  402048:	add	w8, w8, #0x1
  40204c:	stur	w8, [x29, #-88]
  402050:	b	402414 <ferror@plt+0xab4>
  402054:	ldr	x8, [sp, #96]
  402058:	ldr	w9, [x8]
  40205c:	add	w9, w9, #0x1
  402060:	str	w9, [x8]
  402064:	b	402414 <ferror@plt+0xab4>
  402068:	ldr	x8, [sp, #72]
  40206c:	ldr	x0, [x8]
  402070:	adrp	x1, 403000 <ferror@plt+0x16a0>
  402074:	add	x1, x1, #0x8e8
  402078:	bl	4032e0 <ferror@plt+0x1980>
  40207c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402080:	add	x8, x8, #0x270
  402084:	str	x0, [x8]
  402088:	ldr	x8, [x8]
  40208c:	cbnz	x8, 402098 <ferror@plt+0x738>
  402090:	mov	w0, #0x3f                  	// #63
  402094:	bl	403530 <ferror@plt+0x1bd0>
  402098:	ldur	w8, [x29, #-88]
  40209c:	add	w8, w8, #0x1
  4020a0:	stur	w8, [x29, #-88]
  4020a4:	b	402414 <ferror@plt+0xab4>
  4020a8:	ldr	x8, [sp, #72]
  4020ac:	ldr	x0, [x8]
  4020b0:	adrp	x1, 403000 <ferror@plt+0x16a0>
  4020b4:	add	x1, x1, #0x954
  4020b8:	bl	4032e0 <ferror@plt+0x1980>
  4020bc:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4020c0:	add	x8, x8, #0x278
  4020c4:	str	x0, [x8]
  4020c8:	ldr	x8, [x8]
  4020cc:	cbnz	x8, 4020d8 <ferror@plt+0x778>
  4020d0:	mov	w0, #0x3f                  	// #63
  4020d4:	bl	403530 <ferror@plt+0x1bd0>
  4020d8:	ldur	w8, [x29, #-88]
  4020dc:	add	w8, w8, #0x1
  4020e0:	stur	w8, [x29, #-88]
  4020e4:	b	402414 <ferror@plt+0xab4>
  4020e8:	adrp	x0, 404000 <ferror@plt+0x26a0>
  4020ec:	add	x0, x0, #0xf86
  4020f0:	bl	401920 <gettext@plt>
  4020f4:	ldur	x8, [x29, #-104]
  4020f8:	ldr	x1, [x8]
  4020fc:	adrp	x2, 404000 <ferror@plt+0x26a0>
  402100:	add	x2, x2, #0xf92
  402104:	bl	4018e0 <printf@plt>
  402108:	mov	w9, wzr
  40210c:	mov	w0, w9
  402110:	bl	401630 <exit@plt>
  402114:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402118:	add	x8, x8, #0x248
  40211c:	mov	w9, #0x1                   	// #1
  402120:	str	w9, [x8]
  402124:	b	402414 <ferror@plt+0xab4>
  402128:	ldr	x8, [sp, #72]
  40212c:	ldr	x0, [x8]
  402130:	bl	403278 <ferror@plt+0x1918>
  402134:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402138:	add	x8, x8, #0x1f8
  40213c:	str	x0, [x8]
  402140:	b	402414 <ferror@plt+0xab4>
  402144:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402148:	add	x8, x8, #0x280
  40214c:	mov	w9, #0x1                   	// #1
  402150:	str	w9, [x8]
  402154:	b	402414 <ferror@plt+0xab4>
  402158:	ldr	x8, [sp, #72]
  40215c:	ldr	x0, [x8]
  402160:	adrp	x1, 403000 <ferror@plt+0x16a0>
  402164:	add	x1, x1, #0x9f4
  402168:	bl	4032e0 <ferror@plt+0x1980>
  40216c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402170:	add	x8, x8, #0x288
  402174:	str	x0, [x8]
  402178:	ldr	x8, [x8]
  40217c:	cbnz	x8, 402188 <ferror@plt+0x828>
  402180:	mov	w0, #0x3f                  	// #63
  402184:	bl	403530 <ferror@plt+0x1bd0>
  402188:	ldur	w8, [x29, #-88]
  40218c:	add	w8, w8, #0x1
  402190:	stur	w8, [x29, #-88]
  402194:	b	402414 <ferror@plt+0xab4>
  402198:	adrp	x8, 416000 <ferror@plt+0x146a0>
  40219c:	add	x8, x8, #0x290
  4021a0:	ldr	w9, [x8]
  4021a4:	cbz	w9, 4021b0 <ferror@plt+0x850>
  4021a8:	ldur	w0, [x29, #-84]
  4021ac:	bl	403530 <ferror@plt+0x1bd0>
  4021b0:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4021b4:	add	x8, x8, #0x290
  4021b8:	mov	w9, #0x2                   	// #2
  4021bc:	str	w9, [x8]
  4021c0:	b	402414 <ferror@plt+0xab4>
  4021c4:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4021c8:	add	x8, x8, #0x24c
  4021cc:	mov	w9, #0x1                   	// #1
  4021d0:	str	w9, [x8]
  4021d4:	b	402414 <ferror@plt+0xab4>
  4021d8:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4021dc:	add	x8, x8, #0x250
  4021e0:	mov	w9, #0x1                   	// #1
  4021e4:	str	w9, [x8]
  4021e8:	b	402414 <ferror@plt+0xab4>
  4021ec:	ldr	x8, [sp, #64]
  4021f0:	ldr	w9, [x8]
  4021f4:	ldr	x10, [sp, #56]
  4021f8:	ldr	w11, [x10]
  4021fc:	orr	w9, w9, w11
  402200:	ldr	x12, [sp, #48]
  402204:	ldr	w11, [x12]
  402208:	orr	w9, w9, w11
  40220c:	cbz	w9, 402218 <ferror@plt+0x8b8>
  402210:	mov	w0, #0x3f                  	// #63
  402214:	bl	403530 <ferror@plt+0x1bd0>
  402218:	mov	w8, #0x1                   	// #1
  40221c:	ldr	x9, [sp, #48]
  402220:	str	w8, [x9]
  402224:	ldur	w8, [x29, #-88]
  402228:	add	w8, w8, #0x1
  40222c:	stur	w8, [x29, #-88]
  402230:	b	402414 <ferror@plt+0xab4>
  402234:	ldr	x8, [sp, #64]
  402238:	ldr	w9, [x8]
  40223c:	ldr	x10, [sp, #56]
  402240:	ldr	w11, [x10]
  402244:	orr	w9, w9, w11
  402248:	ldr	x12, [sp, #48]
  40224c:	ldr	w11, [x12]
  402250:	orr	w9, w9, w11
  402254:	cbz	w9, 402260 <ferror@plt+0x900>
  402258:	mov	w0, #0x3f                  	// #63
  40225c:	bl	403530 <ferror@plt+0x1bd0>
  402260:	mov	w8, #0x1                   	// #1
  402264:	ldr	x9, [sp, #64]
  402268:	str	w8, [x9]
  40226c:	ldur	w8, [x29, #-88]
  402270:	add	w8, w8, #0x1
  402274:	stur	w8, [x29, #-88]
  402278:	b	402414 <ferror@plt+0xab4>
  40227c:	ldr	x8, [sp, #72]
  402280:	ldr	x0, [x8]
  402284:	adrp	x1, 403000 <ferror@plt+0x16a0>
  402288:	add	x1, x1, #0xa80
  40228c:	bl	4032e0 <ferror@plt+0x1980>
  402290:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402294:	add	x8, x8, #0x2a0
  402298:	str	x0, [x8]
  40229c:	ldr	x8, [x8]
  4022a0:	cbnz	x8, 4022ac <ferror@plt+0x94c>
  4022a4:	mov	w0, #0x3f                  	// #63
  4022a8:	bl	403530 <ferror@plt+0x1bd0>
  4022ac:	ldur	w8, [x29, #-88]
  4022b0:	add	w8, w8, #0x1
  4022b4:	stur	w8, [x29, #-88]
  4022b8:	b	402414 <ferror@plt+0xab4>
  4022bc:	ldr	x8, [sp, #72]
  4022c0:	ldr	x0, [x8]
  4022c4:	adrp	x1, 403000 <ferror@plt+0x16a0>
  4022c8:	add	x1, x1, #0xb14
  4022cc:	bl	4032e0 <ferror@plt+0x1980>
  4022d0:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4022d4:	add	x8, x8, #0x2a8
  4022d8:	str	x0, [x8]
  4022dc:	ldr	x8, [x8]
  4022e0:	cbnz	x8, 4022ec <ferror@plt+0x98c>
  4022e4:	mov	w0, #0x3f                  	// #63
  4022e8:	bl	403530 <ferror@plt+0x1bd0>
  4022ec:	ldur	w8, [x29, #-88]
  4022f0:	add	w8, w8, #0x1
  4022f4:	stur	w8, [x29, #-88]
  4022f8:	b	402414 <ferror@plt+0xab4>
  4022fc:	ldr	x8, [sp, #72]
  402300:	ldr	x0, [x8]
  402304:	adrp	x1, 403000 <ferror@plt+0x16a0>
  402308:	add	x1, x1, #0x954
  40230c:	bl	4032e0 <ferror@plt+0x1980>
  402310:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402314:	add	x8, x8, #0x2b0
  402318:	str	x0, [x8]
  40231c:	ldr	x8, [x8]
  402320:	cbnz	x8, 40232c <ferror@plt+0x9cc>
  402324:	mov	w0, #0x3f                  	// #63
  402328:	bl	403530 <ferror@plt+0x1bd0>
  40232c:	ldur	w8, [x29, #-88]
  402330:	add	w8, w8, #0x1
  402334:	stur	w8, [x29, #-88]
  402338:	b	402414 <ferror@plt+0xab4>
  40233c:	ldr	x8, [sp, #64]
  402340:	ldr	w9, [x8]
  402344:	ldr	x10, [sp, #56]
  402348:	ldr	w11, [x10]
  40234c:	orr	w9, w9, w11
  402350:	ldr	x12, [sp, #48]
  402354:	ldr	w11, [x12]
  402358:	orr	w9, w9, w11
  40235c:	cbz	w9, 402368 <ferror@plt+0xa08>
  402360:	mov	w0, #0x3f                  	// #63
  402364:	bl	403530 <ferror@plt+0x1bd0>
  402368:	mov	w8, #0x1                   	// #1
  40236c:	ldr	x9, [sp, #56]
  402370:	str	w8, [x9]
  402374:	b	402414 <ferror@plt+0xab4>
  402378:	adrp	x8, 416000 <ferror@plt+0x146a0>
  40237c:	add	x8, x8, #0x2b8
  402380:	mov	w9, #0x1                   	// #1
  402384:	str	w9, [x8]
  402388:	b	402414 <ferror@plt+0xab4>
  40238c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402390:	add	x8, x8, #0x2bc
  402394:	mov	w9, #0x1                   	// #1
  402398:	str	w9, [x8]
  40239c:	b	402414 <ferror@plt+0xab4>
  4023a0:	ldr	x8, [sp, #72]
  4023a4:	ldr	x0, [x8]
  4023a8:	bl	4016d0 <atoi@plt>
  4023ac:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4023b0:	add	x8, x8, #0x2c0
  4023b4:	str	w0, [x8]
  4023b8:	ldr	w9, [x8]
  4023bc:	cbnz	w9, 4023c8 <ferror@plt+0xa68>
  4023c0:	mov	w0, #0x3f                  	// #63
  4023c4:	bl	403530 <ferror@plt+0x1bd0>
  4023c8:	ldur	w8, [x29, #-88]
  4023cc:	add	w8, w8, #0x1
  4023d0:	stur	w8, [x29, #-88]
  4023d4:	b	402414 <ferror@plt+0xab4>
  4023d8:	ldr	x8, [sp, #72]
  4023dc:	ldr	x0, [x8]
  4023e0:	adrp	x1, 403000 <ferror@plt+0x16a0>
  4023e4:	add	x1, x1, #0xb50
  4023e8:	bl	4032e0 <ferror@plt+0x1980>
  4023ec:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4023f0:	add	x8, x8, #0x2c8
  4023f4:	str	x0, [x8]
  4023f8:	ldr	x8, [x8]
  4023fc:	cbnz	x8, 402408 <ferror@plt+0xaa8>
  402400:	mov	w0, #0x3f                  	// #63
  402404:	bl	403530 <ferror@plt+0x1bd0>
  402408:	b	402414 <ferror@plt+0xab4>
  40240c:	ldur	w0, [x29, #-84]
  402410:	bl	403530 <ferror@plt+0x1bd0>
  402414:	b	401f1c <ferror@plt+0x5bc>
  402418:	ldr	x8, [sp, #96]
  40241c:	ldr	w9, [x8]
  402420:	cbz	w9, 402460 <ferror@plt+0xb00>
  402424:	ldr	x8, [sp, #88]
  402428:	ldr	x9, [x8]
  40242c:	cbnz	x9, 402460 <ferror@plt+0xb00>
  402430:	adrp	x0, 404000 <ferror@plt+0x26a0>
  402434:	add	x0, x0, #0xfa3
  402438:	bl	401920 <gettext@plt>
  40243c:	ldur	x8, [x29, #-104]
  402440:	ldr	x3, [x8]
  402444:	mov	w9, #0x2                   	// #2
  402448:	str	x0, [sp, #32]
  40244c:	mov	w0, w9
  402450:	mov	w9, wzr
  402454:	mov	w1, w9
  402458:	ldr	x2, [sp, #32]
  40245c:	bl	401650 <error@plt>
  402460:	ldr	x8, [sp, #88]
  402464:	ldr	x9, [x8]
  402468:	cbz	x9, 4024b4 <ferror@plt+0xb54>
  40246c:	bl	403be8 <ferror@plt+0x2288>
  402470:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402474:	add	x8, x8, #0x2d0
  402478:	str	x0, [x8]
  40247c:	ldr	x8, [x8]
  402480:	cbnz	x8, 4024b4 <ferror@plt+0xb54>
  402484:	adrp	x0, 404000 <ferror@plt+0x26a0>
  402488:	add	x0, x0, #0xfe6
  40248c:	bl	401920 <gettext@plt>
  402490:	ldur	x8, [x29, #-104]
  402494:	ldr	x3, [x8]
  402498:	mov	w9, #0x1                   	// #1
  40249c:	str	x0, [sp, #24]
  4024a0:	mov	w0, w9
  4024a4:	mov	w9, wzr
  4024a8:	mov	w1, w9
  4024ac:	ldr	x2, [sp, #24]
  4024b0:	bl	401650 <error@plt>
  4024b4:	ldur	w8, [x29, #-4]
  4024b8:	ldr	x9, [sp, #80]
  4024bc:	ldr	w10, [x9]
  4024c0:	subs	w8, w8, w10
  4024c4:	cmp	w8, #0x1
  4024c8:	b.ne	4024f8 <ferror@plt+0xb98>  // b.any
  4024cc:	ldur	x8, [x29, #-16]
  4024d0:	ldr	x9, [sp, #80]
  4024d4:	ldrsw	x10, [x9]
  4024d8:	mov	x11, #0x8                   	// #8
  4024dc:	mul	x10, x11, x10
  4024e0:	add	x8, x8, x10
  4024e4:	ldr	x8, [x8]
  4024e8:	adrp	x10, 416000 <ferror@plt+0x146a0>
  4024ec:	add	x10, x10, #0x2d8
  4024f0:	str	x8, [x10]
  4024f4:	b	40257c <ferror@plt+0xc1c>
  4024f8:	ldur	w8, [x29, #-4]
  4024fc:	ldr	x9, [sp, #80]
  402500:	ldr	w10, [x9]
  402504:	subs	w8, w8, w10
  402508:	cmp	w8, #0x1
  40250c:	b.le	402544 <ferror@plt+0xbe4>
  402510:	adrp	x0, 405000 <ferror@plt+0x36a0>
  402514:	add	x0, x0, #0x1e
  402518:	bl	401920 <gettext@plt>
  40251c:	ldur	x8, [x29, #-104]
  402520:	ldr	x3, [x8]
  402524:	mov	w9, #0x2                   	// #2
  402528:	str	x0, [sp, #16]
  40252c:	mov	w0, w9
  402530:	mov	w9, wzr
  402534:	mov	w1, w9
  402538:	ldr	x2, [sp, #16]
  40253c:	bl	401650 <error@plt>
  402540:	b	40257c <ferror@plt+0xc1c>
  402544:	ldur	w8, [x29, #-88]
  402548:	cbnz	w8, 40257c <ferror@plt+0xc1c>
  40254c:	adrp	x0, 405000 <ferror@plt+0x36a0>
  402550:	add	x0, x0, #0x65
  402554:	bl	401920 <gettext@plt>
  402558:	ldur	x8, [x29, #-104]
  40255c:	ldr	x3, [x8]
  402560:	mov	w9, #0x2                   	// #2
  402564:	str	x0, [sp, #8]
  402568:	mov	w0, w9
  40256c:	mov	w9, wzr
  402570:	mov	w1, w9
  402574:	ldr	x2, [sp, #8]
  402578:	bl	401650 <error@plt>
  40257c:	ldp	x29, x30, [sp, #224]
  402580:	add	sp, sp, #0xf0
  402584:	ret
  402588:	stp	x29, x30, [sp, #-32]!
  40258c:	str	x28, [sp, #16]
  402590:	mov	x29, sp
  402594:	sub	sp, sp, #0x3, lsl #12
  402598:	sub	sp, sp, #0xe30
  40259c:	add	x8, sp, #0x3, lsl #12
  4025a0:	add	x8, x8, #0x5d0
  4025a4:	mov	w9, wzr
  4025a8:	mov	x10, xzr
  4025ac:	mov	x11, #0x1000                	// #4096
  4025b0:	adrp	x12, 416000 <ferror@plt+0x146a0>
  4025b4:	add	x12, x12, #0x29c
  4025b8:	adrp	x13, 416000 <ferror@plt+0x146a0>
  4025bc:	add	x13, x13, #0x294
  4025c0:	adrp	x14, 416000 <ferror@plt+0x146a0>
  4025c4:	add	x14, x14, #0x2c0
  4025c8:	adrp	x15, 416000 <ferror@plt+0x146a0>
  4025cc:	add	x15, x15, #0x250
  4025d0:	adrp	x16, 416000 <ferror@plt+0x146a0>
  4025d4:	add	x16, x16, #0x24c
  4025d8:	add	x17, sp, #0x2, lsl #12
  4025dc:	add	x17, x17, #0x5d0
  4025e0:	add	x18, sp, #0x1, lsl #12
  4025e4:	add	x18, x18, #0x5d0
  4025e8:	add	x1, sp, #0x5d0
  4025ec:	str	x0, [x8, #2136]
  4025f0:	str	wzr, [sp, #13812]
  4025f4:	str	wzr, [sp, #13808]
  4025f8:	str	wzr, [sp, #13804]
  4025fc:	str	x8, [sp, #152]
  402600:	str	w9, [sp, #148]
  402604:	str	x10, [sp, #136]
  402608:	str	x11, [sp, #128]
  40260c:	str	x12, [sp, #120]
  402610:	str	x13, [sp, #112]
  402614:	str	x14, [sp, #104]
  402618:	str	x15, [sp, #96]
  40261c:	str	x16, [sp, #88]
  402620:	str	x17, [sp, #80]
  402624:	str	x18, [sp, #72]
  402628:	str	x1, [sp, #64]
  40262c:	bl	4016e0 <getpid@plt>
  402630:	str	w0, [sp, #13788]
  402634:	ldr	x8, [sp, #136]
  402638:	ldr	x10, [sp, #152]
  40263c:	str	x8, [x10]
  402640:	ldr	x0, [sp, #80]
  402644:	ldr	w9, [sp, #148]
  402648:	mov	w1, w9
  40264c:	ldr	x2, [sp, #128]
  402650:	bl	401750 <memset@plt>
  402654:	ldr	x0, [sp, #72]
  402658:	ldr	w9, [sp, #148]
  40265c:	mov	w1, w9
  402660:	ldr	x2, [sp, #128]
  402664:	bl	401750 <memset@plt>
  402668:	ldr	x0, [sp, #64]
  40266c:	ldr	w9, [sp, #148]
  402670:	mov	w1, w9
  402674:	ldr	x2, [sp, #128]
  402678:	bl	401750 <memset@plt>
  40267c:	bl	404014 <ferror@plt+0x26b4>
  402680:	ldr	x8, [sp, #152]
  402684:	str	x0, [x8, #2128]
  402688:	bl	4041fc <ferror@plt+0x289c>
  40268c:	ldr	x8, [sp, #152]
  402690:	str	x0, [x8, #16]
  402694:	ldr	x10, [sp, #120]
  402698:	ldr	w9, [x10]
  40269c:	cbz	w9, 4026ac <ferror@plt+0xd4c>
  4026a0:	ldr	x8, [sp, #152]
  4026a4:	str	xzr, [x8, #40]
  4026a8:	b	4026b8 <ferror@plt+0xd58>
  4026ac:	mov	x8, #0xffffffffffffffff    	// #-1
  4026b0:	ldr	x9, [sp, #152]
  4026b4:	str	x8, [x9, #40]
  4026b8:	ldr	x8, [sp, #120]
  4026bc:	ldr	w9, [x8]
  4026c0:	cbz	w9, 4026c8 <ferror@plt+0xd68>
  4026c4:	str	wzr, [sp, #13812]
  4026c8:	ldr	x8, [sp, #112]
  4026cc:	ldr	w9, [x8]
  4026d0:	cbz	w9, 4026dc <ferror@plt+0xd7c>
  4026d4:	mov	w8, #0x7fffffff            	// #2147483647
  4026d8:	str	w8, [sp, #13812]
  4026dc:	ldr	x8, [sp, #104]
  4026e0:	ldr	w9, [x8]
  4026e4:	cbz	w9, 402724 <ferror@plt+0xdc4>
  4026e8:	ldr	x8, [sp, #104]
  4026ec:	ldr	w0, [x8]
  4026f0:	add	x1, sp, #0x1c0
  4026f4:	bl	404628 <ferror@plt+0x2cc8>
  4026f8:	cbz	w0, 402724 <ferror@plt+0xdc4>
  4026fc:	adrp	x0, 405000 <ferror@plt+0x36a0>
  402700:	add	x0, x0, #0x804
  402704:	bl	401920 <gettext@plt>
  402708:	adrp	x8, 416000 <ferror@plt+0x146a0>
  40270c:	add	x8, x8, #0x210
  402710:	ldr	x1, [x8]
  402714:	bl	401620 <fputs@plt>
  402718:	mov	w9, #0x3                   	// #3
  40271c:	mov	w0, w9
  402720:	bl	401630 <exit@plt>
  402724:	add	x0, sp, #0x3, lsl #12
  402728:	add	x0, x0, #0xa10
  40272c:	mov	w8, wzr
  402730:	mov	w1, w8
  402734:	mov	x9, #0x410                 	// #1040
  402738:	mov	x2, x9
  40273c:	str	w8, [sp, #60]
  402740:	str	x9, [sp, #48]
  402744:	bl	401750 <memset@plt>
  402748:	add	x0, sp, #0x3, lsl #12
  40274c:	add	x0, x0, #0x600
  402750:	ldr	w8, [sp, #60]
  402754:	mov	w1, w8
  402758:	ldr	x2, [sp, #48]
  40275c:	bl	401750 <memset@plt>
  402760:	ldr	x8, [sp, #152]
  402764:	ldr	x0, [x8, #2128]
  402768:	add	x1, sp, #0x3, lsl #12
  40276c:	add	x1, x1, #0xa10
  402770:	bl	401860 <readproc@plt>
  402774:	cbz	x0, 402fe8 <ferror@plt+0x1688>
  402778:	mov	w8, #0x1                   	// #1
  40277c:	str	w8, [sp, #444]
  402780:	ldr	w8, [sp, #14864]
  402784:	ldr	w9, [sp, #13788]
  402788:	cmp	w8, w9
  40278c:	b.ne	402794 <ferror@plt+0xe34>  // b.any
  402790:	b	402760 <ferror@plt+0xe00>
  402794:	ldr	x8, [sp, #120]
  402798:	ldr	w9, [x8]
  40279c:	cbz	w9, 4027bc <ferror@plt+0xe5c>
  4027a0:	ldr	x8, [sp, #152]
  4027a4:	ldr	x9, [x8, #1152]
  4027a8:	ldr	x10, [x8, #40]
  4027ac:	cmp	x9, x10
  4027b0:	b.cs	4027bc <ferror@plt+0xe5c>  // b.hs, b.nlast
  4027b4:	str	wzr, [sp, #444]
  4027b8:	b	4029b8 <ferror@plt+0x1058>
  4027bc:	ldr	x8, [sp, #112]
  4027c0:	ldr	w9, [x8]
  4027c4:	cbz	w9, 4027e4 <ferror@plt+0xe84>
  4027c8:	ldr	x8, [sp, #152]
  4027cc:	ldr	x9, [x8, #1152]
  4027d0:	ldr	x10, [x8, #40]
  4027d4:	cmp	x9, x10
  4027d8:	b.ls	4027e4 <ferror@plt+0xe84>  // b.plast
  4027dc:	str	wzr, [sp, #444]
  4027e0:	b	4029b8 <ferror@plt+0x1058>
  4027e4:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4027e8:	add	x8, x8, #0x270
  4027ec:	ldr	x8, [x8]
  4027f0:	cbz	x8, 402814 <ferror@plt+0xeb4>
  4027f4:	ldrsw	x0, [sp, #14868]
  4027f8:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4027fc:	add	x8, x8, #0x270
  402800:	ldr	x1, [x8]
  402804:	bl	404340 <ferror@plt+0x29e0>
  402808:	cbnz	w0, 402814 <ferror@plt+0xeb4>
  40280c:	str	wzr, [sp, #444]
  402810:	b	4029b8 <ferror@plt+0x1058>
  402814:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402818:	add	x8, x8, #0x2d0
  40281c:	ldr	x8, [x8]
  402820:	cbz	x8, 402844 <ferror@plt+0xee4>
  402824:	ldrsw	x0, [sp, #15732]
  402828:	adrp	x8, 416000 <ferror@plt+0x146a0>
  40282c:	add	x8, x8, #0x2d0
  402830:	ldr	x1, [x8]
  402834:	bl	404340 <ferror@plt+0x29e0>
  402838:	cbnz	w0, 402844 <ferror@plt+0xee4>
  40283c:	str	wzr, [sp, #444]
  402840:	b	4029b8 <ferror@plt+0x1058>
  402844:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402848:	add	x8, x8, #0x288
  40284c:	ldr	x8, [x8]
  402850:	cbz	x8, 402874 <ferror@plt+0xf14>
  402854:	ldrsw	x0, [sp, #15720]
  402858:	adrp	x8, 416000 <ferror@plt+0x146a0>
  40285c:	add	x8, x8, #0x288
  402860:	ldr	x1, [x8]
  402864:	bl	404340 <ferror@plt+0x29e0>
  402868:	cbnz	w0, 402874 <ferror@plt+0xf14>
  40286c:	str	wzr, [sp, #444]
  402870:	b	4029b8 <ferror@plt+0x1058>
  402874:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402878:	add	x8, x8, #0x2b0
  40287c:	ldr	x8, [x8]
  402880:	cbz	x8, 4028a4 <ferror@plt+0xf44>
  402884:	ldrsw	x0, [sp, #15740]
  402888:	adrp	x8, 416000 <ferror@plt+0x146a0>
  40288c:	add	x8, x8, #0x2b0
  402890:	ldr	x1, [x8]
  402894:	bl	404340 <ferror@plt+0x29e0>
  402898:	cbnz	w0, 4028a4 <ferror@plt+0xf44>
  40289c:	str	wzr, [sp, #444]
  4028a0:	b	4029b8 <ferror@plt+0x1058>
  4028a4:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4028a8:	add	x8, x8, #0x278
  4028ac:	ldr	x8, [x8]
  4028b0:	cbz	x8, 4028d4 <ferror@plt+0xf74>
  4028b4:	ldrsw	x0, [sp, #15748]
  4028b8:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4028bc:	add	x8, x8, #0x278
  4028c0:	ldr	x1, [x8]
  4028c4:	bl	404340 <ferror@plt+0x29e0>
  4028c8:	cbnz	w0, 4028d4 <ferror@plt+0xf74>
  4028cc:	str	wzr, [sp, #444]
  4028d0:	b	4029b8 <ferror@plt+0x1058>
  4028d4:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4028d8:	add	x8, x8, #0x260
  4028dc:	ldr	x8, [x8]
  4028e0:	cbz	x8, 402904 <ferror@plt+0xfa4>
  4028e4:	ldrsw	x0, [sp, #15752]
  4028e8:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4028ec:	add	x8, x8, #0x260
  4028f0:	ldr	x1, [x8]
  4028f4:	bl	404340 <ferror@plt+0x29e0>
  4028f8:	cbnz	w0, 402904 <ferror@plt+0xfa4>
  4028fc:	str	wzr, [sp, #444]
  402900:	b	4029b8 <ferror@plt+0x1058>
  402904:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402908:	add	x8, x8, #0x2a0
  40290c:	ldr	x8, [x8]
  402910:	cbz	x8, 402934 <ferror@plt+0xfd4>
  402914:	ldrsw	x0, [sp, #15724]
  402918:	adrp	x8, 416000 <ferror@plt+0x146a0>
  40291c:	add	x8, x8, #0x2a0
  402920:	ldr	x1, [x8]
  402924:	bl	404340 <ferror@plt+0x29e0>
  402928:	cbnz	w0, 402934 <ferror@plt+0xfd4>
  40292c:	str	wzr, [sp, #444]
  402930:	b	4029b8 <ferror@plt+0x1058>
  402934:	ldr	x8, [sp, #104]
  402938:	ldr	w9, [x8]
  40293c:	cbz	w9, 40295c <ferror@plt+0xffc>
  402940:	add	x0, sp, #0x3, lsl #12
  402944:	add	x0, x0, #0xa10
  402948:	add	x1, sp, #0x1c0
  40294c:	bl	4043bc <ferror@plt+0x2a5c>
  402950:	cbnz	w0, 40295c <ferror@plt+0xffc>
  402954:	str	wzr, [sp, #444]
  402958:	b	4029b8 <ferror@plt+0x1058>
  40295c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402960:	add	x8, x8, #0x2a8
  402964:	ldr	x8, [x8]
  402968:	cbz	x8, 4029b8 <ferror@plt+0x1058>
  40296c:	ldr	w8, [sp, #15736]
  402970:	cbnz	w8, 40297c <ferror@plt+0x101c>
  402974:	str	wzr, [sp, #444]
  402978:	b	4029b8 <ferror@plt+0x1058>
  40297c:	ldrsw	x2, [sp, #15736]
  402980:	ldr	w3, [sp, #14864]
  402984:	add	x8, sp, #0xbc
  402988:	mov	x0, x8
  40298c:	mov	w1, #0xff                  	// #255
  402990:	mov	w4, #0x1                   	// #1
  402994:	str	x8, [sp, #40]
  402998:	bl	4015b0 <dev_to_tty@plt>
  40299c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4029a0:	add	x8, x8, #0x2a8
  4029a4:	ldr	x1, [x8]
  4029a8:	ldr	x8, [sp, #40]
  4029ac:	mov	x0, x8
  4029b0:	bl	40444c <ferror@plt+0x2aec>
  4029b4:	str	w0, [sp, #444]
  4029b8:	add	x8, sp, #0x3, lsl #12
  4029bc:	add	x8, x8, #0xa10
  4029c0:	ldr	x8, [x8, #472]
  4029c4:	cbz	x8, 402b08 <ferror@plt+0x11a8>
  4029c8:	ldr	x8, [sp, #96]
  4029cc:	ldr	w9, [x8]
  4029d0:	cbnz	w9, 4029e4 <ferror@plt+0x1084>
  4029d4:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4029d8:	add	x8, x8, #0x280
  4029dc:	ldr	w9, [x8]
  4029e0:	cbz	w9, 402b08 <ferror@plt+0x11a8>
  4029e4:	str	wzr, [sp, #184]
  4029e8:	mov	w8, #0x1000                	// #4096
  4029ec:	str	w8, [sp, #180]
  4029f0:	add	x9, sp, #0x2, lsl #12
  4029f4:	add	x9, x9, #0x5d0
  4029f8:	str	x9, [sp, #168]
  4029fc:	ldr	x9, [sp, #168]
  402a00:	mov	w8, #0x0                   	// #0
  402a04:	strb	w8, [x9]
  402a08:	add	x8, sp, #0x3, lsl #12
  402a0c:	add	x8, x8, #0xa10
  402a10:	ldr	x8, [x8, #472]
  402a14:	ldrsw	x9, [sp, #184]
  402a18:	mov	x10, #0x8                   	// #8
  402a1c:	mul	x9, x10, x9
  402a20:	add	x8, x8, x9
  402a24:	ldr	x8, [x8]
  402a28:	mov	w11, #0x0                   	// #0
  402a2c:	str	w11, [sp, #36]
  402a30:	cbz	x8, 402a44 <ferror@plt+0x10e4>
  402a34:	ldr	w8, [sp, #180]
  402a38:	cmp	w8, #0x1
  402a3c:	cset	w8, gt
  402a40:	str	w8, [sp, #36]
  402a44:	ldr	w8, [sp, #36]
  402a48:	tbnz	w8, #0, 402a50 <ferror@plt+0x10f0>
  402a4c:	b	402b08 <ferror@plt+0x11a8>
  402a50:	ldr	x0, [sp, #168]
  402a54:	ldrsw	x1, [sp, #180]
  402a58:	ldr	w8, [sp, #184]
  402a5c:	adrp	x9, 405000 <ferror@plt+0x36a0>
  402a60:	add	x9, x9, #0x273
  402a64:	adrp	x10, 405000 <ferror@plt+0x36a0>
  402a68:	add	x10, x10, #0x833
  402a6c:	cmp	w8, #0x0
  402a70:	csel	x3, x10, x9, ne  // ne = any
  402a74:	add	x9, sp, #0x3, lsl #12
  402a78:	add	x9, x9, #0xa10
  402a7c:	ldr	x9, [x9, #472]
  402a80:	ldrsw	x10, [sp, #184]
  402a84:	mov	x11, #0x8                   	// #8
  402a88:	mul	x10, x11, x10
  402a8c:	add	x9, x9, x10
  402a90:	ldr	x4, [x9]
  402a94:	adrp	x2, 405000 <ferror@plt+0x36a0>
  402a98:	add	x2, x2, #0x84f
  402a9c:	bl	4016b0 <snprintf@plt>
  402aa0:	str	w0, [sp, #164]
  402aa4:	ldr	w8, [sp, #164]
  402aa8:	cmp	w8, #0x0
  402aac:	cset	w8, ge  // ge = tcont
  402ab0:	tbnz	w8, #0, 402ac4 <ferror@plt+0x1164>
  402ab4:	ldr	x8, [sp, #168]
  402ab8:	mov	w9, #0x0                   	// #0
  402abc:	strb	w9, [x8]
  402ac0:	b	402b08 <ferror@plt+0x11a8>
  402ac4:	ldr	w8, [sp, #164]
  402ac8:	ldr	w9, [sp, #180]
  402acc:	cmp	w8, w9
  402ad0:	b.lt	402ad8 <ferror@plt+0x1178>  // b.tstop
  402ad4:	b	402b08 <ferror@plt+0x11a8>
  402ad8:	ldrsw	x8, [sp, #164]
  402adc:	ldr	x9, [sp, #168]
  402ae0:	add	x8, x9, x8
  402ae4:	str	x8, [sp, #168]
  402ae8:	ldr	w10, [sp, #164]
  402aec:	ldr	w11, [sp, #180]
  402af0:	subs	w10, w11, w10
  402af4:	str	w10, [sp, #180]
  402af8:	ldr	w10, [sp, #184]
  402afc:	add	w10, w10, #0x1
  402b00:	str	w10, [sp, #184]
  402b04:	b	402a08 <ferror@plt+0x10a8>
  402b08:	ldr	x8, [sp, #88]
  402b0c:	ldr	w9, [x8]
  402b10:	cbnz	w9, 402b38 <ferror@plt+0x11d8>
  402b14:	ldr	x8, [sp, #96]
  402b18:	ldr	w9, [x8]
  402b1c:	cbnz	w9, 402b38 <ferror@plt+0x11d8>
  402b20:	ldr	w8, [sp, #444]
  402b24:	cbz	w8, 402b90 <ferror@plt+0x1230>
  402b28:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402b2c:	add	x8, x8, #0x2d8
  402b30:	ldr	x8, [x8]
  402b34:	cbz	x8, 402b90 <ferror@plt+0x1230>
  402b38:	ldr	x8, [sp, #96]
  402b3c:	ldr	w9, [x8]
  402b40:	cbz	w9, 402b6c <ferror@plt+0x120c>
  402b44:	add	x8, sp, #0x3, lsl #12
  402b48:	add	x8, x8, #0xa10
  402b4c:	ldr	x8, [x8, #472]
  402b50:	cbz	x8, 402b6c <ferror@plt+0x120c>
  402b54:	add	x0, sp, #0x5d0
  402b58:	add	x1, sp, #0x2, lsl #12
  402b5c:	add	x1, x1, #0x5d0
  402b60:	mov	x2, #0xfff                 	// #4095
  402b64:	bl	4018d0 <strncpy@plt>
  402b68:	b	402b84 <ferror@plt+0x1224>
  402b6c:	add	x8, sp, #0x3, lsl #12
  402b70:	add	x8, x8, #0xa10
  402b74:	add	x1, x8, #0x308
  402b78:	add	x0, sp, #0x5d0
  402b7c:	mov	x2, #0xfff                 	// #4095
  402b80:	bl	4018d0 <strncpy@plt>
  402b84:	add	x8, sp, #0x5d0
  402b88:	mov	w9, #0x0                   	// #0
  402b8c:	strb	w9, [x8, #4095]
  402b90:	ldr	w8, [sp, #444]
  402b94:	cbz	w8, 402c3c <ferror@plt+0x12dc>
  402b98:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402b9c:	add	x8, x8, #0x2d8
  402ba0:	ldr	x8, [x8]
  402ba4:	cbz	x8, 402c3c <ferror@plt+0x12dc>
  402ba8:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402bac:	add	x8, x8, #0x280
  402bb0:	ldr	w9, [x8]
  402bb4:	cbz	w9, 402be4 <ferror@plt+0x1284>
  402bb8:	add	x8, sp, #0x3, lsl #12
  402bbc:	add	x8, x8, #0xa10
  402bc0:	ldr	x8, [x8, #472]
  402bc4:	cbz	x8, 402be4 <ferror@plt+0x1284>
  402bc8:	add	x0, sp, #0x1, lsl #12
  402bcc:	add	x0, x0, #0x5d0
  402bd0:	add	x1, sp, #0x2, lsl #12
  402bd4:	add	x1, x1, #0x5d0
  402bd8:	mov	x2, #0xfff                 	// #4095
  402bdc:	bl	4018d0 <strncpy@plt>
  402be0:	b	402c00 <ferror@plt+0x12a0>
  402be4:	add	x8, sp, #0x3, lsl #12
  402be8:	add	x8, x8, #0xa10
  402bec:	add	x1, x8, #0x308
  402bf0:	add	x0, sp, #0x1, lsl #12
  402bf4:	add	x0, x0, #0x5d0
  402bf8:	mov	x2, #0xfff                 	// #4095
  402bfc:	bl	4018d0 <strncpy@plt>
  402c00:	add	x8, sp, #0x1, lsl #12
  402c04:	add	x8, x8, #0x5d0
  402c08:	mov	w9, #0x0                   	// #0
  402c0c:	strb	w9, [x8, #4095]
  402c10:	ldr	x10, [sp, #152]
  402c14:	ldr	x0, [x10, #16]
  402c18:	mov	x1, x8
  402c1c:	mov	x8, xzr
  402c20:	mov	x2, x8
  402c24:	mov	x3, x8
  402c28:	mov	w9, wzr
  402c2c:	mov	w4, w9
  402c30:	bl	4018b0 <regexec@plt>
  402c34:	cbz	w0, 402c3c <ferror@plt+0x12dc>
  402c38:	str	wzr, [sp, #444]
  402c3c:	ldr	w8, [sp, #444]
  402c40:	adrp	x9, 416000 <ferror@plt+0x146a0>
  402c44:	add	x9, x9, #0x298
  402c48:	ldr	w10, [x9]
  402c4c:	eor	w8, w8, w10
  402c50:	cbz	w8, 402fe4 <ferror@plt+0x1684>
  402c54:	ldr	x8, [sp, #120]
  402c58:	ldr	w9, [x8]
  402c5c:	cbz	w9, 402ca0 <ferror@plt+0x1340>
  402c60:	ldr	x8, [sp, #152]
  402c64:	ldr	x9, [x8, #40]
  402c68:	ldr	x10, [x8, #1152]
  402c6c:	cmp	x9, x10
  402c70:	b.ne	402c88 <ferror@plt+0x1328>  // b.any
  402c74:	ldr	w8, [sp, #13812]
  402c78:	ldr	w9, [sp, #14864]
  402c7c:	cmp	w8, w9
  402c80:	b.le	402c88 <ferror@plt+0x1328>
  402c84:	b	402760 <ferror@plt+0xe00>
  402c88:	ldr	x8, [sp, #152]
  402c8c:	ldr	x9, [x8, #1152]
  402c90:	str	x9, [x8, #40]
  402c94:	ldr	w10, [sp, #14864]
  402c98:	str	w10, [sp, #13812]
  402c9c:	str	wzr, [sp, #13808]
  402ca0:	ldr	x8, [sp, #112]
  402ca4:	ldr	w9, [x8]
  402ca8:	cbz	w9, 402cec <ferror@plt+0x138c>
  402cac:	ldr	x8, [sp, #152]
  402cb0:	ldr	x9, [x8, #40]
  402cb4:	ldr	x10, [x8, #1152]
  402cb8:	cmp	x9, x10
  402cbc:	b.ne	402cd4 <ferror@plt+0x1374>  // b.any
  402cc0:	ldr	w8, [sp, #13812]
  402cc4:	ldr	w9, [sp, #14864]
  402cc8:	cmp	w8, w9
  402ccc:	b.ge	402cd4 <ferror@plt+0x1374>  // b.tcont
  402cd0:	b	402760 <ferror@plt+0xe00>
  402cd4:	ldr	x8, [sp, #152]
  402cd8:	ldr	x9, [x8, #1152]
  402cdc:	str	x9, [x8, #40]
  402ce0:	ldr	w10, [sp, #14864]
  402ce4:	str	w10, [sp, #13812]
  402ce8:	str	wzr, [sp, #13808]
  402cec:	ldr	w8, [sp, #13808]
  402cf0:	ldr	w9, [sp, #13804]
  402cf4:	cmp	w8, w9
  402cf8:	b.ne	402d84 <ferror@plt+0x1424>  // b.any
  402cfc:	ldr	w8, [sp, #13804]
  402d00:	cmp	w8, #0x0
  402d04:	cset	w8, lt  // lt = tstop
  402d08:	tbnz	w8, #0, 402d20 <ferror@plt+0x13c0>
  402d0c:	ldrsw	x8, [sp, #13804]
  402d10:	mov	x9, #0x9999                	// #39321
  402d14:	movk	x9, #0x199, lsl #16
  402d18:	cmp	x8, x9
  402d1c:	b.cc	402d48 <ferror@plt+0x13e8>  // b.lo, b.ul, b.last
  402d20:	adrp	x0, 405000 <ferror@plt+0x36a0>
  402d24:	add	x0, x0, #0xc2
  402d28:	bl	401920 <gettext@plt>
  402d2c:	mov	w8, #0x1                   	// #1
  402d30:	str	x0, [sp, #24]
  402d34:	mov	w0, w8
  402d38:	mov	w8, wzr
  402d3c:	mov	w1, w8
  402d40:	ldr	x2, [sp, #24]
  402d44:	bl	401650 <error@plt>
  402d48:	ldr	w8, [sp, #13804]
  402d4c:	mov	w9, #0x5                   	// #5
  402d50:	mul	w8, w8, w9
  402d54:	mov	w9, #0x4                   	// #4
  402d58:	sdiv	w8, w8, w9
  402d5c:	add	w8, w8, #0x4
  402d60:	str	w8, [sp, #13804]
  402d64:	ldr	x8, [sp, #152]
  402d68:	ldr	x0, [x8]
  402d6c:	ldrsw	x9, [sp, #13804]
  402d70:	mov	x10, #0x10                  	// #16
  402d74:	mul	x1, x9, x10
  402d78:	bl	403d64 <ferror@plt+0x2404>
  402d7c:	ldr	x8, [sp, #152]
  402d80:	str	x0, [x8]
  402d84:	ldr	x8, [sp, #152]
  402d88:	ldr	x9, [x8]
  402d8c:	cbz	x9, 402e0c <ferror@plt+0x14ac>
  402d90:	ldr	x8, [sp, #88]
  402d94:	ldr	w9, [x8]
  402d98:	cbnz	w9, 402db8 <ferror@plt+0x1458>
  402d9c:	ldr	x8, [sp, #96]
  402da0:	ldr	w9, [x8]
  402da4:	cbnz	w9, 402db8 <ferror@plt+0x1458>
  402da8:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402dac:	add	x8, x8, #0x244
  402db0:	ldr	w9, [x8]
  402db4:	cbz	w9, 402e0c <ferror@plt+0x14ac>
  402db8:	ldrsw	x8, [sp, #14864]
  402dbc:	ldr	x9, [sp, #152]
  402dc0:	ldr	x10, [x9]
  402dc4:	ldrsw	x11, [sp, #13808]
  402dc8:	mov	x12, #0x10                  	// #16
  402dcc:	mul	x11, x12, x11
  402dd0:	str	x8, [x10, x11]
  402dd4:	add	x0, sp, #0x5d0
  402dd8:	str	x12, [sp, #16]
  402ddc:	bl	403278 <ferror@plt+0x1918>
  402de0:	ldr	x8, [sp, #152]
  402de4:	ldr	x9, [x8]
  402de8:	ldrsw	x10, [sp, #13808]
  402dec:	mov	w13, w10
  402df0:	add	w13, w13, #0x1
  402df4:	str	w13, [sp, #13808]
  402df8:	ldr	x11, [sp, #16]
  402dfc:	mul	x10, x11, x10
  402e00:	add	x9, x9, x10
  402e04:	str	x0, [x9, #8]
  402e08:	b	402e6c <ferror@plt+0x150c>
  402e0c:	ldr	x8, [sp, #152]
  402e10:	ldr	x9, [x8]
  402e14:	cbz	x9, 402e44 <ferror@plt+0x14e4>
  402e18:	ldrsw	x8, [sp, #14864]
  402e1c:	ldr	x9, [sp, #152]
  402e20:	ldr	x10, [x9]
  402e24:	ldrsw	x11, [sp, #13808]
  402e28:	mov	w12, w11
  402e2c:	add	w12, w12, #0x1
  402e30:	str	w12, [sp, #13808]
  402e34:	mov	x13, #0x10                  	// #16
  402e38:	mul	x11, x13, x11
  402e3c:	str	x8, [x10, x11]
  402e40:	b	402e6c <ferror@plt+0x150c>
  402e44:	adrp	x0, 405000 <ferror@plt+0x36a0>
  402e48:	add	x0, x0, #0x835
  402e4c:	bl	401920 <gettext@plt>
  402e50:	mov	w8, #0x1                   	// #1
  402e54:	str	x0, [sp, #8]
  402e58:	mov	w0, w8
  402e5c:	mov	w8, wzr
  402e60:	mov	w1, w8
  402e64:	ldr	x2, [sp, #8]
  402e68:	bl	401650 <error@plt>
  402e6c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402e70:	add	x8, x8, #0x2b8
  402e74:	ldr	w9, [x8]
  402e78:	cbz	w9, 402fe4 <ferror@plt+0x1684>
  402e7c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  402e80:	add	x8, x8, #0x240
  402e84:	ldr	w9, [x8]
  402e88:	cbnz	w9, 402fe4 <ferror@plt+0x1684>
  402e8c:	ldr	x8, [sp, #152]
  402e90:	ldr	x0, [x8, #2128]
  402e94:	add	x1, sp, #0x3, lsl #12
  402e98:	add	x1, x1, #0xa10
  402e9c:	add	x2, sp, #0x3, lsl #12
  402ea0:	add	x2, x2, #0x600
  402ea4:	bl	401940 <readtask@plt>
  402ea8:	cbz	x0, 402fe4 <ferror@plt+0x1684>
  402eac:	ldr	w8, [sp, #14864]
  402eb0:	ldr	w9, [sp, #13824]
  402eb4:	cmp	w8, w9
  402eb8:	b.ne	402ec0 <ferror@plt+0x1560>  // b.any
  402ebc:	b	402e8c <ferror@plt+0x152c>
  402ec0:	ldr	w8, [sp, #13808]
  402ec4:	ldr	w9, [sp, #13804]
  402ec8:	cmp	w8, w9
  402ecc:	b.ne	402f58 <ferror@plt+0x15f8>  // b.any
  402ed0:	ldr	w8, [sp, #13804]
  402ed4:	cmp	w8, #0x0
  402ed8:	cset	w8, lt  // lt = tstop
  402edc:	tbnz	w8, #0, 402ef4 <ferror@plt+0x1594>
  402ee0:	ldrsw	x8, [sp, #13804]
  402ee4:	mov	x9, #0x9999                	// #39321
  402ee8:	movk	x9, #0x199, lsl #16
  402eec:	cmp	x8, x9
  402ef0:	b.cc	402f1c <ferror@plt+0x15bc>  // b.lo, b.ul, b.last
  402ef4:	adrp	x0, 405000 <ferror@plt+0x36a0>
  402ef8:	add	x0, x0, #0xc2
  402efc:	bl	401920 <gettext@plt>
  402f00:	mov	w8, #0x1                   	// #1
  402f04:	str	x0, [sp]
  402f08:	mov	w0, w8
  402f0c:	mov	w8, wzr
  402f10:	mov	w1, w8
  402f14:	ldr	x2, [sp]
  402f18:	bl	401650 <error@plt>
  402f1c:	ldr	w8, [sp, #13804]
  402f20:	mov	w9, #0x5                   	// #5
  402f24:	mul	w8, w8, w9
  402f28:	mov	w9, #0x4                   	// #4
  402f2c:	sdiv	w8, w8, w9
  402f30:	add	w8, w8, #0x4
  402f34:	str	w8, [sp, #13804]
  402f38:	ldr	x8, [sp, #152]
  402f3c:	ldr	x0, [x8]
  402f40:	ldrsw	x9, [sp, #13804]
  402f44:	mov	x10, #0x10                  	// #16
  402f48:	mul	x1, x9, x10
  402f4c:	bl	403d64 <ferror@plt+0x2404>
  402f50:	ldr	x8, [sp, #152]
  402f54:	str	x0, [x8]
  402f58:	ldr	x8, [sp, #88]
  402f5c:	ldr	w9, [x8]
  402f60:	cbnz	w9, 402f70 <ferror@plt+0x1610>
  402f64:	ldr	x8, [sp, #96]
  402f68:	ldr	w9, [x8]
  402f6c:	cbz	w9, 402fb8 <ferror@plt+0x1658>
  402f70:	add	x0, sp, #0x5d0
  402f74:	bl	403278 <ferror@plt+0x1918>
  402f78:	ldr	x8, [sp, #152]
  402f7c:	ldr	x9, [x8]
  402f80:	ldrsw	x10, [sp, #13808]
  402f84:	mov	x11, #0x10                  	// #16
  402f88:	mul	x10, x11, x10
  402f8c:	add	x9, x9, x10
  402f90:	str	x0, [x9, #8]
  402f94:	ldrsw	x9, [sp, #13824]
  402f98:	ldr	x10, [x8]
  402f9c:	ldrsw	x12, [sp, #13808]
  402fa0:	mov	w13, w12
  402fa4:	add	w13, w13, #0x1
  402fa8:	str	w13, [sp, #13808]
  402fac:	mul	x11, x11, x12
  402fb0:	str	x9, [x10, x11]
  402fb4:	b	402fe0 <ferror@plt+0x1680>
  402fb8:	ldrsw	x8, [sp, #13824]
  402fbc:	ldr	x9, [sp, #152]
  402fc0:	ldr	x10, [x9]
  402fc4:	ldrsw	x11, [sp, #13808]
  402fc8:	mov	w12, w11
  402fcc:	add	w12, w12, #0x1
  402fd0:	str	w12, [sp, #13808]
  402fd4:	mov	x13, #0x10                  	// #16
  402fd8:	mul	x11, x13, x11
  402fdc:	str	x8, [x10, x11]
  402fe0:	b	402e8c <ferror@plt+0x152c>
  402fe4:	b	402760 <ferror@plt+0xe00>
  402fe8:	ldr	x8, [sp, #152]
  402fec:	ldr	x0, [x8, #2128]
  402ff0:	bl	401830 <closeproc@plt>
  402ff4:	ldr	w9, [sp, #13808]
  402ff8:	ldr	x8, [sp, #152]
  402ffc:	ldr	x10, [x8, #2136]
  403000:	str	w9, [x10]
  403004:	ldr	x0, [x8]
  403008:	add	sp, sp, #0x3, lsl #12
  40300c:	add	sp, sp, #0xe30
  403010:	ldr	x28, [sp, #16]
  403014:	ldp	x29, x30, [sp], #32
  403018:	ret
  40301c:	sub	sp, sp, #0x30
  403020:	stp	x29, x30, [sp, #32]
  403024:	add	x29, sp, #0x20
  403028:	adrp	x8, 416000 <ferror@plt+0x146a0>
  40302c:	add	x8, x8, #0x1f8
  403030:	stur	x0, [x29, #-8]
  403034:	stur	w1, [x29, #-12]
  403038:	ldr	x8, [x8]
  40303c:	str	x8, [sp, #8]
  403040:	str	wzr, [sp, #16]
  403044:	ldr	w8, [sp, #16]
  403048:	ldur	w9, [x29, #-12]
  40304c:	cmp	w8, w9
  403050:	b.ge	4030bc <ferror@plt+0x175c>  // b.tcont
  403054:	ldr	w8, [sp, #16]
  403058:	add	w8, w8, #0x1
  40305c:	ldur	w9, [x29, #-12]
  403060:	cmp	w8, w9
  403064:	b.ne	403074 <ferror@plt+0x1714>  // b.any
  403068:	adrp	x8, 405000 <ferror@plt+0x36a0>
  40306c:	add	x8, x8, #0x272
  403070:	str	x8, [sp, #8]
  403074:	ldur	x8, [x29, #-8]
  403078:	ldrsw	x9, [sp, #16]
  40307c:	mov	x10, #0x10                  	// #16
  403080:	mul	x9, x10, x9
  403084:	ldr	x1, [x8, x9]
  403088:	ldur	x8, [x29, #-8]
  40308c:	ldrsw	x9, [sp, #16]
  403090:	mul	x9, x10, x9
  403094:	add	x8, x8, x9
  403098:	ldr	x2, [x8, #8]
  40309c:	ldr	x3, [sp, #8]
  4030a0:	adrp	x0, 405000 <ferror@plt+0x36a0>
  4030a4:	add	x0, x0, #0x84b
  4030a8:	bl	4018e0 <printf@plt>
  4030ac:	ldr	w8, [sp, #16]
  4030b0:	add	w8, w8, #0x1
  4030b4:	str	w8, [sp, #16]
  4030b8:	b	403044 <ferror@plt+0x16e4>
  4030bc:	ldp	x29, x30, [sp, #32]
  4030c0:	add	sp, sp, #0x30
  4030c4:	ret
  4030c8:	sub	sp, sp, #0x30
  4030cc:	stp	x29, x30, [sp, #32]
  4030d0:	add	x29, sp, #0x20
  4030d4:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4030d8:	add	x8, x8, #0x1f8
  4030dc:	stur	x0, [x29, #-8]
  4030e0:	stur	w1, [x29, #-12]
  4030e4:	ldr	x8, [x8]
  4030e8:	str	x8, [sp, #8]
  4030ec:	str	wzr, [sp, #16]
  4030f0:	ldr	w8, [sp, #16]
  4030f4:	ldur	w9, [x29, #-12]
  4030f8:	cmp	w8, w9
  4030fc:	b.ge	403154 <ferror@plt+0x17f4>  // b.tcont
  403100:	ldr	w8, [sp, #16]
  403104:	add	w8, w8, #0x1
  403108:	ldur	w9, [x29, #-12]
  40310c:	cmp	w8, w9
  403110:	b.ne	403120 <ferror@plt+0x17c0>  // b.any
  403114:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403118:	add	x8, x8, #0x272
  40311c:	str	x8, [sp, #8]
  403120:	ldur	x8, [x29, #-8]
  403124:	ldrsw	x9, [sp, #16]
  403128:	mov	x10, #0x10                  	// #16
  40312c:	mul	x9, x10, x9
  403130:	ldr	x1, [x8, x9]
  403134:	ldr	x2, [sp, #8]
  403138:	adrp	x0, 405000 <ferror@plt+0x36a0>
  40313c:	add	x0, x0, #0x854
  403140:	bl	4018e0 <printf@plt>
  403144:	ldr	w8, [sp, #16]
  403148:	add	w8, w8, #0x1
  40314c:	str	w8, [sp, #16]
  403150:	b	4030f0 <ferror@plt+0x1790>
  403154:	ldp	x29, x30, [sp, #32]
  403158:	add	sp, sp, #0x30
  40315c:	ret
  403160:	sub	sp, sp, #0x30
  403164:	stp	x29, x30, [sp, #32]
  403168:	add	x29, sp, #0x20
  40316c:	mov	w8, #0x1                   	// #1
  403170:	str	x0, [sp, #16]
  403174:	str	x1, [sp, #8]
  403178:	str	w8, [sp]
  40317c:	ldr	w8, [sp]
  403180:	ldr	x9, [sp, #16]
  403184:	ldr	w10, [x9]
  403188:	cmp	w8, w10
  40318c:	b.ge	403260 <ferror@plt+0x1900>  // b.tcont
  403190:	ldr	x8, [sp, #8]
  403194:	ldrsw	x9, [sp]
  403198:	mov	x10, #0x8                   	// #8
  40319c:	mul	x9, x10, x9
  4031a0:	add	x8, x8, x9
  4031a4:	ldr	x8, [x8]
  4031a8:	ldrb	w11, [x8]
  4031ac:	cmp	w11, #0x2d
  4031b0:	b.ne	403250 <ferror@plt+0x18f0>  // b.any
  4031b4:	ldr	x8, [sp, #8]
  4031b8:	ldrsw	x9, [sp]
  4031bc:	mov	x10, #0x8                   	// #8
  4031c0:	mul	x9, x10, x9
  4031c4:	add	x8, x8, x9
  4031c8:	ldr	x8, [x8]
  4031cc:	add	x0, x8, #0x1
  4031d0:	bl	4015d0 <signal_name_to_number@plt>
  4031d4:	str	w0, [sp, #4]
  4031d8:	ldr	w11, [sp, #4]
  4031dc:	mov	w12, #0xffffffff            	// #-1
  4031e0:	cmp	w12, w11
  4031e4:	b.ge	403250 <ferror@plt+0x18f0>  // b.tcont
  4031e8:	ldr	x8, [sp, #8]
  4031ec:	ldrsw	x9, [sp]
  4031f0:	mov	x10, #0x8                   	// #8
  4031f4:	mul	x9, x10, x9
  4031f8:	add	x0, x8, x9
  4031fc:	ldr	x8, [sp, #8]
  403200:	ldrsw	x9, [sp]
  403204:	mul	x9, x10, x9
  403208:	add	x8, x8, x9
  40320c:	add	x1, x8, #0x8
  403210:	ldr	x8, [sp, #16]
  403214:	ldr	w11, [x8]
  403218:	ldr	w12, [sp]
  40321c:	subs	w11, w11, w12
  403220:	mov	w2, w11
  403224:	sxtw	x8, w2
  403228:	mov	x9, #0x8                   	// #8
  40322c:	mul	x2, x9, x8
  403230:	bl	4015c0 <memmove@plt>
  403234:	ldr	x8, [sp, #16]
  403238:	ldr	w11, [x8]
  40323c:	subs	w11, w11, #0x1
  403240:	str	w11, [x8]
  403244:	ldr	w11, [sp, #4]
  403248:	stur	w11, [x29, #-4]
  40324c:	b	403268 <ferror@plt+0x1908>
  403250:	ldr	w8, [sp]
  403254:	add	w8, w8, #0x1
  403258:	str	w8, [sp]
  40325c:	b	40317c <ferror@plt+0x181c>
  403260:	mov	w8, #0xffffffff            	// #-1
  403264:	stur	w8, [x29, #-4]
  403268:	ldur	w0, [x29, #-4]
  40326c:	ldp	x29, x30, [sp, #32]
  403270:	add	sp, sp, #0x30
  403274:	ret
  403278:	sub	sp, sp, #0x30
  40327c:	stp	x29, x30, [sp, #32]
  403280:	add	x29, sp, #0x20
  403284:	str	x0, [sp, #16]
  403288:	ldr	x8, [sp, #16]
  40328c:	cbnz	x8, 40329c <ferror@plt+0x193c>
  403290:	mov	x8, xzr
  403294:	stur	x8, [x29, #-8]
  403298:	b	4032d0 <ferror@plt+0x1970>
  40329c:	ldr	x0, [sp, #16]
  4032a0:	bl	401780 <strdup@plt>
  4032a4:	str	x0, [sp, #8]
  4032a8:	ldr	x8, [sp, #8]
  4032ac:	cbnz	x8, 4032c8 <ferror@plt+0x1968>
  4032b0:	mov	w0, #0x3                   	// #3
  4032b4:	mov	w8, wzr
  4032b8:	mov	w1, w8
  4032bc:	adrp	x2, 405000 <ferror@plt+0x36a0>
  4032c0:	add	x2, x2, #0xaa
  4032c4:	bl	401650 <error@plt>
  4032c8:	ldr	x8, [sp, #8]
  4032cc:	stur	x8, [x29, #-8]
  4032d0:	ldur	x0, [x29, #-8]
  4032d4:	ldp	x29, x30, [sp, #32]
  4032d8:	add	sp, sp, #0x30
  4032dc:	ret
  4032e0:	sub	sp, sp, #0x60
  4032e4:	stp	x29, x30, [sp, #80]
  4032e8:	add	x29, sp, #0x50
  4032ec:	mov	x8, xzr
  4032f0:	stur	x0, [x29, #-16]
  4032f4:	stur	x1, [x29, #-24]
  4032f8:	str	wzr, [sp, #28]
  4032fc:	str	wzr, [sp, #24]
  403300:	str	x8, [sp, #16]
  403304:	ldur	x8, [x29, #-16]
  403308:	ldrb	w9, [x8]
  40330c:	cbnz	w9, 40331c <ferror@plt+0x19bc>
  403310:	mov	x8, xzr
  403314:	stur	x8, [x29, #-8]
  403318:	b	403480 <ferror@plt+0x1b20>
  40331c:	ldur	x0, [x29, #-16]
  403320:	bl	403278 <ferror@plt+0x1918>
  403324:	stur	x0, [x29, #-32]
  403328:	ldur	x8, [x29, #-32]
  40332c:	str	x8, [sp, #40]
  403330:	ldr	w8, [sp, #28]
  403334:	ldr	w9, [sp, #24]
  403338:	cmp	w8, w9
  40333c:	b.ne	4033c4 <ferror@plt+0x1a64>  // b.any
  403340:	ldr	w8, [sp, #24]
  403344:	cmp	w8, #0x0
  403348:	cset	w8, lt  // lt = tstop
  40334c:	tbnz	w8, #0, 403364 <ferror@plt+0x1a04>
  403350:	ldrsw	x8, [sp, #24]
  403354:	mov	x9, #0x9999                	// #39321
  403358:	movk	x9, #0x199, lsl #16
  40335c:	cmp	x8, x9
  403360:	b.cc	40338c <ferror@plt+0x1a2c>  // b.lo, b.ul, b.last
  403364:	adrp	x0, 405000 <ferror@plt+0x36a0>
  403368:	add	x0, x0, #0xc2
  40336c:	bl	401920 <gettext@plt>
  403370:	mov	w8, #0x1                   	// #1
  403374:	str	x0, [sp, #8]
  403378:	mov	w0, w8
  40337c:	mov	w8, wzr
  403380:	mov	w1, w8
  403384:	ldr	x2, [sp, #8]
  403388:	bl	401650 <error@plt>
  40338c:	ldr	w8, [sp, #24]
  403390:	mov	w9, #0x5                   	// #5
  403394:	mul	w8, w8, w9
  403398:	mov	w9, #0x4                   	// #4
  40339c:	sdiv	w8, w8, w9
  4033a0:	add	w8, w8, #0x4
  4033a4:	str	w8, [sp, #24]
  4033a8:	ldr	x0, [sp, #16]
  4033ac:	ldr	w8, [sp, #24]
  4033b0:	add	w8, w8, #0x1
  4033b4:	mov	w9, #0x10                  	// #16
  4033b8:	smull	x1, w8, w9
  4033bc:	bl	403d64 <ferror@plt+0x2404>
  4033c0:	str	x0, [sp, #16]
  4033c4:	ldr	x0, [sp, #40]
  4033c8:	mov	w1, #0x2c                  	// #44
  4033cc:	bl	401840 <strchr@plt>
  4033d0:	str	x0, [sp, #32]
  4033d4:	ldr	x8, [sp, #32]
  4033d8:	cbz	x8, 4033e8 <ferror@plt+0x1a88>
  4033dc:	ldr	x8, [sp, #32]
  4033e0:	mov	w9, #0x0                   	// #0
  4033e4:	strb	w9, [x8]
  4033e8:	ldr	x8, [sp, #16]
  4033ec:	cbz	x8, 40342c <ferror@plt+0x1acc>
  4033f0:	ldur	x8, [x29, #-24]
  4033f4:	ldr	x0, [sp, #40]
  4033f8:	ldr	x9, [sp, #16]
  4033fc:	ldr	w10, [sp, #28]
  403400:	add	w10, w10, #0x1
  403404:	str	w10, [sp, #28]
  403408:	mov	w1, w10
  40340c:	sxtw	x11, w1
  403410:	mov	x12, #0x10                  	// #16
  403414:	mul	x11, x12, x11
  403418:	add	x1, x9, x11
  40341c:	blr	x8
  403420:	cbnz	w0, 40342c <ferror@plt+0x1acc>
  403424:	mov	w0, #0x2                   	// #2
  403428:	bl	401630 <exit@plt>
  40342c:	ldr	x8, [sp, #32]
  403430:	cbz	x8, 403440 <ferror@plt+0x1ae0>
  403434:	ldr	x8, [sp, #32]
  403438:	add	x8, x8, #0x1
  40343c:	str	x8, [sp, #40]
  403440:	ldr	x8, [sp, #32]
  403444:	cbnz	x8, 403330 <ferror@plt+0x19d0>
  403448:	ldur	x0, [x29, #-32]
  40344c:	bl	401810 <free@plt>
  403450:	ldr	w8, [sp, #28]
  403454:	cbnz	w8, 40346c <ferror@plt+0x1b0c>
  403458:	ldr	x0, [sp, #16]
  40345c:	bl	401810 <free@plt>
  403460:	mov	x8, xzr
  403464:	str	x8, [sp, #16]
  403468:	b	403478 <ferror@plt+0x1b18>
  40346c:	ldrsw	x8, [sp, #28]
  403470:	ldr	x9, [sp, #16]
  403474:	str	x8, [x9]
  403478:	ldr	x8, [sp, #16]
  40347c:	stur	x8, [x29, #-8]
  403480:	ldur	x0, [x29, #-8]
  403484:	ldp	x29, x30, [sp, #80]
  403488:	add	sp, sp, #0x60
  40348c:	ret
  403490:	sub	sp, sp, #0x40
  403494:	stp	x29, x30, [sp, #48]
  403498:	add	x29, sp, #0x30
  40349c:	stur	x0, [x29, #-16]
  4034a0:	str	x1, [sp, #24]
  4034a4:	ldur	x0, [x29, #-16]
  4034a8:	ldr	x1, [sp, #24]
  4034ac:	bl	403dc4 <ferror@plt+0x2464>
  4034b0:	cbz	w0, 4034c0 <ferror@plt+0x1b60>
  4034b4:	mov	w8, #0x1                   	// #1
  4034b8:	stur	w8, [x29, #-4]
  4034bc:	b	403520 <ferror@plt+0x1bc0>
  4034c0:	ldur	x0, [x29, #-16]
  4034c4:	bl	401660 <getgrnam@plt>
  4034c8:	str	x0, [sp, #16]
  4034cc:	ldr	x8, [sp, #16]
  4034d0:	cbnz	x8, 403504 <ferror@plt+0x1ba4>
  4034d4:	adrp	x0, 405000 <ferror@plt+0x36a0>
  4034d8:	add	x0, x0, #0xed
  4034dc:	bl	401920 <gettext@plt>
  4034e0:	ldur	x3, [x29, #-16]
  4034e4:	mov	w8, wzr
  4034e8:	str	x0, [sp, #8]
  4034ec:	mov	w0, w8
  4034f0:	mov	w1, w8
  4034f4:	ldr	x2, [sp, #8]
  4034f8:	bl	401650 <error@plt>
  4034fc:	stur	wzr, [x29, #-4]
  403500:	b	403520 <ferror@plt+0x1bc0>
  403504:	ldr	x8, [sp, #16]
  403508:	ldr	w9, [x8, #16]
  40350c:	mov	w8, w9
  403510:	ldr	x10, [sp, #24]
  403514:	str	x8, [x10]
  403518:	mov	w9, #0x1                   	// #1
  40351c:	stur	w9, [x29, #-4]
  403520:	ldur	w0, [x29, #-4]
  403524:	ldp	x29, x30, [sp, #48]
  403528:	add	sp, sp, #0x40
  40352c:	ret
  403530:	sub	sp, sp, #0x50
  403534:	stp	x29, x30, [sp, #64]
  403538:	add	x29, sp, #0x40
  40353c:	stur	w0, [x29, #-4]
  403540:	ldur	w8, [x29, #-4]
  403544:	cmp	w8, #0x3f
  403548:	cset	w8, eq  // eq = none
  40354c:	and	w8, w8, #0x1
  403550:	stur	w8, [x29, #-8]
  403554:	ldur	w8, [x29, #-8]
  403558:	cbz	w8, 403570 <ferror@plt+0x1c10>
  40355c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  403560:	add	x8, x8, #0x210
  403564:	ldr	x8, [x8]
  403568:	stur	x8, [x29, #-24]
  40356c:	b	403580 <ferror@plt+0x1c20>
  403570:	adrp	x8, 416000 <ferror@plt+0x146a0>
  403574:	add	x8, x8, #0x228
  403578:	ldr	x8, [x8]
  40357c:	stur	x8, [x29, #-24]
  403580:	ldur	x8, [x29, #-24]
  403584:	stur	x8, [x29, #-16]
  403588:	adrp	x0, 405000 <ferror@plt+0x36a0>
  40358c:	add	x0, x0, #0x104
  403590:	bl	401920 <gettext@plt>
  403594:	ldur	x1, [x29, #-16]
  403598:	bl	401620 <fputs@plt>
  40359c:	ldur	x8, [x29, #-16]
  4035a0:	adrp	x9, 405000 <ferror@plt+0x36a0>
  4035a4:	add	x9, x9, #0x10d
  4035a8:	mov	x0, x9
  4035ac:	str	x8, [sp, #32]
  4035b0:	bl	401920 <gettext@plt>
  4035b4:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4035b8:	add	x8, x8, #0x230
  4035bc:	ldr	x2, [x8]
  4035c0:	ldr	x8, [sp, #32]
  4035c4:	str	x0, [sp, #24]
  4035c8:	mov	x0, x8
  4035cc:	ldr	x1, [sp, #24]
  4035d0:	bl	401930 <fprintf@plt>
  4035d4:	adrp	x8, 405000 <ferror@plt+0x36a0>
  4035d8:	add	x8, x8, #0x126
  4035dc:	mov	x0, x8
  4035e0:	bl	401920 <gettext@plt>
  4035e4:	ldur	x1, [x29, #-16]
  4035e8:	bl	401620 <fputs@plt>
  4035ec:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4035f0:	add	x8, x8, #0x240
  4035f4:	ldr	w10, [x8]
  4035f8:	cbnz	w10, 403670 <ferror@plt+0x1d10>
  4035fc:	adrp	x0, 405000 <ferror@plt+0x36a0>
  403600:	add	x0, x0, #0x131
  403604:	bl	401920 <gettext@plt>
  403608:	ldur	x1, [x29, #-16]
  40360c:	bl	401620 <fputs@plt>
  403610:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403614:	add	x8, x8, #0x166
  403618:	mov	x0, x8
  40361c:	bl	401920 <gettext@plt>
  403620:	ldur	x1, [x29, #-16]
  403624:	bl	401620 <fputs@plt>
  403628:	adrp	x8, 405000 <ferror@plt+0x36a0>
  40362c:	add	x8, x8, #0x19c
  403630:	mov	x0, x8
  403634:	bl	401920 <gettext@plt>
  403638:	ldur	x1, [x29, #-16]
  40363c:	bl	401620 <fputs@plt>
  403640:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403644:	add	x8, x8, #0x1d7
  403648:	mov	x0, x8
  40364c:	bl	401920 <gettext@plt>
  403650:	ldur	x1, [x29, #-16]
  403654:	bl	401620 <fputs@plt>
  403658:	adrp	x8, 405000 <ferror@plt+0x36a0>
  40365c:	add	x8, x8, #0x208
  403660:	mov	x0, x8
  403664:	bl	401920 <gettext@plt>
  403668:	ldur	x1, [x29, #-16]
  40366c:	bl	401620 <fputs@plt>
  403670:	adrp	x8, 416000 <ferror@plt+0x146a0>
  403674:	add	x8, x8, #0x240
  403678:	ldr	w9, [x8]
  40367c:	cmp	w9, #0x1
  403680:	b.ne	4036b0 <ferror@plt+0x1d50>  // b.any
  403684:	adrp	x0, 405000 <ferror@plt+0x36a0>
  403688:	add	x0, x0, #0x231
  40368c:	bl	401920 <gettext@plt>
  403690:	ldur	x1, [x29, #-16]
  403694:	bl	401620 <fputs@plt>
  403698:	adrp	x8, 405000 <ferror@plt+0x36a0>
  40369c:	add	x8, x8, #0x274
  4036a0:	mov	x0, x8
  4036a4:	bl	401920 <gettext@plt>
  4036a8:	ldur	x1, [x29, #-16]
  4036ac:	bl	401620 <fputs@plt>
  4036b0:	adrp	x0, 405000 <ferror@plt+0x36a0>
  4036b4:	add	x0, x0, #0x2a7
  4036b8:	bl	401920 <gettext@plt>
  4036bc:	ldur	x1, [x29, #-16]
  4036c0:	bl	401620 <fputs@plt>
  4036c4:	adrp	x8, 405000 <ferror@plt+0x36a0>
  4036c8:	add	x8, x8, #0x2df
  4036cc:	mov	x0, x8
  4036d0:	bl	401920 <gettext@plt>
  4036d4:	ldur	x1, [x29, #-16]
  4036d8:	bl	401620 <fputs@plt>
  4036dc:	adrp	x8, 405000 <ferror@plt+0x36a0>
  4036e0:	add	x8, x8, #0x31a
  4036e4:	mov	x0, x8
  4036e8:	bl	401920 <gettext@plt>
  4036ec:	ldur	x1, [x29, #-16]
  4036f0:	bl	401620 <fputs@plt>
  4036f4:	adrp	x8, 405000 <ferror@plt+0x36a0>
  4036f8:	add	x8, x8, #0x355
  4036fc:	mov	x0, x8
  403700:	bl	401920 <gettext@plt>
  403704:	ldur	x1, [x29, #-16]
  403708:	bl	401620 <fputs@plt>
  40370c:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403710:	add	x8, x8, #0x386
  403714:	mov	x0, x8
  403718:	bl	401920 <gettext@plt>
  40371c:	ldur	x1, [x29, #-16]
  403720:	bl	401620 <fputs@plt>
  403724:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403728:	add	x8, x8, #0x3bb
  40372c:	mov	x0, x8
  403730:	bl	401920 <gettext@plt>
  403734:	ldur	x1, [x29, #-16]
  403738:	bl	401620 <fputs@plt>
  40373c:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403740:	add	x8, x8, #0x3f4
  403744:	mov	x0, x8
  403748:	bl	401920 <gettext@plt>
  40374c:	ldur	x1, [x29, #-16]
  403750:	bl	401620 <fputs@plt>
  403754:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403758:	add	x8, x8, #0x42e
  40375c:	mov	x0, x8
  403760:	bl	401920 <gettext@plt>
  403764:	ldur	x1, [x29, #-16]
  403768:	bl	401620 <fputs@plt>
  40376c:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403770:	add	x8, x8, #0x479
  403774:	mov	x0, x8
  403778:	bl	401920 <gettext@plt>
  40377c:	ldur	x1, [x29, #-16]
  403780:	bl	401620 <fputs@plt>
  403784:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403788:	add	x8, x8, #0x4a7
  40378c:	mov	x0, x8
  403790:	bl	401920 <gettext@plt>
  403794:	ldur	x1, [x29, #-16]
  403798:	bl	401620 <fputs@plt>
  40379c:	adrp	x8, 405000 <ferror@plt+0x36a0>
  4037a0:	add	x8, x8, #0x4e1
  4037a4:	mov	x0, x8
  4037a8:	bl	401920 <gettext@plt>
  4037ac:	ldur	x1, [x29, #-16]
  4037b0:	bl	401620 <fputs@plt>
  4037b4:	adrp	x8, 405000 <ferror@plt+0x36a0>
  4037b8:	add	x8, x8, #0x514
  4037bc:	mov	x0, x8
  4037c0:	bl	401920 <gettext@plt>
  4037c4:	ldur	x1, [x29, #-16]
  4037c8:	bl	401620 <fputs@plt>
  4037cc:	adrp	x8, 405000 <ferror@plt+0x36a0>
  4037d0:	add	x8, x8, #0x542
  4037d4:	mov	x0, x8
  4037d8:	bl	401920 <gettext@plt>
  4037dc:	ldur	x1, [x29, #-16]
  4037e0:	bl	401620 <fputs@plt>
  4037e4:	adrp	x8, 405000 <ferror@plt+0x36a0>
  4037e8:	add	x8, x8, #0x582
  4037ec:	mov	x0, x8
  4037f0:	bl	401920 <gettext@plt>
  4037f4:	ldur	x1, [x29, #-16]
  4037f8:	bl	401620 <fputs@plt>
  4037fc:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403800:	add	x8, x8, #0x5b2
  403804:	mov	x0, x8
  403808:	bl	401920 <gettext@plt>
  40380c:	ldur	x1, [x29, #-16]
  403810:	bl	401620 <fputs@plt>
  403814:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403818:	add	x8, x8, #0x5ed
  40381c:	mov	x0, x8
  403820:	bl	401920 <gettext@plt>
  403824:	ldur	x1, [x29, #-16]
  403828:	bl	401620 <fputs@plt>
  40382c:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403830:	add	x8, x8, #0x663
  403834:	mov	x0, x8
  403838:	bl	401920 <gettext@plt>
  40383c:	ldur	x1, [x29, #-16]
  403840:	bl	401620 <fputs@plt>
  403844:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403848:	add	x8, x8, #0x272
  40384c:	mov	x0, x8
  403850:	bl	401920 <gettext@plt>
  403854:	ldur	x1, [x29, #-16]
  403858:	bl	401620 <fputs@plt>
  40385c:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403860:	add	x8, x8, #0x727
  403864:	mov	x0, x8
  403868:	bl	401920 <gettext@plt>
  40386c:	ldur	x1, [x29, #-16]
  403870:	bl	401620 <fputs@plt>
  403874:	adrp	x8, 405000 <ferror@plt+0x36a0>
  403878:	add	x8, x8, #0x753
  40387c:	mov	x0, x8
  403880:	bl	401920 <gettext@plt>
  403884:	ldur	x1, [x29, #-16]
  403888:	bl	401620 <fputs@plt>
  40388c:	ldur	x8, [x29, #-16]
  403890:	adrp	x9, 405000 <ferror@plt+0x36a0>
  403894:	add	x9, x9, #0x788
  403898:	mov	x0, x9
  40389c:	str	x8, [sp, #16]
  4038a0:	bl	401920 <gettext@plt>
  4038a4:	ldr	x8, [sp, #16]
  4038a8:	str	x0, [sp, #8]
  4038ac:	mov	x0, x8
  4038b0:	ldr	x1, [sp, #8]
  4038b4:	adrp	x2, 405000 <ferror@plt+0x36a0>
  4038b8:	add	x2, x2, #0x7a3
  4038bc:	bl	401930 <fprintf@plt>
  4038c0:	ldur	x8, [x29, #-16]
  4038c4:	adrp	x9, 416000 <ferror@plt+0x146a0>
  4038c8:	add	x9, x9, #0x210
  4038cc:	ldr	x9, [x9]
  4038d0:	mov	w10, #0x2                   	// #2
  4038d4:	mov	w11, wzr
  4038d8:	cmp	x8, x9
  4038dc:	csel	w10, w10, w11, eq  // eq = none
  4038e0:	mov	w0, w10
  4038e4:	bl	401630 <exit@plt>
  4038e8:	sub	sp, sp, #0x30
  4038ec:	stp	x29, x30, [sp, #32]
  4038f0:	add	x29, sp, #0x20
  4038f4:	str	x0, [sp, #16]
  4038f8:	str	x1, [sp, #8]
  4038fc:	ldr	x0, [sp, #16]
  403900:	ldr	x1, [sp, #8]
  403904:	bl	403dc4 <ferror@plt+0x2464>
  403908:	cbnz	w0, 40393c <ferror@plt+0x1fdc>
  40390c:	adrp	x0, 405000 <ferror@plt+0x36a0>
  403910:	add	x0, x0, #0x7ac
  403914:	bl	401920 <gettext@plt>
  403918:	ldr	x3, [sp, #16]
  40391c:	mov	w8, wzr
  403920:	str	x0, [sp]
  403924:	mov	w0, w8
  403928:	mov	w1, w8
  40392c:	ldr	x2, [sp]
  403930:	bl	401650 <error@plt>
  403934:	stur	wzr, [x29, #-4]
  403938:	b	403944 <ferror@plt+0x1fe4>
  40393c:	mov	w8, #0x1                   	// #1
  403940:	stur	w8, [x29, #-4]
  403944:	ldur	w0, [x29, #-4]
  403948:	ldp	x29, x30, [sp, #32]
  40394c:	add	sp, sp, #0x30
  403950:	ret
  403954:	sub	sp, sp, #0x40
  403958:	stp	x29, x30, [sp, #48]
  40395c:	add	x29, sp, #0x30
  403960:	stur	x0, [x29, #-16]
  403964:	str	x1, [sp, #24]
  403968:	ldur	x0, [x29, #-16]
  40396c:	ldr	x1, [sp, #24]
  403970:	bl	403dc4 <ferror@plt+0x2464>
  403974:	cbz	w0, 403984 <ferror@plt+0x2024>
  403978:	mov	w8, #0x1                   	// #1
  40397c:	stur	w8, [x29, #-4]
  403980:	b	4039e4 <ferror@plt+0x2084>
  403984:	ldur	x0, [x29, #-16]
  403988:	bl	401760 <getpwnam@plt>
  40398c:	str	x0, [sp, #16]
  403990:	ldr	x8, [sp, #16]
  403994:	cbnz	x8, 4039c8 <ferror@plt+0x2068>
  403998:	adrp	x0, 405000 <ferror@plt+0x36a0>
  40399c:	add	x0, x0, #0x7bd
  4039a0:	bl	401920 <gettext@plt>
  4039a4:	ldur	x3, [x29, #-16]
  4039a8:	mov	w8, wzr
  4039ac:	str	x0, [sp, #8]
  4039b0:	mov	w0, w8
  4039b4:	mov	w1, w8
  4039b8:	ldr	x2, [sp, #8]
  4039bc:	bl	401650 <error@plt>
  4039c0:	stur	wzr, [x29, #-4]
  4039c4:	b	4039e4 <ferror@plt+0x2084>
  4039c8:	ldr	x8, [sp, #16]
  4039cc:	ldr	w9, [x8, #16]
  4039d0:	mov	w8, w9
  4039d4:	ldr	x10, [sp, #24]
  4039d8:	str	x8, [x10]
  4039dc:	mov	w9, #0x1                   	// #1
  4039e0:	stur	w9, [x29, #-4]
  4039e4:	ldur	w0, [x29, #-4]
  4039e8:	ldp	x29, x30, [sp, #48]
  4039ec:	add	sp, sp, #0x40
  4039f0:	ret
  4039f4:	sub	sp, sp, #0x30
  4039f8:	stp	x29, x30, [sp, #32]
  4039fc:	add	x29, sp, #0x20
  403a00:	str	x0, [sp, #16]
  403a04:	str	x1, [sp, #8]
  403a08:	ldr	x0, [sp, #16]
  403a0c:	ldr	x1, [sp, #8]
  403a10:	bl	403dc4 <ferror@plt+0x2464>
  403a14:	cbnz	w0, 403a48 <ferror@plt+0x20e8>
  403a18:	adrp	x0, 405000 <ferror@plt+0x36a0>
  403a1c:	add	x0, x0, #0x7d3
  403a20:	bl	401920 <gettext@plt>
  403a24:	ldr	x3, [sp, #16]
  403a28:	mov	w8, wzr
  403a2c:	str	x0, [sp]
  403a30:	mov	w0, w8
  403a34:	mov	w1, w8
  403a38:	ldr	x2, [sp]
  403a3c:	bl	401650 <error@plt>
  403a40:	stur	wzr, [x29, #-4]
  403a44:	b	403a70 <ferror@plt+0x2110>
  403a48:	ldr	x8, [sp, #8]
  403a4c:	ldr	x8, [x8]
  403a50:	cbnz	x8, 403a68 <ferror@plt+0x2108>
  403a54:	bl	401820 <getpgrp@plt>
  403a58:	mov	w1, w0
  403a5c:	sxtw	x8, w1
  403a60:	ldr	x9, [sp, #8]
  403a64:	str	x8, [x9]
  403a68:	mov	w8, #0x1                   	// #1
  403a6c:	stur	w8, [x29, #-4]
  403a70:	ldur	w0, [x29, #-4]
  403a74:	ldp	x29, x30, [sp, #32]
  403a78:	add	sp, sp, #0x30
  403a7c:	ret
  403a80:	sub	sp, sp, #0x30
  403a84:	stp	x29, x30, [sp, #32]
  403a88:	add	x29, sp, #0x20
  403a8c:	str	x0, [sp, #16]
  403a90:	str	x1, [sp, #8]
  403a94:	ldr	x0, [sp, #16]
  403a98:	ldr	x1, [sp, #8]
  403a9c:	bl	403dc4 <ferror@plt+0x2464>
  403aa0:	cbnz	w0, 403ad4 <ferror@plt+0x2174>
  403aa4:	adrp	x0, 405000 <ferror@plt+0x36a0>
  403aa8:	add	x0, x0, #0x7ed
  403aac:	bl	401920 <gettext@plt>
  403ab0:	ldr	x3, [sp, #16]
  403ab4:	mov	w8, wzr
  403ab8:	str	x0, [sp]
  403abc:	mov	w0, w8
  403ac0:	mov	w1, w8
  403ac4:	ldr	x2, [sp]
  403ac8:	bl	401650 <error@plt>
  403acc:	stur	wzr, [x29, #-4]
  403ad0:	b	403b04 <ferror@plt+0x21a4>
  403ad4:	ldr	x8, [sp, #8]
  403ad8:	ldr	x8, [x8]
  403adc:	cbnz	x8, 403afc <ferror@plt+0x219c>
  403ae0:	mov	w8, wzr
  403ae4:	mov	w0, w8
  403ae8:	bl	401610 <getsid@plt>
  403aec:	mov	w1, w0
  403af0:	sxtw	x9, w1
  403af4:	ldr	x10, [sp, #8]
  403af8:	str	x9, [x10]
  403afc:	mov	w8, #0x1                   	// #1
  403b00:	stur	w8, [x29, #-4]
  403b04:	ldur	w0, [x29, #-4]
  403b08:	ldp	x29, x30, [sp, #32]
  403b0c:	add	sp, sp, #0x30
  403b10:	ret
  403b14:	sub	sp, sp, #0x30
  403b18:	stp	x29, x30, [sp, #32]
  403b1c:	add	x29, sp, #0x20
  403b20:	mov	w8, #0x1                   	// #1
  403b24:	stur	x0, [x29, #-8]
  403b28:	str	x1, [sp, #16]
  403b2c:	ldur	x0, [x29, #-8]
  403b30:	str	w8, [sp, #12]
  403b34:	bl	403278 <ferror@plt+0x1918>
  403b38:	ldr	x9, [sp, #16]
  403b3c:	str	x0, [x9, #8]
  403b40:	ldr	w0, [sp, #12]
  403b44:	ldp	x29, x30, [sp, #32]
  403b48:	add	sp, sp, #0x30
  403b4c:	ret
  403b50:	sub	sp, sp, #0x40
  403b54:	stp	x29, x30, [sp, #48]
  403b58:	add	x29, sp, #0x30
  403b5c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  403b60:	add	x8, x8, #0x200
  403b64:	mov	w9, #0xffffffff            	// #-1
  403b68:	stur	x0, [x29, #-16]
  403b6c:	str	x1, [sp, #24]
  403b70:	ldur	x0, [x29, #-16]
  403b74:	ldr	x1, [sp, #24]
  403b78:	str	x8, [sp, #8]
  403b7c:	str	w9, [sp, #4]
  403b80:	bl	403b14 <ferror@plt+0x21b4>
  403b84:	str	w0, [sp, #20]
  403b88:	ldr	x8, [sp, #8]
  403b8c:	str	wzr, [x8]
  403b90:	ldur	x0, [x29, #-16]
  403b94:	bl	401640 <get_ns_id@plt>
  403b98:	str	w0, [sp, #16]
  403b9c:	ldr	w9, [sp, #16]
  403ba0:	ldr	w10, [sp, #4]
  403ba4:	cmp	w9, w10
  403ba8:	b.ne	403bb4 <ferror@plt+0x2254>  // b.any
  403bac:	stur	wzr, [x29, #-4]
  403bb0:	b	403bd8 <ferror@plt+0x2278>
  403bb4:	ldr	w8, [sp, #16]
  403bb8:	mov	w9, #0x1                   	// #1
  403bbc:	lsl	w8, w9, w8
  403bc0:	ldr	x10, [sp, #8]
  403bc4:	ldr	w9, [x10]
  403bc8:	orr	w8, w9, w8
  403bcc:	str	w8, [x10]
  403bd0:	ldr	w8, [sp, #20]
  403bd4:	stur	w8, [x29, #-4]
  403bd8:	ldur	w0, [x29, #-4]
  403bdc:	ldp	x29, x30, [sp, #48]
  403be0:	add	sp, sp, #0x40
  403be4:	ret
  403be8:	sub	sp, sp, #0xd0
  403bec:	stp	x29, x30, [sp, #192]
  403bf0:	add	x29, sp, #0xc0
  403bf4:	mov	x8, xzr
  403bf8:	adrp	x9, 416000 <ferror@plt+0x146a0>
  403bfc:	add	x9, x9, #0x258
  403c00:	mov	w1, #0x900                 	// #2304
  403c04:	str	x8, [sp, #16]
  403c08:	ldr	x0, [x9]
  403c0c:	bl	401700 <open@plt>
  403c10:	stur	w0, [x29, #-20]
  403c14:	ldur	w10, [x29, #-20]
  403c18:	cmp	w10, #0x0
  403c1c:	cset	w10, ge  // ge = tcont
  403c20:	tbnz	w10, #0, 403c28 <ferror@plt+0x22c8>
  403c24:	b	403d54 <ferror@plt+0x23f4>
  403c28:	ldur	w0, [x29, #-20]
  403c2c:	add	x1, sp, #0x28
  403c30:	bl	4047c0 <ferror@plt+0x2e60>
  403c34:	cbnz	w0, 403c54 <ferror@plt+0x22f4>
  403c38:	ldr	w8, [sp, #56]
  403c3c:	and	w8, w8, #0xf000
  403c40:	cmp	w8, #0x8, lsl #12
  403c44:	b.ne	403c54 <ferror@plt+0x22f4>  // b.any
  403c48:	ldr	x8, [sp, #88]
  403c4c:	cmp	x8, #0x1
  403c50:	b.ge	403c58 <ferror@plt+0x22f8>  // b.tcont
  403c54:	b	403d4c <ferror@plt+0x23ec>
  403c58:	adrp	x8, 416000 <ferror@plt+0x146a0>
  403c5c:	add	x8, x8, #0x268
  403c60:	ldr	w9, [x8]
  403c64:	cbz	w9, 403c84 <ferror@plt+0x2324>
  403c68:	ldur	w0, [x29, #-20]
  403c6c:	bl	403ebc <ferror@plt+0x255c>
  403c70:	cbnz	w0, 403c84 <ferror@plt+0x2324>
  403c74:	ldur	w0, [x29, #-20]
  403c78:	bl	403f1c <ferror@plt+0x25bc>
  403c7c:	cbnz	w0, 403c84 <ferror@plt+0x2324>
  403c80:	b	403d4c <ferror@plt+0x23ec>
  403c84:	sub	x1, x29, #0x10
  403c88:	stur	xzr, [x29, #-16]
  403c8c:	stur	wzr, [x29, #-8]
  403c90:	ldur	w0, [x29, #-20]
  403c94:	mov	x2, #0xb                   	// #11
  403c98:	bl	401880 <read@plt>
  403c9c:	str	w0, [sp, #28]
  403ca0:	ldr	w8, [sp, #28]
  403ca4:	cmp	w8, #0x1
  403ca8:	b.ge	403cb0 <ferror@plt+0x2350>  // b.tcont
  403cac:	b	403d4c <ferror@plt+0x23ec>
  403cb0:	sub	x8, x29, #0x10
  403cb4:	mov	x0, x8
  403cb8:	add	x1, sp, #0x20
  403cbc:	mov	w2, #0xa                   	// #10
  403cc0:	str	x8, [sp, #8]
  403cc4:	bl	4015f0 <strtoul@plt>
  403cc8:	str	w0, [sp, #24]
  403ccc:	ldr	x8, [sp, #32]
  403cd0:	ldr	x9, [sp, #8]
  403cd4:	cmp	x8, x9
  403cd8:	b.ls	403cf8 <ferror@plt+0x2398>  // b.plast
  403cdc:	ldr	w8, [sp, #24]
  403ce0:	cmp	w8, #0x1
  403ce4:	b.lt	403cf8 <ferror@plt+0x2398>  // b.tstop
  403ce8:	ldr	w8, [sp, #24]
  403cec:	mov	w9, #0x7fffffff            	// #2147483647
  403cf0:	cmp	w8, w9
  403cf4:	b.le	403cfc <ferror@plt+0x239c>
  403cf8:	b	403d4c <ferror@plt+0x23ec>
  403cfc:	ldr	x8, [sp, #32]
  403d00:	ldrb	w9, [x8]
  403d04:	cbz	w9, 403d28 <ferror@plt+0x23c8>
  403d08:	bl	4017f0 <__ctype_b_loc@plt>
  403d0c:	ldr	x8, [x0]
  403d10:	ldr	x9, [sp, #32]
  403d14:	ldrb	w10, [x9]
  403d18:	ldrh	w10, [x8, w10, sxtw #1]
  403d1c:	and	w10, w10, #0x2000
  403d20:	cbnz	w10, 403d28 <ferror@plt+0x23c8>
  403d24:	b	403d4c <ferror@plt+0x23ec>
  403d28:	mov	x0, #0x20                  	// #32
  403d2c:	bl	403fbc <ferror@plt+0x265c>
  403d30:	str	x0, [sp, #16]
  403d34:	ldr	x8, [sp, #16]
  403d38:	mov	x9, #0x1                   	// #1
  403d3c:	str	x9, [x8]
  403d40:	ldrsw	x8, [sp, #24]
  403d44:	ldr	x9, [sp, #16]
  403d48:	str	x8, [x9, #16]
  403d4c:	ldur	w0, [x29, #-20]
  403d50:	bl	401790 <close@plt>
  403d54:	ldr	x0, [sp, #16]
  403d58:	ldp	x29, x30, [sp, #192]
  403d5c:	add	sp, sp, #0xd0
  403d60:	ret
  403d64:	sub	sp, sp, #0x30
  403d68:	stp	x29, x30, [sp, #32]
  403d6c:	add	x29, sp, #0x20
  403d70:	stur	x0, [x29, #-8]
  403d74:	str	x1, [sp, #16]
  403d78:	ldur	x0, [x29, #-8]
  403d7c:	ldr	x1, [sp, #16]
  403d80:	bl	401770 <realloc@plt>
  403d84:	str	x0, [sp, #8]
  403d88:	ldr	x8, [sp, #8]
  403d8c:	cbnz	x8, 403db4 <ferror@plt+0x2454>
  403d90:	ldr	x8, [sp, #16]
  403d94:	cbz	x8, 403db4 <ferror@plt+0x2454>
  403d98:	ldr	x3, [sp, #16]
  403d9c:	mov	w0, #0x3                   	// #3
  403da0:	mov	w8, wzr
  403da4:	mov	w1, w8
  403da8:	adrp	x2, 405000 <ferror@plt+0x36a0>
  403dac:	add	x2, x2, #0xd3
  403db0:	bl	401650 <error@plt>
  403db4:	ldr	x0, [sp, #8]
  403db8:	ldp	x29, x30, [sp, #32]
  403dbc:	add	sp, sp, #0x30
  403dc0:	ret
  403dc4:	sub	sp, sp, #0x40
  403dc8:	stp	x29, x30, [sp, #48]
  403dcc:	add	x29, sp, #0x30
  403dd0:	mov	x8, #0x1                   	// #1
  403dd4:	stur	x0, [x29, #-16]
  403dd8:	str	x1, [sp, #24]
  403ddc:	str	xzr, [sp, #16]
  403de0:	str	x8, [sp, #8]
  403de4:	ldur	x8, [x29, #-16]
  403de8:	ldrb	w9, [x8]
  403dec:	cmp	w9, #0x2b
  403df0:	b.ne	403e04 <ferror@plt+0x24a4>  // b.any
  403df4:	ldur	x8, [x29, #-16]
  403df8:	add	x8, x8, #0x1
  403dfc:	stur	x8, [x29, #-16]
  403e00:	b	403e28 <ferror@plt+0x24c8>
  403e04:	ldur	x8, [x29, #-16]
  403e08:	ldrb	w9, [x8]
  403e0c:	cmp	w9, #0x2d
  403e10:	b.ne	403e28 <ferror@plt+0x24c8>  // b.any
  403e14:	ldur	x8, [x29, #-16]
  403e18:	add	x8, x8, #0x1
  403e1c:	stur	x8, [x29, #-16]
  403e20:	mov	x8, #0xffffffffffffffff    	// #-1
  403e24:	str	x8, [sp, #8]
  403e28:	ldur	x8, [x29, #-16]
  403e2c:	ldrb	w9, [x8]
  403e30:	cbz	w9, 403e90 <ferror@plt+0x2530>
  403e34:	bl	4017f0 <__ctype_b_loc@plt>
  403e38:	ldr	x8, [x0]
  403e3c:	ldur	x9, [x29, #-16]
  403e40:	ldrb	w10, [x9]
  403e44:	ldrh	w10, [x8, w10, sxtw #1]
  403e48:	and	w10, w10, #0x800
  403e4c:	cbnz	w10, 403e58 <ferror@plt+0x24f8>
  403e50:	stur	wzr, [x29, #-4]
  403e54:	b	403eac <ferror@plt+0x254c>
  403e58:	ldr	x8, [sp, #16]
  403e5c:	mov	x9, #0xa                   	// #10
  403e60:	mul	x8, x8, x9
  403e64:	str	x8, [sp, #16]
  403e68:	ldur	x8, [x29, #-16]
  403e6c:	ldrb	w10, [x8]
  403e70:	subs	w10, w10, #0x30
  403e74:	ldr	x8, [sp, #16]
  403e78:	add	x8, x8, w10, sxtw
  403e7c:	str	x8, [sp, #16]
  403e80:	ldur	x8, [x29, #-16]
  403e84:	add	x8, x8, #0x1
  403e88:	stur	x8, [x29, #-16]
  403e8c:	b	403e28 <ferror@plt+0x24c8>
  403e90:	ldr	x8, [sp, #8]
  403e94:	ldr	x9, [sp, #16]
  403e98:	mul	x8, x8, x9
  403e9c:	ldr	x9, [sp, #24]
  403ea0:	str	x8, [x9]
  403ea4:	mov	w10, #0x1                   	// #1
  403ea8:	stur	w10, [x29, #-4]
  403eac:	ldur	w0, [x29, #-4]
  403eb0:	ldp	x29, x30, [sp, #48]
  403eb4:	add	sp, sp, #0x40
  403eb8:	ret
  403ebc:	sub	sp, sp, #0x20
  403ec0:	stp	x29, x30, [sp, #16]
  403ec4:	add	x29, sp, #0x10
  403ec8:	mov	w1, #0x5                   	// #5
  403ecc:	mov	w8, #0xffffffff            	// #-1
  403ed0:	stur	w0, [x29, #-4]
  403ed4:	ldur	w0, [x29, #-4]
  403ed8:	str	w8, [sp, #8]
  403edc:	bl	401740 <flock@plt>
  403ee0:	mov	w8, #0x0                   	// #0
  403ee4:	ldr	w9, [sp, #8]
  403ee8:	cmp	w0, w9
  403eec:	str	w8, [sp, #4]
  403ef0:	b.ne	403f08 <ferror@plt+0x25a8>  // b.any
  403ef4:	bl	4018f0 <__errno_location@plt>
  403ef8:	ldr	w8, [x0]
  403efc:	cmp	w8, #0xb
  403f00:	cset	w8, eq  // eq = none
  403f04:	str	w8, [sp, #4]
  403f08:	ldr	w8, [sp, #4]
  403f0c:	and	w0, w8, #0x1
  403f10:	ldp	x29, x30, [sp, #16]
  403f14:	add	sp, sp, #0x20
  403f18:	ret
  403f1c:	sub	sp, sp, #0x50
  403f20:	stp	x29, x30, [sp, #64]
  403f24:	add	x29, sp, #0x40
  403f28:	mov	w8, #0x0                   	// #0
  403f2c:	mov	w1, #0x6                   	// #6
  403f30:	mov	w9, #0xffffffff            	// #-1
  403f34:	add	x10, sp, #0x18
  403f38:	stur	w0, [x29, #-4]
  403f3c:	strh	w8, [sp, #24]
  403f40:	strh	w8, [x10, #2]
  403f44:	str	xzr, [sp, #32]
  403f48:	str	xzr, [sp, #40]
  403f4c:	ldur	w0, [x29, #-4]
  403f50:	mov	x2, x10
  403f54:	str	w8, [sp, #20]
  403f58:	str	w9, [sp, #16]
  403f5c:	bl	401850 <fcntl@plt>
  403f60:	ldr	w8, [sp, #20]
  403f64:	ldr	w9, [sp, #16]
  403f68:	cmp	w0, w9
  403f6c:	str	w8, [sp, #12]
  403f70:	b.ne	403fa8 <ferror@plt+0x2648>  // b.any
  403f74:	bl	4018f0 <__errno_location@plt>
  403f78:	ldr	w8, [x0]
  403f7c:	mov	w9, #0x1                   	// #1
  403f80:	cmp	w8, #0xd
  403f84:	str	w9, [sp, #8]
  403f88:	b.eq	403fa0 <ferror@plt+0x2640>  // b.none
  403f8c:	bl	4018f0 <__errno_location@plt>
  403f90:	ldr	w8, [x0]
  403f94:	cmp	w8, #0xb
  403f98:	cset	w8, eq  // eq = none
  403f9c:	str	w8, [sp, #8]
  403fa0:	ldr	w8, [sp, #8]
  403fa4:	str	w8, [sp, #12]
  403fa8:	ldr	w8, [sp, #12]
  403fac:	and	w0, w8, #0x1
  403fb0:	ldp	x29, x30, [sp, #64]
  403fb4:	add	sp, sp, #0x50
  403fb8:	ret
  403fbc:	sub	sp, sp, #0x20
  403fc0:	stp	x29, x30, [sp, #16]
  403fc4:	add	x29, sp, #0x10
  403fc8:	str	x0, [sp, #8]
  403fcc:	ldr	x0, [sp, #8]
  403fd0:	bl	4016f0 <malloc@plt>
  403fd4:	str	x0, [sp]
  403fd8:	ldr	x8, [sp]
  403fdc:	cbnz	x8, 404004 <ferror@plt+0x26a4>
  403fe0:	ldr	x8, [sp, #8]
  403fe4:	cbz	x8, 404004 <ferror@plt+0x26a4>
  403fe8:	ldr	x3, [sp, #8]
  403fec:	mov	w0, #0x3                   	// #3
  403ff0:	mov	w8, wzr
  403ff4:	mov	w1, w8
  403ff8:	adrp	x2, 405000 <ferror@plt+0x36a0>
  403ffc:	add	x2, x2, #0xd3
  404000:	bl	401650 <error@plt>
  404004:	ldr	x0, [sp]
  404008:	ldp	x29, x30, [sp, #16]
  40400c:	add	sp, sp, #0x20
  404010:	ret
  404014:	sub	sp, sp, #0x40
  404018:	stp	x29, x30, [sp, #48]
  40401c:	add	x29, sp, #0x30
  404020:	adrp	x8, 416000 <ferror@plt+0x146a0>
  404024:	add	x8, x8, #0x2d8
  404028:	adrp	x9, 416000 <ferror@plt+0x146a0>
  40402c:	add	x9, x9, #0x2b0
  404030:	stur	wzr, [x29, #-12]
  404034:	ldr	x8, [x8]
  404038:	str	x9, [sp, #8]
  40403c:	cbnz	x8, 404060 <ferror@plt+0x2700>
  404040:	adrp	x8, 416000 <ferror@plt+0x146a0>
  404044:	add	x8, x8, #0x280
  404048:	ldr	w9, [x8]
  40404c:	cbnz	w9, 404060 <ferror@plt+0x2700>
  404050:	adrp	x8, 416000 <ferror@plt+0x146a0>
  404054:	add	x8, x8, #0x250
  404058:	ldr	w9, [x8]
  40405c:	cbz	w9, 40406c <ferror@plt+0x270c>
  404060:	ldur	w8, [x29, #-12]
  404064:	orr	w8, w8, #0x2
  404068:	stur	w8, [x29, #-12]
  40406c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  404070:	add	x8, x8, #0x278
  404074:	ldr	x8, [x8]
  404078:	cbnz	x8, 40408c <ferror@plt+0x272c>
  40407c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  404080:	add	x8, x8, #0x260
  404084:	ldr	x8, [x8]
  404088:	cbz	x8, 404098 <ferror@plt+0x2738>
  40408c:	ldur	w8, [x29, #-12]
  404090:	orr	w8, w8, #0x20
  404094:	stur	w8, [x29, #-12]
  404098:	adrp	x8, 416000 <ferror@plt+0x146a0>
  40409c:	add	x8, x8, #0x294
  4040a0:	ldr	w9, [x8]
  4040a4:	cbnz	w9, 4040e8 <ferror@plt+0x2788>
  4040a8:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4040ac:	add	x8, x8, #0x29c
  4040b0:	ldr	w9, [x8]
  4040b4:	cbnz	w9, 4040e8 <ferror@plt+0x2788>
  4040b8:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4040bc:	add	x8, x8, #0x288
  4040c0:	ldr	x8, [x8]
  4040c4:	cbnz	x8, 4040e8 <ferror@plt+0x2788>
  4040c8:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4040cc:	add	x8, x8, #0x2a0
  4040d0:	ldr	x8, [x8]
  4040d4:	cbnz	x8, 4040e8 <ferror@plt+0x2788>
  4040d8:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4040dc:	add	x8, x8, #0x2a8
  4040e0:	ldr	x8, [x8]
  4040e4:	cbz	x8, 4040f4 <ferror@plt+0x2794>
  4040e8:	ldur	w8, [x29, #-12]
  4040ec:	orr	w8, w8, #0x40
  4040f0:	stur	w8, [x29, #-12]
  4040f4:	ldur	w8, [x29, #-12]
  4040f8:	and	w8, w8, #0x40
  4040fc:	cbnz	w8, 40410c <ferror@plt+0x27ac>
  404100:	ldur	w8, [x29, #-12]
  404104:	orr	w8, w8, #0x20
  404108:	stur	w8, [x29, #-12]
  40410c:	adrp	x8, 416000 <ferror@plt+0x146a0>
  404110:	add	x8, x8, #0x2c0
  404114:	ldr	w9, [x8]
  404118:	cbz	w9, 404128 <ferror@plt+0x27c8>
  40411c:	ldur	w8, [x29, #-12]
  404120:	orr	w8, w8, #0x8000
  404124:	stur	w8, [x29, #-12]
  404128:	ldr	x8, [sp, #8]
  40412c:	ldr	x9, [x8]
  404130:	cbz	x9, 4041e0 <ferror@plt+0x2880>
  404134:	adrp	x8, 416000 <ferror@plt+0x146a0>
  404138:	add	x8, x8, #0x298
  40413c:	ldr	w9, [x8]
  404140:	cbnz	w9, 4041e0 <ferror@plt+0x2880>
  404144:	ldr	x8, [sp, #8]
  404148:	ldr	x9, [x8]
  40414c:	ldr	x9, [x9]
  404150:	stur	w9, [x29, #-16]
  404154:	ldur	w9, [x29, #-16]
  404158:	stur	w9, [x29, #-20]
  40415c:	ldursw	x10, [x29, #-16]
  404160:	mov	x11, #0x4                   	// #4
  404164:	mul	x0, x10, x11
  404168:	bl	403fbc <ferror@plt+0x265c>
  40416c:	str	x0, [sp, #16]
  404170:	ldur	w8, [x29, #-20]
  404174:	subs	w9, w8, #0x1
  404178:	stur	w9, [x29, #-20]
  40417c:	cmp	w8, #0x0
  404180:	cset	w8, le
  404184:	tbnz	w8, #0, 4041bc <ferror@plt+0x285c>
  404188:	ldr	x8, [sp, #8]
  40418c:	ldr	x9, [x8]
  404190:	ldur	w10, [x29, #-20]
  404194:	add	w10, w10, #0x1
  404198:	mov	w0, w10
  40419c:	sxtw	x11, w0
  4041a0:	mov	x12, #0x10                  	// #16
  4041a4:	mul	x11, x12, x11
  4041a8:	ldr	x9, [x9, x11]
  4041ac:	ldr	x11, [sp, #16]
  4041b0:	ldursw	x12, [x29, #-20]
  4041b4:	str	w9, [x11, x12, lsl #2]
  4041b8:	b	404170 <ferror@plt+0x2810>
  4041bc:	ldur	w8, [x29, #-12]
  4041c0:	orr	w8, w8, #0x4000
  4041c4:	stur	w8, [x29, #-12]
  4041c8:	ldur	w0, [x29, #-12]
  4041cc:	ldr	x1, [sp, #16]
  4041d0:	ldur	w2, [x29, #-16]
  4041d4:	bl	401870 <openproc@plt>
  4041d8:	stur	x0, [x29, #-8]
  4041dc:	b	4041ec <ferror@plt+0x288c>
  4041e0:	ldur	w0, [x29, #-12]
  4041e4:	bl	401870 <openproc@plt>
  4041e8:	stur	x0, [x29, #-8]
  4041ec:	ldur	x0, [x29, #-8]
  4041f0:	ldp	x29, x30, [sp, #48]
  4041f4:	add	sp, sp, #0x40
  4041f8:	ret
  4041fc:	sub	sp, sp, #0x150
  404200:	stp	x29, x30, [sp, #304]
  404204:	str	x28, [sp, #320]
  404208:	add	x29, sp, #0x130
  40420c:	sub	x8, x29, #0x10
  404210:	mov	x9, xzr
  404214:	adrp	x10, 416000 <ferror@plt+0x146a0>
  404218:	add	x10, x10, #0x2d8
  40421c:	str	x9, [x8, #8]
  404220:	ldr	x9, [x10]
  404224:	str	x8, [sp, #16]
  404228:	str	x10, [sp, #8]
  40422c:	cbz	x9, 404328 <ferror@plt+0x29c8>
  404230:	mov	x0, #0x40                  	// #64
  404234:	bl	403fbc <ferror@plt+0x265c>
  404238:	ldr	x8, [sp, #16]
  40423c:	str	x0, [x8, #8]
  404240:	adrp	x9, 416000 <ferror@plt+0x146a0>
  404244:	add	x9, x9, #0x2bc
  404248:	ldr	w10, [x9]
  40424c:	cbz	w10, 404288 <ferror@plt+0x2928>
  404250:	ldr	x8, [sp, #8]
  404254:	ldr	x0, [x8]
  404258:	bl	401600 <strlen@plt>
  40425c:	add	x0, x0, #0x5
  404260:	bl	403fbc <ferror@plt+0x265c>
  404264:	ldr	x8, [sp, #16]
  404268:	str	x0, [x8]
  40426c:	ldr	x0, [x8]
  404270:	ldr	x9, [sp, #8]
  404274:	ldr	x2, [x9]
  404278:	adrp	x1, 405000 <ferror@plt+0x36a0>
  40427c:	add	x1, x1, #0x844
  404280:	bl	401670 <sprintf@plt>
  404284:	b	404298 <ferror@plt+0x2938>
  404288:	ldr	x8, [sp, #8]
  40428c:	ldr	x9, [x8]
  404290:	ldr	x10, [sp, #16]
  404294:	str	x9, [x10]
  404298:	ldr	x8, [sp, #16]
  40429c:	ldr	x0, [x8, #8]
  4042a0:	ldr	x1, [x8]
  4042a4:	adrp	x9, 416000 <ferror@plt+0x146a0>
  4042a8:	add	x9, x9, #0x290
  4042ac:	ldr	w10, [x9]
  4042b0:	mov	w11, #0x9                   	// #9
  4042b4:	orr	w2, w11, w10
  4042b8:	bl	4018c0 <regcomp@plt>
  4042bc:	str	w0, [sp, #28]
  4042c0:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4042c4:	add	x8, x8, #0x2bc
  4042c8:	ldr	w10, [x8]
  4042cc:	cbz	w10, 4042dc <ferror@plt+0x297c>
  4042d0:	ldr	x8, [sp, #16]
  4042d4:	ldr	x0, [x8]
  4042d8:	bl	401810 <free@plt>
  4042dc:	ldr	w8, [sp, #28]
  4042e0:	cbz	w8, 404328 <ferror@plt+0x29c8>
  4042e4:	ldr	w0, [sp, #28]
  4042e8:	ldr	x8, [sp, #16]
  4042ec:	ldr	x1, [x8, #8]
  4042f0:	add	x9, sp, #0x20
  4042f4:	mov	x2, x9
  4042f8:	mov	x3, #0x100                 	// #256
  4042fc:	str	x9, [sp]
  404300:	bl	401900 <regerror@plt>
  404304:	adrp	x8, 416000 <ferror@plt+0x146a0>
  404308:	add	x8, x8, #0x210
  40430c:	ldr	x1, [x8]
  404310:	ldr	x8, [sp]
  404314:	mov	x0, x8
  404318:	bl	401620 <fputs@plt>
  40431c:	mov	w10, #0x2                   	// #2
  404320:	mov	w0, w10
  404324:	bl	401630 <exit@plt>
  404328:	ldr	x8, [sp, #16]
  40432c:	ldr	x0, [x8, #8]
  404330:	ldr	x28, [sp, #320]
  404334:	ldp	x29, x30, [sp, #304]
  404338:	add	sp, sp, #0x150
  40433c:	ret
  404340:	sub	sp, sp, #0x20
  404344:	str	x0, [sp, #24]
  404348:	str	x1, [sp, #16]
  40434c:	str	wzr, [sp, #12]
  404350:	ldr	x8, [sp, #16]
  404354:	cbz	x8, 4043b0 <ferror@plt+0x2a50>
  404358:	ldr	x8, [sp, #16]
  40435c:	ldr	x8, [x8]
  404360:	str	w8, [sp, #8]
  404364:	ldr	w8, [sp, #8]
  404368:	cmp	w8, #0x0
  40436c:	cset	w8, le
  404370:	tbnz	w8, #0, 4043b0 <ferror@plt+0x2a50>
  404374:	ldr	x8, [sp, #16]
  404378:	ldrsw	x9, [sp, #8]
  40437c:	mov	x10, #0x10                  	// #16
  404380:	mul	x9, x10, x9
  404384:	ldr	x8, [x8, x9]
  404388:	ldr	x9, [sp, #24]
  40438c:	cmp	x8, x9
  404390:	b.ne	4043a0 <ferror@plt+0x2a40>  // b.any
  404394:	mov	w8, #0x1                   	// #1
  404398:	str	w8, [sp, #12]
  40439c:	b	4043b0 <ferror@plt+0x2a50>
  4043a0:	ldr	w8, [sp, #8]
  4043a4:	subs	w8, w8, #0x1
  4043a8:	str	w8, [sp, #8]
  4043ac:	b	404364 <ferror@plt+0x2a04>
  4043b0:	ldr	w0, [sp, #12]
  4043b4:	add	sp, sp, #0x20
  4043b8:	ret
  4043bc:	sub	sp, sp, #0x20
  4043c0:	mov	w8, #0x1                   	// #1
  4043c4:	str	x0, [sp, #24]
  4043c8:	str	x1, [sp, #16]
  4043cc:	str	w8, [sp, #12]
  4043d0:	str	wzr, [sp, #8]
  4043d4:	ldr	w8, [sp, #8]
  4043d8:	cmp	w8, #0x6
  4043dc:	b.ge	404440 <ferror@plt+0x2ae0>  // b.tcont
  4043e0:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4043e4:	add	x8, x8, #0x200
  4043e8:	ldr	w9, [x8]
  4043ec:	ldr	w10, [sp, #8]
  4043f0:	mov	w11, #0x1                   	// #1
  4043f4:	lsl	w10, w11, w10
  4043f8:	and	w9, w9, w10
  4043fc:	cbz	w9, 404430 <ferror@plt+0x2ad0>
  404400:	ldr	x8, [sp, #24]
  404404:	add	x8, x8, #0x3a0
  404408:	ldrsw	x9, [sp, #8]
  40440c:	ldr	x8, [x8, x9, lsl #3]
  404410:	ldr	x9, [sp, #16]
  404414:	add	x9, x9, #0x3a0
  404418:	ldrsw	x10, [sp, #8]
  40441c:	ldr	x9, [x9, x10, lsl #3]
  404420:	cmp	x8, x9
  404424:	b.eq	404430 <ferror@plt+0x2ad0>  // b.none
  404428:	str	wzr, [sp, #12]
  40442c:	b	404440 <ferror@plt+0x2ae0>
  404430:	ldr	w8, [sp, #8]
  404434:	add	w8, w8, #0x1
  404438:	str	w8, [sp, #8]
  40443c:	b	4043d4 <ferror@plt+0x2a74>
  404440:	ldr	w0, [sp, #12]
  404444:	add	sp, sp, #0x20
  404448:	ret
  40444c:	sub	sp, sp, #0x30
  404450:	stp	x29, x30, [sp, #32]
  404454:	add	x29, sp, #0x20
  404458:	stur	x0, [x29, #-8]
  40445c:	str	x1, [sp, #16]
  404460:	str	wzr, [sp, #12]
  404464:	ldr	x8, [sp, #16]
  404468:	cbz	x8, 4044c8 <ferror@plt+0x2b68>
  40446c:	ldr	x8, [sp, #16]
  404470:	ldr	x8, [x8]
  404474:	str	w8, [sp, #8]
  404478:	ldr	w8, [sp, #8]
  40447c:	cmp	w8, #0x0
  404480:	cset	w8, le
  404484:	tbnz	w8, #0, 4044c8 <ferror@plt+0x2b68>
  404488:	ldr	x8, [sp, #16]
  40448c:	ldrsw	x9, [sp, #8]
  404490:	mov	x10, #0x10                  	// #16
  404494:	mul	x9, x10, x9
  404498:	add	x8, x8, x9
  40449c:	ldr	x0, [x8, #8]
  4044a0:	ldur	x1, [x29, #-8]
  4044a4:	bl	4017e0 <strcmp@plt>
  4044a8:	cbnz	w0, 4044b8 <ferror@plt+0x2b58>
  4044ac:	mov	w8, #0x1                   	// #1
  4044b0:	str	w8, [sp, #12]
  4044b4:	b	4044c8 <ferror@plt+0x2b68>
  4044b8:	ldr	w8, [sp, #8]
  4044bc:	subs	w8, w8, #0x1
  4044c0:	str	w8, [sp, #8]
  4044c4:	b	404478 <ferror@plt+0x2b18>
  4044c8:	ldr	w0, [sp, #12]
  4044cc:	ldp	x29, x30, [sp, #32]
  4044d0:	add	sp, sp, #0x30
  4044d4:	ret
  4044d8:	sub	sp, sp, #0x30
  4044dc:	stp	x29, x30, [sp, #32]
  4044e0:	add	x29, sp, #0x20
  4044e4:	str	x0, [sp, #16]
  4044e8:	ldr	x0, [sp, #16]
  4044ec:	bl	4016a0 <__fpending@plt>
  4044f0:	cmp	x0, #0x0
  4044f4:	cset	w8, ne  // ne = any
  4044f8:	and	w8, w8, #0x1
  4044fc:	str	w8, [sp, #12]
  404500:	ldr	x0, [sp, #16]
  404504:	bl	401960 <ferror@plt>
  404508:	cmp	w0, #0x0
  40450c:	cset	w8, ne  // ne = any
  404510:	and	w8, w8, #0x1
  404514:	str	w8, [sp, #8]
  404518:	ldr	x0, [sp, #16]
  40451c:	bl	4016c0 <fclose@plt>
  404520:	cmp	w0, #0x0
  404524:	cset	w8, ne  // ne = any
  404528:	and	w8, w8, #0x1
  40452c:	str	w8, [sp, #4]
  404530:	ldr	w8, [sp, #8]
  404534:	cbnz	w8, 404558 <ferror@plt+0x2bf8>
  404538:	ldr	w8, [sp, #4]
  40453c:	cbz	w8, 404584 <ferror@plt+0x2c24>
  404540:	ldr	w8, [sp, #12]
  404544:	cbnz	w8, 404558 <ferror@plt+0x2bf8>
  404548:	bl	4018f0 <__errno_location@plt>
  40454c:	ldr	w8, [x0]
  404550:	cmp	w8, #0x9
  404554:	b.eq	404584 <ferror@plt+0x2c24>  // b.none
  404558:	ldr	w8, [sp, #4]
  40455c:	cbnz	w8, 404578 <ferror@plt+0x2c18>
  404560:	bl	4018f0 <__errno_location@plt>
  404564:	ldr	w8, [x0]
  404568:	cmp	w8, #0x20
  40456c:	b.eq	404578 <ferror@plt+0x2c18>  // b.none
  404570:	bl	4018f0 <__errno_location@plt>
  404574:	str	wzr, [x0]
  404578:	mov	w8, #0xffffffff            	// #-1
  40457c:	stur	w8, [x29, #-4]
  404580:	b	404588 <ferror@plt+0x2c28>
  404584:	stur	wzr, [x29, #-4]
  404588:	ldur	w0, [x29, #-4]
  40458c:	ldp	x29, x30, [sp, #32]
  404590:	add	sp, sp, #0x30
  404594:	ret
  404598:	sub	sp, sp, #0x20
  40459c:	stp	x29, x30, [sp, #16]
  4045a0:	add	x29, sp, #0x10
  4045a4:	adrp	x8, 416000 <ferror@plt+0x146a0>
  4045a8:	add	x8, x8, #0x228
  4045ac:	ldr	x0, [x8]
  4045b0:	bl	4044d8 <ferror@plt+0x2b78>
  4045b4:	cbz	w0, 404600 <ferror@plt+0x2ca0>
  4045b8:	bl	4018f0 <__errno_location@plt>
  4045bc:	ldr	w8, [x0]
  4045c0:	cmp	w8, #0x20
  4045c4:	b.eq	404600 <ferror@plt+0x2ca0>  // b.none
  4045c8:	adrp	x0, 405000 <ferror@plt+0x36a0>
  4045cc:	add	x0, x0, #0x85a
  4045d0:	bl	401920 <gettext@plt>
  4045d4:	str	x0, [sp, #8]
  4045d8:	bl	4018f0 <__errno_location@plt>
  4045dc:	ldr	w1, [x0]
  4045e0:	ldr	x3, [sp, #8]
  4045e4:	mov	w8, wzr
  4045e8:	mov	w0, w8
  4045ec:	adrp	x2, 405000 <ferror@plt+0x36a0>
  4045f0:	add	x2, x2, #0x801
  4045f4:	bl	401650 <error@plt>
  4045f8:	mov	w0, #0x1                   	// #1
  4045fc:	bl	4015e0 <_exit@plt>
  404600:	adrp	x8, 416000 <ferror@plt+0x146a0>
  404604:	add	x8, x8, #0x210
  404608:	ldr	x0, [x8]
  40460c:	bl	4044d8 <ferror@plt+0x2b78>
  404610:	cbz	w0, 40461c <ferror@plt+0x2cbc>
  404614:	mov	w0, #0x1                   	// #1
  404618:	bl	4015e0 <_exit@plt>
  40461c:	ldp	x29, x30, [sp, #16]
  404620:	add	sp, sp, #0x20
  404624:	ret
  404628:	sub	sp, sp, #0x100
  40462c:	stp	x29, x30, [sp, #240]
  404630:	add	x29, sp, #0xf0
  404634:	sub	x8, x29, #0x10
  404638:	stur	w0, [x29, #-4]
  40463c:	str	x1, [x8]
  404640:	str	wzr, [sp, #36]
  404644:	str	wzr, [sp, #40]
  404648:	str	x8, [sp, #24]
  40464c:	ldr	w8, [sp, #40]
  404650:	cmp	w8, #0x6
  404654:	b.ge	404704 <ferror@plt+0x2da4>  // b.tcont
  404658:	ldur	w3, [x29, #-4]
  40465c:	ldr	w0, [sp, #40]
  404660:	str	w3, [sp, #20]
  404664:	bl	401800 <get_ns_name@plt>
  404668:	add	x8, sp, #0x2e
  40466c:	str	x0, [sp, #8]
  404670:	mov	x0, x8
  404674:	mov	x1, #0x32                  	// #50
  404678:	adrp	x2, 405000 <ferror@plt+0x36a0>
  40467c:	add	x2, x2, #0x866
  404680:	ldr	w3, [sp, #20]
  404684:	ldr	x4, [sp, #8]
  404688:	str	x8, [sp]
  40468c:	bl	4016b0 <snprintf@plt>
  404690:	ldr	x8, [sp]
  404694:	mov	x0, x8
  404698:	add	x1, sp, #0x60
  40469c:	bl	4047b0 <ferror@plt+0x2e50>
  4046a0:	cbz	w0, 4046dc <ferror@plt+0x2d7c>
  4046a4:	bl	4018f0 <__errno_location@plt>
  4046a8:	ldr	w8, [x0]
  4046ac:	cmp	w8, #0x2
  4046b0:	b.eq	4046c0 <ferror@plt+0x2d60>  // b.none
  4046b4:	bl	4018f0 <__errno_location@plt>
  4046b8:	ldr	w8, [x0]
  4046bc:	str	w8, [sp, #36]
  4046c0:	ldr	x8, [sp, #24]
  4046c4:	ldr	x9, [x8]
  4046c8:	add	x9, x9, #0x3a0
  4046cc:	ldrsw	x10, [sp, #40]
  4046d0:	mov	x11, xzr
  4046d4:	str	x11, [x9, x10, lsl #3]
  4046d8:	b	4046f4 <ferror@plt+0x2d94>
  4046dc:	ldr	x8, [sp, #104]
  4046e0:	ldr	x9, [sp, #24]
  4046e4:	ldr	x10, [x9]
  4046e8:	add	x10, x10, #0x3a0
  4046ec:	ldrsw	x11, [sp, #40]
  4046f0:	str	x8, [x10, x11, lsl #3]
  4046f4:	ldr	w8, [sp, #40]
  4046f8:	add	w8, w8, #0x1
  4046fc:	str	w8, [sp, #40]
  404700:	b	40464c <ferror@plt+0x2cec>
  404704:	ldr	w0, [sp, #36]
  404708:	ldp	x29, x30, [sp, #240]
  40470c:	add	sp, sp, #0x100
  404710:	ret
  404714:	nop
  404718:	stp	x29, x30, [sp, #-64]!
  40471c:	mov	x29, sp
  404720:	stp	x19, x20, [sp, #16]
  404724:	adrp	x20, 415000 <ferror@plt+0x136a0>
  404728:	add	x20, x20, #0xdd0
  40472c:	stp	x21, x22, [sp, #32]
  404730:	adrp	x21, 415000 <ferror@plt+0x136a0>
  404734:	add	x21, x21, #0xdc8
  404738:	sub	x20, x20, x21
  40473c:	mov	w22, w0
  404740:	stp	x23, x24, [sp, #48]
  404744:	mov	x23, x1
  404748:	mov	x24, x2
  40474c:	bl	401578 <dev_to_tty@plt-0x38>
  404750:	cmp	xzr, x20, asr #3
  404754:	b.eq	404780 <ferror@plt+0x2e20>  // b.none
  404758:	asr	x20, x20, #3
  40475c:	mov	x19, #0x0                   	// #0
  404760:	ldr	x3, [x21, x19, lsl #3]
  404764:	mov	x2, x24
  404768:	add	x19, x19, #0x1
  40476c:	mov	x1, x23
  404770:	mov	w0, w22
  404774:	blr	x3
  404778:	cmp	x20, x19
  40477c:	b.ne	404760 <ferror@plt+0x2e00>  // b.any
  404780:	ldp	x19, x20, [sp, #16]
  404784:	ldp	x21, x22, [sp, #32]
  404788:	ldp	x23, x24, [sp, #48]
  40478c:	ldp	x29, x30, [sp], #64
  404790:	ret
  404794:	nop
  404798:	ret
  40479c:	nop
  4047a0:	adrp	x2, 416000 <ferror@plt+0x146a0>
  4047a4:	mov	x1, #0x0                   	// #0
  4047a8:	ldr	x2, [x2, #488]
  4047ac:	b	401680 <__cxa_atexit@plt>
  4047b0:	mov	x2, x1
  4047b4:	mov	x1, x0
  4047b8:	mov	w0, #0x0                   	// #0
  4047bc:	b	401910 <__xstat@plt>
  4047c0:	mov	x2, x1
  4047c4:	mov	w1, w0
  4047c8:	mov	w0, #0x0                   	// #0
  4047cc:	b	401890 <__fxstat@plt>

Disassembly of section .fini:

00000000004047d0 <.fini>:
  4047d0:	stp	x29, x30, [sp, #-16]!
  4047d4:	mov	x29, sp
  4047d8:	ldp	x29, x30, [sp], #16
  4047dc:	ret
