// Seed: 913650456
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output tri0 id_2
    , id_9,
    input uwire id_3,
    output supply1 id_4,
    output tri id_5,
    input tri0 id_6,
    input tri0 id_7
    , id_10
);
  pmos #(-1 - 1) (id_5, id_5, 1);
  specify
    specparam id_11 = id_7;
  endspecify
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    output wire id_5,
    input uwire id_6
);
  supply0 id_8;
  assign id_8 = -1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5,
      id_1,
      id_0,
      id_4,
      id_1,
      id_6
  );
  assign modCall_1.id_6 = 0;
  assign id_4 = -1;
endmodule
