<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › pfc-r8a7740.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pfc-r8a7740.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * R8A7740 processor support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011  Renesas Solutions Corp.</span>
<span class="cm"> * Copyright (C) 2011  Kuninori Morimoto &lt;kuninori.morimoto.gx@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation; version 2 of the</span>
<span class="cm"> * License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;mach/r8a7740.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>

<span class="cp">#define CPU_ALL_PORT(fn, pfx, sfx)					\</span>
<span class="cp">	PORT_10(fn, pfx, sfx),		PORT_90(fn, pfx, sfx),		\</span>
<span class="cp">	PORT_10(fn, pfx##10, sfx),	PORT_90(fn, pfx##1, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##20, sfx),					\</span>
<span class="cp">	PORT_1(fn, pfx##210, sfx),	PORT_1(fn, pfx##211, sfx)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="cm">/* PORT0_DATA -&gt; PORT211_DATA */</span>
	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">DATA</span><span class="p">),</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="cm">/* PORT0_IN -&gt; PORT211_IN */</span>
	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">IN</span><span class="p">),</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="cm">/* PORT0_IN_PU -&gt; PORT211_IN_PU */</span>
	<span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_INPUT_PULLUP_END</span><span class="p">,</span>

	<span class="cm">/* PORT0_IN_PD -&gt; PORT211_IN_PD */</span>
	<span class="n">PINMUX_INPUT_PULLDOWN_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_INPUT_PULLDOWN_END</span><span class="p">,</span>

	<span class="cm">/* PORT0_OUT -&gt; PORT211_OUT */</span>
	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">OUT</span><span class="p">),</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN_IN</span><span class="p">),</span>	<span class="cm">/* PORT0_FN_IN -&gt; PORT211_FN_IN */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN_OUT</span><span class="p">),</span>	<span class="cm">/* PORT0_FN_OUT -&gt; PORT211_FN_OUT */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN0</span><span class="p">),</span>		<span class="cm">/* PORT0_FN0 -&gt; PORT211_FN0 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN1</span><span class="p">),</span>		<span class="cm">/* PORT0_FN1 -&gt; PORT211_FN1 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN2</span><span class="p">),</span>		<span class="cm">/* PORT0_FN2 -&gt; PORT211_FN2 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN3</span><span class="p">),</span>		<span class="cm">/* PORT0_FN3 -&gt; PORT211_FN3 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN4</span><span class="p">),</span>		<span class="cm">/* PORT0_FN4 -&gt; PORT211_FN4 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN5</span><span class="p">),</span>		<span class="cm">/* PORT0_FN5 -&gt; PORT211_FN5 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN6</span><span class="p">),</span>		<span class="cm">/* PORT0_FN6 -&gt; PORT211_FN6 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN7</span><span class="p">),</span>		<span class="cm">/* PORT0_FN7 -&gt; PORT211_FN7 */</span>

	<span class="n">MSEL1CR_31_0</span><span class="p">,</span>	<span class="n">MSEL1CR_31_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_30_0</span><span class="p">,</span>	<span class="n">MSEL1CR_30_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_29_0</span><span class="p">,</span>	<span class="n">MSEL1CR_29_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_28_0</span><span class="p">,</span>	<span class="n">MSEL1CR_28_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_27_0</span><span class="p">,</span>	<span class="n">MSEL1CR_27_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_26_0</span><span class="p">,</span>	<span class="n">MSEL1CR_26_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_16_0</span><span class="p">,</span>	<span class="n">MSEL1CR_16_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_15_0</span><span class="p">,</span>	<span class="n">MSEL1CR_15_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_14_0</span><span class="p">,</span>	<span class="n">MSEL1CR_14_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_13_0</span><span class="p">,</span>	<span class="n">MSEL1CR_13_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_12_0</span><span class="p">,</span>	<span class="n">MSEL1CR_12_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_9_0</span><span class="p">,</span>	<span class="n">MSEL1CR_9_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_7_0</span><span class="p">,</span>	<span class="n">MSEL1CR_7_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_6_0</span><span class="p">,</span>	<span class="n">MSEL1CR_6_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_5_0</span><span class="p">,</span>	<span class="n">MSEL1CR_5_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_4_0</span><span class="p">,</span>	<span class="n">MSEL1CR_4_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_3_0</span><span class="p">,</span>	<span class="n">MSEL1CR_3_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_2_0</span><span class="p">,</span>	<span class="n">MSEL1CR_2_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_0_0</span><span class="p">,</span>	<span class="n">MSEL1CR_0_1</span><span class="p">,</span>

	<span class="n">MSEL3CR_15_0</span><span class="p">,</span>	<span class="n">MSEL3CR_15_1</span><span class="p">,</span> <span class="cm">/* Trace / Debug ? */</span>
	<span class="n">MSEL3CR_6_0</span><span class="p">,</span>	<span class="n">MSEL3CR_6_1</span><span class="p">,</span>

	<span class="n">MSEL4CR_19_0</span><span class="p">,</span>	<span class="n">MSEL4CR_19_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_18_0</span><span class="p">,</span>	<span class="n">MSEL4CR_18_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_15_0</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_10_0</span><span class="p">,</span>	<span class="n">MSEL4CR_10_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_6_0</span><span class="p">,</span>	<span class="n">MSEL4CR_6_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_4_0</span><span class="p">,</span>	<span class="n">MSEL4CR_4_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_1_0</span><span class="p">,</span>	<span class="n">MSEL4CR_1_1</span><span class="p">,</span>

	<span class="n">MSEL5CR_31_0</span><span class="p">,</span>	<span class="n">MSEL5CR_31_1</span><span class="p">,</span> <span class="cm">/* irq/fiq output */</span>
	<span class="n">MSEL5CR_30_0</span><span class="p">,</span>	<span class="n">MSEL5CR_30_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_29_0</span><span class="p">,</span>	<span class="n">MSEL5CR_29_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_27_0</span><span class="p">,</span>	<span class="n">MSEL5CR_27_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_25_0</span><span class="p">,</span>	<span class="n">MSEL5CR_25_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_23_0</span><span class="p">,</span>	<span class="n">MSEL5CR_23_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_21_0</span><span class="p">,</span>	<span class="n">MSEL5CR_21_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_19_0</span><span class="p">,</span>	<span class="n">MSEL5CR_19_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_17_0</span><span class="p">,</span>	<span class="n">MSEL5CR_17_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_15_0</span><span class="p">,</span>	<span class="n">MSEL5CR_15_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_14_0</span><span class="p">,</span>	<span class="n">MSEL5CR_14_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_13_0</span><span class="p">,</span>	<span class="n">MSEL5CR_13_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_12_0</span><span class="p">,</span>	<span class="n">MSEL5CR_12_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_11_0</span><span class="p">,</span>	<span class="n">MSEL5CR_11_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_10_0</span><span class="p">,</span>	<span class="n">MSEL5CR_10_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_8_0</span><span class="p">,</span>	<span class="n">MSEL5CR_8_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_7_0</span><span class="p">,</span>	<span class="n">MSEL5CR_7_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_6_0</span><span class="p">,</span>	<span class="n">MSEL5CR_6_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_5_0</span><span class="p">,</span>	<span class="n">MSEL5CR_5_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_4_0</span><span class="p">,</span>	<span class="n">MSEL5CR_4_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_3_0</span><span class="p">,</span>	<span class="n">MSEL5CR_3_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_2_0</span><span class="p">,</span>	<span class="n">MSEL5CR_2_1</span><span class="p">,</span>
	<span class="n">MSEL5CR_0_0</span><span class="p">,</span>	<span class="n">MSEL5CR_0_1</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>

	<span class="cm">/* IRQ */</span>
	<span class="n">IRQ0_PORT2_MARK</span><span class="p">,</span>	<span class="n">IRQ0_PORT13_MARK</span><span class="p">,</span>
	<span class="n">IRQ1_MARK</span><span class="p">,</span>
	<span class="n">IRQ2_PORT11_MARK</span><span class="p">,</span>	<span class="n">IRQ2_PORT12_MARK</span><span class="p">,</span>
	<span class="n">IRQ3_PORT10_MARK</span><span class="p">,</span>	<span class="n">IRQ3_PORT14_MARK</span><span class="p">,</span>
	<span class="n">IRQ4_PORT15_MARK</span><span class="p">,</span>	<span class="n">IRQ4_PORT172_MARK</span><span class="p">,</span>
	<span class="n">IRQ5_PORT0_MARK</span><span class="p">,</span>	<span class="n">IRQ5_PORT1_MARK</span><span class="p">,</span>
	<span class="n">IRQ6_PORT121_MARK</span><span class="p">,</span>	<span class="n">IRQ6_PORT173_MARK</span><span class="p">,</span>
	<span class="n">IRQ7_PORT120_MARK</span><span class="p">,</span>	<span class="n">IRQ7_PORT209_MARK</span><span class="p">,</span>
	<span class="n">IRQ8_MARK</span><span class="p">,</span>
	<span class="n">IRQ9_PORT118_MARK</span><span class="p">,</span>	<span class="n">IRQ9_PORT210_MARK</span><span class="p">,</span>
	<span class="n">IRQ10_MARK</span><span class="p">,</span>
	<span class="n">IRQ11_MARK</span><span class="p">,</span>
	<span class="n">IRQ12_PORT42_MARK</span><span class="p">,</span>	<span class="n">IRQ12_PORT97_MARK</span><span class="p">,</span>
	<span class="n">IRQ13_PORT64_MARK</span><span class="p">,</span>	<span class="n">IRQ13_PORT98_MARK</span><span class="p">,</span>
	<span class="n">IRQ14_PORT63_MARK</span><span class="p">,</span>	<span class="n">IRQ14_PORT99_MARK</span><span class="p">,</span>
	<span class="n">IRQ15_PORT62_MARK</span><span class="p">,</span>	<span class="n">IRQ15_PORT100_MARK</span><span class="p">,</span>
	<span class="n">IRQ16_PORT68_MARK</span><span class="p">,</span>	<span class="n">IRQ16_PORT211_MARK</span><span class="p">,</span>
	<span class="n">IRQ17_MARK</span><span class="p">,</span>
	<span class="n">IRQ18_MARK</span><span class="p">,</span>
	<span class="n">IRQ19_MARK</span><span class="p">,</span>
	<span class="n">IRQ20_MARK</span><span class="p">,</span>
	<span class="n">IRQ21_MARK</span><span class="p">,</span>
	<span class="n">IRQ22_MARK</span><span class="p">,</span>
	<span class="n">IRQ23_MARK</span><span class="p">,</span>
	<span class="n">IRQ24_MARK</span><span class="p">,</span>
	<span class="n">IRQ25_MARK</span><span class="p">,</span>
	<span class="n">IRQ26_PORT58_MARK</span><span class="p">,</span>	<span class="n">IRQ26_PORT81_MARK</span><span class="p">,</span>
	<span class="n">IRQ27_PORT57_MARK</span><span class="p">,</span>	<span class="n">IRQ27_PORT168_MARK</span><span class="p">,</span>
	<span class="n">IRQ28_PORT56_MARK</span><span class="p">,</span>	<span class="n">IRQ28_PORT169_MARK</span><span class="p">,</span>
	<span class="n">IRQ29_PORT50_MARK</span><span class="p">,</span>	<span class="n">IRQ29_PORT170_MARK</span><span class="p">,</span>
	<span class="n">IRQ30_PORT49_MARK</span><span class="p">,</span>	<span class="n">IRQ30_PORT171_MARK</span><span class="p">,</span>
	<span class="n">IRQ31_PORT41_MARK</span><span class="p">,</span>	<span class="n">IRQ31_PORT167_MARK</span><span class="p">,</span>

	<span class="cm">/* Function */</span>

	<span class="cm">/* DBGT */</span>
	<span class="n">DBGMDT2_MARK</span><span class="p">,</span>	<span class="n">DBGMDT1_MARK</span><span class="p">,</span>	<span class="n">DBGMDT0_MARK</span><span class="p">,</span>
	<span class="n">DBGMD10_MARK</span><span class="p">,</span>	<span class="n">DBGMD11_MARK</span><span class="p">,</span>	<span class="n">DBGMD20_MARK</span><span class="p">,</span>
	<span class="n">DBGMD21_MARK</span><span class="p">,</span>

	<span class="cm">/* FSI */</span>
	<span class="n">FSIAISLD_PORT0_MARK</span><span class="p">,</span>	<span class="cm">/* FSIAISLD Port 0/5 */</span>
	<span class="n">FSIAISLD_PORT5_MARK</span><span class="p">,</span>
	<span class="n">FSIASPDIF_PORT9_MARK</span><span class="p">,</span>	<span class="cm">/* FSIASPDIF Port 9/18 */</span>
	<span class="n">FSIASPDIF_PORT18_MARK</span><span class="p">,</span>
	<span class="n">FSIAOSLD1_MARK</span><span class="p">,</span>	<span class="n">FSIAOSLD2_MARK</span><span class="p">,</span>	<span class="n">FSIAOLR_MARK</span><span class="p">,</span>
	<span class="n">FSIAOBT_MARK</span><span class="p">,</span>	<span class="n">FSIAOSLD_MARK</span><span class="p">,</span>	<span class="n">FSIAOMC_MARK</span><span class="p">,</span>
	<span class="n">FSIACK_MARK</span><span class="p">,</span>	<span class="n">FSIAILR_MARK</span><span class="p">,</span>	<span class="n">FSIAIBT_MARK</span><span class="p">,</span>

	<span class="cm">/* FMSI */</span>
	<span class="n">FMSISLD_PORT1_MARK</span><span class="p">,</span> <span class="cm">/* FMSISLD Port 1/6 */</span>
	<span class="n">FMSISLD_PORT6_MARK</span><span class="p">,</span>
	<span class="n">FMSIILR_MARK</span><span class="p">,</span>	<span class="n">FMSIIBT_MARK</span><span class="p">,</span>	<span class="n">FMSIOLR_MARK</span><span class="p">,</span>	<span class="n">FMSIOBT_MARK</span><span class="p">,</span>
	<span class="n">FMSICK_MARK</span><span class="p">,</span>	<span class="n">FMSOILR_MARK</span><span class="p">,</span>	<span class="n">FMSOIBT_MARK</span><span class="p">,</span>	<span class="n">FMSOOLR_MARK</span><span class="p">,</span>
	<span class="n">FMSOOBT_MARK</span><span class="p">,</span>	<span class="n">FMSOSLD_MARK</span><span class="p">,</span>	<span class="n">FMSOCK_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA0 */</span>
	<span class="n">SCIFA0_SCK_MARK</span><span class="p">,</span>	<span class="n">SCIFA0_CTS_MARK</span><span class="p">,</span>	<span class="n">SCIFA0_RTS_MARK</span><span class="p">,</span>
	<span class="n">SCIFA0_RXD_MARK</span><span class="p">,</span>	<span class="n">SCIFA0_TXD_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA1 */</span>
	<span class="n">SCIFA1_CTS_MARK</span><span class="p">,</span>	<span class="n">SCIFA1_SCK_MARK</span><span class="p">,</span>	<span class="n">SCIFA1_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIFA1_TXD_MARK</span><span class="p">,</span>	<span class="n">SCIFA1_RTS_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA2 */</span>
	<span class="n">SCIFA2_SCK_PORT22_MARK</span><span class="p">,</span> <span class="cm">/* SCIFA2_SCK Port 22/199 */</span>
	<span class="n">SCIFA2_SCK_PORT199_MARK</span><span class="p">,</span>
	<span class="n">SCIFA2_RXD_MARK</span><span class="p">,</span>	<span class="n">SCIFA2_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIFA2_CTS_MARK</span><span class="p">,</span>	<span class="n">SCIFA2_RTS_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA3 */</span>
	<span class="n">SCIFA3_RTS_PORT105_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_8_0 */</span>
	<span class="n">SCIFA3_SCK_PORT116_MARK</span><span class="p">,</span>
	<span class="n">SCIFA3_CTS_PORT117_MARK</span><span class="p">,</span>
	<span class="n">SCIFA3_RXD_PORT174_MARK</span><span class="p">,</span>
	<span class="n">SCIFA3_TXD_PORT175_MARK</span><span class="p">,</span>

	<span class="n">SCIFA3_RTS_PORT161_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_8_1 */</span>
	<span class="n">SCIFA3_SCK_PORT158_MARK</span><span class="p">,</span>
	<span class="n">SCIFA3_CTS_PORT162_MARK</span><span class="p">,</span>
	<span class="n">SCIFA3_RXD_PORT159_MARK</span><span class="p">,</span>
	<span class="n">SCIFA3_TXD_PORT160_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA4 */</span>
	<span class="n">SCIFA4_RXD_PORT12_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR[12:11] = 00 */</span>
	<span class="n">SCIFA4_TXD_PORT13_MARK</span><span class="p">,</span>

	<span class="n">SCIFA4_RXD_PORT204_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR[12:11] = 01 */</span>
	<span class="n">SCIFA4_TXD_PORT203_MARK</span><span class="p">,</span>

	<span class="n">SCIFA4_RXD_PORT94_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR[12:11] = 10 */</span>
	<span class="n">SCIFA4_TXD_PORT93_MARK</span><span class="p">,</span>

	<span class="n">SCIFA4_SCK_PORT21_MARK</span><span class="p">,</span> <span class="cm">/* SCIFA4_SCK Port 21/205 */</span>
	<span class="n">SCIFA4_SCK_PORT205_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA5 */</span>
	<span class="n">SCIFA5_TXD_PORT20_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR[15:14] = 00 */</span>
	<span class="n">SCIFA5_RXD_PORT10_MARK</span><span class="p">,</span>

	<span class="n">SCIFA5_RXD_PORT207_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR[15:14] = 01 */</span>
	<span class="n">SCIFA5_TXD_PORT208_MARK</span><span class="p">,</span>

	<span class="n">SCIFA5_TXD_PORT91_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR[15:14] = 10 */</span>
	<span class="n">SCIFA5_RXD_PORT92_MARK</span><span class="p">,</span>

	<span class="n">SCIFA5_SCK_PORT23_MARK</span><span class="p">,</span> <span class="cm">/* SCIFA5_SCK Port 23/206 */</span>
	<span class="n">SCIFA5_SCK_PORT206_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA6 */</span>
	<span class="n">SCIFA6_SCK_MARK</span><span class="p">,</span>	<span class="n">SCIFA6_RXD_MARK</span><span class="p">,</span>	<span class="n">SCIFA6_TXD_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA7 */</span>
	<span class="n">SCIFA7_TXD_MARK</span><span class="p">,</span>	<span class="n">SCIFA7_RXD_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFAB */</span>
	<span class="n">SCIFB_SCK_PORT190_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_17_0 */</span>
	<span class="n">SCIFB_RXD_PORT191_MARK</span><span class="p">,</span>
	<span class="n">SCIFB_TXD_PORT192_MARK</span><span class="p">,</span>
	<span class="n">SCIFB_RTS_PORT186_MARK</span><span class="p">,</span>
	<span class="n">SCIFB_CTS_PORT187_MARK</span><span class="p">,</span>

	<span class="n">SCIFB_SCK_PORT2_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_17_1 */</span>
	<span class="n">SCIFB_RXD_PORT3_MARK</span><span class="p">,</span>
	<span class="n">SCIFB_TXD_PORT4_MARK</span><span class="p">,</span>
	<span class="n">SCIFB_RTS_PORT172_MARK</span><span class="p">,</span>
	<span class="n">SCIFB_CTS_PORT173_MARK</span><span class="p">,</span>

	<span class="cm">/* LCD0 */</span>
	<span class="n">LCDC0_SELECT_MARK</span><span class="p">,</span>

	<span class="n">LCD0_D0_MARK</span><span class="p">,</span>	<span class="n">LCD0_D1_MARK</span><span class="p">,</span>	<span class="n">LCD0_D2_MARK</span><span class="p">,</span>	<span class="n">LCD0_D3_MARK</span><span class="p">,</span>
	<span class="n">LCD0_D4_MARK</span><span class="p">,</span>	<span class="n">LCD0_D5_MARK</span><span class="p">,</span>	<span class="n">LCD0_D6_MARK</span><span class="p">,</span>	<span class="n">LCD0_D7_MARK</span><span class="p">,</span>
	<span class="n">LCD0_D8_MARK</span><span class="p">,</span>	<span class="n">LCD0_D9_MARK</span><span class="p">,</span>	<span class="n">LCD0_D10_MARK</span><span class="p">,</span>	<span class="n">LCD0_D11_MARK</span><span class="p">,</span>
	<span class="n">LCD0_D12_MARK</span><span class="p">,</span>	<span class="n">LCD0_D13_MARK</span><span class="p">,</span>	<span class="n">LCD0_D14_MARK</span><span class="p">,</span>	<span class="n">LCD0_D15_MARK</span><span class="p">,</span>
	<span class="n">LCD0_D16_MARK</span><span class="p">,</span>	<span class="n">LCD0_D17_MARK</span><span class="p">,</span>
	<span class="n">LCD0_DON_MARK</span><span class="p">,</span>	<span class="n">LCD0_VCPWC_MARK</span><span class="p">,</span>	<span class="n">LCD0_VEPWC_MARK</span><span class="p">,</span>
	<span class="n">LCD0_DCK_MARK</span><span class="p">,</span>	<span class="n">LCD0_VSYN_MARK</span><span class="p">,</span>	<span class="cm">/* for RGB */</span>
	<span class="n">LCD0_HSYN_MARK</span><span class="p">,</span>	<span class="n">LCD0_DISP_MARK</span><span class="p">,</span>	<span class="cm">/* for RGB */</span>
	<span class="n">LCD0_WR_MARK</span><span class="p">,</span>	<span class="n">LCD0_RD_MARK</span><span class="p">,</span>	<span class="cm">/* for SYS */</span>
	<span class="n">LCD0_CS_MARK</span><span class="p">,</span>	<span class="n">LCD0_RS_MARK</span><span class="p">,</span>	<span class="cm">/* for SYS */</span>

	<span class="n">LCD0_D21_PORT158_MARK</span><span class="p">,</span>	<span class="n">LCD0_D23_PORT159_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_6_1 */</span>
	<span class="n">LCD0_D22_PORT160_MARK</span><span class="p">,</span>	<span class="n">LCD0_D20_PORT161_MARK</span><span class="p">,</span>
	<span class="n">LCD0_D19_PORT162_MARK</span><span class="p">,</span>	<span class="n">LCD0_D18_PORT163_MARK</span><span class="p">,</span>
	<span class="n">LCD0_LCLK_PORT165_MARK</span><span class="p">,</span>

	<span class="n">LCD0_D18_PORT40_MARK</span><span class="p">,</span>	<span class="n">LCD0_D22_PORT0_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_6_0 */</span>
	<span class="n">LCD0_D23_PORT1_MARK</span><span class="p">,</span>	<span class="n">LCD0_D21_PORT2_MARK</span><span class="p">,</span>
	<span class="n">LCD0_D20_PORT3_MARK</span><span class="p">,</span>	<span class="n">LCD0_D19_PORT4_MARK</span><span class="p">,</span>
	<span class="n">LCD0_LCLK_PORT102_MARK</span><span class="p">,</span>

	<span class="cm">/* LCD1 */</span>
	<span class="n">LCDC1_SELECT_MARK</span><span class="p">,</span>

	<span class="n">LCD1_D0_MARK</span><span class="p">,</span>	<span class="n">LCD1_D1_MARK</span><span class="p">,</span>	<span class="n">LCD1_D2_MARK</span><span class="p">,</span>	<span class="n">LCD1_D3_MARK</span><span class="p">,</span>
	<span class="n">LCD1_D4_MARK</span><span class="p">,</span>	<span class="n">LCD1_D5_MARK</span><span class="p">,</span>	<span class="n">LCD1_D6_MARK</span><span class="p">,</span>	<span class="n">LCD1_D7_MARK</span><span class="p">,</span>
	<span class="n">LCD1_D8_MARK</span><span class="p">,</span>	<span class="n">LCD1_D9_MARK</span><span class="p">,</span>	<span class="n">LCD1_D10_MARK</span><span class="p">,</span>	<span class="n">LCD1_D11_MARK</span><span class="p">,</span>
	<span class="n">LCD1_D12_MARK</span><span class="p">,</span>	<span class="n">LCD1_D13_MARK</span><span class="p">,</span>	<span class="n">LCD1_D14_MARK</span><span class="p">,</span>	<span class="n">LCD1_D15_MARK</span><span class="p">,</span>
	<span class="n">LCD1_D16_MARK</span><span class="p">,</span>	<span class="n">LCD1_D17_MARK</span><span class="p">,</span>	<span class="n">LCD1_D18_MARK</span><span class="p">,</span>	<span class="n">LCD1_D19_MARK</span><span class="p">,</span>
	<span class="n">LCD1_D20_MARK</span><span class="p">,</span>	<span class="n">LCD1_D21_MARK</span><span class="p">,</span>	<span class="n">LCD1_D22_MARK</span><span class="p">,</span>	<span class="n">LCD1_D23_MARK</span><span class="p">,</span>
	<span class="n">LCD1_DON_MARK</span><span class="p">,</span>	<span class="n">LCD1_VCPWC_MARK</span><span class="p">,</span>
	<span class="n">LCD1_LCLK_MARK</span><span class="p">,</span>	<span class="n">LCD1_VEPWC_MARK</span><span class="p">,</span>

	<span class="n">LCD1_DCK_MARK</span><span class="p">,</span>	<span class="n">LCD1_VSYN_MARK</span><span class="p">,</span>	<span class="cm">/* for RGB */</span>
	<span class="n">LCD1_HSYN_MARK</span><span class="p">,</span>	<span class="n">LCD1_DISP_MARK</span><span class="p">,</span>	<span class="cm">/* for RGB */</span>
	<span class="n">LCD1_RS_MARK</span><span class="p">,</span>	<span class="n">LCD1_CS_MARK</span><span class="p">,</span>	<span class="cm">/* for SYS */</span>
	<span class="n">LCD1_RD_MARK</span><span class="p">,</span>	<span class="n">LCD1_WR_MARK</span><span class="p">,</span>	<span class="cm">/* for SYS */</span>

	<span class="cm">/* RSPI */</span>
	<span class="n">RSPI_SSL0_A_MARK</span><span class="p">,</span>	<span class="n">RSPI_SSL1_A_MARK</span><span class="p">,</span>	<span class="n">RSPI_SSL2_A_MARK</span><span class="p">,</span>
	<span class="n">RSPI_SSL3_A_MARK</span><span class="p">,</span>	<span class="n">RSPI_CK_A_MARK</span><span class="p">,</span>		<span class="n">RSPI_MOSI_A_MARK</span><span class="p">,</span>
	<span class="n">RSPI_MISO_A_MARK</span><span class="p">,</span>

	<span class="cm">/* VIO CKO */</span>
	<span class="n">VIO_CKO1_MARK</span><span class="p">,</span> <span class="cm">/* needs fixup */</span>
	<span class="n">VIO_CKO2_MARK</span><span class="p">,</span>
	<span class="n">VIO_CKO_1_MARK</span><span class="p">,</span>
	<span class="n">VIO_CKO_MARK</span><span class="p">,</span>

	<span class="cm">/* VIO0 */</span>
	<span class="n">VIO0_D0_MARK</span><span class="p">,</span>	<span class="n">VIO0_D1_MARK</span><span class="p">,</span>	<span class="n">VIO0_D2_MARK</span><span class="p">,</span>	<span class="n">VIO0_D3_MARK</span><span class="p">,</span>
	<span class="n">VIO0_D4_MARK</span><span class="p">,</span>	<span class="n">VIO0_D5_MARK</span><span class="p">,</span>	<span class="n">VIO0_D6_MARK</span><span class="p">,</span>	<span class="n">VIO0_D7_MARK</span><span class="p">,</span>
	<span class="n">VIO0_D8_MARK</span><span class="p">,</span>	<span class="n">VIO0_D9_MARK</span><span class="p">,</span>	<span class="n">VIO0_D10_MARK</span><span class="p">,</span>	<span class="n">VIO0_D11_MARK</span><span class="p">,</span>
	<span class="n">VIO0_D12_MARK</span><span class="p">,</span>	<span class="n">VIO0_VD_MARK</span><span class="p">,</span>	<span class="n">VIO0_HD_MARK</span><span class="p">,</span>	<span class="n">VIO0_CLK_MARK</span><span class="p">,</span>
	<span class="n">VIO0_FIELD_MARK</span><span class="p">,</span>

	<span class="n">VIO0_D13_PORT26_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_27_0 */</span>
	<span class="n">VIO0_D14_PORT25_MARK</span><span class="p">,</span>
	<span class="n">VIO0_D15_PORT24_MARK</span><span class="p">,</span>

	<span class="n">VIO0_D13_PORT22_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_27_1 */</span>
	<span class="n">VIO0_D14_PORT95_MARK</span><span class="p">,</span>
	<span class="n">VIO0_D15_PORT96_MARK</span><span class="p">,</span>

	<span class="cm">/* VIO1 */</span>
	<span class="n">VIO1_D0_MARK</span><span class="p">,</span>	<span class="n">VIO1_D1_MARK</span><span class="p">,</span>	<span class="n">VIO1_D2_MARK</span><span class="p">,</span>	<span class="n">VIO1_D3_MARK</span><span class="p">,</span>
	<span class="n">VIO1_D4_MARK</span><span class="p">,</span>	<span class="n">VIO1_D5_MARK</span><span class="p">,</span>	<span class="n">VIO1_D6_MARK</span><span class="p">,</span>	<span class="n">VIO1_D7_MARK</span><span class="p">,</span>
	<span class="n">VIO1_VD_MARK</span><span class="p">,</span>	<span class="n">VIO1_HD_MARK</span><span class="p">,</span>	<span class="n">VIO1_CLK_MARK</span><span class="p">,</span>	<span class="n">VIO1_FIELD_MARK</span><span class="p">,</span>

	<span class="cm">/* TPU0 */</span>
	<span class="n">TPU0TO0_MARK</span><span class="p">,</span>	<span class="n">TPU0TO1_MARK</span><span class="p">,</span>	<span class="n">TPU0TO3_MARK</span><span class="p">,</span>
	<span class="n">TPU0TO2_PORT66_MARK</span><span class="p">,</span> <span class="cm">/* TPU0TO2 Port 66/202 */</span>
	<span class="n">TPU0TO2_PORT202_MARK</span><span class="p">,</span>

	<span class="cm">/* SSP1 0 */</span>
	<span class="n">STP0_IPD0_MARK</span><span class="p">,</span>	<span class="n">STP0_IPD1_MARK</span><span class="p">,</span>	<span class="n">STP0_IPD2_MARK</span><span class="p">,</span>	<span class="n">STP0_IPD3_MARK</span><span class="p">,</span>
	<span class="n">STP0_IPD4_MARK</span><span class="p">,</span>	<span class="n">STP0_IPD5_MARK</span><span class="p">,</span>	<span class="n">STP0_IPD6_MARK</span><span class="p">,</span>	<span class="n">STP0_IPD7_MARK</span><span class="p">,</span>
	<span class="n">STP0_IPEN_MARK</span><span class="p">,</span>	<span class="n">STP0_IPCLK_MARK</span><span class="p">,</span>	<span class="n">STP0_IPSYNC_MARK</span><span class="p">,</span>

	<span class="cm">/* SSP1 1 */</span>
	<span class="n">STP1_IPD1_MARK</span><span class="p">,</span>	<span class="n">STP1_IPD2_MARK</span><span class="p">,</span>	<span class="n">STP1_IPD3_MARK</span><span class="p">,</span>	<span class="n">STP1_IPD4_MARK</span><span class="p">,</span>
	<span class="n">STP1_IPD5_MARK</span><span class="p">,</span>	<span class="n">STP1_IPD6_MARK</span><span class="p">,</span>	<span class="n">STP1_IPD7_MARK</span><span class="p">,</span>	<span class="n">STP1_IPCLK_MARK</span><span class="p">,</span>
	<span class="n">STP1_IPSYNC_MARK</span><span class="p">,</span>

	<span class="n">STP1_IPD0_PORT186_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_23_0 */</span>
	<span class="n">STP1_IPEN_PORT187_MARK</span><span class="p">,</span>

	<span class="n">STP1_IPD0_PORT194_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_23_1 */</span>
	<span class="n">STP1_IPEN_PORT193_MARK</span><span class="p">,</span>

	<span class="cm">/* SIM */</span>
	<span class="n">SIM_RST_MARK</span><span class="p">,</span>	<span class="n">SIM_CLK_MARK</span><span class="p">,</span>
	<span class="n">SIM_D_PORT22_MARK</span><span class="p">,</span> <span class="cm">/* SIM_D  Port 22/199 */</span>
	<span class="n">SIM_D_PORT199_MARK</span><span class="p">,</span>

	<span class="cm">/* SDHI0 */</span>
	<span class="n">SDHI0_D0_MARK</span><span class="p">,</span>	<span class="n">SDHI0_D1_MARK</span><span class="p">,</span>	<span class="n">SDHI0_D2_MARK</span><span class="p">,</span>	<span class="n">SDHI0_D3_MARK</span><span class="p">,</span>
	<span class="n">SDHI0_CD_MARK</span><span class="p">,</span>	<span class="n">SDHI0_WP_MARK</span><span class="p">,</span>	<span class="n">SDHI0_CMD_MARK</span><span class="p">,</span>	<span class="n">SDHI0_CLK_MARK</span><span class="p">,</span>

	<span class="cm">/* SDHI1 */</span>
	<span class="n">SDHI1_D0_MARK</span><span class="p">,</span>	<span class="n">SDHI1_D1_MARK</span><span class="p">,</span>	<span class="n">SDHI1_D2_MARK</span><span class="p">,</span>	<span class="n">SDHI1_D3_MARK</span><span class="p">,</span>
	<span class="n">SDHI1_CD_MARK</span><span class="p">,</span>	<span class="n">SDHI1_WP_MARK</span><span class="p">,</span>	<span class="n">SDHI1_CMD_MARK</span><span class="p">,</span>	<span class="n">SDHI1_CLK_MARK</span><span class="p">,</span>

	<span class="cm">/* SDHI2 */</span>
	<span class="n">SDHI2_D0_MARK</span><span class="p">,</span>	<span class="n">SDHI2_D1_MARK</span><span class="p">,</span>	<span class="n">SDHI2_D2_MARK</span><span class="p">,</span>	<span class="n">SDHI2_D3_MARK</span><span class="p">,</span>
	<span class="n">SDHI2_CLK_MARK</span><span class="p">,</span>	<span class="n">SDHI2_CMD_MARK</span><span class="p">,</span>

	<span class="n">SDHI2_CD_PORT24_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_19_0 */</span>
	<span class="n">SDHI2_WP_PORT25_MARK</span><span class="p">,</span>

	<span class="n">SDHI2_WP_PORT177_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_19_1 */</span>
	<span class="n">SDHI2_CD_PORT202_MARK</span><span class="p">,</span>

	<span class="cm">/* MSIOF2 */</span>
	<span class="n">MSIOF2_TXD_MARK</span><span class="p">,</span>	<span class="n">MSIOF2_RXD_MARK</span><span class="p">,</span>	<span class="n">MSIOF2_TSCK_MARK</span><span class="p">,</span>
	<span class="n">MSIOF2_SS2_MARK</span><span class="p">,</span>	<span class="n">MSIOF2_TSYNC_MARK</span><span class="p">,</span>	<span class="n">MSIOF2_SS1_MARK</span><span class="p">,</span>
	<span class="n">MSIOF2_MCK1_MARK</span><span class="p">,</span>	<span class="n">MSIOF2_MCK0_MARK</span><span class="p">,</span>	<span class="n">MSIOF2_RSYNC_MARK</span><span class="p">,</span>
	<span class="n">MSIOF2_RSCK_MARK</span><span class="p">,</span>

	<span class="cm">/* KEYSC */</span>
	<span class="n">KEYIN4_MARK</span><span class="p">,</span>	<span class="n">KEYIN5_MARK</span><span class="p">,</span>	<span class="n">KEYIN6_MARK</span><span class="p">,</span>	<span class="n">KEYIN7_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT0_MARK</span><span class="p">,</span>	<span class="n">KEYOUT1_MARK</span><span class="p">,</span>	<span class="n">KEYOUT2_MARK</span><span class="p">,</span>	<span class="n">KEYOUT3_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT4_MARK</span><span class="p">,</span>	<span class="n">KEYOUT5_MARK</span><span class="p">,</span>	<span class="n">KEYOUT6_MARK</span><span class="p">,</span>	<span class="n">KEYOUT7_MARK</span><span class="p">,</span>

	<span class="n">KEYIN0_PORT43_MARK</span><span class="p">,</span> <span class="cm">/* MSEL4CR_18_0 */</span>
	<span class="n">KEYIN1_PORT44_MARK</span><span class="p">,</span>
	<span class="n">KEYIN2_PORT45_MARK</span><span class="p">,</span>
	<span class="n">KEYIN3_PORT46_MARK</span><span class="p">,</span>

	<span class="n">KEYIN0_PORT58_MARK</span><span class="p">,</span> <span class="cm">/* MSEL4CR_18_1 */</span>
	<span class="n">KEYIN1_PORT57_MARK</span><span class="p">,</span>
	<span class="n">KEYIN2_PORT56_MARK</span><span class="p">,</span>
	<span class="n">KEYIN3_PORT55_MARK</span><span class="p">,</span>

	<span class="cm">/* VOU */</span>
	<span class="n">DV_D0_MARK</span><span class="p">,</span>	<span class="n">DV_D1_MARK</span><span class="p">,</span>	<span class="n">DV_D2_MARK</span><span class="p">,</span>	<span class="n">DV_D3_MARK</span><span class="p">,</span>
	<span class="n">DV_D4_MARK</span><span class="p">,</span>	<span class="n">DV_D5_MARK</span><span class="p">,</span>	<span class="n">DV_D6_MARK</span><span class="p">,</span>	<span class="n">DV_D7_MARK</span><span class="p">,</span>
	<span class="n">DV_D8_MARK</span><span class="p">,</span>	<span class="n">DV_D9_MARK</span><span class="p">,</span>	<span class="n">DV_D10_MARK</span><span class="p">,</span>	<span class="n">DV_D11_MARK</span><span class="p">,</span>
	<span class="n">DV_D12_MARK</span><span class="p">,</span>	<span class="n">DV_D13_MARK</span><span class="p">,</span>	<span class="n">DV_D14_MARK</span><span class="p">,</span>	<span class="n">DV_D15_MARK</span><span class="p">,</span>
	<span class="n">DV_CLK_MARK</span><span class="p">,</span>	<span class="n">DV_VSYNC_MARK</span><span class="p">,</span>	<span class="n">DV_HSYNC_MARK</span><span class="p">,</span>

	<span class="cm">/* MEMC */</span>
	<span class="n">MEMC_AD0_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD1_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD2_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD3_MARK</span><span class="p">,</span>
	<span class="n">MEMC_AD4_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD5_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD6_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD7_MARK</span><span class="p">,</span>
	<span class="n">MEMC_AD8_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD9_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD10_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD11_MARK</span><span class="p">,</span>
	<span class="n">MEMC_AD12_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD13_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD14_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD15_MARK</span><span class="p">,</span>
	<span class="n">MEMC_CS0_MARK</span><span class="p">,</span>	<span class="n">MEMC_INT_MARK</span><span class="p">,</span>	<span class="n">MEMC_NWE_MARK</span><span class="p">,</span>	<span class="n">MEMC_NOE_MARK</span><span class="p">,</span>

	<span class="n">MEMC_CS1_MARK</span><span class="p">,</span> <span class="cm">/* MSEL4CR_6_0 */</span>
	<span class="n">MEMC_ADV_MARK</span><span class="p">,</span>
	<span class="n">MEMC_WAIT_MARK</span><span class="p">,</span>
	<span class="n">MEMC_BUSCLK_MARK</span><span class="p">,</span>

	<span class="n">MEMC_A1_MARK</span><span class="p">,</span> <span class="cm">/* MSEL4CR_6_1 */</span>
	<span class="n">MEMC_DREQ0_MARK</span><span class="p">,</span>
	<span class="n">MEMC_DREQ1_MARK</span><span class="p">,</span>
	<span class="n">MEMC_A0_MARK</span><span class="p">,</span>

	<span class="cm">/* MMC */</span>
	<span class="n">MMC0_D0_PORT68_MARK</span><span class="p">,</span>	<span class="n">MMC0_D1_PORT69_MARK</span><span class="p">,</span>	<span class="n">MMC0_D2_PORT70_MARK</span><span class="p">,</span>
	<span class="n">MMC0_D3_PORT71_MARK</span><span class="p">,</span>	<span class="n">MMC0_D4_PORT72_MARK</span><span class="p">,</span>	<span class="n">MMC0_D5_PORT73_MARK</span><span class="p">,</span>
	<span class="n">MMC0_D6_PORT74_MARK</span><span class="p">,</span>	<span class="n">MMC0_D7_PORT75_MARK</span><span class="p">,</span>	<span class="n">MMC0_CLK_PORT66_MARK</span><span class="p">,</span>
	<span class="n">MMC0_CMD_PORT67_MARK</span><span class="p">,</span>	<span class="cm">/* MSEL4CR_15_0 */</span>

	<span class="n">MMC1_D0_PORT149_MARK</span><span class="p">,</span>	<span class="n">MMC1_D1_PORT148_MARK</span><span class="p">,</span>	<span class="n">MMC1_D2_PORT147_MARK</span><span class="p">,</span>
	<span class="n">MMC1_D3_PORT146_MARK</span><span class="p">,</span>	<span class="n">MMC1_D4_PORT145_MARK</span><span class="p">,</span>	<span class="n">MMC1_D5_PORT144_MARK</span><span class="p">,</span>
	<span class="n">MMC1_D6_PORT143_MARK</span><span class="p">,</span>	<span class="n">MMC1_D7_PORT142_MARK</span><span class="p">,</span>	<span class="n">MMC1_CLK_PORT103_MARK</span><span class="p">,</span>
	<span class="n">MMC1_CMD_PORT104_MARK</span><span class="p">,</span>	<span class="cm">/* MSEL4CR_15_1 */</span>

	<span class="cm">/* MSIOF0 */</span>
	<span class="n">MSIOF0_SS1_MARK</span><span class="p">,</span>	<span class="n">MSIOF0_SS2_MARK</span><span class="p">,</span>	<span class="n">MSIOF0_RXD_MARK</span><span class="p">,</span>
	<span class="n">MSIOF0_TXD_MARK</span><span class="p">,</span>	<span class="n">MSIOF0_MCK0_MARK</span><span class="p">,</span>	<span class="n">MSIOF0_MCK1_MARK</span><span class="p">,</span>
	<span class="n">MSIOF0_RSYNC_MARK</span><span class="p">,</span>	<span class="n">MSIOF0_RSCK_MARK</span><span class="p">,</span>	<span class="n">MSIOF0_TSCK_MARK</span><span class="p">,</span>
	<span class="n">MSIOF0_TSYNC_MARK</span><span class="p">,</span>

	<span class="cm">/* MSIOF1 */</span>
	<span class="n">MSIOF1_RSCK_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_RSYNC_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_MCK0_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_MCK1_MARK</span><span class="p">,</span>

	<span class="n">MSIOF1_SS2_PORT116_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_SS1_PORT117_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_RXD_PORT118_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_TXD_PORT119_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TSYNC_PORT120_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TSCK_PORT121_MARK</span><span class="p">,</span>	<span class="cm">/* MSEL4CR_10_0 */</span>

	<span class="n">MSIOF1_SS1_PORT67_MARK</span><span class="p">,</span>		<span class="n">MSIOF1_TSCK_PORT72_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TSYNC_PORT73_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_TXD_PORT74_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_RXD_PORT75_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_SS2_PORT202_MARK</span><span class="p">,</span>	<span class="cm">/* MSEL4CR_10_1 */</span>

	<span class="cm">/* GPIO */</span>
	<span class="n">GPO0_MARK</span><span class="p">,</span>	<span class="n">GPI0_MARK</span><span class="p">,</span>	<span class="n">GPO1_MARK</span><span class="p">,</span>	<span class="n">GPI1_MARK</span><span class="p">,</span>

	<span class="cm">/* USB0 */</span>
	<span class="n">USB0_OCI_MARK</span><span class="p">,</span>	<span class="n">USB0_PPON_MARK</span><span class="p">,</span>	<span class="n">VBUS_MARK</span><span class="p">,</span>

	<span class="cm">/* USB1 */</span>
	<span class="n">USB1_OCI_MARK</span><span class="p">,</span>	<span class="n">USB1_PPON_MARK</span><span class="p">,</span>

	<span class="cm">/* BBIF1 */</span>
	<span class="n">BBIF1_RXD_MARK</span><span class="p">,</span>		<span class="n">BBIF1_TXD_MARK</span><span class="p">,</span>		<span class="n">BBIF1_TSYNC_MARK</span><span class="p">,</span>
	<span class="n">BBIF1_TSCK_MARK</span><span class="p">,</span>	<span class="n">BBIF1_RSCK_MARK</span><span class="p">,</span>	<span class="n">BBIF1_RSYNC_MARK</span><span class="p">,</span>
	<span class="n">BBIF1_FLOW_MARK</span><span class="p">,</span>	<span class="n">BBIF1_RX_FLOW_N_MARK</span><span class="p">,</span>

	<span class="cm">/* BBIF2 */</span>
	<span class="n">BBIF2_TXD2_PORT5_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_0_0 */</span>
	<span class="n">BBIF2_RXD2_PORT60_MARK</span><span class="p">,</span>
	<span class="n">BBIF2_TSYNC2_PORT6_MARK</span><span class="p">,</span>
	<span class="n">BBIF2_TSCK2_PORT59_MARK</span><span class="p">,</span>

	<span class="n">BBIF2_RXD2_PORT90_MARK</span><span class="p">,</span> <span class="cm">/* MSEL5CR_0_1 */</span>
	<span class="n">BBIF2_TXD2_PORT183_MARK</span><span class="p">,</span>
	<span class="n">BBIF2_TSCK2_PORT89_MARK</span><span class="p">,</span>
	<span class="n">BBIF2_TSYNC2_PORT184_MARK</span><span class="p">,</span>

	<span class="cm">/* BSC / FLCTL / PCMCIA */</span>
	<span class="n">CS0_MARK</span><span class="p">,</span>	<span class="n">CS2_MARK</span><span class="p">,</span>	<span class="n">CS4_MARK</span><span class="p">,</span>
	<span class="n">CS5B_MARK</span><span class="p">,</span>	<span class="n">CS6A_MARK</span><span class="p">,</span>
	<span class="n">CS5A_PORT105_MARK</span><span class="p">,</span> <span class="cm">/* CS5A PORT 19/105 */</span>
	<span class="n">CS5A_PORT19_MARK</span><span class="p">,</span>
	<span class="n">IOIS16_MARK</span><span class="p">,</span> <span class="cm">/* ? */</span>

	<span class="n">A0_MARK</span><span class="p">,</span>	<span class="n">A1_MARK</span><span class="p">,</span>	<span class="n">A2_MARK</span><span class="p">,</span>	<span class="n">A3_MARK</span><span class="p">,</span>
	<span class="n">A4_FOE_MARK</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">A5_FCDE_MARK</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">A6_MARK</span><span class="p">,</span>	<span class="n">A7_MARK</span><span class="p">,</span>	<span class="n">A8_MARK</span><span class="p">,</span>	<span class="n">A9_MARK</span><span class="p">,</span>
	<span class="n">A10_MARK</span><span class="p">,</span>	<span class="n">A11_MARK</span><span class="p">,</span>	<span class="n">A12_MARK</span><span class="p">,</span>	<span class="n">A13_MARK</span><span class="p">,</span>
	<span class="n">A14_MARK</span><span class="p">,</span>	<span class="n">A15_MARK</span><span class="p">,</span>	<span class="n">A16_MARK</span><span class="p">,</span>	<span class="n">A17_MARK</span><span class="p">,</span>
	<span class="n">A18_MARK</span><span class="p">,</span>	<span class="n">A19_MARK</span><span class="p">,</span>	<span class="n">A20_MARK</span><span class="p">,</span>	<span class="n">A21_MARK</span><span class="p">,</span>
	<span class="n">A22_MARK</span><span class="p">,</span>	<span class="n">A23_MARK</span><span class="p">,</span>	<span class="n">A24_MARK</span><span class="p">,</span>	<span class="n">A25_MARK</span><span class="p">,</span>
	<span class="n">A26_MARK</span><span class="p">,</span>

	<span class="n">D0_NAF0_MARK</span><span class="p">,</span>	<span class="n">D1_NAF1_MARK</span><span class="p">,</span>	<span class="n">D2_NAF2_MARK</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">D3_NAF3_MARK</span><span class="p">,</span>	<span class="n">D4_NAF4_MARK</span><span class="p">,</span>	<span class="n">D5_NAF5_MARK</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">D6_NAF6_MARK</span><span class="p">,</span>	<span class="n">D7_NAF7_MARK</span><span class="p">,</span>	<span class="n">D8_NAF8_MARK</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">D9_NAF9_MARK</span><span class="p">,</span>	<span class="n">D10_NAF10_MARK</span><span class="p">,</span>	<span class="n">D11_NAF11_MARK</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">D12_NAF12_MARK</span><span class="p">,</span>	<span class="n">D13_NAF13_MARK</span><span class="p">,</span>	<span class="n">D14_NAF14_MARK</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">D15_NAF15_MARK</span><span class="p">,</span>					<span class="cm">/* share with FLCTL */</span>
	<span class="n">D16_MARK</span><span class="p">,</span>	<span class="n">D17_MARK</span><span class="p">,</span>	<span class="n">D18_MARK</span><span class="p">,</span>	<span class="n">D19_MARK</span><span class="p">,</span>
	<span class="n">D20_MARK</span><span class="p">,</span>	<span class="n">D21_MARK</span><span class="p">,</span>	<span class="n">D22_MARK</span><span class="p">,</span>	<span class="n">D23_MARK</span><span class="p">,</span>
	<span class="n">D24_MARK</span><span class="p">,</span>	<span class="n">D25_MARK</span><span class="p">,</span>	<span class="n">D26_MARK</span><span class="p">,</span>	<span class="n">D27_MARK</span><span class="p">,</span>
	<span class="n">D28_MARK</span><span class="p">,</span>	<span class="n">D29_MARK</span><span class="p">,</span>	<span class="n">D30_MARK</span><span class="p">,</span>	<span class="n">D31_MARK</span><span class="p">,</span>

	<span class="n">WE0_FWE_MARK</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">WE1_MARK</span><span class="p">,</span>
	<span class="n">WE2_ICIORD_MARK</span><span class="p">,</span>	<span class="cm">/* share with PCMCIA */</span>
	<span class="n">WE3_ICIOWR_MARK</span><span class="p">,</span>	<span class="cm">/* share with PCMCIA */</span>
	<span class="n">CKO_MARK</span><span class="p">,</span>	<span class="n">BS_MARK</span><span class="p">,</span>	<span class="n">RDWR_MARK</span><span class="p">,</span>
	<span class="n">RD_FSC_MARK</span><span class="p">,</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">WAIT_PORT177_MARK</span><span class="p">,</span> <span class="cm">/* WAIT Port 90/177 */</span>
	<span class="n">WAIT_PORT90_MARK</span><span class="p">,</span>

	<span class="n">FCE0_MARK</span><span class="p">,</span>	<span class="n">FCE1_MARK</span><span class="p">,</span>	<span class="n">FRB_MARK</span><span class="p">,</span> <span class="cm">/* FLCTL */</span>

	<span class="cm">/* IRDA */</span>
	<span class="n">IRDA_FIRSEL_MARK</span><span class="p">,</span>	<span class="n">IRDA_IN_MARK</span><span class="p">,</span>	<span class="n">IRDA_OUT_MARK</span><span class="p">,</span>

	<span class="cm">/* ATAPI */</span>
	<span class="n">IDE_D0_MARK</span><span class="p">,</span>	<span class="n">IDE_D1_MARK</span><span class="p">,</span>	<span class="n">IDE_D2_MARK</span><span class="p">,</span>	<span class="n">IDE_D3_MARK</span><span class="p">,</span>
	<span class="n">IDE_D4_MARK</span><span class="p">,</span>	<span class="n">IDE_D5_MARK</span><span class="p">,</span>	<span class="n">IDE_D6_MARK</span><span class="p">,</span>	<span class="n">IDE_D7_MARK</span><span class="p">,</span>
	<span class="n">IDE_D8_MARK</span><span class="p">,</span>	<span class="n">IDE_D9_MARK</span><span class="p">,</span>	<span class="n">IDE_D10_MARK</span><span class="p">,</span>	<span class="n">IDE_D11_MARK</span><span class="p">,</span>
	<span class="n">IDE_D12_MARK</span><span class="p">,</span>	<span class="n">IDE_D13_MARK</span><span class="p">,</span>	<span class="n">IDE_D14_MARK</span><span class="p">,</span>	<span class="n">IDE_D15_MARK</span><span class="p">,</span>
	<span class="n">IDE_A0_MARK</span><span class="p">,</span>	<span class="n">IDE_A1_MARK</span><span class="p">,</span>	<span class="n">IDE_A2_MARK</span><span class="p">,</span>	<span class="n">IDE_CS0_MARK</span><span class="p">,</span>
	<span class="n">IDE_CS1_MARK</span><span class="p">,</span>	<span class="n">IDE_IOWR_MARK</span><span class="p">,</span>	<span class="n">IDE_IORD_MARK</span><span class="p">,</span>	<span class="n">IDE_IORDY_MARK</span><span class="p">,</span>
	<span class="n">IDE_INT_MARK</span><span class="p">,</span>		<span class="n">IDE_RST_MARK</span><span class="p">,</span>		<span class="n">IDE_DIRECTION_MARK</span><span class="p">,</span>
	<span class="n">IDE_EXBUF_ENB_MARK</span><span class="p">,</span>	<span class="n">IDE_IODACK_MARK</span><span class="p">,</span>	<span class="n">IDE_IODREQ_MARK</span><span class="p">,</span>

	<span class="cm">/* RMII */</span>
	<span class="n">RMII_CRS_DV_MARK</span><span class="p">,</span>	<span class="n">RMII_RX_ER_MARK</span><span class="p">,</span>	<span class="n">RMII_RXD0_MARK</span><span class="p">,</span>
	<span class="n">RMII_RXD1_MARK</span><span class="p">,</span>		<span class="n">RMII_TX_EN_MARK</span><span class="p">,</span>	<span class="n">RMII_TXD0_MARK</span><span class="p">,</span>
	<span class="n">RMII_MDC_MARK</span><span class="p">,</span>		<span class="n">RMII_TXD1_MARK</span><span class="p">,</span>		<span class="n">RMII_MDIO_MARK</span><span class="p">,</span>
	<span class="n">RMII_REF50CK_MARK</span><span class="p">,</span>	<span class="cm">/* for RMII */</span>
	<span class="n">RMII_REF125CK_MARK</span><span class="p">,</span>	<span class="cm">/* for GMII */</span>

	<span class="cm">/* GEther */</span>
	<span class="n">ET_TX_CLK_MARK</span><span class="p">,</span>	<span class="n">ET_TX_EN_MARK</span><span class="p">,</span>	<span class="n">ET_ETXD0_MARK</span><span class="p">,</span>	<span class="n">ET_ETXD1_MARK</span><span class="p">,</span>
	<span class="n">ET_ETXD2_MARK</span><span class="p">,</span>	<span class="n">ET_ETXD3_MARK</span><span class="p">,</span>
	<span class="n">ET_ETXD4_MARK</span><span class="p">,</span>	<span class="n">ET_ETXD5_MARK</span><span class="p">,</span> <span class="cm">/* for GEther */</span>
	<span class="n">ET_ETXD6_MARK</span><span class="p">,</span>	<span class="n">ET_ETXD7_MARK</span><span class="p">,</span> <span class="cm">/* for GEther */</span>
	<span class="n">ET_COL_MARK</span><span class="p">,</span>	<span class="n">ET_TX_ER_MARK</span><span class="p">,</span>	<span class="n">ET_RX_CLK_MARK</span><span class="p">,</span>	<span class="n">ET_RX_DV_MARK</span><span class="p">,</span>
	<span class="n">ET_ERXD0_MARK</span><span class="p">,</span>	<span class="n">ET_ERXD1_MARK</span><span class="p">,</span>	<span class="n">ET_ERXD2_MARK</span><span class="p">,</span>	<span class="n">ET_ERXD3_MARK</span><span class="p">,</span>
	<span class="n">ET_ERXD4_MARK</span><span class="p">,</span>	<span class="n">ET_ERXD5_MARK</span><span class="p">,</span> <span class="cm">/* for GEther */</span>
	<span class="n">ET_ERXD6_MARK</span><span class="p">,</span>	<span class="n">ET_ERXD7_MARK</span><span class="p">,</span> <span class="cm">/* for GEther */</span>
	<span class="n">ET_RX_ER_MARK</span><span class="p">,</span>	<span class="n">ET_CRS_MARK</span><span class="p">,</span>		<span class="n">ET_MDC_MARK</span><span class="p">,</span>	<span class="n">ET_MDIO_MARK</span><span class="p">,</span>
	<span class="n">ET_LINK_MARK</span><span class="p">,</span>	<span class="n">ET_PHY_INT_MARK</span><span class="p">,</span>	<span class="n">ET_WOL_MARK</span><span class="p">,</span>	<span class="n">ET_GTX_CLK_MARK</span><span class="p">,</span>

	<span class="cm">/* DMA0 */</span>
	<span class="n">DREQ0_MARK</span><span class="p">,</span>	<span class="n">DACK0_MARK</span><span class="p">,</span>

	<span class="cm">/* DMA1 */</span>
	<span class="n">DREQ1_MARK</span><span class="p">,</span>	<span class="n">DACK1_MARK</span><span class="p">,</span>

	<span class="cm">/* SYSC */</span>
	<span class="n">RESETOUTS_MARK</span><span class="p">,</span>		<span class="n">RESETP_PULLUP_MARK</span><span class="p">,</span>	<span class="n">RESETP_PLAIN_MARK</span><span class="p">,</span>

	<span class="cm">/* IRREM */</span>
	<span class="n">IROUT_MARK</span><span class="p">,</span>

	<span class="cm">/* SDENC */</span>
	<span class="n">SDENC_CPG_MARK</span><span class="p">,</span>		<span class="n">SDENC_DV_CLKI_MARK</span><span class="p">,</span>

	<span class="cm">/* DEBUG */</span>
	<span class="n">EDEBGREQ_PULLUP_MARK</span><span class="p">,</span>	<span class="cm">/* for JTAG */</span>
	<span class="n">EDEBGREQ_PULLDOWN_MARK</span><span class="p">,</span>

	<span class="n">TRACEAUD_FROM_VIO_MARK</span><span class="p">,</span>	<span class="cm">/* for TRACE/AUD */</span>
	<span class="n">TRACEAUD_FROM_LCDC0_MARK</span><span class="p">,</span>
	<span class="n">TRACEAUD_FROM_MEMC_MARK</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* specify valid pin states for each pin in GPIO mode */</span>

	<span class="cm">/* I/O and Pull U/D */</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">8</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">9</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">13</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">14</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">17</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">18</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">19</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">20</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">21</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">22</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">23</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">25</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">26</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">27</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">28</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">29</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">30</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">31</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">33</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">34</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">35</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">36</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">37</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">38</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">39</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">40</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">41</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">42</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">43</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">44</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">45</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">46</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">47</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">48</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">49</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">50</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">51</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">52</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">53</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">54</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">55</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">56</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">57</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">58</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">59</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">60</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">61</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">62</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">63</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">64</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">65</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">66</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">67</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">68</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">69</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">70</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">71</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">72</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">73</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">74</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">75</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">76</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">77</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">78</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">79</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">80</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">81</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">82</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">83</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">84</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">85</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">86</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">87</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">88</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">89</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">90</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">91</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">92</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">93</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">94</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">95</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">96</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">97</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">98</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">99</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">100</span><span class="p">),</span>	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">101</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">102</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">103</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">104</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">105</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">106</span><span class="p">),</span>	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">107</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">108</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">109</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">110</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">111</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">112</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">113</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">114</span><span class="p">),</span>	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">115</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">116</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">117</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">118</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">119</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">120</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">121</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">122</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">123</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">124</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">125</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">126</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">127</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">128</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">129</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">130</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">131</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">132</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">133</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">134</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">135</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">136</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">137</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">138</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">139</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">140</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">141</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">142</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">143</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">144</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">145</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">146</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">147</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">148</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">149</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">150</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">151</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">152</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">153</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">154</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">155</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">156</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">157</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">158</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">159</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">160</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">161</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">162</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">163</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">164</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">165</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">166</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">167</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">168</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">169</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">170</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">171</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">172</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">173</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">174</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">175</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">176</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">177</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">178</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">179</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">180</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">181</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">182</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">183</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">184</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">185</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">186</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">187</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">188</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">189</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">190</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">191</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">192</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">193</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">194</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">195</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">196</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">197</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">198</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">199</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">200</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">201</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">202</span><span class="p">),</span>	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">203</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">204</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">205</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">206</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">207</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">208</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">209</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">210</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">211</span><span class="p">),</span>

	<span class="cm">/* Port0 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DBGMDT2_MARK</span><span class="p">,</span>		<span class="n">PORT0_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAISLD_PORT0_MARK</span><span class="p">,</span>	<span class="n">PORT0_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_3_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOSLD1_MARK</span><span class="p">,</span>		<span class="n">PORT0_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D22_PORT0_MARK</span><span class="p">,</span>	<span class="n">PORT0_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA7_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT0_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D4_MARK</span><span class="p">,</span>		<span class="n">PORT0_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ5_PORT0_MARK</span><span class="p">,</span>		<span class="n">PORT0_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_5_0</span><span class="p">),</span>

	<span class="cm">/* Port1 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DBGMDT1_MARK</span><span class="p">,</span>		<span class="n">PORT1_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSISLD_PORT1_MARK</span><span class="p">,</span>		<span class="n">PORT1_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_5_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOSLD2_MARK</span><span class="p">,</span>		<span class="n">PORT1_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D23_PORT1_MARK</span><span class="p">,</span>	<span class="n">PORT1_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA7_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT1_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D3_MARK</span><span class="p">,</span>		<span class="n">PORT1_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ5_PORT1_MARK</span><span class="p">,</span>		<span class="n">PORT1_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_5_1</span><span class="p">),</span>

	<span class="cm">/* Port2 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DBGMDT0_MARK</span><span class="p">,</span>		<span class="n">PORT2_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_SCK_PORT2_MARK</span><span class="p">,</span>	<span class="n">PORT2_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_17_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D21_PORT2_MARK</span><span class="p">,</span>	<span class="n">PORT2_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D2_MARK</span><span class="p">,</span>		<span class="n">PORT2_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ0_PORT2_MARK</span><span class="p">,</span>		<span class="n">PORT2_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_0_1</span><span class="p">),</span>

	<span class="cm">/* Port3 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DBGMD21_MARK</span><span class="p">,</span>		<span class="n">PORT3_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_RXD_PORT3_MARK</span><span class="p">,</span>	<span class="n">PORT3_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_17_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D20_PORT3_MARK</span><span class="p">,</span>	<span class="n">PORT3_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D1_MARK</span><span class="p">,</span>		<span class="n">PORT3_FN7</span><span class="p">),</span>

	<span class="cm">/* Port4 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DBGMD20_MARK</span><span class="p">,</span>		<span class="n">PORT4_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_TXD_PORT4_MARK</span><span class="p">,</span>	<span class="n">PORT4_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_17_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D19_PORT4_MARK</span><span class="p">,</span>	<span class="n">PORT4_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D0_MARK</span><span class="p">,</span>		<span class="n">PORT4_FN7</span><span class="p">),</span>

	<span class="cm">/* Port5 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DBGMD11_MARK</span><span class="p">,</span>		<span class="n">PORT5_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TXD2_PORT5_MARK</span><span class="p">,</span>	<span class="n">PORT5_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_0_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAISLD_PORT5_MARK</span><span class="p">,</span>	<span class="n">PORT5_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_3_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RSPI_SSL0_A_MARK</span><span class="p">,</span>		<span class="n">PORT5_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_VCPWC_MARK</span><span class="p">,</span>		<span class="n">PORT5_FN7</span><span class="p">),</span>

	<span class="cm">/* Port6 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DBGMD10_MARK</span><span class="p">,</span>		<span class="n">PORT6_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSYNC2_PORT6_MARK</span><span class="p">,</span>	<span class="n">PORT6_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_0_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSISLD_PORT6_MARK</span><span class="p">,</span>		<span class="n">PORT6_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_5_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RSPI_SSL1_A_MARK</span><span class="p">,</span>		<span class="n">PORT6_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_VEPWC_MARK</span><span class="p">,</span>		<span class="n">PORT6_FN7</span><span class="p">),</span>

	<span class="cm">/* Port7 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOLR_MARK</span><span class="p">,</span>		<span class="n">PORT7_FN1</span><span class="p">),</span>

	<span class="cm">/* Port8 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOBT_MARK</span><span class="p">,</span>		<span class="n">PORT8_FN1</span><span class="p">),</span>

	<span class="cm">/* Port9 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOSLD_MARK</span><span class="p">,</span>		<span class="n">PORT9_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIASPDIF_PORT9_MARK</span><span class="p">,</span>	<span class="n">PORT9_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_4_0</span><span class="p">),</span>

	<span class="cm">/* Port10 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOMC_MARK</span><span class="p">,</span>		<span class="n">PORT10_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_RXD_PORT10_MARK</span><span class="p">,</span>	<span class="n">PORT10_FN3</span><span class="p">,</span>	<span class="n">MSEL5CR_14_0</span><span class="p">,</span>	<span class="n">MSEL5CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_PORT10_MARK</span><span class="p">,</span>		<span class="n">PORT10_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_3_0</span><span class="p">),</span>

	<span class="cm">/* Port11 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIACK_MARK</span><span class="p">,</span>		<span class="n">PORT11_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_PORT11_MARK</span><span class="p">,</span>		<span class="n">PORT11_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_2_0</span><span class="p">),</span>

	<span class="cm">/* Port12 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAILR_MARK</span><span class="p">,</span>		<span class="n">PORT12_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_RXD_PORT12_MARK</span><span class="p">,</span>	<span class="n">PORT12_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_12_0</span><span class="p">,</span>	<span class="n">MSEL5CR_11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_RS_MARK</span><span class="p">,</span>		<span class="n">PORT12_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_DISP_MARK</span><span class="p">,</span>		<span class="n">PORT12_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_PORT12_MARK</span><span class="p">,</span>		<span class="n">PORT12_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_2_1</span><span class="p">),</span>

	<span class="cm">/* Port13 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAIBT_MARK</span><span class="p">,</span>		<span class="n">PORT13_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_TXD_PORT13_MARK</span><span class="p">,</span>	<span class="n">PORT13_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_12_0</span><span class="p">,</span>	<span class="n">MSEL5CR_11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_RD_MARK</span><span class="p">,</span>		<span class="n">PORT13_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ0_PORT13_MARK</span><span class="p">,</span>		<span class="n">PORT13_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_0_0</span><span class="p">),</span>

	<span class="cm">/* Port14 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSOILR_MARK</span><span class="p">,</span>		<span class="n">PORT14_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSIILR_MARK</span><span class="p">,</span>		<span class="n">PORT14_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CKO1_MARK</span><span class="p">,</span>		<span class="n">PORT14_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D23_MARK</span><span class="p">,</span>		<span class="n">PORT14_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_PORT14_MARK</span><span class="p">,</span>		<span class="n">PORT14_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_3_1</span><span class="p">),</span>

	<span class="cm">/* Port15 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSOIBT_MARK</span><span class="p">,</span>		<span class="n">PORT15_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSIIBT_MARK</span><span class="p">,</span>		<span class="n">PORT15_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CKO2_MARK</span><span class="p">,</span>		<span class="n">PORT15_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D22_MARK</span><span class="p">,</span>		<span class="n">PORT15_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ4_PORT15_MARK</span><span class="p">,</span>		<span class="n">PORT15_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_4_0</span><span class="p">),</span>

	<span class="cm">/* Port16 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSOOLR_MARK</span><span class="p">,</span>		<span class="n">PORT16_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSIOLR_MARK</span><span class="p">,</span>		<span class="n">PORT16_FN2</span><span class="p">),</span>

	<span class="cm">/* Port17 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSOOBT_MARK</span><span class="p">,</span>		<span class="n">PORT17_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSIOBT_MARK</span><span class="p">,</span>		<span class="n">PORT17_FN2</span><span class="p">),</span>

	<span class="cm">/* Port18 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSOSLD_MARK</span><span class="p">,</span>		<span class="n">PORT18_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIASPDIF_PORT18_MARK</span><span class="p">,</span>	<span class="n">PORT18_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_4_1</span><span class="p">),</span>

	<span class="cm">/* Port19 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSICK_MARK</span><span class="p">,</span>		<span class="n">PORT19_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5A_PORT19_MARK</span><span class="p">,</span>		<span class="n">PORT19_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_2_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ10_MARK</span><span class="p">,</span>			<span class="n">PORT19_FN0</span><span class="p">),</span>

	<span class="cm">/* Port20 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSOCK_MARK</span><span class="p">,</span>		<span class="n">PORT20_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_TXD_PORT20_MARK</span><span class="p">,</span>	<span class="n">PORT20_FN3</span><span class="p">,</span>	<span class="n">MSEL5CR_15_0</span><span class="p">,</span>	<span class="n">MSEL5CR_14_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ1_MARK</span><span class="p">,</span>			<span class="n">PORT20_FN0</span><span class="p">),</span>

	<span class="cm">/* Port21 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_CTS_MARK</span><span class="p">,</span>		<span class="n">PORT21_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_SCK_PORT21_MARK</span><span class="p">,</span>	<span class="n">PORT21_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO1_MARK</span><span class="p">,</span>		<span class="n">PORT21_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO1_FIELD_MARK</span><span class="p">,</span>		<span class="n">PORT21_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP0_IPD5_MARK</span><span class="p">,</span>		<span class="n">PORT21_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D10_MARK</span><span class="p">,</span>		<span class="n">PORT21_FN7</span><span class="p">),</span>

	<span class="cm">/* Port22 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_SCK_PORT22_MARK</span><span class="p">,</span>	<span class="n">PORT22_FN1</span><span class="p">,</span>	<span class="n">MSEL5CR_7_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_D_PORT22_MARK</span><span class="p">,</span>		<span class="n">PORT22_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_21_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D13_PORT22_MARK</span><span class="p">,</span>	<span class="n">PORT22_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_27_1</span><span class="p">),</span>

	<span class="cm">/* Port23 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_RTS_MARK</span><span class="p">,</span>		<span class="n">PORT23_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_SCK_PORT23_MARK</span><span class="p">,</span>	<span class="n">PORT23_FN3</span><span class="p">,</span>	<span class="n">MSEL5CR_13_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO0_MARK</span><span class="p">,</span>		<span class="n">PORT23_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CKO_1_MARK</span><span class="p">,</span>		<span class="n">PORT23_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP0_IPD2_MARK</span><span class="p">,</span>		<span class="n">PORT23_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D7_MARK</span><span class="p">,</span>		<span class="n">PORT23_FN7</span><span class="p">),</span>

	<span class="cm">/* Port24 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D15_PORT24_MARK</span><span class="p">,</span>	<span class="n">PORT24_FN1</span><span class="p">,</span>	<span class="n">MSEL5CR_27_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO1_D7_MARK</span><span class="p">,</span>		<span class="n">PORT24_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA6_SCK_MARK</span><span class="p">,</span>		<span class="n">PORT24_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI2_CD_PORT24_MARK</span><span class="p">,</span>	<span class="n">PORT24_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_19_0</span><span class="p">),</span>

	<span class="cm">/* Port25 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D14_PORT25_MARK</span><span class="p">,</span>	<span class="n">PORT25_FN1</span><span class="p">,</span>	<span class="n">MSEL5CR_27_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO1_D6_MARK</span><span class="p">,</span>		<span class="n">PORT25_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA6_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT25_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI2_WP_PORT25_MARK</span><span class="p">,</span>	<span class="n">PORT25_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_19_0</span><span class="p">),</span>

	<span class="cm">/* Port26 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D13_PORT26_MARK</span><span class="p">,</span>	<span class="n">PORT26_FN1</span><span class="p">,</span>	<span class="n">MSEL5CR_27_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO1_D5_MARK</span><span class="p">,</span>		<span class="n">PORT26_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA6_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT26_FN6</span><span class="p">),</span>

	<span class="cm">/* Port27 - Port39 Function */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D7_MARK</span><span class="p">,</span>		<span class="n">PORT27_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D6_MARK</span><span class="p">,</span>		<span class="n">PORT28_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D5_MARK</span><span class="p">,</span>		<span class="n">PORT29_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D4_MARK</span><span class="p">,</span>		<span class="n">PORT30_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D3_MARK</span><span class="p">,</span>		<span class="n">PORT31_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D2_MARK</span><span class="p">,</span>		<span class="n">PORT32_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D1_MARK</span><span class="p">,</span>		<span class="n">PORT33_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D0_MARK</span><span class="p">,</span>		<span class="n">PORT34_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_CLK_MARK</span><span class="p">,</span>		<span class="n">PORT35_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CKO_MARK</span><span class="p">,</span>		<span class="n">PORT36_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_HD_MARK</span><span class="p">,</span>		<span class="n">PORT37_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_FIELD_MARK</span><span class="p">,</span>		<span class="n">PORT38_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_VD_MARK</span><span class="p">,</span>		<span class="n">PORT39_FN1</span><span class="p">),</span>

	<span class="cm">/* Port38 IRQ */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ25_MARK</span><span class="p">,</span>			<span class="n">PORT38_FN0</span><span class="p">),</span>

	<span class="cm">/* Port40 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D18_PORT40_MARK</span><span class="p">,</span>	<span class="n">PORT40_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RSPI_CK_A_MARK</span><span class="p">,</span>		<span class="n">PORT40_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_LCLK_MARK</span><span class="p">,</span>		<span class="n">PORT40_FN7</span><span class="p">),</span>

	<span class="cm">/* Port41 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D17_MARK</span><span class="p">,</span>		<span class="n">PORT41_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_SS1_MARK</span><span class="p">,</span>		<span class="n">PORT41_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ31_PORT41_MARK</span><span class="p">,</span>		<span class="n">PORT41_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_31_1</span><span class="p">),</span>

	<span class="cm">/* Port42 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D16_MARK</span><span class="p">,</span>		<span class="n">PORT42_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_MCK1_MARK</span><span class="p">,</span>		<span class="n">PORT42_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ12_PORT42_MARK</span><span class="p">,</span>		<span class="n">PORT42_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_12_1</span><span class="p">),</span>

	<span class="cm">/* Port43 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D15_MARK</span><span class="p">,</span>		<span class="n">PORT43_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_MCK0_MARK</span><span class="p">,</span>		<span class="n">PORT43_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN0_PORT43_MARK</span><span class="p">,</span>		<span class="n">PORT43_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_18_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D15_MARK</span><span class="p">,</span>		<span class="n">PORT43_FN6</span><span class="p">),</span>

	<span class="cm">/* Port44 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D14_MARK</span><span class="p">,</span>		<span class="n">PORT44_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_RSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT44_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN1_PORT44_MARK</span><span class="p">,</span>		<span class="n">PORT44_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_18_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D14_MARK</span><span class="p">,</span>		<span class="n">PORT44_FN6</span><span class="p">),</span>

	<span class="cm">/* Port45 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D13_MARK</span><span class="p">,</span>		<span class="n">PORT45_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_RSCK_MARK</span><span class="p">,</span>		<span class="n">PORT45_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN2_PORT45_MARK</span><span class="p">,</span>		<span class="n">PORT45_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_18_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D13_MARK</span><span class="p">,</span>		<span class="n">PORT45_FN6</span><span class="p">),</span>

	<span class="cm">/* Port46 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D12_MARK</span><span class="p">,</span>		<span class="n">PORT46_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN3_PORT46_MARK</span><span class="p">,</span>		<span class="n">PORT46_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_18_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D12_MARK</span><span class="p">,</span>		<span class="n">PORT46_FN6</span><span class="p">),</span>

	<span class="cm">/* Port47 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D11_MARK</span><span class="p">,</span>		<span class="n">PORT47_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN4_MARK</span><span class="p">,</span>		<span class="n">PORT47_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D11_MARK</span><span class="p">,</span>		<span class="n">PORT47_FN6</span><span class="p">),</span>

	<span class="cm">/* Port48 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D10_MARK</span><span class="p">,</span>		<span class="n">PORT48_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN5_MARK</span><span class="p">,</span>		<span class="n">PORT48_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D10_MARK</span><span class="p">,</span>		<span class="n">PORT48_FN6</span><span class="p">),</span>

	<span class="cm">/* Port49 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D9_MARK</span><span class="p">,</span>		<span class="n">PORT49_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN6_MARK</span><span class="p">,</span>		<span class="n">PORT49_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D9_MARK</span><span class="p">,</span>			<span class="n">PORT49_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ30_PORT49_MARK</span><span class="p">,</span>		<span class="n">PORT49_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_30_1</span><span class="p">),</span>

	<span class="cm">/* Port50 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D8_MARK</span><span class="p">,</span>		<span class="n">PORT50_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN7_MARK</span><span class="p">,</span>		<span class="n">PORT50_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D8_MARK</span><span class="p">,</span>			<span class="n">PORT50_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ29_PORT50_MARK</span><span class="p">,</span>		<span class="n">PORT50_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_29_1</span><span class="p">),</span>

	<span class="cm">/* Port51 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D7_MARK</span><span class="p">,</span>		<span class="n">PORT51_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT0_MARK</span><span class="p">,</span>		<span class="n">PORT51_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D7_MARK</span><span class="p">,</span>			<span class="n">PORT51_FN6</span><span class="p">),</span>

	<span class="cm">/* Port52 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D6_MARK</span><span class="p">,</span>		<span class="n">PORT52_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT1_MARK</span><span class="p">,</span>		<span class="n">PORT52_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D6_MARK</span><span class="p">,</span>			<span class="n">PORT52_FN6</span><span class="p">),</span>

	<span class="cm">/* Port53 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D5_MARK</span><span class="p">,</span>		<span class="n">PORT53_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT2_MARK</span><span class="p">,</span>		<span class="n">PORT53_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D5_MARK</span><span class="p">,</span>			<span class="n">PORT53_FN6</span><span class="p">),</span>

	<span class="cm">/* Port54 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D4_MARK</span><span class="p">,</span>		<span class="n">PORT54_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT3_MARK</span><span class="p">,</span>		<span class="n">PORT54_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D4_MARK</span><span class="p">,</span>			<span class="n">PORT54_FN6</span><span class="p">),</span>

	<span class="cm">/* Port55 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D3_MARK</span><span class="p">,</span>		<span class="n">PORT55_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT4_MARK</span><span class="p">,</span>		<span class="n">PORT55_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN3_PORT55_MARK</span><span class="p">,</span>		<span class="n">PORT55_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_18_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D3_MARK</span><span class="p">,</span>			<span class="n">PORT55_FN6</span><span class="p">),</span>

	<span class="cm">/* Port56 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D2_MARK</span><span class="p">,</span>		<span class="n">PORT56_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT5_MARK</span><span class="p">,</span>		<span class="n">PORT56_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN2_PORT56_MARK</span><span class="p">,</span>		<span class="n">PORT56_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_18_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D2_MARK</span><span class="p">,</span>			<span class="n">PORT56_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ28_PORT56_MARK</span><span class="p">,</span>		<span class="n">PORT56_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_28_1</span><span class="p">),</span>

	<span class="cm">/* Port57 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D1_MARK</span><span class="p">,</span>		<span class="n">PORT57_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT6_MARK</span><span class="p">,</span>		<span class="n">PORT57_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN1_PORT57_MARK</span><span class="p">,</span>		<span class="n">PORT57_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_18_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D1_MARK</span><span class="p">,</span>			<span class="n">PORT57_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ27_PORT57_MARK</span><span class="p">,</span>		<span class="n">PORT57_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_27_1</span><span class="p">),</span>

	<span class="cm">/* Port58 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D0_MARK</span><span class="p">,</span>		<span class="n">PORT58_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT7_MARK</span><span class="p">,</span>		<span class="n">PORT58_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN0_PORT58_MARK</span><span class="p">,</span>		<span class="n">PORT58_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_18_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D0_MARK</span><span class="p">,</span>			<span class="n">PORT58_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ26_PORT58_MARK</span><span class="p">,</span>		<span class="n">PORT58_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_26_1</span><span class="p">),</span>

	<span class="cm">/* Port59 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_VCPWC_MARK</span><span class="p">,</span>		<span class="n">PORT59_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSCK2_PORT59_MARK</span><span class="p">,</span>	<span class="n">PORT59_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_0_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RSPI_MOSI_A_MARK</span><span class="p">,</span>		<span class="n">PORT59_FN6</span><span class="p">),</span>

	<span class="cm">/* Port60 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_VEPWC_MARK</span><span class="p">,</span>		<span class="n">PORT60_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_RXD2_PORT60_MARK</span><span class="p">,</span>	<span class="n">PORT60_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_0_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RSPI_MISO_A_MARK</span><span class="p">,</span>		<span class="n">PORT60_FN6</span><span class="p">),</span>

	<span class="cm">/* Port61 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_DON_MARK</span><span class="p">,</span>		<span class="n">PORT61_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT61_FN2</span><span class="p">),</span>

	<span class="cm">/* Port62 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_DCK_MARK</span><span class="p">,</span>		<span class="n">PORT62_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_WR_MARK</span><span class="p">,</span>		<span class="n">PORT62_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_CLK_MARK</span><span class="p">,</span>		<span class="n">PORT62_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ15_PORT62_MARK</span><span class="p">,</span>		<span class="n">PORT62_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_15_1</span><span class="p">),</span>

	<span class="cm">/* Port63 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_VSYN_MARK</span><span class="p">,</span>		<span class="n">PORT63_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_VSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT63_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ14_PORT63_MARK</span><span class="p">,</span>		<span class="n">PORT63_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_14_1</span><span class="p">),</span>

	<span class="cm">/* Port64 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_HSYN_MARK</span><span class="p">,</span>		<span class="n">PORT64_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_CS_MARK</span><span class="p">,</span>		<span class="n">PORT64_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_HSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT64_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ13_PORT64_MARK</span><span class="p">,</span>		<span class="n">PORT64_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_13_1</span><span class="p">),</span>

	<span class="cm">/* Port65 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_DISP_MARK</span><span class="p">,</span>		<span class="n">PORT65_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_TSCK_MARK</span><span class="p">,</span>		<span class="n">PORT65_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_RS_MARK</span><span class="p">,</span>		<span class="n">PORT65_FN4</span><span class="p">),</span>

	<span class="cm">/* Port66 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_INT_MARK</span><span class="p">,</span>		<span class="n">PORT66_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO2_PORT66_MARK</span><span class="p">,</span>	<span class="n">PORT66_FN3</span><span class="p">,</span>	<span class="n">MSEL5CR_25_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC0_CLK_PORT66_MARK</span><span class="p">,</span>	<span class="n">PORT66_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1_CLK_MARK</span><span class="p">,</span>		<span class="n">PORT66_FN6</span><span class="p">),</span>

	<span class="cm">/* Port67 - Port73 Function1 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_CS0_MARK</span><span class="p">,</span>		<span class="n">PORT67_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD8_MARK</span><span class="p">,</span>		<span class="n">PORT68_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD9_MARK</span><span class="p">,</span>		<span class="n">PORT69_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD10_MARK</span><span class="p">,</span>		<span class="n">PORT70_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD11_MARK</span><span class="p">,</span>		<span class="n">PORT71_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD12_MARK</span><span class="p">,</span>		<span class="n">PORT72_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD13_MARK</span><span class="p">,</span>		<span class="n">PORT73_FN1</span><span class="p">),</span>

	<span class="cm">/* Port67 - Port73 Function2 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS1_PORT67_MARK</span><span class="p">,</span>	<span class="n">PORT67_FN2</span><span class="p">,</span>	<span class="n">MSEL4CR_10_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RSCK_MARK</span><span class="p">,</span>		<span class="n">PORT68_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT69_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_MCK0_MARK</span><span class="p">,</span>		<span class="n">PORT70_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_MCK1_MARK</span><span class="p">,</span>		<span class="n">PORT71_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSCK_PORT72_MARK</span><span class="p">,</span>	<span class="n">PORT72_FN2</span><span class="p">,</span>	<span class="n">MSEL4CR_10_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSYNC_PORT73_MARK</span><span class="p">,</span>	<span class="n">PORT73_FN2</span><span class="p">,</span>	<span class="n">MSEL4CR_10_1</span><span class="p">),</span>

	<span class="cm">/* Port67 - Port73 Function4 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC0_CMD_PORT67_MARK</span><span class="p">,</span>	<span class="n">PORT67_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC0_D0_PORT68_MARK</span><span class="p">,</span>	<span class="n">PORT68_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC0_D1_PORT69_MARK</span><span class="p">,</span>	<span class="n">PORT69_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC0_D2_PORT70_MARK</span><span class="p">,</span>	<span class="n">PORT70_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC0_D3_PORT71_MARK</span><span class="p">,</span>	<span class="n">PORT71_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC0_D4_PORT72_MARK</span><span class="p">,</span>	<span class="n">PORT72_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC0_D5_PORT73_MARK</span><span class="p">,</span>	<span class="n">PORT73_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_15_0</span><span class="p">),</span>

	<span class="cm">/* Port67 - Port73 Function6 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1_CMD_MARK</span><span class="p">,</span>		<span class="n">PORT67_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1_D0_MARK</span><span class="p">,</span>		<span class="n">PORT68_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1_D1_MARK</span><span class="p">,</span>		<span class="n">PORT69_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1_D2_MARK</span><span class="p">,</span>		<span class="n">PORT70_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1_D3_MARK</span><span class="p">,</span>		<span class="n">PORT71_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1_CD_MARK</span><span class="p">,</span>		<span class="n">PORT72_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1_WP_MARK</span><span class="p">,</span>		<span class="n">PORT73_FN6</span><span class="p">),</span>

	<span class="cm">/* Port67 - Port71 IRQ */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ20_MARK</span><span class="p">,</span>			<span class="n">PORT67_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ16_PORT68_MARK</span><span class="p">,</span>		<span class="n">PORT68_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_16_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ17_MARK</span><span class="p">,</span>			<span class="n">PORT69_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ18_MARK</span><span class="p">,</span>			<span class="n">PORT70_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ19_MARK</span><span class="p">,</span>			<span class="n">PORT71_FN0</span><span class="p">),</span>

	<span class="cm">/* Port74 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD14_MARK</span><span class="p">,</span>		<span class="n">PORT74_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TXD_PORT74_MARK</span><span class="p">,</span>	<span class="n">PORT74_FN2</span><span class="p">,</span>	<span class="n">MSEL4CR_10_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC0_D6_PORT74_MARK</span><span class="p">,</span>	<span class="n">PORT74_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPD7_MARK</span><span class="p">,</span>		<span class="n">PORT74_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D21_MARK</span><span class="p">,</span>		<span class="n">PORT74_FN7</span><span class="p">),</span>

	<span class="cm">/* Port75 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD15_MARK</span><span class="p">,</span>		<span class="n">PORT75_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RXD_PORT75_MARK</span><span class="p">,</span>	<span class="n">PORT75_FN2</span><span class="p">,</span>	<span class="n">MSEL4CR_10_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC0_D7_PORT75_MARK</span><span class="p">,</span>	<span class="n">PORT75_FN4</span><span class="p">,</span>	<span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPD6_MARK</span><span class="p">,</span>		<span class="n">PORT75_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D20_MARK</span><span class="p">,</span>		<span class="n">PORT75_FN7</span><span class="p">),</span>

	<span class="cm">/* Port76 - Port80 Function */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0_CMD_MARK</span><span class="p">,</span>		<span class="n">PORT76_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0_D0_MARK</span><span class="p">,</span>		<span class="n">PORT77_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0_D1_MARK</span><span class="p">,</span>		<span class="n">PORT78_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0_D2_MARK</span><span class="p">,</span>		<span class="n">PORT79_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0_D3_MARK</span><span class="p">,</span>		<span class="n">PORT80_FN1</span><span class="p">),</span>

	<span class="cm">/* Port81 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0_CD_MARK</span><span class="p">,</span>		<span class="n">PORT81_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ26_PORT81_MARK</span><span class="p">,</span>		<span class="n">PORT81_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_26_0</span><span class="p">),</span>

	<span class="cm">/* Port82 - Port88 Function */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0_CLK_MARK</span><span class="p">,</span>		<span class="n">PORT82_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0_WP_MARK</span><span class="p">,</span>		<span class="n">PORT83_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RESETOUTS_MARK</span><span class="p">,</span>		<span class="n">PORT84_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB0_PPON_MARK</span><span class="p">,</span>		<span class="n">PORT85_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB0_OCI_MARK</span><span class="p">,</span>		<span class="n">PORT86_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB1_PPON_MARK</span><span class="p">,</span>		<span class="n">PORT87_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB1_OCI_MARK</span><span class="p">,</span>		<span class="n">PORT88_FN1</span><span class="p">),</span>

	<span class="cm">/* Port89 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ0_MARK</span><span class="p">,</span>			<span class="n">PORT89_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSCK2_PORT89_MARK</span><span class="p">,</span>	<span class="n">PORT89_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_0_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RSPI_SSL3_A_MARK</span><span class="p">,</span>		<span class="n">PORT89_FN6</span><span class="p">),</span>

	<span class="cm">/* Port90 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK0_MARK</span><span class="p">,</span>			<span class="n">PORT90_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_RXD2_PORT90_MARK</span><span class="p">,</span>	<span class="n">PORT90_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_0_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RSPI_SSL2_A_MARK</span><span class="p">,</span>		<span class="n">PORT90_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WAIT_PORT90_MARK</span><span class="p">,</span>		<span class="n">PORT90_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_2_1</span><span class="p">),</span>

	<span class="cm">/* Port91 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD0_MARK</span><span class="p">,</span>		<span class="n">PORT91_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT91_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_TXD_PORT91_MARK</span><span class="p">,</span>	<span class="n">PORT91_FN3</span><span class="p">,</span>	<span class="n">MSEL5CR_15_1</span><span class="p">,</span>	<span class="n">MSEL5CR_14_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D5_MARK</span><span class="p">,</span>		<span class="n">PORT91_FN7</span><span class="p">),</span>

	<span class="cm">/* Port92 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD1_MARK</span><span class="p">,</span>		<span class="n">PORT92_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_TSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT92_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_RXD_PORT92_MARK</span><span class="p">,</span>	<span class="n">PORT92_FN3</span><span class="p">,</span>	<span class="n">MSEL5CR_15_1</span><span class="p">,</span>	<span class="n">MSEL5CR_14_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP0_IPD1_MARK</span><span class="p">,</span>		<span class="n">PORT92_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D6_MARK</span><span class="p">,</span>		<span class="n">PORT92_FN7</span><span class="p">),</span>

	<span class="cm">/* Port93 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD2_MARK</span><span class="p">,</span>		<span class="n">PORT93_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_TSCK_MARK</span><span class="p">,</span>		<span class="n">PORT93_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_TXD_PORT93_MARK</span><span class="p">,</span>	<span class="n">PORT93_FN3</span><span class="p">,</span>	<span class="n">MSEL5CR_12_1</span><span class="p">,</span>	<span class="n">MSEL5CR_11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP0_IPD3_MARK</span><span class="p">,</span>		<span class="n">PORT93_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D8_MARK</span><span class="p">,</span>		<span class="n">PORT93_FN7</span><span class="p">),</span>

	<span class="cm">/* Port94 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD3_MARK</span><span class="p">,</span>		<span class="n">PORT94_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT94_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_RXD_PORT94_MARK</span><span class="p">,</span>	<span class="n">PORT94_FN3</span><span class="p">,</span>	<span class="n">MSEL5CR_12_1</span><span class="p">,</span>	<span class="n">MSEL5CR_11_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP0_IPD4_MARK</span><span class="p">,</span>		<span class="n">PORT94_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D9_MARK</span><span class="p">,</span>		<span class="n">PORT94_FN7</span><span class="p">),</span>

	<span class="cm">/* Port95 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_CS1_MARK</span><span class="p">,</span>		<span class="n">PORT95_FN1</span><span class="p">,</span>	<span class="n">MSEL4CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_A1_MARK</span><span class="p">,</span>		<span class="n">PORT95_FN1</span><span class="p">,</span>	<span class="n">MSEL4CR_6_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_CTS_MARK</span><span class="p">,</span>		<span class="n">PORT95_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_RST_MARK</span><span class="p">,</span>		<span class="n">PORT95_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D14_PORT95_MARK</span><span class="p">,</span>	<span class="n">PORT95_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_27_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ22_MARK</span><span class="p">,</span>			<span class="n">PORT95_FN0</span><span class="p">),</span>

	<span class="cm">/* Port96 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_ADV_MARK</span><span class="p">,</span>		<span class="n">PORT96_FN1</span><span class="p">,</span>	<span class="n">MSEL4CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_DREQ0_MARK</span><span class="p">,</span>		<span class="n">PORT96_FN1</span><span class="p">,</span>	<span class="n">MSEL4CR_6_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_RTS_MARK</span><span class="p">,</span>		<span class="n">PORT96_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_CLK_MARK</span><span class="p">,</span>		<span class="n">PORT96_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D15_PORT96_MARK</span><span class="p">,</span>	<span class="n">PORT96_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_27_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ23_MARK</span><span class="p">,</span>			<span class="n">PORT96_FN0</span><span class="p">),</span>

	<span class="cm">/* Port97 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD4_MARK</span><span class="p">,</span>		<span class="n">PORT97_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_RSCK_MARK</span><span class="p">,</span>		<span class="n">PORT97_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_CS_MARK</span><span class="p">,</span>		<span class="n">PORT97_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_HSYN_MARK</span><span class="p">,</span>		<span class="n">PORT97_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ12_PORT97_MARK</span><span class="p">,</span>		<span class="n">PORT97_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_12_0</span><span class="p">),</span>

	<span class="cm">/* Port98 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD5_MARK</span><span class="p">,</span>		<span class="n">PORT98_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_RSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT98_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_VSYN_MARK</span><span class="p">,</span>		<span class="n">PORT98_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ13_PORT98_MARK</span><span class="p">,</span>		<span class="n">PORT98_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_13_0</span><span class="p">),</span>

	<span class="cm">/* Port99 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD6_MARK</span><span class="p">,</span>		<span class="n">PORT99_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_FLOW_MARK</span><span class="p">,</span>		<span class="n">PORT99_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_WR_MARK</span><span class="p">,</span>		<span class="n">PORT99_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_DCK_MARK</span><span class="p">,</span>		<span class="n">PORT99_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ14_PORT99_MARK</span><span class="p">,</span>		<span class="n">PORT99_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_14_0</span><span class="p">),</span>

	<span class="cm">/* Port100 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD7_MARK</span><span class="p">,</span>		<span class="n">PORT100_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_RX_FLOW_N_MARK</span><span class="p">,</span>	<span class="n">PORT100_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_DON_MARK</span><span class="p">,</span>		<span class="n">PORT100_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ15_PORT100_MARK</span><span class="p">,</span>		<span class="n">PORT100_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_15_0</span><span class="p">),</span>

	<span class="cm">/* Port101 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCE0_MARK</span><span class="p">,</span>			<span class="n">PORT101_FN1</span><span class="p">),</span>

	<span class="cm">/* Port102 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FRB_MARK</span><span class="p">,</span>			<span class="n">PORT102_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_LCLK_PORT102_MARK</span><span class="p">,</span>	<span class="n">PORT102_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_0</span><span class="p">),</span>

	<span class="cm">/* Port103 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5B_MARK</span><span class="p">,</span>			<span class="n">PORT103_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCE1_MARK</span><span class="p">,</span>			<span class="n">PORT103_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC1_CLK_PORT103_MARK</span><span class="p">,</span>	<span class="n">PORT103_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">),</span>

	<span class="cm">/* Port104 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6A_MARK</span><span class="p">,</span>			<span class="n">PORT104_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC1_CMD_PORT104_MARK</span><span class="p">,</span>	<span class="n">PORT104_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ11_MARK</span><span class="p">,</span>			<span class="n">PORT104_FN0</span><span class="p">),</span>

	<span class="cm">/* Port105 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5A_PORT105_MARK</span><span class="p">,</span>		<span class="n">PORT105_FN1</span><span class="p">,</span>	<span class="n">MSEL5CR_2_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_RTS_PORT105_MARK</span><span class="p">,</span>	<span class="n">PORT105_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_8_0</span><span class="p">),</span>

	<span class="cm">/* Port106 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IOIS16_MARK</span><span class="p">,</span>		<span class="n">PORT106_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_EXBUF_ENB_MARK</span><span class="p">,</span>		<span class="n">PORT106_FN6</span><span class="p">),</span>

	<span class="cm">/* Port107 - Port115 Function */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE3_ICIOWR_MARK</span><span class="p">,</span>		<span class="n">PORT107_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE2_ICIORD_MARK</span><span class="p">,</span>		<span class="n">PORT108_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS0_MARK</span><span class="p">,</span>			<span class="n">PORT109_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS2_MARK</span><span class="p">,</span>			<span class="n">PORT110_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS4_MARK</span><span class="p">,</span>			<span class="n">PORT111_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE1_MARK</span><span class="p">,</span>			<span class="n">PORT112_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE0_FWE_MARK</span><span class="p">,</span>		<span class="n">PORT113_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RDWR_MARK</span><span class="p">,</span>			<span class="n">PORT114_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RD_FSC_MARK</span><span class="p">,</span>		<span class="n">PORT115_FN1</span><span class="p">),</span>

	<span class="cm">/* Port116 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A25_MARK</span><span class="p">,</span>			<span class="n">PORT116_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_SS2_MARK</span><span class="p">,</span>		<span class="n">PORT116_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS2_PORT116_MARK</span><span class="p">,</span>	<span class="n">PORT116_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_SCK_PORT116_MARK</span><span class="p">,</span>	<span class="n">PORT116_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_8_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPO1_MARK</span><span class="p">,</span>			<span class="n">PORT116_FN5</span><span class="p">),</span>

	<span class="cm">/* Port117 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A24_MARK</span><span class="p">,</span>			<span class="n">PORT117_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_SS1_MARK</span><span class="p">,</span>		<span class="n">PORT117_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS1_PORT117_MARK</span><span class="p">,</span>	<span class="n">PORT117_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_CTS_PORT117_MARK</span><span class="p">,</span>	<span class="n">PORT117_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_8_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPO0_MARK</span><span class="p">,</span>			<span class="n">PORT117_FN5</span><span class="p">),</span>

	<span class="cm">/* Port118 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A23_MARK</span><span class="p">,</span>			<span class="n">PORT118_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_MCK1_MARK</span><span class="p">,</span>		<span class="n">PORT118_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RXD_PORT118_MARK</span><span class="p">,</span>	<span class="n">PORT118_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPI1_MARK</span><span class="p">,</span>			<span class="n">PORT118_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ9_PORT118_MARK</span><span class="p">,</span>		<span class="n">PORT118_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_9_0</span><span class="p">),</span>

	<span class="cm">/* Port119 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A22_MARK</span><span class="p">,</span>			<span class="n">PORT119_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_MCK0_MARK</span><span class="p">,</span>		<span class="n">PORT119_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TXD_PORT119_MARK</span><span class="p">,</span>	<span class="n">PORT119_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPI0_MARK</span><span class="p">,</span>			<span class="n">PORT119_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ8_MARK</span><span class="p">,</span>			<span class="n">PORT119_FN0</span><span class="p">),</span>

	<span class="cm">/* Port120 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A21_MARK</span><span class="p">,</span>			<span class="n">PORT120_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_RSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT120_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSYNC_PORT120_MARK</span><span class="p">,</span>	<span class="n">PORT120_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ7_PORT120_MARK</span><span class="p">,</span>		<span class="n">PORT120_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_7_0</span><span class="p">),</span>

	<span class="cm">/* Port121 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A20_MARK</span><span class="p">,</span>			<span class="n">PORT121_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_RSCK_MARK</span><span class="p">,</span>		<span class="n">PORT121_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSCK_PORT121_MARK</span><span class="p">,</span>	<span class="n">PORT121_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ6_PORT121_MARK</span><span class="p">,</span>		<span class="n">PORT121_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_6_0</span><span class="p">),</span>

	<span class="cm">/* Port122 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A19_MARK</span><span class="p">,</span>			<span class="n">PORT122_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT122_FN2</span><span class="p">),</span>

	<span class="cm">/* Port123 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A18_MARK</span><span class="p">,</span>			<span class="n">PORT123_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_TSCK_MARK</span><span class="p">,</span>		<span class="n">PORT123_FN2</span><span class="p">),</span>

	<span class="cm">/* Port124 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A17_MARK</span><span class="p">,</span>			<span class="n">PORT124_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_TSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT124_FN2</span><span class="p">),</span>

	<span class="cm">/* Port125 - Port141 Function */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A16_MARK</span><span class="p">,</span>			<span class="n">PORT125_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A15_MARK</span><span class="p">,</span>			<span class="n">PORT126_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A14_MARK</span><span class="p">,</span>			<span class="n">PORT127_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A13_MARK</span><span class="p">,</span>			<span class="n">PORT128_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A12_MARK</span><span class="p">,</span>			<span class="n">PORT129_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A11_MARK</span><span class="p">,</span>			<span class="n">PORT130_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A10_MARK</span><span class="p">,</span>			<span class="n">PORT131_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A9_MARK</span><span class="p">,</span>			<span class="n">PORT132_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A8_MARK</span><span class="p">,</span>			<span class="n">PORT133_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A7_MARK</span><span class="p">,</span>			<span class="n">PORT134_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A6_MARK</span><span class="p">,</span>			<span class="n">PORT135_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A5_FCDE_MARK</span><span class="p">,</span>		<span class="n">PORT136_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A4_FOE_MARK</span><span class="p">,</span>		<span class="n">PORT137_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A3_MARK</span><span class="p">,</span>			<span class="n">PORT138_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A2_MARK</span><span class="p">,</span>			<span class="n">PORT139_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A1_MARK</span><span class="p">,</span>			<span class="n">PORT140_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CKO_MARK</span><span class="p">,</span>			<span class="n">PORT141_FN1</span><span class="p">),</span>

	<span class="cm">/* Port142 - Port157 Function1 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D15_NAF15_MARK</span><span class="p">,</span>		<span class="n">PORT142_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D14_NAF14_MARK</span><span class="p">,</span>		<span class="n">PORT143_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D13_NAF13_MARK</span><span class="p">,</span>		<span class="n">PORT144_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D12_NAF12_MARK</span><span class="p">,</span>		<span class="n">PORT145_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D11_NAF11_MARK</span><span class="p">,</span>		<span class="n">PORT146_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D10_NAF10_MARK</span><span class="p">,</span>		<span class="n">PORT147_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D9_NAF9_MARK</span><span class="p">,</span>		<span class="n">PORT148_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D8_NAF8_MARK</span><span class="p">,</span>		<span class="n">PORT149_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D7_NAF7_MARK</span><span class="p">,</span>		<span class="n">PORT150_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D6_NAF6_MARK</span><span class="p">,</span>		<span class="n">PORT151_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D5_NAF5_MARK</span><span class="p">,</span>		<span class="n">PORT152_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D4_NAF4_MARK</span><span class="p">,</span>		<span class="n">PORT153_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D3_NAF3_MARK</span><span class="p">,</span>		<span class="n">PORT154_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D2_NAF2_MARK</span><span class="p">,</span>		<span class="n">PORT155_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D1_NAF1_MARK</span><span class="p">,</span>		<span class="n">PORT156_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D0_NAF0_MARK</span><span class="p">,</span>		<span class="n">PORT157_FN1</span><span class="p">),</span>

	<span class="cm">/* Port142 - Port149 Function3 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC1_D7_PORT142_MARK</span><span class="p">,</span>	<span class="n">PORT142_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC1_D6_PORT143_MARK</span><span class="p">,</span>	<span class="n">PORT143_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC1_D5_PORT144_MARK</span><span class="p">,</span>	<span class="n">PORT144_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC1_D4_PORT145_MARK</span><span class="p">,</span>	<span class="n">PORT145_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC1_D3_PORT146_MARK</span><span class="p">,</span>	<span class="n">PORT146_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC1_D2_PORT147_MARK</span><span class="p">,</span>	<span class="n">PORT147_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC1_D1_PORT148_MARK</span><span class="p">,</span>	<span class="n">PORT148_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC1_D0_PORT149_MARK</span><span class="p">,</span>	<span class="n">PORT149_FN3</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">),</span>

	<span class="cm">/* Port158 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D31_MARK</span><span class="p">,</span>			<span class="n">PORT158_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_SCK_PORT158_MARK</span><span class="p">,</span>	<span class="n">PORT158_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_8_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII_REF125CK_MARK</span><span class="p">,</span>		<span class="n">PORT158_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D21_PORT158_MARK</span><span class="p">,</span>	<span class="n">PORT158_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_FIRSEL_MARK</span><span class="p">,</span>		<span class="n">PORT158_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D15_MARK</span><span class="p">,</span>		<span class="n">PORT158_FN6</span><span class="p">),</span>

	<span class="cm">/* Port159 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D30_MARK</span><span class="p">,</span>			<span class="n">PORT159_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_RXD_PORT159_MARK</span><span class="p">,</span>	<span class="n">PORT159_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_8_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII_REF50CK_MARK</span><span class="p">,</span>		<span class="n">PORT159_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D23_PORT159_MARK</span><span class="p">,</span>	<span class="n">PORT159_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D14_MARK</span><span class="p">,</span>		<span class="n">PORT159_FN6</span><span class="p">),</span>

	<span class="cm">/* Port160 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D29_MARK</span><span class="p">,</span>			<span class="n">PORT160_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_TXD_PORT160_MARK</span><span class="p">,</span>	<span class="n">PORT160_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_8_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D22_PORT160_MARK</span><span class="p">,</span>	<span class="n">PORT160_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO1_HD_MARK</span><span class="p">,</span>		<span class="n">PORT160_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D13_MARK</span><span class="p">,</span>		<span class="n">PORT160_FN6</span><span class="p">),</span>

	<span class="cm">/* Port161 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D28_MARK</span><span class="p">,</span>			<span class="n">PORT161_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_RTS_PORT161_MARK</span><span class="p">,</span>	<span class="n">PORT161_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_8_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_RX_DV_MARK</span><span class="p">,</span>		<span class="n">PORT161_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D20_PORT161_MARK</span><span class="p">,</span>	<span class="n">PORT161_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_IN_MARK</span><span class="p">,</span>		<span class="n">PORT161_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D12_MARK</span><span class="p">,</span>		<span class="n">PORT161_FN6</span><span class="p">),</span>

	<span class="cm">/* Port162 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D27_MARK</span><span class="p">,</span>			<span class="n">PORT162_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_CTS_PORT162_MARK</span><span class="p">,</span>	<span class="n">PORT162_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_8_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D19_PORT162_MARK</span><span class="p">,</span>	<span class="n">PORT162_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_OUT_MARK</span><span class="p">,</span>		<span class="n">PORT162_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D11_MARK</span><span class="p">,</span>		<span class="n">PORT162_FN6</span><span class="p">),</span>

	<span class="cm">/* Port163 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D26_MARK</span><span class="p">,</span>			<span class="n">PORT163_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_SS2_MARK</span><span class="p">,</span>		<span class="n">PORT163_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_COL_MARK</span><span class="p">,</span>		<span class="n">PORT163_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_D18_PORT163_MARK</span><span class="p">,</span>	<span class="n">PORT163_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IROUT_MARK</span><span class="p">,</span>			<span class="n">PORT163_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D10_MARK</span><span class="p">,</span>		<span class="n">PORT163_FN6</span><span class="p">),</span>

	<span class="cm">/* Port164 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D25_MARK</span><span class="p">,</span>			<span class="n">PORT164_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_TSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT164_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_PHY_INT_MARK</span><span class="p">,</span>		<span class="n">PORT164_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_RD_MARK</span><span class="p">,</span>		<span class="n">PORT164_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D9_MARK</span><span class="p">,</span>		<span class="n">PORT164_FN6</span><span class="p">),</span>

	<span class="cm">/* Port165 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D24_MARK</span><span class="p">,</span>			<span class="n">PORT165_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT165_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD0_LCLK_PORT165_MARK</span><span class="p">,</span>	<span class="n">PORT165_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_6_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D8_MARK</span><span class="p">,</span>		<span class="n">PORT165_FN6</span><span class="p">),</span>

	<span class="cm">/* Port166 - Port171 Function1 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D21_MARK</span><span class="p">,</span>			<span class="n">PORT166_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D20_MARK</span><span class="p">,</span>			<span class="n">PORT167_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D19_MARK</span><span class="p">,</span>			<span class="n">PORT168_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D18_MARK</span><span class="p">,</span>			<span class="n">PORT169_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D17_MARK</span><span class="p">,</span>			<span class="n">PORT170_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D16_MARK</span><span class="p">,</span>			<span class="n">PORT171_FN1</span><span class="p">),</span>

	<span class="cm">/* Port166 - Port171 Function3 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ETXD5_MARK</span><span class="p">,</span>		<span class="n">PORT166_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ETXD4_MARK</span><span class="p">,</span>		<span class="n">PORT167_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ETXD3_MARK</span><span class="p">,</span>		<span class="n">PORT168_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ETXD2_MARK</span><span class="p">,</span>		<span class="n">PORT169_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ETXD1_MARK</span><span class="p">,</span>		<span class="n">PORT170_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ETXD0_MARK</span><span class="p">,</span>		<span class="n">PORT171_FN3</span><span class="p">),</span>

	<span class="cm">/* Port166 - Port171 Function6 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D5_MARK</span><span class="p">,</span>		<span class="n">PORT166_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D4_MARK</span><span class="p">,</span>		<span class="n">PORT167_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D3_MARK</span><span class="p">,</span>		<span class="n">PORT168_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D2_MARK</span><span class="p">,</span>		<span class="n">PORT169_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D1_MARK</span><span class="p">,</span>		<span class="n">PORT170_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D0_MARK</span><span class="p">,</span>		<span class="n">PORT171_FN6</span><span class="p">),</span>

	<span class="cm">/* Port167 - Port171 IRQ */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ31_PORT167_MARK</span><span class="p">,</span>		<span class="n">PORT167_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_31_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ27_PORT168_MARK</span><span class="p">,</span>		<span class="n">PORT168_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_27_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ28_PORT169_MARK</span><span class="p">,</span>		<span class="n">PORT169_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_28_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ29_PORT170_MARK</span><span class="p">,</span>		<span class="n">PORT170_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_29_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ30_PORT171_MARK</span><span class="p">,</span>		<span class="n">PORT171_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_30_0</span><span class="p">),</span>

	<span class="cm">/* Port172 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D23_MARK</span><span class="p">,</span>			<span class="n">PORT172_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_RTS_PORT172_MARK</span><span class="p">,</span>	<span class="n">PORT172_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_17_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ETXD7_MARK</span><span class="p">,</span>		<span class="n">PORT172_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D7_MARK</span><span class="p">,</span>		<span class="n">PORT172_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ4_PORT172_MARK</span><span class="p">,</span>		<span class="n">PORT172_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_4_1</span><span class="p">),</span>

	<span class="cm">/* Port173 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D22_MARK</span><span class="p">,</span>			<span class="n">PORT173_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_CTS_PORT173_MARK</span><span class="p">,</span>	<span class="n">PORT173_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_17_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ETXD6_MARK</span><span class="p">,</span>		<span class="n">PORT173_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_D6_MARK</span><span class="p">,</span>		<span class="n">PORT173_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ6_PORT173_MARK</span><span class="p">,</span>		<span class="n">PORT173_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_6_1</span><span class="p">),</span>

	<span class="cm">/* Port174 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A26_MARK</span><span class="p">,</span>			<span class="n">PORT174_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT174_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_RX_CLK_MARK</span><span class="p">,</span>		<span class="n">PORT174_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_RXD_PORT174_MARK</span><span class="p">,</span>	<span class="n">PORT174_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_8_0</span><span class="p">),</span>

	<span class="cm">/* Port175 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A0_MARK</span><span class="p">,</span>			<span class="n">PORT175_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BS_MARK</span><span class="p">,</span>			<span class="n">PORT175_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_WOL_MARK</span><span class="p">,</span>		<span class="n">PORT175_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_TXD_PORT175_MARK</span><span class="p">,</span>	<span class="n">PORT175_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_8_0</span><span class="p">),</span>

	<span class="cm">/* Port176 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_GTX_CLK_MARK</span><span class="p">,</span>		<span class="n">PORT176_FN3</span><span class="p">),</span>

	<span class="cm">/* Port177 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WAIT_PORT177_MARK</span><span class="p">,</span>		<span class="n">PORT177_FN1</span><span class="p">,</span>	<span class="n">MSEL5CR_2_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_LINK_MARK</span><span class="p">,</span>		<span class="n">PORT177_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_IOWR_MARK</span><span class="p">,</span>		<span class="n">PORT177_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI2_WP_PORT177_MARK</span><span class="p">,</span>	<span class="n">PORT177_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_19_1</span><span class="p">),</span>

	<span class="cm">/* Port178 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D12_MARK</span><span class="p">,</span>		<span class="n">PORT178_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO1_D4_MARK</span><span class="p">,</span>		<span class="n">PORT178_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_IORD_MARK</span><span class="p">,</span>		<span class="n">PORT178_FN6</span><span class="p">),</span>

	<span class="cm">/* Port179 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D11_MARK</span><span class="p">,</span>		<span class="n">PORT179_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO1_D3_MARK</span><span class="p">,</span>		<span class="n">PORT179_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_IORDY_MARK</span><span class="p">,</span>		<span class="n">PORT179_FN6</span><span class="p">),</span>

	<span class="cm">/* Port180 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D10_MARK</span><span class="p">,</span>		<span class="n">PORT180_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO3_MARK</span><span class="p">,</span>		<span class="n">PORT180_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO1_D2_MARK</span><span class="p">,</span>		<span class="n">PORT180_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_INT_MARK</span><span class="p">,</span>		<span class="n">PORT180_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ24_MARK</span><span class="p">,</span>			<span class="n">PORT180_FN0</span><span class="p">),</span>

	<span class="cm">/* Port181 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D9_MARK</span><span class="p">,</span>		<span class="n">PORT181_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO1_D1_MARK</span><span class="p">,</span>		<span class="n">PORT181_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_RST_MARK</span><span class="p">,</span>		<span class="n">PORT181_FN6</span><span class="p">),</span>

	<span class="cm">/* Port182 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO0_D8_MARK</span><span class="p">,</span>		<span class="n">PORT182_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO1_D0_MARK</span><span class="p">,</span>		<span class="n">PORT182_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_DIRECTION_MARK</span><span class="p">,</span>		<span class="n">PORT182_FN6</span><span class="p">),</span>

	<span class="cm">/* Port183 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ1_MARK</span><span class="p">,</span>			<span class="n">PORT183_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TXD2_PORT183_MARK</span><span class="p">,</span>	<span class="n">PORT183_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_0_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_TX_EN_MARK</span><span class="p">,</span>		<span class="n">PORT183_FN3</span><span class="p">),</span>

	<span class="cm">/* Port184 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK1_MARK</span><span class="p">,</span>			<span class="n">PORT184_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSYNC2_PORT184_MARK</span><span class="p">,</span>	<span class="n">PORT184_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_0_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_TX_CLK_MARK</span><span class="p">,</span>		<span class="n">PORT184_FN3</span><span class="p">),</span>

	<span class="cm">/* Port185 - Port192 Function1 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_SCK_MARK</span><span class="p">,</span>		<span class="n">PORT185_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_RTS_PORT186_MARK</span><span class="p">,</span>	<span class="n">PORT186_FN1</span><span class="p">,</span>	<span class="n">MSEL5CR_17_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_CTS_PORT187_MARK</span><span class="p">,</span>	<span class="n">PORT187_FN1</span><span class="p">,</span>	<span class="n">MSEL5CR_17_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_SCK_MARK</span><span class="p">,</span>		<span class="n">PORT188_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_SCK_PORT190_MARK</span><span class="p">,</span>	<span class="n">PORT190_FN1</span><span class="p">,</span>	<span class="n">MSEL5CR_17_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_RXD_PORT191_MARK</span><span class="p">,</span>	<span class="n">PORT191_FN1</span><span class="p">,</span>	<span class="n">MSEL5CR_17_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_TXD_PORT192_MARK</span><span class="p">,</span>	<span class="n">PORT192_FN1</span><span class="p">,</span>	<span class="n">MSEL5CR_17_0</span><span class="p">),</span>

	<span class="cm">/* Port185 - Port192 Function3 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ERXD0_MARK</span><span class="p">,</span>		<span class="n">PORT185_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ERXD1_MARK</span><span class="p">,</span>		<span class="n">PORT186_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ERXD2_MARK</span><span class="p">,</span>		<span class="n">PORT187_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ERXD3_MARK</span><span class="p">,</span>		<span class="n">PORT188_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ERXD4_MARK</span><span class="p">,</span>		<span class="n">PORT189_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ERXD5_MARK</span><span class="p">,</span>		<span class="n">PORT190_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ERXD6_MARK</span><span class="p">,</span>		<span class="n">PORT191_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_ERXD7_MARK</span><span class="p">,</span>		<span class="n">PORT192_FN3</span><span class="p">),</span>

	<span class="cm">/* Port185 - Port192 Function6 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPCLK_MARK</span><span class="p">,</span>		<span class="n">PORT185_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPD0_PORT186_MARK</span><span class="p">,</span>	<span class="n">PORT186_FN6</span><span class="p">,</span>	<span class="n">MSEL5CR_23_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPEN_PORT187_MARK</span><span class="p">,</span>	<span class="n">PORT187_FN6</span><span class="p">,</span>	<span class="n">MSEL5CR_23_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT188_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP0_IPCLK_MARK</span><span class="p">,</span>		<span class="n">PORT189_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP0_IPD0_MARK</span><span class="p">,</span>		<span class="n">PORT190_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP0_IPEN_MARK</span><span class="p">,</span>		<span class="n">PORT191_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP0_IPSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT192_FN6</span><span class="p">),</span>

	<span class="cm">/* Port193 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_CTS_MARK</span><span class="p">,</span>		<span class="n">PORT193_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII_CRS_DV_MARK</span><span class="p">,</span>		<span class="n">PORT193_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPEN_PORT193_MARK</span><span class="p">,</span>	<span class="n">PORT193_FN6</span><span class="p">,</span>	<span class="n">MSEL5CR_23_1</span><span class="p">),</span> <span class="cm">/* ? */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D17_MARK</span><span class="p">,</span>		<span class="n">PORT193_FN7</span><span class="p">),</span>

	<span class="cm">/* Port194 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_RTS_MARK</span><span class="p">,</span>		<span class="n">PORT194_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII_RX_ER_MARK</span><span class="p">,</span>		<span class="n">PORT194_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPD0_PORT194_MARK</span><span class="p">,</span>	<span class="n">PORT194_FN6</span><span class="p">,</span>	<span class="n">MSEL5CR_23_1</span><span class="p">),</span> <span class="cm">/* ? */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D16_MARK</span><span class="p">,</span>		<span class="n">PORT194_FN7</span><span class="p">),</span>

	<span class="cm">/* Port195 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT195_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII_RXD0_MARK</span><span class="p">,</span>		<span class="n">PORT195_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPD3_MARK</span><span class="p">,</span>		<span class="n">PORT195_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D15_MARK</span><span class="p">,</span>		<span class="n">PORT195_FN7</span><span class="p">),</span>

	<span class="cm">/* Port196 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT196_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII_RXD1_MARK</span><span class="p">,</span>		<span class="n">PORT196_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPD2_MARK</span><span class="p">,</span>		<span class="n">PORT196_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D14_MARK</span><span class="p">,</span>		<span class="n">PORT196_FN7</span><span class="p">),</span>

	<span class="cm">/* Port197 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT197_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO1_CLK_MARK</span><span class="p">,</span>		<span class="n">PORT197_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPD5_MARK</span><span class="p">,</span>		<span class="n">PORT197_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D19_MARK</span><span class="p">,</span>		<span class="n">PORT197_FN7</span><span class="p">),</span>

	<span class="cm">/* Port198 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT198_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO1_VD_MARK</span><span class="p">,</span>		<span class="n">PORT198_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPD4_MARK</span><span class="p">,</span>		<span class="n">PORT198_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D18_MARK</span><span class="p">,</span>		<span class="n">PORT198_FN7</span><span class="p">),</span>

	<span class="cm">/* Port199 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_NWE_MARK</span><span class="p">,</span>		<span class="n">PORT199_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_SCK_PORT199_MARK</span><span class="p">,</span>	<span class="n">PORT199_FN2</span><span class="p">,</span>	<span class="n">MSEL5CR_7_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII_TX_EN_MARK</span><span class="p">,</span>		<span class="n">PORT199_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_D_PORT199_MARK</span><span class="p">,</span>		<span class="n">PORT199_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_21_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP1_IPD1_MARK</span><span class="p">,</span>		<span class="n">PORT199_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D13_MARK</span><span class="p">,</span>		<span class="n">PORT199_FN7</span><span class="p">),</span>

	<span class="cm">/* Port200 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_NOE_MARK</span><span class="p">,</span>		<span class="n">PORT200_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT200_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII_TXD0_MARK</span><span class="p">,</span>		<span class="n">PORT200_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP0_IPD7_MARK</span><span class="p">,</span>		<span class="n">PORT200_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D12_MARK</span><span class="p">,</span>		<span class="n">PORT200_FN7</span><span class="p">),</span>

	<span class="cm">/* Port201 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_WAIT_MARK</span><span class="p">,</span>		<span class="n">PORT201_FN1</span><span class="p">,</span>	<span class="n">MSEL4CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_DREQ1_MARK</span><span class="p">,</span>		<span class="n">PORT201_FN1</span><span class="p">,</span>	<span class="n">MSEL4CR_6_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT201_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII_TXD1_MARK</span><span class="p">,</span>		<span class="n">PORT201_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STP0_IPD6_MARK</span><span class="p">,</span>		<span class="n">PORT201_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD1_D11_MARK</span><span class="p">,</span>		<span class="n">PORT201_FN7</span><span class="p">),</span>

	<span class="cm">/* Port202 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_BUSCLK_MARK</span><span class="p">,</span>		<span class="n">PORT202_FN1</span><span class="p">,</span>	<span class="n">MSEL4CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_A0_MARK</span><span class="p">,</span>		<span class="n">PORT202_FN1</span><span class="p">,</span>	<span class="n">MSEL4CR_6_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS2_PORT202_MARK</span><span class="p">,</span>	<span class="n">PORT202_FN2</span><span class="p">,</span>	<span class="n">MSEL4CR_10_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII_MDC_MARK</span><span class="p">,</span>		<span class="n">PORT202_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO2_PORT202_MARK</span><span class="p">,</span>	<span class="n">PORT202_FN4</span><span class="p">,</span>	<span class="n">MSEL5CR_25_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_CS0_MARK</span><span class="p">,</span>		<span class="n">PORT202_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI2_CD_PORT202_MARK</span><span class="p">,</span>	<span class="n">PORT202_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_19_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ21_MARK</span><span class="p">,</span>			<span class="n">PORT202_FN0</span><span class="p">),</span>

	<span class="cm">/* Port203 - Port208 Function1 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI2_CLK_MARK</span><span class="p">,</span>		<span class="n">PORT203_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI2_CMD_MARK</span><span class="p">,</span>		<span class="n">PORT204_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI2_D0_MARK</span><span class="p">,</span>		<span class="n">PORT205_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI2_D1_MARK</span><span class="p">,</span>		<span class="n">PORT206_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI2_D2_MARK</span><span class="p">,</span>		<span class="n">PORT207_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI2_D3_MARK</span><span class="p">,</span>		<span class="n">PORT208_FN1</span><span class="p">),</span>

	<span class="cm">/* Port203 - Port208 Function3 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_TX_ER_MARK</span><span class="p">,</span>		<span class="n">PORT203_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_RX_ER_MARK</span><span class="p">,</span>		<span class="n">PORT204_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_CRS_MARK</span><span class="p">,</span>		<span class="n">PORT205_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_MDC_MARK</span><span class="p">,</span>		<span class="n">PORT206_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET_MDIO_MARK</span><span class="p">,</span>		<span class="n">PORT207_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII_MDIO_MARK</span><span class="p">,</span>		<span class="n">PORT208_FN3</span><span class="p">),</span>

	<span class="cm">/* Port203 - Port208 Function6 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_A2_MARK</span><span class="p">,</span>		<span class="n">PORT203_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_A1_MARK</span><span class="p">,</span>		<span class="n">PORT204_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_A0_MARK</span><span class="p">,</span>		<span class="n">PORT205_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_IODACK_MARK</span><span class="p">,</span>		<span class="n">PORT206_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_IODREQ_MARK</span><span class="p">,</span>		<span class="n">PORT207_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDE_CS1_MARK</span><span class="p">,</span>		<span class="n">PORT208_FN6</span><span class="p">),</span>

	<span class="cm">/* Port203 - Port208 Function7 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_TXD_PORT203_MARK</span><span class="p">,</span>	<span class="n">PORT203_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_12_0</span><span class="p">,</span>	<span class="n">MSEL5CR_11_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_RXD_PORT204_MARK</span><span class="p">,</span>	<span class="n">PORT204_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_12_0</span><span class="p">,</span>	<span class="n">MSEL5CR_11_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_SCK_PORT205_MARK</span><span class="p">,</span>	<span class="n">PORT205_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_10_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_SCK_PORT206_MARK</span><span class="p">,</span>	<span class="n">PORT206_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_13_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_RXD_PORT207_MARK</span><span class="p">,</span>	<span class="n">PORT207_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_15_0</span><span class="p">,</span>	<span class="n">MSEL5CR_14_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_TXD_PORT208_MARK</span><span class="p">,</span>	<span class="n">PORT208_FN7</span><span class="p">,</span>	<span class="n">MSEL5CR_15_0</span><span class="p">,</span>	<span class="n">MSEL5CR_14_1</span><span class="p">),</span>

	<span class="cm">/* Port209 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VBUS_MARK</span><span class="p">,</span>			<span class="n">PORT209_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ7_PORT209_MARK</span><span class="p">,</span>		<span class="n">PORT209_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_7_1</span><span class="p">),</span>

	<span class="cm">/* Port210 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ9_PORT210_MARK</span><span class="p">,</span>		<span class="n">PORT210_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_9_1</span><span class="p">),</span>

	<span class="cm">/* Port211 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ16_PORT211_MARK</span><span class="p">,</span>		<span class="n">PORT211_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_16_1</span><span class="p">),</span>

	<span class="cm">/* LCDC select */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDC0_SELECT_MARK</span><span class="p">,</span>				<span class="n">MSEL3CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDC1_SELECT_MARK</span><span class="p">,</span>				<span class="n">MSEL3CR_6_1</span><span class="p">),</span>

	<span class="cm">/* SDENC */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDENC_CPG_MARK</span><span class="p">,</span>				<span class="n">MSEL4CR_19_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDENC_DV_CLKI_MARK</span><span class="p">,</span>				<span class="n">MSEL4CR_19_1</span><span class="p">),</span>

	<span class="cm">/* SYSC */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RESETP_PULLUP_MARK</span><span class="p">,</span>				<span class="n">MSEL4CR_4_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RESETP_PLAIN_MARK</span><span class="p">,</span>				<span class="n">MSEL4CR_4_1</span><span class="p">),</span>

	<span class="cm">/* DEBUG */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EDEBGREQ_PULLDOWN_MARK</span><span class="p">,</span>			<span class="n">MSEL4CR_1_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EDEBGREQ_PULLUP_MARK</span><span class="p">,</span>			<span class="n">MSEL4CR_1_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TRACEAUD_FROM_VIO_MARK</span><span class="p">,</span>			<span class="n">MSEL5CR_30_0</span><span class="p">,</span>	<span class="n">MSEL5CR_29_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TRACEAUD_FROM_LCDC0_MARK</span><span class="p">,</span>			<span class="n">MSEL5CR_30_0</span><span class="p">,</span>	<span class="n">MSEL5CR_29_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TRACEAUD_FROM_MEMC_MARK</span><span class="p">,</span>			<span class="n">MSEL5CR_30_1</span><span class="p">,</span>	<span class="n">MSEL5CR_29_0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

	<span class="cm">/* PORT */</span>
	<span class="n">GPIO_PORT_ALL</span><span class="p">(),</span>

	<span class="cm">/* IRQ */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ0_PORT2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ0_PORT13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ2_PORT11</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ2_PORT12</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ3_PORT10</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ3_PORT14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ4_PORT15</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ4_PORT172</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ5_PORT0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ5_PORT1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ6_PORT121</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ6_PORT173</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ7_PORT120</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ7_PORT209</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ9_PORT118</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ9_PORT210</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ10</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ12_PORT42</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ12_PORT97</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ13_PORT64</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ13_PORT98</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ14_PORT63</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ14_PORT99</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ15_PORT62</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ15_PORT100</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ16_PORT68</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ16_PORT211</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ17</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ18</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ19</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ20</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ21</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ22</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ23</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ24</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ25</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ26_PORT58</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ26_PORT81</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ27_PORT57</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ27_PORT168</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ28_PORT56</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ28_PORT169</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ29_PORT50</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ29_PORT170</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ30_PORT49</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ30_PORT171</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ31_PORT41</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ31_PORT167</span><span class="p">),</span>

	<span class="cm">/* Function */</span>

	<span class="cm">/* DBGT */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DBGMDT2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DBGMDT1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DBGMDT0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DBGMD10</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DBGMD11</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DBGMD20</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DBGMD21</span><span class="p">),</span>

	<span class="cm">/* FSI */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAISLD_PORT0</span><span class="p">),</span>	<span class="cm">/* FSIAISLD Port 0/5 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAISLD_PORT5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIASPDIF_PORT9</span><span class="p">),</span>	<span class="cm">/* FSIASPDIF Port 9/18 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIASPDIF_PORT18</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOSLD1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOSLD2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOLR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOBT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOSLD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOMC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIACK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAILR</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAIBT</span><span class="p">),</span>

	<span class="cm">/* FMSI */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSISLD_PORT1</span><span class="p">),</span> <span class="cm">/* FMSISLD Port 1/6 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSISLD_PORT6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSIILR</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSIIBT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSIOLR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSIOBT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSICK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSOILR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSOIBT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSOOLR</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSOOBT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSOSLD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSOCK</span><span class="p">),</span>

	<span class="cm">/* SCIFA0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_SCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_CTS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_RTS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_RXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_TXD</span><span class="p">),</span>

	<span class="cm">/* SCIFA1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_CTS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_SCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_RXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_TXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_RTS</span><span class="p">),</span>

	<span class="cm">/* SCIFA2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_SCK_PORT22</span><span class="p">),</span> <span class="cm">/* SCIFA2_SCK Port 22/199 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_SCK_PORT199</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_RXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_CTS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_RTS</span><span class="p">),</span>

	<span class="cm">/* SCIFA3 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_RTS_PORT105</span><span class="p">),</span> <span class="cm">/* MSEL5CR_8_0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_SCK_PORT116</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_CTS_PORT117</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_RXD_PORT174</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_TXD_PORT175</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_RTS_PORT161</span><span class="p">),</span> <span class="cm">/* MSEL5CR_8_1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_SCK_PORT158</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_CTS_PORT162</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_RXD_PORT159</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_TXD_PORT160</span><span class="p">),</span>

	<span class="cm">/* SCIFA4 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_RXD_PORT12</span><span class="p">),</span> <span class="cm">/* MSEL5CR[12:11] = 00 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_TXD_PORT13</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_RXD_PORT204</span><span class="p">),</span> <span class="cm">/* MSEL5CR[12:11] = 01 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_TXD_PORT203</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_RXD_PORT94</span><span class="p">),</span> <span class="cm">/* MSEL5CR[12:11] = 10 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_TXD_PORT93</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_SCK_PORT21</span><span class="p">),</span> <span class="cm">/* SCIFA4_SCK Port 21/205 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_SCK_PORT205</span><span class="p">),</span>

	<span class="cm">/* SCIFA5 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_TXD_PORT20</span><span class="p">),</span> <span class="cm">/* MSEL5CR[15:14] = 00 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_RXD_PORT10</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_RXD_PORT207</span><span class="p">),</span> <span class="cm">/* MSEL5CR[15:14] = 01 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_TXD_PORT208</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_TXD_PORT91</span><span class="p">),</span> <span class="cm">/* MSEL5CR[15:14] = 10 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_RXD_PORT92</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_SCK_PORT23</span><span class="p">),</span> <span class="cm">/* SCIFA5_SCK Port 23/206 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_SCK_PORT206</span><span class="p">),</span>

	<span class="cm">/* SCIFA6 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA6_SCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA6_RXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA6_TXD</span><span class="p">),</span>

	<span class="cm">/* SCIFA7 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA7_TXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA7_RXD</span><span class="p">),</span>

	<span class="cm">/* SCIFAB */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_SCK_PORT190</span><span class="p">),</span> <span class="cm">/* MSEL5CR_17_0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_RXD_PORT191</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_TXD_PORT192</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_RTS_PORT186</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_CTS_PORT187</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_SCK_PORT2</span><span class="p">),</span> <span class="cm">/* MSEL5CR_17_1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_RXD_PORT3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_TXD_PORT4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_RTS_PORT172</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_CTS_PORT173</span><span class="p">),</span>

	<span class="cm">/* LCD0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D9</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D10</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D13</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D15</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D16</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D17</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_DON</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_VCPWC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_VEPWC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_DCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_VSYN</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_HSYN</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_DISP</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_WR</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_RD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_CS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_RS</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D18_PORT163</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D19_PORT162</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D20_PORT161</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D21_PORT158</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D22_PORT160</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D23_PORT159</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_LCLK_PORT165</span><span class="p">),</span>	<span class="cm">/* MSEL5CR_6_1 */</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D18_PORT40</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D19_PORT4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D20_PORT3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D21_PORT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D22_PORT0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_D23_PORT1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD0_LCLK_PORT102</span><span class="p">),</span>	<span class="cm">/* MSEL5CR_6_0 */</span>

	<span class="cm">/* LCD1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D9</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D10</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D13</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D15</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D16</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D17</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D18</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D19</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D20</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D21</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D22</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_D23</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_RS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_RD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_CS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_WR</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_DCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_DON</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_VCPWC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_LCLK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_HSYN</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_VSYN</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_VEPWC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCD1_DISP</span><span class="p">),</span>

	<span class="cm">/* RSPI */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RSPI_SSL0_A</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RSPI_SSL1_A</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RSPI_SSL2_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RSPI_SSL3_A</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RSPI_CK_A</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RSPI_MOSI_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RSPI_MISO_A</span><span class="p">),</span>

	<span class="cm">/* VIO CKO */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CKO1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CKO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CKO_1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CKO</span><span class="p">),</span>

	<span class="cm">/* VIO0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D9</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D10</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_VD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_HD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_CLK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_FIELD</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D13_PORT26</span><span class="p">),</span> <span class="cm">/* MSEL5CR_27_0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D14_PORT25</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D15_PORT24</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D13_PORT22</span><span class="p">),</span> <span class="cm">/* MSEL5CR_27_1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D14_PORT95</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO0_D15_PORT96</span><span class="p">),</span>

	<span class="cm">/* VIO1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO1_D0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO1_D1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO1_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO1_D3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO1_D4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO1_D5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO1_D6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO1_D7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO1_VD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO1_HD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO1_CLK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO1_FIELD</span><span class="p">),</span>

	<span class="cm">/* TPU0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO2_PORT66</span><span class="p">),</span> <span class="cm">/* TPU0TO2 Port 66/202 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO2_PORT202</span><span class="p">),</span>

	<span class="cm">/* SSP1 0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP0_IPD0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP0_IPD1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP0_IPD2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP0_IPD3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP0_IPD4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP0_IPD5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP0_IPD6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP0_IPD7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP0_IPEN</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP0_IPCLK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP0_IPSYNC</span><span class="p">),</span>

	<span class="cm">/* SSP1 1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPD1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPD2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPD3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPD4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPD5</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPD6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPD7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPCLK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPSYNC</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPD0_PORT186</span><span class="p">),</span> <span class="cm">/* MSEL5CR_23_0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPEN_PORT187</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPD0_PORT194</span><span class="p">),</span> <span class="cm">/* MSEL5CR_23_1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STP1_IPEN_PORT193</span><span class="p">),</span>

	<span class="cm">/* SIM */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_RST</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_CLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_D_PORT22</span><span class="p">),</span> <span class="cm">/* SIM_D  Port 22/199 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_D_PORT199</span><span class="p">),</span>

	<span class="cm">/* SDHI0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI0_D0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI0_D1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI0_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI0_D3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI0_CD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI0_WP</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI0_CMD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI0_CLK</span><span class="p">),</span>

	<span class="cm">/* SDHI1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI1_D0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI1_D1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI1_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI1_D3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI1_CD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI1_WP</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI1_CMD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI1_CLK</span><span class="p">),</span>

	<span class="cm">/* SDHI2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI2_D0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI2_D1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI2_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI2_D3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI2_CLK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI2_CMD</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI2_CD_PORT24</span><span class="p">),</span> <span class="cm">/* MSEL5CR_19_0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI2_WP_PORT25</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI2_WP_PORT177</span><span class="p">),</span> <span class="cm">/* MSEL5CR_19_1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHI2_CD_PORT202</span><span class="p">),</span>

	<span class="cm">/* MSIOF2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_TXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_RXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_TSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_SS2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_TSYNC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_SS1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_MCK1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_MCK0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_RSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_RSCK</span><span class="p">),</span>

	<span class="cm">/* KEYSC */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT7</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN0_PORT43</span><span class="p">),</span> <span class="cm">/* MSEL4CR_18_0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN1_PORT44</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN2_PORT45</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN3_PORT46</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN0_PORT58</span><span class="p">),</span> <span class="cm">/* MSEL4CR_18_1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN1_PORT57</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN2_PORT56</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN3_PORT55</span><span class="p">),</span>

	<span class="cm">/* VOU */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D0</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D1</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D3</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D4</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D6</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D7</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D9</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D10</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D13</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D15</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_CLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_VSYNC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_HSYNC</span><span class="p">),</span>

	<span class="cm">/* MEMC */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD9</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD10</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD13</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD15</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_CS0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_INT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_NWE</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_NOE</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_CS1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_A1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_ADV</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_DREQ0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_WAIT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_DREQ1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_BUSCLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_A0</span><span class="p">),</span>

	<span class="cm">/* MMC */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D0_PORT68</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D1_PORT69</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D2_PORT70</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D3_PORT71</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D4_PORT72</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D5_PORT73</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D6_PORT74</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D7_PORT75</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_CLK_PORT66</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_CMD_PORT67</span><span class="p">),</span>	<span class="cm">/* MSEL4CR_15_0 */</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D0_PORT149</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D1_PORT148</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D2_PORT147</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D3_PORT146</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D4_PORT145</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D5_PORT144</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D6_PORT143</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D7_PORT142</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_CLK_PORT103</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_CMD_PORT104</span><span class="p">),</span>	<span class="cm">/* MSEL4CR_15_1 */</span>

	<span class="cm">/* MSIOF0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_SS1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_SS2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_TXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_MCK0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_MCK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_RSYNC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_RSCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_TSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_TSYNC</span><span class="p">),</span>

	<span class="cm">/* MSIOF1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RSCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_MCK0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_MCK1</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_SS2_PORT116</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_SS1_PORT117</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RXD_PORT118</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TXD_PORT119</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TSYNC_PORT120</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TSCK_PORT121</span><span class="p">),</span>	<span class="cm">/* MSEL4CR_10_0 */</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_SS1_PORT67</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TSCK_PORT72</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TSYNC_PORT73</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TXD_PORT74</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RXD_PORT75</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_SS2_PORT202</span><span class="p">),</span>	<span class="cm">/* MSEL4CR_10_1 */</span>

	<span class="cm">/* GPIO */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPO0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPI0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPO1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPI1</span><span class="p">),</span>

	<span class="cm">/* USB0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">USB0_OCI</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">USB0_PPON</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VBUS</span><span class="p">),</span>

	<span class="cm">/* USB1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">USB1_OCI</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">USB1_PPON</span><span class="p">),</span>

	<span class="cm">/* BBIF1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_RXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_TXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_TSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_TSCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_RSCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_RSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_FLOW</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_RX_FLOW_N</span><span class="p">),</span>

	<span class="cm">/* BBIF2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TXD2_PORT5</span><span class="p">),</span> <span class="cm">/* MSEL5CR_0_0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_RXD2_PORT60</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSYNC2_PORT6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSCK2_PORT59</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_RXD2_PORT90</span><span class="p">),</span> <span class="cm">/* MSEL5CR_0_1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TXD2_PORT183</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSCK2_PORT89</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSYNC2_PORT184</span><span class="p">),</span>

	<span class="cm">/* BSC / FLCTL / PCMCIA */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS5B</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS6A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS5A_PORT105</span><span class="p">),</span> <span class="cm">/* CS5A PORT 19/105 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS5A_PORT19</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IOIS16</span><span class="p">),</span> <span class="cm">/* ? */</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A4_FOE</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A5_FCDE</span><span class="p">),</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A8</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A9</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A10</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A11</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A14</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A15</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A16</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A17</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A18</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A19</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A20</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A21</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A22</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A23</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A24</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A25</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A26</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D0_NAF0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D1_NAF1</span><span class="p">),</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D2_NAF2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D3_NAF3</span><span class="p">),</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D4_NAF4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D5_NAF5</span><span class="p">),</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D6_NAF6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D7_NAF7</span><span class="p">),</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D8_NAF8</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D9_NAF9</span><span class="p">),</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D10_NAF10</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D11_NAF11</span><span class="p">),</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D12_NAF12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D13_NAF13</span><span class="p">),</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D14_NAF14</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D15_NAF15</span><span class="p">),</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D16</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D17</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D18</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D19</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D20</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D21</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D22</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D23</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D24</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D25</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D26</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D27</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D28</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D29</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D30</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D31</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WE0_FWE</span><span class="p">),</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WE1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WE2_ICIORD</span><span class="p">),</span>	<span class="cm">/* share with PCMCIA */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WE3_ICIOWR</span><span class="p">),</span>	<span class="cm">/* share with PCMCIA */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CKO</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RDWR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RD_FSC</span><span class="p">),</span>	<span class="cm">/* share with FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WAIT_PORT177</span><span class="p">),</span> <span class="cm">/* WAIT Port 90/177 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WAIT_PORT90</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCE0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCE1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FRB</span><span class="p">),</span> <span class="cm">/* FLCTL */</span>

	<span class="cm">/* IRDA */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRDA_FIRSEL</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRDA_IN</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRDA_OUT</span><span class="p">),</span>

	<span class="cm">/* ATAPI */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D9</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D10</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D13</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_D15</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_A0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_A1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_A2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_CS0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_CS1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_IOWR</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_IORD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_IORDY</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_INT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_RST</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_DIRECTION</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_EXBUF_ENB</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_IODACK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDE_IODREQ</span><span class="p">),</span>

	<span class="cm">/* RMII */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII_CRS_DV</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII_RX_ER</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII_RXD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII_RXD1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII_TX_EN</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII_TXD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII_MDC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII_TXD1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII_MDIO</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII_REF50CK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RMII_REF125CK</span><span class="p">),</span>	<span class="cm">/* for GMII */</span>

	<span class="cm">/* GEther */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_TX_CLK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_TX_EN</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ETXD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ETXD1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ETXD2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ETXD3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ETXD4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ETXD5</span><span class="p">),</span> <span class="cm">/* for GEther */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ETXD6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ETXD7</span><span class="p">),</span> <span class="cm">/* for GEther */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_COL</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_TX_ER</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_RX_CLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_RX_DV</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ERXD0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ERXD1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ERXD2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ERXD3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ERXD4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ERXD5</span><span class="p">),</span> <span class="cm">/* for GEther */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ERXD6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_ERXD7</span><span class="p">),</span> <span class="cm">/* for GEther */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_RX_ER</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_CRS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_MDC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_MDIO</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_LINK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_PHY_INT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_WOL</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ET_GTX_CLK</span><span class="p">),</span>

	<span class="cm">/* DMA0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK0</span><span class="p">),</span>

	<span class="cm">/* DMA1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK1</span><span class="p">),</span>

	<span class="cm">/* SYSC */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RESETOUTS</span><span class="p">),</span>

	<span class="cm">/* IRREM */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IROUT</span><span class="p">),</span>

	<span class="cm">/* LCDC */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDC0_SELECT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDC1_SELECT</span><span class="p">),</span>

	<span class="cm">/* SDENC */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDENC_CPG</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDENC_DV_CLKI</span><span class="p">),</span>

	<span class="cm">/* SYSC */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RESETP_PULLUP</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RESETP_PLAIN</span><span class="p">),</span>

	<span class="cm">/* DEBUG */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EDEBGREQ_PULLDOWN</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EDEBGREQ_PULLUP</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TRACEAUD_FROM_VIO</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TRACEAUD_FROM_LCDC0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TRACEAUD_FROM_MEMC</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span>	<span class="mh">0xe6050000</span><span class="p">),</span> <span class="cm">/* PORT0CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span>	<span class="mh">0xe6050001</span><span class="p">),</span> <span class="cm">/* PORT1CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span>	<span class="mh">0xe6050002</span><span class="p">),</span> <span class="cm">/* PORT2CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span>	<span class="mh">0xe6050003</span><span class="p">),</span> <span class="cm">/* PORT3CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span>	<span class="mh">0xe6050004</span><span class="p">),</span> <span class="cm">/* PORT4CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="mh">0xe6050005</span><span class="p">),</span> <span class="cm">/* PORT5CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span>	<span class="mh">0xe6050006</span><span class="p">),</span> <span class="cm">/* PORT6CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span>	<span class="mh">0xe6050007</span><span class="p">),</span> <span class="cm">/* PORT7CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span>	<span class="mh">0xe6050008</span><span class="p">),</span> <span class="cm">/* PORT8CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">9</span><span class="p">,</span>	<span class="mh">0xe6050009</span><span class="p">),</span> <span class="cm">/* PORT9CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span>	<span class="mh">0xe605000a</span><span class="p">),</span> <span class="cm">/* PORT10CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span>	<span class="mh">0xe605000b</span><span class="p">),</span> <span class="cm">/* PORT11CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span>	<span class="mh">0xe605000c</span><span class="p">),</span> <span class="cm">/* PORT12CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span>	<span class="mh">0xe605000d</span><span class="p">),</span> <span class="cm">/* PORT13CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span>	<span class="mh">0xe605000e</span><span class="p">),</span> <span class="cm">/* PORT14CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span>	<span class="mh">0xe605000f</span><span class="p">),</span> <span class="cm">/* PORT15CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span>	<span class="mh">0xe6050010</span><span class="p">),</span> <span class="cm">/* PORT16CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">17</span><span class="p">,</span>	<span class="mh">0xe6050011</span><span class="p">),</span> <span class="cm">/* PORT17CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">18</span><span class="p">,</span>	<span class="mh">0xe6050012</span><span class="p">),</span> <span class="cm">/* PORT18CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">19</span><span class="p">,</span>	<span class="mh">0xe6050013</span><span class="p">),</span> <span class="cm">/* PORT19CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">20</span><span class="p">,</span>	<span class="mh">0xe6050014</span><span class="p">),</span> <span class="cm">/* PORT20CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">21</span><span class="p">,</span>	<span class="mh">0xe6050015</span><span class="p">),</span> <span class="cm">/* PORT21CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">22</span><span class="p">,</span>	<span class="mh">0xe6050016</span><span class="p">),</span> <span class="cm">/* PORT22CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">23</span><span class="p">,</span>	<span class="mh">0xe6050017</span><span class="p">),</span> <span class="cm">/* PORT23CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">24</span><span class="p">,</span>	<span class="mh">0xe6050018</span><span class="p">),</span> <span class="cm">/* PORT24CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">25</span><span class="p">,</span>	<span class="mh">0xe6050019</span><span class="p">),</span> <span class="cm">/* PORT25CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">26</span><span class="p">,</span>	<span class="mh">0xe605001a</span><span class="p">),</span> <span class="cm">/* PORT26CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">27</span><span class="p">,</span>	<span class="mh">0xe605001b</span><span class="p">),</span> <span class="cm">/* PORT27CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">28</span><span class="p">,</span>	<span class="mh">0xe605001c</span><span class="p">),</span> <span class="cm">/* PORT28CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">29</span><span class="p">,</span>	<span class="mh">0xe605001d</span><span class="p">),</span> <span class="cm">/* PORT29CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">30</span><span class="p">,</span>	<span class="mh">0xe605001e</span><span class="p">),</span> <span class="cm">/* PORT30CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">31</span><span class="p">,</span>	<span class="mh">0xe605001f</span><span class="p">),</span> <span class="cm">/* PORT31CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span>	<span class="mh">0xe6050020</span><span class="p">),</span> <span class="cm">/* PORT32CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">33</span><span class="p">,</span>	<span class="mh">0xe6050021</span><span class="p">),</span> <span class="cm">/* PORT33CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">34</span><span class="p">,</span>	<span class="mh">0xe6050022</span><span class="p">),</span> <span class="cm">/* PORT34CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">35</span><span class="p">,</span>	<span class="mh">0xe6050023</span><span class="p">),</span> <span class="cm">/* PORT35CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">36</span><span class="p">,</span>	<span class="mh">0xe6050024</span><span class="p">),</span> <span class="cm">/* PORT36CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">37</span><span class="p">,</span>	<span class="mh">0xe6050025</span><span class="p">),</span> <span class="cm">/* PORT37CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">38</span><span class="p">,</span>	<span class="mh">0xe6050026</span><span class="p">),</span> <span class="cm">/* PORT38CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">39</span><span class="p">,</span>	<span class="mh">0xe6050027</span><span class="p">),</span> <span class="cm">/* PORT39CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">40</span><span class="p">,</span>	<span class="mh">0xe6050028</span><span class="p">),</span> <span class="cm">/* PORT40CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">41</span><span class="p">,</span>	<span class="mh">0xe6050029</span><span class="p">),</span> <span class="cm">/* PORT41CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">42</span><span class="p">,</span>	<span class="mh">0xe605002a</span><span class="p">),</span> <span class="cm">/* PORT42CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">43</span><span class="p">,</span>	<span class="mh">0xe605002b</span><span class="p">),</span> <span class="cm">/* PORT43CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">44</span><span class="p">,</span>	<span class="mh">0xe605002c</span><span class="p">),</span> <span class="cm">/* PORT44CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">45</span><span class="p">,</span>	<span class="mh">0xe605002d</span><span class="p">),</span> <span class="cm">/* PORT45CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">46</span><span class="p">,</span>	<span class="mh">0xe605002e</span><span class="p">),</span> <span class="cm">/* PORT46CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">47</span><span class="p">,</span>	<span class="mh">0xe605002f</span><span class="p">),</span> <span class="cm">/* PORT47CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">48</span><span class="p">,</span>	<span class="mh">0xe6050030</span><span class="p">),</span> <span class="cm">/* PORT48CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">49</span><span class="p">,</span>	<span class="mh">0xe6050031</span><span class="p">),</span> <span class="cm">/* PORT49CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">50</span><span class="p">,</span>	<span class="mh">0xe6050032</span><span class="p">),</span> <span class="cm">/* PORT50CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">51</span><span class="p">,</span>	<span class="mh">0xe6050033</span><span class="p">),</span> <span class="cm">/* PORT51CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">52</span><span class="p">,</span>	<span class="mh">0xe6050034</span><span class="p">),</span> <span class="cm">/* PORT52CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">53</span><span class="p">,</span>	<span class="mh">0xe6050035</span><span class="p">),</span> <span class="cm">/* PORT53CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">54</span><span class="p">,</span>	<span class="mh">0xe6050036</span><span class="p">),</span> <span class="cm">/* PORT54CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">55</span><span class="p">,</span>	<span class="mh">0xe6050037</span><span class="p">),</span> <span class="cm">/* PORT55CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">56</span><span class="p">,</span>	<span class="mh">0xe6050038</span><span class="p">),</span> <span class="cm">/* PORT56CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">57</span><span class="p">,</span>	<span class="mh">0xe6050039</span><span class="p">),</span> <span class="cm">/* PORT57CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">58</span><span class="p">,</span>	<span class="mh">0xe605003a</span><span class="p">),</span> <span class="cm">/* PORT58CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">59</span><span class="p">,</span>	<span class="mh">0xe605003b</span><span class="p">),</span> <span class="cm">/* PORT59CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">60</span><span class="p">,</span>	<span class="mh">0xe605003c</span><span class="p">),</span> <span class="cm">/* PORT60CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">61</span><span class="p">,</span>	<span class="mh">0xe605003d</span><span class="p">),</span> <span class="cm">/* PORT61CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">62</span><span class="p">,</span>	<span class="mh">0xe605003e</span><span class="p">),</span> <span class="cm">/* PORT62CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">63</span><span class="p">,</span>	<span class="mh">0xe605003f</span><span class="p">),</span> <span class="cm">/* PORT63CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">64</span><span class="p">,</span>	<span class="mh">0xe6050040</span><span class="p">),</span> <span class="cm">/* PORT64CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">65</span><span class="p">,</span>	<span class="mh">0xe6050041</span><span class="p">),</span> <span class="cm">/* PORT65CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">66</span><span class="p">,</span>	<span class="mh">0xe6050042</span><span class="p">),</span> <span class="cm">/* PORT66CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">67</span><span class="p">,</span>	<span class="mh">0xe6050043</span><span class="p">),</span> <span class="cm">/* PORT67CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">68</span><span class="p">,</span>	<span class="mh">0xe6050044</span><span class="p">),</span> <span class="cm">/* PORT68CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">69</span><span class="p">,</span>	<span class="mh">0xe6050045</span><span class="p">),</span> <span class="cm">/* PORT69CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">70</span><span class="p">,</span>	<span class="mh">0xe6050046</span><span class="p">),</span> <span class="cm">/* PORT70CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">71</span><span class="p">,</span>	<span class="mh">0xe6050047</span><span class="p">),</span> <span class="cm">/* PORT71CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">72</span><span class="p">,</span>	<span class="mh">0xe6050048</span><span class="p">),</span> <span class="cm">/* PORT72CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">73</span><span class="p">,</span>	<span class="mh">0xe6050049</span><span class="p">),</span> <span class="cm">/* PORT73CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">74</span><span class="p">,</span>	<span class="mh">0xe605004a</span><span class="p">),</span> <span class="cm">/* PORT74CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">75</span><span class="p">,</span>	<span class="mh">0xe605004b</span><span class="p">),</span> <span class="cm">/* PORT75CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">76</span><span class="p">,</span>	<span class="mh">0xe605004c</span><span class="p">),</span> <span class="cm">/* PORT76CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">77</span><span class="p">,</span>	<span class="mh">0xe605004d</span><span class="p">),</span> <span class="cm">/* PORT77CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">78</span><span class="p">,</span>	<span class="mh">0xe605004e</span><span class="p">),</span> <span class="cm">/* PORT78CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">79</span><span class="p">,</span>	<span class="mh">0xe605004f</span><span class="p">),</span> <span class="cm">/* PORT79CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">80</span><span class="p">,</span>	<span class="mh">0xe6050050</span><span class="p">),</span> <span class="cm">/* PORT80CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">81</span><span class="p">,</span>	<span class="mh">0xe6050051</span><span class="p">),</span> <span class="cm">/* PORT81CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">82</span><span class="p">,</span>	<span class="mh">0xe6050052</span><span class="p">),</span> <span class="cm">/* PORT82CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">83</span><span class="p">,</span>	<span class="mh">0xe6050053</span><span class="p">),</span> <span class="cm">/* PORT83CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">84</span><span class="p">,</span>	<span class="mh">0xe6051054</span><span class="p">),</span> <span class="cm">/* PORT84CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">85</span><span class="p">,</span>	<span class="mh">0xe6051055</span><span class="p">),</span> <span class="cm">/* PORT85CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">86</span><span class="p">,</span>	<span class="mh">0xe6051056</span><span class="p">),</span> <span class="cm">/* PORT86CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">87</span><span class="p">,</span>	<span class="mh">0xe6051057</span><span class="p">),</span> <span class="cm">/* PORT87CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">88</span><span class="p">,</span>	<span class="mh">0xe6051058</span><span class="p">),</span> <span class="cm">/* PORT88CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">89</span><span class="p">,</span>	<span class="mh">0xe6051059</span><span class="p">),</span> <span class="cm">/* PORT89CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">90</span><span class="p">,</span>	<span class="mh">0xe605105a</span><span class="p">),</span> <span class="cm">/* PORT90CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">91</span><span class="p">,</span>	<span class="mh">0xe605105b</span><span class="p">),</span> <span class="cm">/* PORT91CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">92</span><span class="p">,</span>	<span class="mh">0xe605105c</span><span class="p">),</span> <span class="cm">/* PORT92CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">93</span><span class="p">,</span>	<span class="mh">0xe605105d</span><span class="p">),</span> <span class="cm">/* PORT93CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">94</span><span class="p">,</span>	<span class="mh">0xe605105e</span><span class="p">),</span> <span class="cm">/* PORT94CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">95</span><span class="p">,</span>	<span class="mh">0xe605105f</span><span class="p">),</span> <span class="cm">/* PORT95CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">96</span><span class="p">,</span>	<span class="mh">0xe6051060</span><span class="p">),</span> <span class="cm">/* PORT96CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">97</span><span class="p">,</span>	<span class="mh">0xe6051061</span><span class="p">),</span> <span class="cm">/* PORT97CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">98</span><span class="p">,</span>	<span class="mh">0xe6051062</span><span class="p">),</span> <span class="cm">/* PORT98CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">99</span><span class="p">,</span>	<span class="mh">0xe6051063</span><span class="p">),</span> <span class="cm">/* PORT99CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">100</span><span class="p">,</span>	<span class="mh">0xe6051064</span><span class="p">),</span> <span class="cm">/* PORT100CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">101</span><span class="p">,</span>	<span class="mh">0xe6051065</span><span class="p">),</span> <span class="cm">/* PORT101CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">102</span><span class="p">,</span>	<span class="mh">0xe6051066</span><span class="p">),</span> <span class="cm">/* PORT102CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">103</span><span class="p">,</span>	<span class="mh">0xe6051067</span><span class="p">),</span> <span class="cm">/* PORT103CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">104</span><span class="p">,</span>	<span class="mh">0xe6051068</span><span class="p">),</span> <span class="cm">/* PORT104CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">105</span><span class="p">,</span>	<span class="mh">0xe6051069</span><span class="p">),</span> <span class="cm">/* PORT105CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">106</span><span class="p">,</span>	<span class="mh">0xe605106a</span><span class="p">),</span> <span class="cm">/* PORT106CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">107</span><span class="p">,</span>	<span class="mh">0xe605106b</span><span class="p">),</span> <span class="cm">/* PORT107CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">108</span><span class="p">,</span>	<span class="mh">0xe605106c</span><span class="p">),</span> <span class="cm">/* PORT108CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">109</span><span class="p">,</span>	<span class="mh">0xe605106d</span><span class="p">),</span> <span class="cm">/* PORT109CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">110</span><span class="p">,</span>	<span class="mh">0xe605106e</span><span class="p">),</span> <span class="cm">/* PORT110CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">111</span><span class="p">,</span>	<span class="mh">0xe605106f</span><span class="p">),</span> <span class="cm">/* PORT111CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">112</span><span class="p">,</span>	<span class="mh">0xe6051070</span><span class="p">),</span> <span class="cm">/* PORT112CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">113</span><span class="p">,</span>	<span class="mh">0xe6051071</span><span class="p">),</span> <span class="cm">/* PORT113CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">114</span><span class="p">,</span>	<span class="mh">0xe6051072</span><span class="p">),</span> <span class="cm">/* PORT114CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">115</span><span class="p">,</span>	<span class="mh">0xe6052073</span><span class="p">),</span> <span class="cm">/* PORT115CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">116</span><span class="p">,</span>	<span class="mh">0xe6052074</span><span class="p">),</span> <span class="cm">/* PORT116CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">117</span><span class="p">,</span>	<span class="mh">0xe6052075</span><span class="p">),</span> <span class="cm">/* PORT117CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">118</span><span class="p">,</span>	<span class="mh">0xe6052076</span><span class="p">),</span> <span class="cm">/* PORT118CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">119</span><span class="p">,</span>	<span class="mh">0xe6052077</span><span class="p">),</span> <span class="cm">/* PORT119CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">120</span><span class="p">,</span>	<span class="mh">0xe6052078</span><span class="p">),</span> <span class="cm">/* PORT120CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">121</span><span class="p">,</span>	<span class="mh">0xe6052079</span><span class="p">),</span> <span class="cm">/* PORT121CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">122</span><span class="p">,</span>	<span class="mh">0xe605207a</span><span class="p">),</span> <span class="cm">/* PORT122CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">123</span><span class="p">,</span>	<span class="mh">0xe605207b</span><span class="p">),</span> <span class="cm">/* PORT123CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">124</span><span class="p">,</span>	<span class="mh">0xe605207c</span><span class="p">),</span> <span class="cm">/* PORT124CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">125</span><span class="p">,</span>	<span class="mh">0xe605207d</span><span class="p">),</span> <span class="cm">/* PORT125CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">126</span><span class="p">,</span>	<span class="mh">0xe605207e</span><span class="p">),</span> <span class="cm">/* PORT126CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">127</span><span class="p">,</span>	<span class="mh">0xe605207f</span><span class="p">),</span> <span class="cm">/* PORT127CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">128</span><span class="p">,</span>	<span class="mh">0xe6052080</span><span class="p">),</span> <span class="cm">/* PORT128CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">129</span><span class="p">,</span>	<span class="mh">0xe6052081</span><span class="p">),</span> <span class="cm">/* PORT129CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">130</span><span class="p">,</span>	<span class="mh">0xe6052082</span><span class="p">),</span> <span class="cm">/* PORT130CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">131</span><span class="p">,</span>	<span class="mh">0xe6052083</span><span class="p">),</span> <span class="cm">/* PORT131CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">132</span><span class="p">,</span>	<span class="mh">0xe6052084</span><span class="p">),</span> <span class="cm">/* PORT132CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">133</span><span class="p">,</span>	<span class="mh">0xe6052085</span><span class="p">),</span> <span class="cm">/* PORT133CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">134</span><span class="p">,</span>	<span class="mh">0xe6052086</span><span class="p">),</span> <span class="cm">/* PORT134CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">135</span><span class="p">,</span>	<span class="mh">0xe6052087</span><span class="p">),</span> <span class="cm">/* PORT135CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">136</span><span class="p">,</span>	<span class="mh">0xe6052088</span><span class="p">),</span> <span class="cm">/* PORT136CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">137</span><span class="p">,</span>	<span class="mh">0xe6052089</span><span class="p">),</span> <span class="cm">/* PORT137CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">138</span><span class="p">,</span>	<span class="mh">0xe605208a</span><span class="p">),</span> <span class="cm">/* PORT138CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">139</span><span class="p">,</span>	<span class="mh">0xe605208b</span><span class="p">),</span> <span class="cm">/* PORT139CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">140</span><span class="p">,</span>	<span class="mh">0xe605208c</span><span class="p">),</span> <span class="cm">/* PORT140CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">141</span><span class="p">,</span>	<span class="mh">0xe605208d</span><span class="p">),</span> <span class="cm">/* PORT141CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">142</span><span class="p">,</span>	<span class="mh">0xe605208e</span><span class="p">),</span> <span class="cm">/* PORT142CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">143</span><span class="p">,</span>	<span class="mh">0xe605208f</span><span class="p">),</span> <span class="cm">/* PORT143CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">144</span><span class="p">,</span>	<span class="mh">0xe6052090</span><span class="p">),</span> <span class="cm">/* PORT144CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">145</span><span class="p">,</span>	<span class="mh">0xe6052091</span><span class="p">),</span> <span class="cm">/* PORT145CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">146</span><span class="p">,</span>	<span class="mh">0xe6052092</span><span class="p">),</span> <span class="cm">/* PORT146CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">147</span><span class="p">,</span>	<span class="mh">0xe6052093</span><span class="p">),</span> <span class="cm">/* PORT147CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">148</span><span class="p">,</span>	<span class="mh">0xe6052094</span><span class="p">),</span> <span class="cm">/* PORT148CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">149</span><span class="p">,</span>	<span class="mh">0xe6052095</span><span class="p">),</span> <span class="cm">/* PORT149CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">150</span><span class="p">,</span>	<span class="mh">0xe6052096</span><span class="p">),</span> <span class="cm">/* PORT150CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">151</span><span class="p">,</span>	<span class="mh">0xe6052097</span><span class="p">),</span> <span class="cm">/* PORT151CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">152</span><span class="p">,</span>	<span class="mh">0xe6052098</span><span class="p">),</span> <span class="cm">/* PORT152CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">153</span><span class="p">,</span>	<span class="mh">0xe6052099</span><span class="p">),</span> <span class="cm">/* PORT153CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">154</span><span class="p">,</span>	<span class="mh">0xe605209a</span><span class="p">),</span> <span class="cm">/* PORT154CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">155</span><span class="p">,</span>	<span class="mh">0xe605209b</span><span class="p">),</span> <span class="cm">/* PORT155CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">156</span><span class="p">,</span>	<span class="mh">0xe605209c</span><span class="p">),</span> <span class="cm">/* PORT156CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">157</span><span class="p">,</span>	<span class="mh">0xe605209d</span><span class="p">),</span> <span class="cm">/* PORT157CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">158</span><span class="p">,</span>	<span class="mh">0xe605209e</span><span class="p">),</span> <span class="cm">/* PORT158CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">159</span><span class="p">,</span>	<span class="mh">0xe605209f</span><span class="p">),</span> <span class="cm">/* PORT159CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">160</span><span class="p">,</span>	<span class="mh">0xe60520a0</span><span class="p">),</span> <span class="cm">/* PORT160CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">161</span><span class="p">,</span>	<span class="mh">0xe60520a1</span><span class="p">),</span> <span class="cm">/* PORT161CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">162</span><span class="p">,</span>	<span class="mh">0xe60520a2</span><span class="p">),</span> <span class="cm">/* PORT162CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">163</span><span class="p">,</span>	<span class="mh">0xe60520a3</span><span class="p">),</span> <span class="cm">/* PORT163CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">164</span><span class="p">,</span>	<span class="mh">0xe60520a4</span><span class="p">),</span> <span class="cm">/* PORT164CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">165</span><span class="p">,</span>	<span class="mh">0xe60520a5</span><span class="p">),</span> <span class="cm">/* PORT165CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">166</span><span class="p">,</span>	<span class="mh">0xe60520a6</span><span class="p">),</span> <span class="cm">/* PORT166CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">167</span><span class="p">,</span>	<span class="mh">0xe60520a7</span><span class="p">),</span> <span class="cm">/* PORT167CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">168</span><span class="p">,</span>	<span class="mh">0xe60520a8</span><span class="p">),</span> <span class="cm">/* PORT168CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">169</span><span class="p">,</span>	<span class="mh">0xe60520a9</span><span class="p">),</span> <span class="cm">/* PORT169CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">170</span><span class="p">,</span>	<span class="mh">0xe60520aa</span><span class="p">),</span> <span class="cm">/* PORT170CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">171</span><span class="p">,</span>	<span class="mh">0xe60520ab</span><span class="p">),</span> <span class="cm">/* PORT171CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">172</span><span class="p">,</span>	<span class="mh">0xe60520ac</span><span class="p">),</span> <span class="cm">/* PORT172CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">173</span><span class="p">,</span>	<span class="mh">0xe60520ad</span><span class="p">),</span> <span class="cm">/* PORT173CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">174</span><span class="p">,</span>	<span class="mh">0xe60520ae</span><span class="p">),</span> <span class="cm">/* PORT174CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">175</span><span class="p">,</span>	<span class="mh">0xe60520af</span><span class="p">),</span> <span class="cm">/* PORT175CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">176</span><span class="p">,</span>	<span class="mh">0xe60520b0</span><span class="p">),</span> <span class="cm">/* PORT176CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">177</span><span class="p">,</span>	<span class="mh">0xe60520b1</span><span class="p">),</span> <span class="cm">/* PORT177CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">178</span><span class="p">,</span>	<span class="mh">0xe60520b2</span><span class="p">),</span> <span class="cm">/* PORT178CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">179</span><span class="p">,</span>	<span class="mh">0xe60520b3</span><span class="p">),</span> <span class="cm">/* PORT179CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">180</span><span class="p">,</span>	<span class="mh">0xe60520b4</span><span class="p">),</span> <span class="cm">/* PORT180CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">181</span><span class="p">,</span>	<span class="mh">0xe60520b5</span><span class="p">),</span> <span class="cm">/* PORT181CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">182</span><span class="p">,</span>	<span class="mh">0xe60520b6</span><span class="p">),</span> <span class="cm">/* PORT182CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">183</span><span class="p">,</span>	<span class="mh">0xe60520b7</span><span class="p">),</span> <span class="cm">/* PORT183CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">184</span><span class="p">,</span>	<span class="mh">0xe60520b8</span><span class="p">),</span> <span class="cm">/* PORT184CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">185</span><span class="p">,</span>	<span class="mh">0xe60520b9</span><span class="p">),</span> <span class="cm">/* PORT185CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">186</span><span class="p">,</span>	<span class="mh">0xe60520ba</span><span class="p">),</span> <span class="cm">/* PORT186CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">187</span><span class="p">,</span>	<span class="mh">0xe60520bb</span><span class="p">),</span> <span class="cm">/* PORT187CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">188</span><span class="p">,</span>	<span class="mh">0xe60520bc</span><span class="p">),</span> <span class="cm">/* PORT188CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">189</span><span class="p">,</span>	<span class="mh">0xe60520bd</span><span class="p">),</span> <span class="cm">/* PORT189CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">190</span><span class="p">,</span>	<span class="mh">0xe60520be</span><span class="p">),</span> <span class="cm">/* PORT190CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">191</span><span class="p">,</span>	<span class="mh">0xe60520bf</span><span class="p">),</span> <span class="cm">/* PORT191CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">192</span><span class="p">,</span>	<span class="mh">0xe60520c0</span><span class="p">),</span> <span class="cm">/* PORT192CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">193</span><span class="p">,</span>	<span class="mh">0xe60520c1</span><span class="p">),</span> <span class="cm">/* PORT193CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">194</span><span class="p">,</span>	<span class="mh">0xe60520c2</span><span class="p">),</span> <span class="cm">/* PORT194CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">195</span><span class="p">,</span>	<span class="mh">0xe60520c3</span><span class="p">),</span> <span class="cm">/* PORT195CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">196</span><span class="p">,</span>	<span class="mh">0xe60520c4</span><span class="p">),</span> <span class="cm">/* PORT196CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">197</span><span class="p">,</span>	<span class="mh">0xe60520c5</span><span class="p">),</span> <span class="cm">/* PORT197CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">198</span><span class="p">,</span>	<span class="mh">0xe60520c6</span><span class="p">),</span> <span class="cm">/* PORT198CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">199</span><span class="p">,</span>	<span class="mh">0xe60520c7</span><span class="p">),</span> <span class="cm">/* PORT199CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">200</span><span class="p">,</span>	<span class="mh">0xe60520c8</span><span class="p">),</span> <span class="cm">/* PORT200CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">201</span><span class="p">,</span>	<span class="mh">0xe60520c9</span><span class="p">),</span> <span class="cm">/* PORT201CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">202</span><span class="p">,</span>	<span class="mh">0xe60520ca</span><span class="p">),</span> <span class="cm">/* PORT202CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">203</span><span class="p">,</span>	<span class="mh">0xe60520cb</span><span class="p">),</span> <span class="cm">/* PORT203CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">204</span><span class="p">,</span>	<span class="mh">0xe60520cc</span><span class="p">),</span> <span class="cm">/* PORT204CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">205</span><span class="p">,</span>	<span class="mh">0xe60520cd</span><span class="p">),</span> <span class="cm">/* PORT205CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">206</span><span class="p">,</span>	<span class="mh">0xe60520ce</span><span class="p">),</span> <span class="cm">/* PORT206CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">207</span><span class="p">,</span>	<span class="mh">0xe60520cf</span><span class="p">),</span> <span class="cm">/* PORT207CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">208</span><span class="p">,</span>	<span class="mh">0xe60520d0</span><span class="p">),</span> <span class="cm">/* PORT208CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">209</span><span class="p">,</span>	<span class="mh">0xe60520d1</span><span class="p">),</span> <span class="cm">/* PORT209CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">210</span><span class="p">,</span>	<span class="mh">0xe60530d2</span><span class="p">),</span> <span class="cm">/* PORT210CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">211</span><span class="p">,</span>	<span class="mh">0xe60530d3</span><span class="p">),</span> <span class="cm">/* PORT211CR */</span>

	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;MSEL1CR&quot;</span><span class="p">,</span> <span class="mh">0xe605800c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">MSEL1CR_31_0</span><span class="p">,</span>	<span class="n">MSEL1CR_31_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_30_0</span><span class="p">,</span>	<span class="n">MSEL1CR_30_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_29_0</span><span class="p">,</span>	<span class="n">MSEL1CR_29_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_28_0</span><span class="p">,</span>	<span class="n">MSEL1CR_28_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_27_0</span><span class="p">,</span>	<span class="n">MSEL1CR_27_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_26_0</span><span class="p">,</span>	<span class="n">MSEL1CR_26_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL1CR_16_0</span><span class="p">,</span>	<span class="n">MSEL1CR_16_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_15_0</span><span class="p">,</span>	<span class="n">MSEL1CR_15_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_14_0</span><span class="p">,</span>	<span class="n">MSEL1CR_14_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_13_0</span><span class="p">,</span>	<span class="n">MSEL1CR_13_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_12_0</span><span class="p">,</span>	<span class="n">MSEL1CR_12_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL1CR_9_0</span><span class="p">,</span>	<span class="n">MSEL1CR_9_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL1CR_7_0</span><span class="p">,</span>	<span class="n">MSEL1CR_7_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_6_0</span><span class="p">,</span>	<span class="n">MSEL1CR_6_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_5_0</span><span class="p">,</span>	<span class="n">MSEL1CR_5_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_4_0</span><span class="p">,</span>	<span class="n">MSEL1CR_4_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_3_0</span><span class="p">,</span>	<span class="n">MSEL1CR_3_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_2_0</span><span class="p">,</span>	<span class="n">MSEL1CR_2_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL1CR_0_0</span><span class="p">,</span>	<span class="n">MSEL1CR_0_1</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;MSEL3CR&quot;</span><span class="p">,</span> <span class="mh">0xE6058020</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_15_0</span><span class="p">,</span>	<span class="n">MSEL3CR_15_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_6_0</span><span class="p">,</span>	<span class="n">MSEL3CR_6_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;MSEL4CR&quot;</span><span class="p">,</span> <span class="mh">0xE6058024</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_19_0</span><span class="p">,</span>	<span class="n">MSEL4CR_19_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_18_0</span><span class="p">,</span>	<span class="n">MSEL4CR_18_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_15_0</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_10_0</span><span class="p">,</span>	<span class="n">MSEL4CR_10_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_6_0</span><span class="p">,</span>	<span class="n">MSEL4CR_6_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_4_0</span><span class="p">,</span>	<span class="n">MSEL4CR_4_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_1_0</span><span class="p">,</span>	<span class="n">MSEL4CR_1_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;MSEL5CR&quot;</span><span class="p">,</span> <span class="mh">0xE6058028</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">MSEL5CR_31_0</span><span class="p">,</span>	<span class="n">MSEL5CR_31_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_30_0</span><span class="p">,</span>	<span class="n">MSEL5CR_30_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_29_0</span><span class="p">,</span>	<span class="n">MSEL5CR_29_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL5CR_27_0</span><span class="p">,</span>	<span class="n">MSEL5CR_27_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL5CR_25_0</span><span class="p">,</span>	<span class="n">MSEL5CR_25_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL5CR_23_0</span><span class="p">,</span>	<span class="n">MSEL5CR_23_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL5CR_21_0</span><span class="p">,</span>	<span class="n">MSEL5CR_21_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL5CR_19_0</span><span class="p">,</span>	<span class="n">MSEL5CR_19_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL5CR_17_0</span><span class="p">,</span>	<span class="n">MSEL5CR_17_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL5CR_15_0</span><span class="p">,</span>	<span class="n">MSEL5CR_15_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_14_0</span><span class="p">,</span>	<span class="n">MSEL5CR_14_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_13_0</span><span class="p">,</span>	<span class="n">MSEL5CR_13_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_12_0</span><span class="p">,</span>	<span class="n">MSEL5CR_12_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_11_0</span><span class="p">,</span>	<span class="n">MSEL5CR_11_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_10_0</span><span class="p">,</span>	<span class="n">MSEL5CR_10_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL5CR_8_0</span><span class="p">,</span>	<span class="n">MSEL5CR_8_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_7_0</span><span class="p">,</span>	<span class="n">MSEL5CR_7_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_6_0</span><span class="p">,</span>	<span class="n">MSEL5CR_6_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_5_0</span><span class="p">,</span>	<span class="n">MSEL5CR_5_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_4_0</span><span class="p">,</span>	<span class="n">MSEL5CR_4_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_3_0</span><span class="p">,</span>	<span class="n">MSEL5CR_3_1</span><span class="p">,</span>
			<span class="n">MSEL5CR_2_0</span><span class="p">,</span>	<span class="n">MSEL5CR_2_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL5CR_0_0</span><span class="p">,</span>	<span class="n">MSEL5CR_0_1</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTL031_000DR&quot;</span><span class="p">,</span> <span class="mh">0xe6054800</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT31_DATA</span><span class="p">,</span>	<span class="n">PORT30_DATA</span><span class="p">,</span>	<span class="n">PORT29_DATA</span><span class="p">,</span>	<span class="n">PORT28_DATA</span><span class="p">,</span>
		<span class="n">PORT27_DATA</span><span class="p">,</span>	<span class="n">PORT26_DATA</span><span class="p">,</span>	<span class="n">PORT25_DATA</span><span class="p">,</span>	<span class="n">PORT24_DATA</span><span class="p">,</span>
		<span class="n">PORT23_DATA</span><span class="p">,</span>	<span class="n">PORT22_DATA</span><span class="p">,</span>	<span class="n">PORT21_DATA</span><span class="p">,</span>	<span class="n">PORT20_DATA</span><span class="p">,</span>
		<span class="n">PORT19_DATA</span><span class="p">,</span>	<span class="n">PORT18_DATA</span><span class="p">,</span>	<span class="n">PORT17_DATA</span><span class="p">,</span>	<span class="n">PORT16_DATA</span><span class="p">,</span>
		<span class="n">PORT15_DATA</span><span class="p">,</span>	<span class="n">PORT14_DATA</span><span class="p">,</span>	<span class="n">PORT13_DATA</span><span class="p">,</span>	<span class="n">PORT12_DATA</span><span class="p">,</span>
		<span class="n">PORT11_DATA</span><span class="p">,</span>	<span class="n">PORT10_DATA</span><span class="p">,</span>	<span class="n">PORT9_DATA</span><span class="p">,</span>	<span class="n">PORT8_DATA</span><span class="p">,</span>
		<span class="n">PORT7_DATA</span><span class="p">,</span>	<span class="n">PORT6_DATA</span><span class="p">,</span>	<span class="n">PORT5_DATA</span><span class="p">,</span>	<span class="n">PORT4_DATA</span><span class="p">,</span>
		<span class="n">PORT3_DATA</span><span class="p">,</span>	<span class="n">PORT2_DATA</span><span class="p">,</span>	<span class="n">PORT1_DATA</span><span class="p">,</span>	<span class="n">PORT0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTL063_032DR&quot;</span><span class="p">,</span> <span class="mh">0xe6054804</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT63_DATA</span><span class="p">,</span>	<span class="n">PORT62_DATA</span><span class="p">,</span>	<span class="n">PORT61_DATA</span><span class="p">,</span>	<span class="n">PORT60_DATA</span><span class="p">,</span>
		<span class="n">PORT59_DATA</span><span class="p">,</span>	<span class="n">PORT58_DATA</span><span class="p">,</span>	<span class="n">PORT57_DATA</span><span class="p">,</span>	<span class="n">PORT56_DATA</span><span class="p">,</span>
		<span class="n">PORT55_DATA</span><span class="p">,</span>	<span class="n">PORT54_DATA</span><span class="p">,</span>	<span class="n">PORT53_DATA</span><span class="p">,</span>	<span class="n">PORT52_DATA</span><span class="p">,</span>
		<span class="n">PORT51_DATA</span><span class="p">,</span>	<span class="n">PORT50_DATA</span><span class="p">,</span>	<span class="n">PORT49_DATA</span><span class="p">,</span>	<span class="n">PORT48_DATA</span><span class="p">,</span>
		<span class="n">PORT47_DATA</span><span class="p">,</span>	<span class="n">PORT46_DATA</span><span class="p">,</span>	<span class="n">PORT45_DATA</span><span class="p">,</span>	<span class="n">PORT44_DATA</span><span class="p">,</span>
		<span class="n">PORT43_DATA</span><span class="p">,</span>	<span class="n">PORT42_DATA</span><span class="p">,</span>	<span class="n">PORT41_DATA</span><span class="p">,</span>	<span class="n">PORT40_DATA</span><span class="p">,</span>
		<span class="n">PORT39_DATA</span><span class="p">,</span>	<span class="n">PORT38_DATA</span><span class="p">,</span>	<span class="n">PORT37_DATA</span><span class="p">,</span>	<span class="n">PORT36_DATA</span><span class="p">,</span>
		<span class="n">PORT35_DATA</span><span class="p">,</span>	<span class="n">PORT34_DATA</span><span class="p">,</span>	<span class="n">PORT33_DATA</span><span class="p">,</span>	<span class="n">PORT32_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTL095_064DR&quot;</span><span class="p">,</span> <span class="mh">0xe6054808</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PORT83_DATA</span><span class="p">,</span>	<span class="n">PORT82_DATA</span><span class="p">,</span>	<span class="n">PORT81_DATA</span><span class="p">,</span>	<span class="n">PORT80_DATA</span><span class="p">,</span>
		<span class="n">PORT79_DATA</span><span class="p">,</span>	<span class="n">PORT78_DATA</span><span class="p">,</span>	<span class="n">PORT77_DATA</span><span class="p">,</span>	<span class="n">PORT76_DATA</span><span class="p">,</span>
		<span class="n">PORT75_DATA</span><span class="p">,</span>	<span class="n">PORT74_DATA</span><span class="p">,</span>	<span class="n">PORT73_DATA</span><span class="p">,</span>	<span class="n">PORT72_DATA</span><span class="p">,</span>
		<span class="n">PORT71_DATA</span><span class="p">,</span>	<span class="n">PORT70_DATA</span><span class="p">,</span>	<span class="n">PORT69_DATA</span><span class="p">,</span>	<span class="n">PORT68_DATA</span><span class="p">,</span>
		<span class="n">PORT67_DATA</span><span class="p">,</span>	<span class="n">PORT66_DATA</span><span class="p">,</span>	<span class="n">PORT65_DATA</span><span class="p">,</span>	<span class="n">PORT64_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTD095_064DR&quot;</span><span class="p">,</span> <span class="mh">0xe6055808</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT95_DATA</span><span class="p">,</span>	<span class="n">PORT94_DATA</span><span class="p">,</span>	<span class="n">PORT93_DATA</span><span class="p">,</span>	<span class="n">PORT92_DATA</span><span class="p">,</span>
		<span class="n">PORT91_DATA</span><span class="p">,</span>	<span class="n">PORT90_DATA</span><span class="p">,</span>	<span class="n">PORT89_DATA</span><span class="p">,</span>	<span class="n">PORT88_DATA</span><span class="p">,</span>
		<span class="n">PORT87_DATA</span><span class="p">,</span>	<span class="n">PORT86_DATA</span><span class="p">,</span>	<span class="n">PORT85_DATA</span><span class="p">,</span>	<span class="n">PORT84_DATA</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTD127_096DR&quot;</span><span class="p">,</span> <span class="mh">0xe605580c</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span>		<span class="n">PORT114_DATA</span><span class="p">,</span>	<span class="n">PORT113_DATA</span><span class="p">,</span>	<span class="n">PORT112_DATA</span><span class="p">,</span>
		<span class="n">PORT111_DATA</span><span class="p">,</span>	<span class="n">PORT110_DATA</span><span class="p">,</span>	<span class="n">PORT109_DATA</span><span class="p">,</span>	<span class="n">PORT108_DATA</span><span class="p">,</span>
		<span class="n">PORT107_DATA</span><span class="p">,</span>	<span class="n">PORT106_DATA</span><span class="p">,</span>	<span class="n">PORT105_DATA</span><span class="p">,</span>	<span class="n">PORT104_DATA</span><span class="p">,</span>
		<span class="n">PORT103_DATA</span><span class="p">,</span>	<span class="n">PORT102_DATA</span><span class="p">,</span>	<span class="n">PORT101_DATA</span><span class="p">,</span>	<span class="n">PORT100_DATA</span><span class="p">,</span>
		<span class="n">PORT99_DATA</span><span class="p">,</span>	<span class="n">PORT98_DATA</span><span class="p">,</span>	<span class="n">PORT97_DATA</span><span class="p">,</span>	<span class="n">PORT96_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR127_096DR&quot;</span><span class="p">,</span> <span class="mh">0xe605680C</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT127_DATA</span><span class="p">,</span>	<span class="n">PORT126_DATA</span><span class="p">,</span>	<span class="n">PORT125_DATA</span><span class="p">,</span>	<span class="n">PORT124_DATA</span><span class="p">,</span>
		<span class="n">PORT123_DATA</span><span class="p">,</span>	<span class="n">PORT122_DATA</span><span class="p">,</span>	<span class="n">PORT121_DATA</span><span class="p">,</span>	<span class="n">PORT120_DATA</span><span class="p">,</span>
		<span class="n">PORT119_DATA</span><span class="p">,</span>	<span class="n">PORT118_DATA</span><span class="p">,</span>	<span class="n">PORT117_DATA</span><span class="p">,</span>	<span class="n">PORT116_DATA</span><span class="p">,</span>
		<span class="n">PORT115_DATA</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR159_128DR&quot;</span><span class="p">,</span> <span class="mh">0xe6056810</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT159_DATA</span><span class="p">,</span>	<span class="n">PORT158_DATA</span><span class="p">,</span>	<span class="n">PORT157_DATA</span><span class="p">,</span>	<span class="n">PORT156_DATA</span><span class="p">,</span>
		<span class="n">PORT155_DATA</span><span class="p">,</span>	<span class="n">PORT154_DATA</span><span class="p">,</span>	<span class="n">PORT153_DATA</span><span class="p">,</span>	<span class="n">PORT152_DATA</span><span class="p">,</span>
		<span class="n">PORT151_DATA</span><span class="p">,</span>	<span class="n">PORT150_DATA</span><span class="p">,</span>	<span class="n">PORT149_DATA</span><span class="p">,</span>	<span class="n">PORT148_DATA</span><span class="p">,</span>
		<span class="n">PORT147_DATA</span><span class="p">,</span>	<span class="n">PORT146_DATA</span><span class="p">,</span>	<span class="n">PORT145_DATA</span><span class="p">,</span>	<span class="n">PORT144_DATA</span><span class="p">,</span>
		<span class="n">PORT143_DATA</span><span class="p">,</span>	<span class="n">PORT142_DATA</span><span class="p">,</span>	<span class="n">PORT141_DATA</span><span class="p">,</span>	<span class="n">PORT140_DATA</span><span class="p">,</span>
		<span class="n">PORT139_DATA</span><span class="p">,</span>	<span class="n">PORT138_DATA</span><span class="p">,</span>	<span class="n">PORT137_DATA</span><span class="p">,</span>	<span class="n">PORT136_DATA</span><span class="p">,</span>
		<span class="n">PORT135_DATA</span><span class="p">,</span>	<span class="n">PORT134_DATA</span><span class="p">,</span>	<span class="n">PORT133_DATA</span><span class="p">,</span>	<span class="n">PORT132_DATA</span><span class="p">,</span>
		<span class="n">PORT131_DATA</span><span class="p">,</span>	<span class="n">PORT130_DATA</span><span class="p">,</span>	<span class="n">PORT129_DATA</span><span class="p">,</span>	<span class="n">PORT128_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR191_160DR&quot;</span><span class="p">,</span> <span class="mh">0xe6056814</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT191_DATA</span><span class="p">,</span>	<span class="n">PORT190_DATA</span><span class="p">,</span>	<span class="n">PORT189_DATA</span><span class="p">,</span>	<span class="n">PORT188_DATA</span><span class="p">,</span>
		<span class="n">PORT187_DATA</span><span class="p">,</span>	<span class="n">PORT186_DATA</span><span class="p">,</span>	<span class="n">PORT185_DATA</span><span class="p">,</span>	<span class="n">PORT184_DATA</span><span class="p">,</span>
		<span class="n">PORT183_DATA</span><span class="p">,</span>	<span class="n">PORT182_DATA</span><span class="p">,</span>	<span class="n">PORT181_DATA</span><span class="p">,</span>	<span class="n">PORT180_DATA</span><span class="p">,</span>
		<span class="n">PORT179_DATA</span><span class="p">,</span>	<span class="n">PORT178_DATA</span><span class="p">,</span>	<span class="n">PORT177_DATA</span><span class="p">,</span>	<span class="n">PORT176_DATA</span><span class="p">,</span>
		<span class="n">PORT175_DATA</span><span class="p">,</span>	<span class="n">PORT174_DATA</span><span class="p">,</span>	<span class="n">PORT173_DATA</span><span class="p">,</span>	<span class="n">PORT172_DATA</span><span class="p">,</span>
		<span class="n">PORT171_DATA</span><span class="p">,</span>	<span class="n">PORT170_DATA</span><span class="p">,</span>	<span class="n">PORT169_DATA</span><span class="p">,</span>	<span class="n">PORT168_DATA</span><span class="p">,</span>
		<span class="n">PORT167_DATA</span><span class="p">,</span>	<span class="n">PORT166_DATA</span><span class="p">,</span>	<span class="n">PORT165_DATA</span><span class="p">,</span>	<span class="n">PORT164_DATA</span><span class="p">,</span>
		<span class="n">PORT163_DATA</span><span class="p">,</span>	<span class="n">PORT162_DATA</span><span class="p">,</span>	<span class="n">PORT161_DATA</span><span class="p">,</span>	<span class="n">PORT160_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR223_192DR&quot;</span><span class="p">,</span> <span class="mh">0xe6056818</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>				<span class="n">PORT209_DATA</span><span class="p">,</span>	<span class="n">PORT208_DATA</span><span class="p">,</span>
		<span class="n">PORT207_DATA</span><span class="p">,</span>	<span class="n">PORT206_DATA</span><span class="p">,</span>	<span class="n">PORT205_DATA</span><span class="p">,</span>	<span class="n">PORT204_DATA</span><span class="p">,</span>
		<span class="n">PORT203_DATA</span><span class="p">,</span>	<span class="n">PORT202_DATA</span><span class="p">,</span>	<span class="n">PORT201_DATA</span><span class="p">,</span>	<span class="n">PORT200_DATA</span><span class="p">,</span>
		<span class="n">PORT199_DATA</span><span class="p">,</span>	<span class="n">PORT198_DATA</span><span class="p">,</span>	<span class="n">PORT197_DATA</span><span class="p">,</span>	<span class="n">PORT196_DATA</span><span class="p">,</span>
		<span class="n">PORT195_DATA</span><span class="p">,</span>	<span class="n">PORT194_DATA</span><span class="p">,</span>	<span class="n">PORT193_DATA</span><span class="p">,</span>	<span class="n">PORT192_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTU223_192DR&quot;</span><span class="p">,</span> <span class="mh">0xe6057818</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PORT211_DATA</span><span class="p">,</span>	<span class="n">PORT210_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_irq</span> <span class="n">pinmux_irqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0200</span><span class="p">),</span> <span class="n">PORT2_FN0</span><span class="p">,</span>	 <span class="n">PORT13_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ0A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0220</span><span class="p">),</span> <span class="n">PORT20_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ1A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0240</span><span class="p">),</span> <span class="n">PORT11_FN0</span><span class="p">,</span>	 <span class="n">PORT12_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ2A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0260</span><span class="p">),</span> <span class="n">PORT10_FN0</span><span class="p">,</span>	 <span class="n">PORT14_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ3A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0280</span><span class="p">),</span> <span class="n">PORT15_FN0</span><span class="p">,</span>	 <span class="n">PORT172_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ4A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x02A0</span><span class="p">),</span> <span class="n">PORT0_FN0</span><span class="p">,</span>	 <span class="n">PORT1_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ5A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x02C0</span><span class="p">),</span> <span class="n">PORT121_FN0</span><span class="p">,</span> <span class="n">PORT173_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ6A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x02E0</span><span class="p">),</span> <span class="n">PORT120_FN0</span><span class="p">,</span> <span class="n">PORT209_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ7A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0300</span><span class="p">),</span> <span class="n">PORT119_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ8A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0320</span><span class="p">),</span> <span class="n">PORT118_FN0</span><span class="p">,</span> <span class="n">PORT210_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ9A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0340</span><span class="p">),</span> <span class="n">PORT19_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ10A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0360</span><span class="p">),</span> <span class="n">PORT104_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ11A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0380</span><span class="p">),</span> <span class="n">PORT42_FN0</span><span class="p">,</span>	 <span class="n">PORT97_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ12A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x03A0</span><span class="p">),</span> <span class="n">PORT64_FN0</span><span class="p">,</span>	 <span class="n">PORT98_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ13A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x03C0</span><span class="p">),</span> <span class="n">PORT63_FN0</span><span class="p">,</span>	 <span class="n">PORT99_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ14A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x03E0</span><span class="p">),</span> <span class="n">PORT62_FN0</span><span class="p">,</span>	 <span class="n">PORT100_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ15A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x3200</span><span class="p">),</span> <span class="n">PORT68_FN0</span><span class="p">,</span>	 <span class="n">PORT211_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ16A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x3220</span><span class="p">),</span> <span class="n">PORT69_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ17A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x3240</span><span class="p">),</span> <span class="n">PORT70_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ18A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x3260</span><span class="p">),</span> <span class="n">PORT71_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ19A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x3280</span><span class="p">),</span> <span class="n">PORT67_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ20A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x32A0</span><span class="p">),</span> <span class="n">PORT202_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ21A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x32C0</span><span class="p">),</span> <span class="n">PORT95_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ22A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x32E0</span><span class="p">),</span> <span class="n">PORT96_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ23A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x3300</span><span class="p">),</span> <span class="n">PORT180_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ24A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x3320</span><span class="p">),</span> <span class="n">PORT38_FN0</span><span class="p">),</span>		<span class="cm">/* IRQ25A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x3340</span><span class="p">),</span> <span class="n">PORT58_FN0</span><span class="p">,</span>	 <span class="n">PORT81_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ26A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x3360</span><span class="p">),</span> <span class="n">PORT57_FN0</span><span class="p">,</span>	 <span class="n">PORT168_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ27A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x3380</span><span class="p">),</span> <span class="n">PORT56_FN0</span><span class="p">,</span>	 <span class="n">PORT169_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ28A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x33A0</span><span class="p">),</span> <span class="n">PORT50_FN0</span><span class="p">,</span>	 <span class="n">PORT170_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ29A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x33C0</span><span class="p">),</span> <span class="n">PORT49_FN0</span><span class="p">,</span>	 <span class="n">PORT171_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ30A */</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x33E0</span><span class="p">),</span> <span class="n">PORT41_FN0</span><span class="p">,</span>	 <span class="n">PORT167_FN0</span><span class="p">),</span>	<span class="cm">/* IRQ31A */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">r8a7740_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;r8a7740_pfc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserved_id</span>	<span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
			    <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
			    <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pu</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
			    <span class="n">PINMUX_INPUT_PULLUP_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pd</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLDOWN_BEGIN</span><span class="p">,</span>
			    <span class="n">PINMUX_INPUT_PULLDOWN_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
			    <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>
			    <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
			    <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span>	<span class="o">=</span> <span class="n">GPIO_PORT0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span>	<span class="o">=</span> <span class="n">GPIO_FN_TRACEAUD_FROM_MEMC</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span>		<span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span>	<span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span>	<span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span>	<span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>

	<span class="p">.</span><span class="n">gpio_irq</span>	<span class="o">=</span> <span class="n">pinmux_irqs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_irq_size</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_irqs</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">r8a7740_pinmux_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r8a7740_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
