

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Tue Apr 27 11:13:22 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.690 us|  0.690 us|   70|   70|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    796|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     779|    469|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    329|    -|
|Register         |        -|    -|     248|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1027|   1594|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |udiv_64s_64ns_16_68_seq_1_U1  |udiv_64s_64ns_16_68_seq_1  |        0|   0|  779|  469|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                         |                           |        0|   0|  779|  469|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln24_fu_205_p2    |         +|   0|  0|   71|          64|          10|
    |add_ln341_fu_106_p2   |         +|   0|  0|   14|           9|           8|
    |result_V_2_fu_199_p2  |         -|   0|  0|   39|           1|          32|
    |sub_ln1311_fu_120_p2  |         -|   0|  0|   15|           7|           8|
    |sub_ln26_fu_225_p2    |         -|   0|  0|   23|          16|          16|
    |icmp_ln26_fu_211_p2   |      icmp|   0|  0|   29|          64|           1|
    |r_V_fu_158_p2         |      lshr|   0|  0|  242|          79|          79|
    |ap_return             |        or|   0|  0|   16|          16|          16|
    |or_ln23_fu_236_p2     |        or|   0|  0|   32|          32|           1|
    |result_V_fu_231_p3    |    select|   0|  0|   32|           1|          32|
    |ush_fu_130_p3         |    select|   0|  0|    9|           1|           9|
    |val_fu_192_p3         |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_164_p2       |       shl|   0|  0|  242|          79|          79|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  796|         370|         323|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  329|         71|    1|         71|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  329|         71|    1|         71|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln24_reg_290    |  64|   0|   64|          0|
    |ap_CS_fsm           |  70|   0|   70|          0|
    |isNeg_reg_270       |   1|   0|    1|          0|
    |p_Result_s_reg_260  |   1|   0|    1|          0|
    |result_V_2_reg_285  |  32|   0|   32|          0|
    |sub_ln26_reg_295    |  16|   0|   16|          0|
    |tmp_3_reg_265       |  23|   0|   23|          0|
    |ush_reg_275         |   9|   0|    9|          0|
    |val_reg_280         |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 248|   0|  248|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|   64|     ap_none|             p|        scalar|
|p_13       |   in|   32|     ap_none|          p_13|        scalar|
|p_19       |   in|   64|     ap_none|          p_19|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

