
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005738    0.141468    0.056499    4.056499 ^ ena (in)
                                                         ena (net)
                      0.141468    0.000000    4.056499 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018015    0.334865    0.337069    4.393569 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.334866    0.000548    4.394117 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027792    0.458455    0.347065    4.741182 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.458455    0.000359    4.741541 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004636    0.429449    0.337661    5.079202 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.429449    0.000057    5.079259 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.079259   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638   20.310553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310   20.544863 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000439   20.545301 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445301   clock uncertainty
                                  0.000000   20.445301   clock reconvergence pessimism
                                 -0.357818   20.087482   library setup time
                                             20.087482   data required time
---------------------------------------------------------------------------------------------
                                             20.087482   data required time
                                             -5.079259   data arrival time
---------------------------------------------------------------------------------------------
                                             15.008223   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420628    0.002622    5.583904 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583904   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000412   20.310326 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326   20.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000265   20.543917 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443918   clock uncertainty
                                  0.000000   20.443918   clock reconvergence pessimism
                                  0.195806   20.639723   library recovery time
                                             20.639723   data required time
---------------------------------------------------------------------------------------------
                                             20.639723   data required time
                                             -5.583904   data arrival time
---------------------------------------------------------------------------------------------
                                             15.055820   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420623    0.002478    5.583759 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583759   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000412   20.310326 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326   20.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000179   20.543833 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443832   clock uncertainty
                                  0.000000   20.443832   clock reconvergence pessimism
                                  0.195806   20.639639   library recovery time
                                             20.639639   data required time
---------------------------------------------------------------------------------------------
                                             20.639639   data required time
                                             -5.583759   data arrival time
---------------------------------------------------------------------------------------------
                                             15.055879   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420620    0.002379    5.583660 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583660   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000412   20.310326 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326   20.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000220   20.543873 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443872   clock uncertainty
                                  0.000000   20.443872   clock reconvergence pessimism
                                  0.195807   20.639679   library recovery time
                                             20.639679   data required time
---------------------------------------------------------------------------------------------
                                             20.639679   data required time
                                             -5.583660   data arrival time
---------------------------------------------------------------------------------------------
                                             15.056019   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420620    0.002383    5.583665 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583665   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000412   20.310326 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326   20.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000339   20.543991 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443993   clock uncertainty
                                  0.000000   20.443993   clock reconvergence pessimism
                                  0.195807   20.639797   library recovery time
                                             20.639797   data required time
---------------------------------------------------------------------------------------------
                                             20.639797   data required time
                                             -5.583665   data arrival time
---------------------------------------------------------------------------------------------
                                             15.056132   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420621    0.002416    5.583697 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583697   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000412   20.310326 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326   20.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000364   20.544018 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.444017   clock uncertainty
                                  0.000000   20.444017   clock reconvergence pessimism
                                  0.195807   20.639822   library recovery time
                                             20.639822   data required time
---------------------------------------------------------------------------------------------
                                             20.639822   data required time
                                             -5.583697   data arrival time
---------------------------------------------------------------------------------------------
                                             15.056126   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420591    0.001319    5.582600 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.582600   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000412   20.310326 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326   20.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000295   20.543947 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443947   clock uncertainty
                                  0.000000   20.443947   clock reconvergence pessimism
                                  0.195811   20.639759   library recovery time
                                             20.639759   data required time
---------------------------------------------------------------------------------------------
                                             20.639759   data required time
                                             -5.582600   data arrival time
---------------------------------------------------------------------------------------------
                                             15.057159   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420615    0.002232    5.583513 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.583513   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638   20.310553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310   20.544863 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000439   20.545301 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445301   clock uncertainty
                                  0.000000   20.445301   clock reconvergence pessimism
                                  0.195986   20.641287   library recovery time
                                             20.641287   data required time
---------------------------------------------------------------------------------------------
                                             20.641287   data required time
                                             -5.583513   data arrival time
---------------------------------------------------------------------------------------------
                                             15.057775   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420592    0.001346    5.582627 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.582627   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638   20.310553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310   20.544863 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000410   20.545273 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445272   clock uncertainty
                                  0.000000   20.445272   clock reconvergence pessimism
                                  0.195990   20.641262   library recovery time
                                             20.641262   data required time
---------------------------------------------------------------------------------------------
                                             20.641262   data required time
                                             -5.582627   data arrival time
---------------------------------------------------------------------------------------------
                                             15.058636   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004755    0.125765    0.047048    4.047048 ^ rst_n (in)
                                                         rst_n (net)
                      0.125765    0.000000    4.047048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.038867    0.667611    0.526969    4.574018 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.667614    0.000710    4.574728 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058790    0.507374    0.476079    5.050806 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.507392    0.001649    5.052455 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095335    0.420577    0.528826    5.581281 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.420590    0.001240    5.582521 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.582521   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638   20.310553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310   20.544863 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000389   20.545252 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445251   clock uncertainty
                                  0.000000   20.445251   clock reconvergence pessimism
                                  0.195990   20.641243   library recovery time
                                             20.641243   data required time
---------------------------------------------------------------------------------------------
                                             20.641243   data required time
                                             -5.582521   data arrival time
---------------------------------------------------------------------------------------------
                                             15.058721   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005738    0.141468    0.056499    4.056499 ^ ena (in)
                                                         ena (net)
                      0.141468    0.000000    4.056499 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018015    0.334865    0.337069    4.393569 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.334866    0.000548    4.394117 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027792    0.458455    0.347065    4.741182 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.458458    0.000587    4.741769 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004730    0.292354    0.272509    5.014277 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.292354    0.000096    5.014374 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.014374   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000412   20.310326 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326   20.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000295   20.543947 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443947   clock uncertainty
                                  0.000000   20.443947   clock reconvergence pessimism
                                 -0.335620   20.108328   library setup time
                                             20.108328   data required time
---------------------------------------------------------------------------------------------
                                             20.108328   data required time
                                             -5.014374   data arrival time
---------------------------------------------------------------------------------------------
                                             15.093953   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005738    0.141468    0.056499    4.056499 ^ ena (in)
                                                         ena (net)
                      0.141468    0.000000    4.056499 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018015    0.334865    0.337069    4.393569 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.334866    0.000548    4.394117 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027792    0.458455    0.347065    4.741182 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.458458    0.000628    4.741810 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004199    0.278759    0.262593    5.004403 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.278759    0.000081    5.004484 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.004484   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000412   20.310326 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326   20.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000179   20.543833 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443832   clock uncertainty
                                  0.000000   20.443832   clock reconvergence pessimism
                                 -0.333061   20.110771   library setup time
                                             20.110771   data required time
---------------------------------------------------------------------------------------------
                                             20.110771   data required time
                                             -5.004484   data arrival time
---------------------------------------------------------------------------------------------
                                             15.106286   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005738    0.141468    0.056499    4.056499 ^ ena (in)
                                                         ena (net)
                      0.141468    0.000000    4.056499 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018015    0.334865    0.337069    4.393569 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.334866    0.000548    4.394117 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.027792    0.458455    0.347065    4.741182 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.458458    0.000582    4.741764 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004449    0.289647    0.249632    4.991396 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.289647    0.000089    4.991485 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.991485   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113951    0.000412   20.310326 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029015    0.096963    0.233326   20.543653 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096963    0.000265   20.543917 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443918   clock uncertainty
                                  0.000000   20.443918   clock reconvergence pessimism
                                 -0.335110   20.108809   library setup time
                                             20.108809   data required time
---------------------------------------------------------------------------------------------
                                             20.108809   data required time
                                             -4.991485   data arrival time
---------------------------------------------------------------------------------------------
                                             15.117323   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005738    0.141468    0.056499    4.056499 ^ ena (in)
                                                         ena (net)
                      0.141468    0.000000    4.056499 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018015    0.334865    0.337069    4.393569 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.334865    0.000362    4.393931 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.006300    0.220496    0.498830    4.892761 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.220496    0.000096    4.892857 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.892857   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638   20.310553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310   20.544863 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000410   20.545273 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445272   clock uncertainty
                                  0.000000   20.445272   clock reconvergence pessimism
                                 -0.321830   20.123444   library setup time
                                             20.123444   data required time
---------------------------------------------------------------------------------------------
                                             20.123444   data required time
                                             -4.892857   data arrival time
---------------------------------------------------------------------------------------------
                                             15.230587   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005738    0.141468    0.056499    4.056499 ^ ena (in)
                                                         ena (net)
                      0.141468    0.000000    4.056499 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018015    0.334865    0.337069    4.393569 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.334866    0.000497    4.394066 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.006202    0.174941    0.332567    4.726633 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.174941    0.000133    4.726766 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.726766   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023970    0.131612    0.060005   20.060005 ^ clk (in)
                                                         clk (net)
                      0.131612    0.000000   20.060005 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048716    0.113951    0.249909   20.309914 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113952    0.000638   20.310553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.030544    0.098284    0.234310   20.544863 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098285    0.000389   20.545252 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445251   clock uncertainty
                                  0.000000   20.445251   clock reconvergence pessimism
                                 -0.313220   20.132032   library setup time
                                             20.132032   data required time
---------------------------------------------------------------------------------------------
                                             20.132032   data required time
                                             -4.726766   data arrival time
---------------------------------------------------------------------------------------------
                                             15.405267   slack (MET)



