#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May  2 21:30:50 2025
# Process ID         : 4964
# Current directory  : /home/younas/Documents/Vivado
# Command line       : vivado
# Log file           : /home/younas/Documents/Vivado/vivado.log
# Journal file       : /home/younas/Documents/Vivado/vivado.jou
# Running On         : younas-Latitude-7280
# Platform           : Ubuntu
# Operating System   : Ubuntu 20.04.6 LTS
# Processor Detail   : Intel(R) Core(TM) i7-7600U CPU @ 2.80GHz
# CPU Frequency      : 2900.000 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 16358 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18506 MB
# Available Virtual  : 16089 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.xpr
INFO: [Project 1-313] Project file moved from '/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_noc_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_noc_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_noc_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_noc_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_noc_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_0/design_1_noc_tg_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_0/design_1_noc_tg_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_0/design_1_noc_tg_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_0/design_1_noc_tg_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_0/design_1_noc_tg_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_sim_trig_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/design_1_noc_sim_trig_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_sim_trig_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/design_1_noc_sim_trig_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_sim_trig_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/design_1_noc_sim_trig_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_sim_trig_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/design_1_noc_sim_trig_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_sim_trig_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_sim_trig_0/design_1_noc_sim_trig_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_0/design_1_noc_tg_pmon_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_0/design_1_noc_tg_pmon_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_0/design_1_noc_tg_pmon_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_0/design_1_noc_tg_pmon_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_0/design_1_noc_tg_pmon_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_1_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_1_0/design_1_noc_tg_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_1_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_1_0/design_1_noc_tg_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_1_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_1_0/design_1_noc_tg_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_1_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_1_0/design_1_noc_tg_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_1_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_1_0/design_1_noc_tg_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_1_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_1_0/design_1_noc_tg_pmon_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_1_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_1_0/design_1_noc_tg_pmon_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_1_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_1_0/design_1_noc_tg_pmon_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_1_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_1_0/design_1_noc_tg_pmon_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_1_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_1_0/design_1_noc_tg_pmon_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_2_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_2_0/design_1_noc_tg_2_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_2_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_2_0/design_1_noc_tg_2_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_2_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_2_0/design_1_noc_tg_2_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_2_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_2_0/design_1_noc_tg_2_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_2_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_2_0/design_1_noc_tg_2_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_2_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_2_0/design_1_noc_tg_pmon_2_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_2_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_2_0/design_1_noc_tg_pmon_2_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_2_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_2_0/design_1_noc_tg_pmon_2_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_2_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_2_0/design_1_noc_tg_pmon_2_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_2_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_2_0/design_1_noc_tg_pmon_2_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_3_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/design_1_noc_tg_3_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_3_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/design_1_noc_tg_3_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_3_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/design_1_noc_tg_3_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_3_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/design_1_noc_tg_3_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_3_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_3_0/design_1_noc_tg_3_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_3_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_3_0/design_1_noc_tg_pmon_3_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_3_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_3_0/design_1_noc_tg_pmon_3_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_3_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_3_0/design_1_noc_tg_pmon_3_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_3_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_3_0/design_1_noc_tg_pmon_3_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_noc_tg_pmon_3_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_3_0/design_1_noc_tg_pmon_3_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wizard_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wizard_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wizard_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wizard_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wizard_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axis_ila_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/design_1_axis_ila_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axis_ila_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/design_1_axis_ila_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axis_ila_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/design_1_axis_ila_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axis_ila_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/design_1_axis_ila_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axis_ila_0_0' generated file not found '/home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/design_1_axis_ila_0_0_sim_netlist.vhdl'. Please regenerate to continue.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 8461.875 ; gain = 763.582 ; free physical = 7300 ; free virtual = 14149
update_compile_order -fileset sources_1
reset_run synth_1
reset_run design_1_clk_wizard_0_0_synth_1
reset_run design_1_noc_tg_3_0_synth_1
reset_run design_1_noc_tg_0_synth_1
reset_run design_1_noc_tg_pmon_0_synth_1
reset_run design_1_noc_tg_2_0_synth_1
reset_run design_1_noc_tg_pmon_3_0_synth_1
reset_run design_1_axis_ila_0_0_synth_1
reset_run design_1_proc_sys_reset_0_0_synth_1
reset_run design_1_noc_tg_pmon_1_0_synth_1
reset_run design_1_noc_tg_1_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

reset_run design_1_axi_noc_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

reset_run design_1_noc_sim_trig_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

reset_run design_1_noc_tg_pmon_2_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

launch_runs synth_1 -jobs 1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_noc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_ila_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_clk_wizard_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_sim_trig_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_pmon_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_pmon_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_pmon_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_pmon_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_noc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_pmon_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_ila_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wizard_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_sim_trig_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_pmon_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_pmon_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_pmon_1_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri May  2 21:32:32 2025] Launched design_1_noc_tg_1_0_synth_1, design_1_axi_noc_0_0_synth_1, design_1_noc_sim_trig_0_synth_1, design_1_noc_tg_pmon_2_0_synth_1, design_1_clk_wizard_0_0_synth_1, design_1_noc_tg_3_0_synth_1, design_1_noc_tg_0_synth_1, design_1_noc_tg_pmon_0_synth_1, design_1_noc_tg_2_0_synth_1, design_1_noc_tg_pmon_3_0_synth_1, design_1_axis_ila_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_noc_tg_pmon_1_0_synth_1...
Run output will be captured here:
design_1_noc_tg_1_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_noc_tg_1_0_synth_1/runme.log
design_1_axi_noc_0_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_axi_noc_0_0_synth_1/runme.log
design_1_noc_sim_trig_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_noc_sim_trig_0_synth_1/runme.log
design_1_noc_tg_pmon_2_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_noc_tg_pmon_2_0_synth_1/runme.log
design_1_clk_wizard_0_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_clk_wizard_0_0_synth_1/runme.log
design_1_noc_tg_3_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_noc_tg_3_0_synth_1/runme.log
design_1_noc_tg_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_noc_tg_0_synth_1/runme.log
design_1_noc_tg_pmon_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_noc_tg_pmon_0_synth_1/runme.log
design_1_noc_tg_2_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_noc_tg_2_0_synth_1/runme.log
design_1_noc_tg_pmon_3_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_noc_tg_pmon_3_0_synth_1/runme.log
design_1_axis_ila_0_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_axis_ila_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_noc_tg_pmon_1_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/design_1_noc_tg_pmon_1_0_synth_1/runme.log
[Fri May  2 21:32:33 2025] Launched synth_1...
Run output will be captured here: /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.runs/synth_1/runme.log
0
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project hbm_module_2_synth_impl /home/younas/Documents/Vivado/hbm_module_2_synth_impl -part xcvh1582-vsva3697-2MP-e-S
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
create_bd_design "design_1"
Wrote  : </home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:1.1 axi_noc_0
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
create_bd_cell: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 10219.930 ; gain = 1418.809 ; free physical = 9529 ; free virtual = 12163
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_pmon:1.0 axi_pmon_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_pmon:1.0 axi_pmon_0'
INFO: [Common 17-17] undo 'startgroup'
apply_bd_automation -rule xilinx.com:bd_rule:axi_noc -config { hbm_density {2} hbm_internal_clk {0} hbm_nmu {4} mc_type {HBM} noc_clk {New/Reuse Simulation Clock And Reset Generator} num_axi_bram {None} num_axi_tg {None} num_aximm_ext {None} num_mc_ddr {None} num_mc_lpddr {None} pl2noc_apm {1} pl2noc_cips {0}}  [get_bd_cells axi_noc_0]
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10269.953 ; gain = 0.000 ; free physical = 9442 ; free virtual = 12154
regenerate_bd_layout
startgroup
set_property CONFIG.HBM_REF_CLK_SELECTION {Internal} [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.CONNECTIONS {HBM0_PORT0 {read_bw {12800} write_bw {12800} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/HBM00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {HBM0_PORT1 {read_bw {12800} write_bw {12800} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/HBM01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {HBM0_PORT2 {read_bw {12800} write_bw {12800} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/HBM02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {HBM0_PORT3 {read_bw {12800} write_bw {12800} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/HBM03_AXI]
delete_bd_objs [get_bd_intf_nets noc_clk_gen_SYS_CLK0]
endgroup
set_property CONFIG.USER_NUM_OF_SYS_CLK {0} [get_bd_cells noc_clk_gen]
regenerate_bd_layout
INFO: [xilinx.com:ip:perf_axi_tg:1.0-10001] design_1_noc_tg_0: value of Parity is FALSE
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_0.csv' provided. It will be converted relative to IP Instance files '../../../../tg_synth_wr_followed_by_rd_0.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_0.csv' provided. It will be converted relative to IP Instance files '../../../../tg_sim_wr_followed_by_rd_0.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_0.csv' provided. It will be converted relative to IP Instance files '../../../../tg_sim_wr_followed_by_rd_0.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_0.csv' provided. It will be converted relative to IP Instance files '../../../../tg_synth_wr_followed_by_rd_0.csv'
startgroup
set_property -dict [list \
  CONFIG.USER_C_AXI_TEST_SELECT {user_defined_pattern} \
  CONFIG.USER_C_AXI_WID_WIDTH {16} \
  CONFIG.USER_EN_VIO_STATUS_MONITOR {FALSE} \
  CONFIG.USER_SYNTH_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_0.csv} \
  CONFIG.USER_USR_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_0.csv} \
] [get_bd_cells noc_tg]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_0.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_synth_wr_followed_by_rd_0.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_0.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_sim_wr_followed_by_rd_0.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_0.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_sim_wr_followed_by_rd_0.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_0.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_synth_wr_followed_by_rd_0.csv'
endgroup
INFO: [xilinx.com:ip:perf_axi_tg:1.0-10001] design_1_noc_tg_1_0: value of Parity is FALSE
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_1.csv' provided. It will be converted relative to IP Instance files '../../../../tg_synth_wr_followed_by_rd_1.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_1.csv' provided. It will be converted relative to IP Instance files '../../../../tg_sim_wr_followed_by_rd_1.csv'
startgroup
set_property -dict [list \
  CONFIG.USER_C_AXI_TEST_SELECT {user_defined_pattern} \
  CONFIG.USER_C_AXI_WID_WIDTH {16} \
  CONFIG.USER_EN_VIO_STATUS_MONITOR {FALSE} \
  CONFIG.USER_SYNTH_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_1.csv} \
  CONFIG.USER_USR_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_1.csv} \
] [get_bd_cells noc_tg_1]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_1.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_synth_wr_followed_by_rd_1.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_1.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_sim_wr_followed_by_rd_1.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_1.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_sim_wr_followed_by_rd_1.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_1.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_synth_wr_followed_by_rd_1.csv'
endgroup
INFO: [xilinx.com:ip:perf_axi_tg:1.0-10001] design_1_noc_tg_2_0: value of Parity is FALSE
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_2.csv' provided. It will be converted relative to IP Instance files '../../../../tg_synth_wr_followed_by_rd_2.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_2.csv' provided. It will be converted relative to IP Instance files '../../../../tg_sim_wr_followed_by_rd_2.csv'
startgroup
set_property -dict [list \
  CONFIG.USER_C_AXI_TEST_SELECT {user_defined_pattern} \
  CONFIG.USER_C_AXI_WID_WIDTH {16} \
  CONFIG.USER_EN_VIO_STATUS_MONITOR {FALSE} \
  CONFIG.USER_SYNTH_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_2.csv} \
  CONFIG.USER_USR_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_2.csv} \
] [get_bd_cells noc_tg_2]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_2.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_synth_wr_followed_by_rd_2.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_2.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_sim_wr_followed_by_rd_2.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_2.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_sim_wr_followed_by_rd_2.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_2.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_synth_wr_followed_by_rd_2.csv'
endgroup
INFO: [xilinx.com:ip:perf_axi_tg:1.0-10001] design_1_noc_tg_3_0: value of Parity is FALSE
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_3.csv' provided. It will be converted relative to IP Instance files '../../../../tg_synth_wr_followed_by_rd_3.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_3.csv' provided. It will be converted relative to IP Instance files '../../../../tg_sim_wr_followed_by_rd_3.csv'
startgroup
set_property -dict [list \
  CONFIG.USER_C_AXI_TEST_SELECT {user_defined_pattern} \
  CONFIG.USER_C_AXI_WID_WIDTH {16} \
  CONFIG.USER_SYNTH_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_3.csv} \
  CONFIG.USER_USR_DEFINED_PATTERN_CSV {/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_3.csv} \
] [get_bd_cells noc_tg_3]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_3.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_synth_wr_followed_by_rd_3.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_3.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_sim_wr_followed_by_rd_3.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_sim_wr_followed_by_rd_3.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_sim_wr_followed_by_rd_3.csv'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/younas/Documents/Vivado/tg_synth_wr_followed_by_rd_3.csv' provided. It will be converted relative to IP Instance files '../../../../../../../tg_synth_wr_followed_by_rd_3.csv'
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.4 versal_cips_0
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 10379.785 ; gain = 63.812 ; free physical = 9027 ; free virtual = 12054
endgroup
set_property -dict [list \
  CONFIG.CLOCK_MODE {Custom} \
  CONFIG.PS_PMC_CONFIG { \
    CLOCK_MODE {Custom} \
    PMC_CRP_PL0_REF_CTRL_FREQMHZ {100} \
    PS_NUM_FABRIC_RESETS {1} \
    PS_USE_PMCPL_CLK0 {1} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wizard:1.0 clk_wizard_0
endgroup
set_property -dict [list \
  CONFIG.CLKOUT_DRIVES {BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG} \
  CONFIG.CLKOUT_DYN_PS {None,None,None,None,None,None,None} \
  CONFIG.CLKOUT_GROUPING {Auto,Auto,Auto,Auto,Auto,Auto,Auto} \
  CONFIG.CLKOUT_MATCHED_ROUTING {false,false,false,false,false,false,false} \
  CONFIG.CLKOUT_PORT {clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7} \
  CONFIG.CLKOUT_REQUESTED_DUTY_CYCLE {50.000,50.000,50.000,50.000,50.000,50.000,50.000} \
  CONFIG.CLKOUT_REQUESTED_OUT_FREQUENCY {300,100.000,100.000,100.000,100.000,100.000,100.000} \
  CONFIG.CLKOUT_REQUESTED_PHASE {0.000,0.000,0.000,0.000,0.000,0.000,0.000} \
  CONFIG.CLKOUT_USED {true,false,false,false,false,false,false} \
] [get_bd_cells clk_wizard_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_ila:1.3 axis_ila_0
endgroup
set_property CONFIG.C_MON_TYPE {Interface_Monitor} [get_bd_cells axis_ila_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins clk_wizard_0/clk_in1] [get_bd_pins noc_clk_gen/axi_clk_0]
delete_bd_objs [get_bd_nets noc_clk_gen_axi_clk_0]
connect_bd_net [get_bd_pins clk_wizard_0/clk_in1] [get_bd_pins versal_cips_0/pl0_ref_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins versal_cips_0/pl0_resetn]
connect_bd_net [get_bd_pins clk_wizard_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins noc_clk_gen/axi_rst_in_0_n]
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_in_0] [get_bd_pins clk_wizard_0/clk_out1]
connect_bd_net [get_bd_pins versal_cips_0/pl0_ref_clk] [get_bd_pins clk_wizard_0/clk_in1]
WARNING: [BD 41-395] Exec TCL: all ports/pins are already connected to '/versal_cips_0_pl0_ref_clk'
ERROR: [BD 5-4] Error: running connect_bd_net.
ERROR: [Common 17-39] 'connect_bd_net' failed due to earlier errors.
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_sim_trig/rst_n]
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg/tg_rst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_1/tg_rst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_2/tg_rst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_3/tg_rst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_pmon/axi_arst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_pmon_1/axi_arst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_pmon_2/axi_arst_n] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins noc_tg_pmon_3/axi_arst_n]
connect_bd_net [get_bd_pins noc_clk_gen/axi_rst_0_n] [get_bd_pins axis_ila_0/resetn]
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_sim_trig/pclk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg/clk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_1/clk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_2/clk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_3/clk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_pmon/axi_aclk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_pmon_1/axi_aclk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_pmon_2/axi_aclk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins noc_tg_pmon_3/axi_aclk] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins axi_noc_0/aclk0] 
connect_bd_net [get_bd_pins noc_clk_gen/axi_clk_0] [get_bd_pins axis_ila_0/clk]
connect_bd_intf_net [get_bd_intf_pins noc_tg/M_AXI] [get_bd_intf_pins axis_ila_0/SLOT_0_AXI]
regenerate_bd_layout
assign_bd_address
INFO: [BD 41-3092] Triggering Container based Auto Assign Algorithm
Slave segment '/axi_noc_0/HBM00_AXI/HBM0_PC0' is being assigned into address space '/noc_tg/Data' at <0x40_0000_0000 [ 1G ]>.
Slave segment '/axi_noc_0/HBM01_AXI/HBM0_PC0' is being assigned into address space '/noc_tg_1/Data' at <0x40_0000_0000 [ 1G ]>.
Slave segment '/axi_noc_0/HBM02_AXI/HBM0_PC1' is being assigned into address space '/noc_tg_2/Data' at <0x40_4000_0000 [ 1G ]>.
Slave segment '/axi_noc_0/HBM03_AXI/HBM0_PC1' is being assigned into address space '/noc_tg_3/Data' at <0x40_4000_0000 [ 1G ]>.
INFO: [BD 41-3052] NOC Block /axi_noc_0 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /axi_noc_0 with current configuration may split assignment. Please use the following AR-000036160  to leverage shared segments for DDR/HBM.
auto_assign_options {memory_capacity 0G}
validate_bd_design
INFO: [BD 41-3052] NOC Block /axi_noc_0 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /axi_noc_0 with current configuration may split assignment. Please use the following AR-000036160  to leverage shared segments for DDR/HBM.
Generating placement and routing for NoC components
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 5 insts (0 INI), 4 paths (0 INI). After Merge: 5 insts (0 INI), 4 paths (0 INI). Noc Frequency: 1000 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 5 insts (0 INI), 4 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 9 insts (0 INI), 6 paths (0 INI). Noc Frequency: 1000 0 error slaves
NoC TrafficSpec | Checksum: d3c58c4
NoC Constraints | Checksum: 86775ef1
NoC Incremental Solution | Checksum: 185e7f32
INFO: [Ipconfig 75-92] Running NoC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NoC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: e960db22
INFO: [Ipconfig 75-108] Writing file /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/common/nsln/NOC_Power.xpe.
ERROR: [xilinx.com:ip:perf_axi_tg:1.0-15] /noc_tgWhen the connected slave type is HBM, AXI ID Width is limited to a maximum of 7 bits. Selected AXI ID Width under Non-Synthesizable TG Options is 16 bits.
ERROR: [xilinx.com:ip:perf_axi_tg:1.0-15] /noc_tg_2When the connected slave type is HBM, AXI ID Width is limited to a maximum of 7 bits. Selected AXI ID Width under Non-Synthesizable TG Options is 16 bits.
ERROR: [xilinx.com:ip:perf_axi_tg:1.0-15] /noc_tg_1When the connected slave type is HBM, AXI ID Width is limited to a maximum of 7 bits. Selected AXI ID Width under Non-Synthesizable TG Options is 16 bits.
ERROR: [xilinx.com:ip:perf_axi_tg:1.0-15] /noc_tg_3When the connected slave type is HBM, AXI ID Width is limited to a maximum of 7 bits. Selected AXI ID Width under Non-Synthesizable TG Options is 16 bits.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /noc_tg_pmon/S_AXI(0) and /noc_tg/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /noc_tg_pmon/S_AXI(0) and /noc_tg/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /noc_tg_pmon/S_AXI(0) and /noc_tg/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /noc_tg_pmon/S_AXI(0) and /noc_tg/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /noc_tg_pmon/S_AXI(0) and /noc_tg/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /noc_tg_pmon_1/S_AXI(0) and /noc_tg_1/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /noc_tg_pmon_1/S_AXI(0) and /noc_tg_1/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /noc_tg_pmon_1/S_AXI(0) and /noc_tg_1/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /noc_tg_pmon_1/S_AXI(0) and /noc_tg_1/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /noc_tg_pmon_1/S_AXI(0) and /noc_tg_1/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /noc_tg_pmon_2/S_AXI(0) and /noc_tg_2/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /noc_tg_pmon_2/S_AXI(0) and /noc_tg_2/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /noc_tg_pmon_2/S_AXI(0) and /noc_tg_2/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /noc_tg_pmon_2/S_AXI(0) and /noc_tg_2/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /noc_tg_pmon_2/S_AXI(0) and /noc_tg_2/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /noc_tg_pmon_3/S_AXI(0) and /noc_tg_3/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /noc_tg_pmon_3/S_AXI(0) and /noc_tg_3/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /noc_tg_pmon_3/S_AXI(0) and /noc_tg_3/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /noc_tg_pmon_3/S_AXI(0) and /noc_tg_3/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /noc_tg_pmon_3/S_AXI(0) and /noc_tg_3/M_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 11243.711 ; gain = 152.680 ; free physical = 8116 ; free virtual = 11219
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
INFO: [xilinx.com:ip:perf_axi_tg:1.0-10001] design_1_noc_tg_3_0: value of Parity is FALSE
startgroup
set_property CONFIG.USER_C_AXI_WID_WIDTH {7} [get_bd_cells noc_tg_3]
endgroup
INFO: [xilinx.com:ip:perf_axi_tg:1.0-10001] design_1_noc_tg_1_0: value of Parity is FALSE
startgroup
set_property CONFIG.USER_C_AXI_WID_WIDTH {7} [get_bd_cells noc_tg_1]
endgroup
INFO: [xilinx.com:ip:perf_axi_tg:1.0-10001] design_1_noc_tg_2_0: value of Parity is FALSE
startgroup
set_property CONFIG.USER_C_AXI_WID_WIDTH {7} [get_bd_cells noc_tg_2]
endgroup
INFO: [xilinx.com:ip:perf_axi_tg:1.0-10001] design_1_noc_tg_0: value of Parity is FALSE
startgroup
set_property CONFIG.USER_C_AXI_WID_WIDTH {7} [get_bd_cells noc_tg]
endgroup
validate_bd_design
INFO: [BD 41-3052] NOC Block /axi_noc_0 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /axi_noc_0 with current configuration may split assignment. Please use the following AR-000036160  to leverage shared segments for DDR/HBM.
Generating placement and routing for NoC components
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 5 insts (0 INI), 4 paths (0 INI). After Merge: 5 insts (0 INI), 4 paths (0 INI). Noc Frequency: 1000 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 5 insts (0 INI), 4 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 9 insts (0 INI), 6 paths (0 INI). Noc Frequency: 1000 0 error slaves
NoC TrafficSpec | Checksum: d3c58c4
NoC Constraints | Checksum: 86775ef1
NoC Incremental Solution | Checksum: 185e7f32
INFO: [Ipconfig 75-92] Running NoC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NoC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: e960db22
INFO: [Ipconfig 75-108] Writing file /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/common/nsln/NOC_Power.xpe.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /noc_tg_pmon/S_AXI(0) and /noc_tg/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /noc_tg_pmon/S_AXI(0) and /noc_tg/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /noc_tg_pmon/S_AXI(0) and /noc_tg/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /noc_tg_pmon/S_AXI(0) and /noc_tg/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /noc_tg_pmon/S_AXI(0) and /noc_tg/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /noc_tg_pmon_1/S_AXI(0) and /noc_tg_1/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /noc_tg_pmon_1/S_AXI(0) and /noc_tg_1/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /noc_tg_pmon_1/S_AXI(0) and /noc_tg_1/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /noc_tg_pmon_1/S_AXI(0) and /noc_tg_1/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /noc_tg_pmon_1/S_AXI(0) and /noc_tg_1/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /noc_tg_pmon_2/S_AXI(0) and /noc_tg_2/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /noc_tg_pmon_2/S_AXI(0) and /noc_tg_2/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /noc_tg_pmon_2/S_AXI(0) and /noc_tg_2/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /noc_tg_pmon_2/S_AXI(0) and /noc_tg_2/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /noc_tg_pmon_2/S_AXI(0) and /noc_tg_2/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /noc_tg_pmon_3/S_AXI(0) and /noc_tg_3/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /noc_tg_pmon_3/S_AXI(0) and /noc_tg_3/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /noc_tg_pmon_3/S_AXI(0) and /noc_tg_3/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /noc_tg_pmon_3/S_AXI(0) and /noc_tg_3/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /noc_tg_pmon_3/S_AXI(0) and /noc_tg_3/M_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 11383.051 ; gain = 72.711 ; free physical = 7938 ; free virtual = 11044
make_wrapper -files [get_files /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM00_AXI_aruser'(11) to pin: '/noc_tg/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM00_AXI_awuser'(11) to pin: '/noc_tg/axi_awuser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM01_AXI_aruser'(11) to pin: '/noc_tg_1/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM01_AXI_awuser'(11) to pin: '/noc_tg_1/axi_awuser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM02_AXI_aruser'(11) to pin: '/noc_tg_2/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM02_AXI_awuser'(11) to pin: '/noc_tg_2/axi_awuser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM03_AXI_aruser'(11) to pin: '/noc_tg_3/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM03_AXI_awuser'(11) to pin: '/noc_tg_3/axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM00_AXI_aruser'(11) to pin: '/noc_tg/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM00_AXI_awuser'(11) to pin: '/noc_tg/axi_awuser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM01_AXI_aruser'(11) to pin: '/noc_tg_1/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM01_AXI_awuser'(11) to pin: '/noc_tg_1/axi_awuser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM02_AXI_aruser'(11) to pin: '/noc_tg_2/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM02_AXI_awuser'(11) to pin: '/noc_tg_2/axi_awuser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM03_AXI_aruser'(11) to pin: '/noc_tg_3/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM03_AXI_awuser'(11) to pin: '/noc_tg_3/axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 11413.062 ; gain = 10.004 ; free physical = 7839 ; free virtual = 11022
add_files -norecurse /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM00_AXI_aruser'(11) to pin: '/noc_tg/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM00_AXI_awuser'(11) to pin: '/noc_tg/axi_awuser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM01_AXI_aruser'(11) to pin: '/noc_tg_1/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM01_AXI_awuser'(11) to pin: '/noc_tg_1/axi_awuser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM02_AXI_aruser'(11) to pin: '/noc_tg_2/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM02_AXI_awuser'(11) to pin: '/noc_tg_2/axi_awuser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM03_AXI_aruser'(11) to pin: '/noc_tg_3/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM03_AXI_awuser'(11) to pin: '/noc_tg_3/axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM00_AXI_aruser'(11) to pin: '/noc_tg/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM00_AXI_awuser'(11) to pin: '/noc_tg/axi_awuser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM01_AXI_aruser'(11) to pin: '/noc_tg_1/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM01_AXI_awuser'(11) to pin: '/noc_tg_1/axi_awuser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM02_AXI_aruser'(11) to pin: '/noc_tg_2/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM02_AXI_awuser'(11) to pin: '/noc_tg_2/axi_awuser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM03_AXI_aruser'(11) to pin: '/noc_tg_3/axi_aruser'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_noc_0/HBM03_AXI_awuser'(11) to pin: '/noc_tg_3/axi_awuser'(16) - Only lower order bits will be connected.
Verilog Output written to : /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'HBM00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'HBM01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'HBM02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'HBM03_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_HBM03_AXI_nmu_0: device = xcvh1582
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_HBM03_AXI_nmu_0: device = xcvh1582
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_HBM02_AXI_nmu_0: device = xcvh1582
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_HBM02_AXI_nmu_0: device = xcvh1582
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_HBM01_AXI_nmu_0: device = xcvh1582
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_HBM01_AXI_nmu_0: device = xcvh1582
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_HBM00_AXI_nmu_0: device = xcvh1582
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_HBM00_AXI_nmu_0: device = xcvh1582
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
Calling reg_generate
Exporting to file /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/hw_handoff/design_1_axi_noc_0_0.hwh
Generated Hardware Definition File /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/design_1_axi_noc_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_noc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_clk_gen .
INFO: [CSV-I-1] CSV to MEM file convertion flow initiated for IP design_1_noc_tg_0
INFO: [CSV-I-2] Parsing the file design_1_noc_tg_0_synth_pattern.csv for IP design_1_noc_tg_0
INFO: [CSV-I-3] Converting the file design_1_noc_tg_0_synth_pattern.csv to MEM file for IP design_1_noc_tg_0
WARNING: [CSV-W-5] The Source ids: 0 do not have the last command as 'PHASE_DONE', hence adding 'PHASE_DONE' command as last command to all the TG ids in the input csv file : design_1_noc_tg_0_synth_pattern.csv!.
INFO: [CSV-I-4] CSV to MEM file convertion flow Completed for IP design_1_noc_tg_0
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_tg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_sim_trig .
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_tg_pmon .
INFO: [CSV-I-1] CSV to MEM file convertion flow initiated for IP design_1_noc_tg_1_0
INFO: [CSV-I-2] Parsing the file design_1_noc_tg_1_0_synth_pattern.csv for IP design_1_noc_tg_1_0
INFO: [CSV-I-3] Converting the file design_1_noc_tg_1_0_synth_pattern.csv to MEM file for IP design_1_noc_tg_1_0
WARNING: [CSV-W-5] The Source ids: 1 do not have the last command as 'PHASE_DONE', hence adding 'PHASE_DONE' command as last command to all the TG ids in the input csv file : design_1_noc_tg_1_0_synth_pattern.csv!.
INFO: [CSV-I-4] CSV to MEM file convertion flow Completed for IP design_1_noc_tg_1_0
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_tg_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_tg_pmon_1 .
INFO: [CSV-I-1] CSV to MEM file convertion flow initiated for IP design_1_noc_tg_2_0
INFO: [CSV-I-2] Parsing the file design_1_noc_tg_2_0_synth_pattern.csv for IP design_1_noc_tg_2_0
INFO: [CSV-I-3] Converting the file design_1_noc_tg_2_0_synth_pattern.csv to MEM file for IP design_1_noc_tg_2_0
WARNING: [CSV-W-5] The Source ids: 2 do not have the last command as 'PHASE_DONE', hence adding 'PHASE_DONE' command as last command to all the TG ids in the input csv file : design_1_noc_tg_2_0_synth_pattern.csv!.
INFO: [CSV-I-4] CSV to MEM file convertion flow Completed for IP design_1_noc_tg_2_0
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_tg_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_tg_pmon_2 .
INFO: [CSV-I-1] CSV to MEM file convertion flow initiated for IP design_1_noc_tg_3_0
INFO: [CSV-I-2] Parsing the file design_1_noc_tg_3_0_synth_pattern.csv for IP design_1_noc_tg_3_0
INFO: [CSV-I-3] Converting the file design_1_noc_tg_3_0_synth_pattern.csv to MEM file for IP design_1_noc_tg_3_0
WARNING: [CSV-W-5] The Source ids: 3 do not have the last command as 'PHASE_DONE', hence adding 'PHASE_DONE' command as last command to all the TG ids in the input csv file : design_1_noc_tg_3_0_synth_pattern.csv!.
INFO: [CSV-I-4] CSV to MEM file convertion flow Completed for IP design_1_noc_tg_3_0
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_tg_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_tg_pmon_3 .
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_70da_pspmc_0_0: XDC Generation
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_70da_pspmc_0_0: Time taken by generate_ps_data 1891 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_70da_pspmc_0_0: Time taken by XDC_generate is 1891 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_70da_pspmc_0_0: REG Generation
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_70da_pspmc_0_0: Time taken by generate_ps_data 1381 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_70da_pspmc_0_0: Time taken by reg_generate is 1382 ms
Exporting to file /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/hw_handoff/design_1_versal_cips_0_0.hwh
Generated Hardware Definition File /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/synth/design_1_versal_cips_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block versal_cips_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wizard_0 .
Exporting to file /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/hw_handoff/design_1_axis_ila_0_0.hwh
Generated Hardware Definition File /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/synth/design_1_axis_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_ila_0 .
Exporting to file /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_noc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_ila_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_clk_wizard_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_sim_trig_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_pmon_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_pmon_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_pmon_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_noc_tg_pmon_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_noc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_ila_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_pmon_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wizard_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_sim_trig_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_pmon_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_pmon_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_noc_tg_pmon_1_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri May  2 23:01:12 2025] Launched design_1_noc_tg_0_synth_1, design_1_noc_sim_trig_0_synth_1, design_1_noc_tg_3_0_synth_1, design_1_noc_tg_pmon_0_synth_1, design_1_clk_wizard_0_0_synth_1, design_1_noc_tg_pmon_2_0_synth_1, design_1_noc_tg_2_0_synth_1, design_1_noc_tg_pmon_3_0_synth_1, design_1_noc_tg_pmon_1_0_synth_1, design_1_axi_noc_0_0_synth_1, design_1_axis_ila_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_noc_tg_1_0_synth_1...
Run output will be captured here:
design_1_noc_tg_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_0_synth_1/runme.log
design_1_noc_sim_trig_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_sim_trig_0_synth_1/runme.log
design_1_noc_tg_3_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_3_0_synth_1/runme.log
design_1_noc_tg_pmon_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_pmon_0_synth_1/runme.log
design_1_clk_wizard_0_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_clk_wizard_0_0_synth_1/runme.log
design_1_noc_tg_pmon_2_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_pmon_2_0_synth_1/runme.log
design_1_noc_tg_2_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_2_0_synth_1/runme.log
design_1_noc_tg_pmon_3_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_pmon_3_0_synth_1/runme.log
design_1_noc_tg_pmon_1_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_pmon_1_0_synth_1/runme.log
design_1_axi_noc_0_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axi_noc_0_0_synth_1/runme.log
design_1_axis_ila_0_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_axis_ila_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_noc_tg_1_0_synth_1: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/design_1_noc_tg_1_0_synth_1/runme.log
[Fri May  2 23:01:12 2025] Launched synth_1...
Run output will be captured here: /home/younas/Documents/Vivado/hbm_module_2_synth_impl/hbm_module_2_synth_impl.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:00 ; elapsed = 00:00:55 . Memory (MB): peak = 11995.156 ; gain = 454.031 ; free physical = 7328 ; free virtual = 10823
