#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 19 11:08:30 2024
# Process ID: 11496
# Current directory: /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_synth_1
# Command line: vivado -log tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0.tcl
# Log file: /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_synth_1/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0.vds
# Journal file: /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/hdl/ip/PWM_w_Int'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/Hw-designs/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/puftester/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11621
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2602.039 ; gain = 30.902 ; free physical = 141 ; free virtual = 19875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0/synth/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0.vhd:82]
	Parameter C_PUF_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_PUF_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter abs_pos bound to: X0Y150 - type: string 
	Parameter offset_pos bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'Tima_Ro_Puf_AXI4L_v1_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/hdl/Tima_Ro_Puf_AXI4L_v1_0.vhd:5' bound to instance 'U0' of component 'Tima_Ro_Puf_AXI4L_v1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0/synth/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'Tima_Ro_Puf_AXI4L_v1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/hdl/Tima_Ro_Puf_AXI4L_v1_0.vhd:51]
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter abs_pos bound to: X0Y150 - type: string 
	Parameter offset_pos bound to: 20 - type: integer 
	Parameter C_PUF_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_PUF_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter abs_pos bound to: X0Y150 - type: string 
	Parameter offset_pos bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/hdl/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI.vhd:5' bound to instance 'Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI_inst' of component 'Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/hdl/Tima_Ro_Puf_AXI4L_v1_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/hdl/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI.vhd:88]
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter abs_pos bound to: X0Y150 - type: string 
	Parameter offset_pos bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter abs_pos bound to: X0Y150 - type: string 
	Parameter offset_pos bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'top_tima_ro_puf' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/new/top_tima_ro_puf.vhd:34' bound to instance 'RO_PUF_CORE' of component 'top_tima_ro_puf' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/hdl/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI.vhd:436]
INFO: [Synth 8-638] synthesizing module 'top_tima_ro_puf' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/new/top_tima_ro_puf.vhd:62]
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter abs_pos bound to: X0Y150 - type: string 
	Parameter offset_pos bound to: 20 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter abs_pos bound to: X0Y150 - type: string 
	Parameter offset_pos bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'tima_ro_puf' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/imports/new/ro_puf_7inverters_new.vhd:8' bound to instance 'RO_PUF' of component 'tima_ro_puf' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/new/top_tima_ro_puf.vhd:86]
INFO: [Synth 8-638] synthesizing module 'tima_ro_puf' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/imports/new/ro_puf_7inverters_new.vhd:36]
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter abs_pos bound to: X0Y150 - type: string 
	Parameter offset_pos bound to: 20 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'RO_selection' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:6' bound to instance 'RO_BLOCK_1' of component 'RO_selection' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/imports/new/ro_puf_7inverters_new.vhd:89]
INFO: [Synth 8-638] synthesizing module 'RO_selection' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:16]
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
INFO: [Synth 8-638] synthesizing module 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:34]
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter INIT bound to: 4'b0111 
INFO: [Synth 8-113] binding component instance 'NAND_IN' to cell 'LUT2' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:70]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'INVERTER_0' to cell 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:80]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'INVERTER' to cell 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:99]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'INVERTER' to cell 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:99]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'INVERTER' to cell 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:99]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'INVERTER' to cell 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:99]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'INVERTER' to cell 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:99]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'INVERTER' to cell 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'ROs' (1#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:34]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ROs' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/ROs.vhd:11' bound to instance 'RO_INST' of component 'ROs' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:35]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
	Parameter num_inverters bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RO_selection' (2#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:16]
	Parameter num_inverters bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'compteur_cycles' is read in the process but is not in the sensitivity list [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/imports/new/ro_puf_7inverters_new.vhd:140]
WARNING: [Synth 8-614] signal 'Timer_size' is read in the process but is not in the sensitivity list [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/imports/new/ro_puf_7inverters_new.vhd:140]
WARNING: [Synth 8-614] signal 'MUX_1_OUT' is read in the process but is not in the sensitivity list [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/imports/new/ro_puf_7inverters_new.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'tima_ro_puf' (3#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/imports/new/ro_puf_7inverters_new.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'top_tima_ro_puf' (4#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/PUFs/tima_ro_puf/tima_ro_puf.srcs/sources_1/new/top_tima_ro_puf.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI' (5#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/hdl/Tima_Ro_Puf_AXI4L_v1_0_PUF_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'Tima_Ro_Puf_AXI4L_v1_0' (6#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/hdl/Tima_Ro_Puf_AXI4L_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0' (7#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ip/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0/synth/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2688.008 ; gain = 116.871 ; free physical = 621 ; free virtual = 19970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.820 ; gain = 134.684 ; free physical = 619 ; free virtual = 19972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.820 ; gain = 134.684 ; free physical = 619 ; free virtual = 19972
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2713.758 ; gain = 0.000 ; free physical = 582 ; free virtual = 19951
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.648 ; gain = 0.000 ; free physical = 363 ; free virtual = 19842
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2794.461 ; gain = 21.812 ; free physical = 357 ; free virtual = 19841
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2794.461 ; gain = 223.324 ; free physical = 473 ; free virtual = 19968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2794.461 ; gain = 223.324 ; free physical = 473 ; free virtual = 19968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2794.461 ; gain = 223.324 ; free physical = 473 ; free virtual = 19968
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'output_ro_reg' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'found_match_reg' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.gen/sources_1/bd/tima_ro_puf/ipshared/ee78/src/RO_selection.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2794.461 ; gain = 223.324 ; free physical = 466 ; free virtual = 19973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   5 Input   28 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	 255 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2794.461 ; gain = 223.324 ; free physical = 430 ; free virtual = 19960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 3224.211 ; gain = 653.074 ; free physical = 119 ; free virtual = 19389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 3225.211 ; gain = 654.074 ; free physical = 118 ; free virtual = 19388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:20 . Memory (MB): peak = 3244.242 ; gain = 673.105 ; free physical = 153 ; free virtual = 19393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:24 . Memory (MB): peak = 3250.180 ; gain = 679.043 ; free physical = 153 ; free virtual = 19394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:24 . Memory (MB): peak = 3250.180 ; gain = 679.043 ; free physical = 153 ; free virtual = 19394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:24 . Memory (MB): peak = 3250.180 ; gain = 679.043 ; free physical = 153 ; free virtual = 19394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:24 . Memory (MB): peak = 3250.180 ; gain = 679.043 ; free physical = 153 ; free virtual = 19394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:24 . Memory (MB): peak = 3250.180 ; gain = 679.043 ; free physical = 153 ; free virtual = 19394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:24 . Memory (MB): peak = 3250.180 ; gain = 679.043 ; free physical = 153 ; free virtual = 19394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    16|
|2     |LUT1   |  3591|
|3     |LUT2   |   518|
|4     |LUT3   |     8|
|5     |LUT4   |    37|
|6     |LUT5   |    39|
|7     |LUT6   |   183|
|8     |MUXF7  |    68|
|9     |MUXF8  |    34|
|10    |FDCE   |    64|
|11    |FDRE   |   213|
|12    |FDSE   |     4|
|13    |LDC    |     2|
|14    |LDP    |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:24 . Memory (MB): peak = 3250.180 ; gain = 679.043 ; free physical = 153 ; free virtual = 19394
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:17 . Memory (MB): peak = 3250.180 ; gain = 590.402 ; free physical = 192 ; free virtual = 19433
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:24 . Memory (MB): peak = 3250.188 ; gain = 679.043 ; free physical = 192 ; free virtual = 19433
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3250.188 ; gain = 0.000 ; free physical = 243 ; free virtual = 19520
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3400.930 ; gain = 0.000 ; free physical = 125 ; free virtual = 19342
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:49 . Memory (MB): peak = 3400.930 ; gain = 1161.195 ; free physical = 268 ; free virtual = 19486
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_synth_1/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0, cache-ID = 61f80329a68420ac
INFO: [Coretcl 2-1174] Renamed 518 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_tima_ropuf/u96_v2_tima_ropuf.runs/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_synth_1/tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_utilization_synth.rpt -pb tima_ro_puf_Tima_Ro_Puf_AXI4L_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 11:10:56 2024...
