// Seed: 1831132896
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  assign module_1.id_6 = 0;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd59,
    parameter id_3 = 32'd17
) (
    input supply1 id_0,
    input wand _id_1,
    output tri1 id_2,
    input uwire _id_3
);
  wire id_5[-1 'd0 : {  id_3  ,  id_1  }];
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire [-1 'b0 : -1] id_6;
  assign id_6 = 1 ? -1'b0 : -1;
endmodule
