

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">lm3s_adc.h File Reference</div>  </div>
</div>
<div class="contents">

<p>LM3S ADC definition.  
<a href="#details">More...</a></p>

<p><a href="lm3s__adc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b3f2d53ff70607a421ae8b689fc28fb"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_ACTSS" ref="a4b3f2d53ff70607a421ae8b689fc28fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4b3f2d53ff70607a421ae8b689fc28fb">ADC_O_ACTSS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Active Sample Sequencer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a3b01c66e3514462f205e6fec9b6720"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_RIS" ref="a7a3b01c66e3514462f205e6fec9b6720" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7a3b01c66e3514462f205e6fec9b6720">ADC_O_RIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Raw Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ac6d51a3a2aa8ca4bf3b6aa85425a8d"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_IM" ref="a7ac6d51a3a2aa8ca4bf3b6aa85425a8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7ac6d51a3a2aa8ca4bf3b6aa85425a8d">ADC_O_IM</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e8864cc8bcb12e8294cfd0cc93d036c"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_ISC" ref="a1e8864cc8bcb12e8294cfd0cc93d036c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1e8864cc8bcb12e8294cfd0cc93d036c">ADC_O_ISC</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Interrupt Status and Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4d3a022968489e073396c0dea13849e"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_OSTAT" ref="aa4d3a022968489e073396c0dea13849e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa4d3a022968489e073396c0dea13849e">ADC_O_OSTAT</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Overflow Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad87ab08b7e08db89cb70fa080a476bf5"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_EMUX" ref="ad87ab08b7e08db89cb70fa080a476bf5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad87ab08b7e08db89cb70fa080a476bf5">ADC_O_EMUX</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Event Multiplexer Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee02a7de19ed0e522deba22c11c7a7c3"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_USTAT" ref="aee02a7de19ed0e522deba22c11c7a7c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aee02a7de19ed0e522deba22c11c7a7c3">ADC_O_USTAT</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Underflow Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2f9eeb26e7a31aa611adbcfbee3f658"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSPRI" ref="ad2f9eeb26e7a31aa611adbcfbee3f658" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad2f9eeb26e7a31aa611adbcfbee3f658">ADC_O_SSPRI</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequencer Priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6154c36de628e9b837cd67ab0cedae6f"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SPC" ref="a6154c36de628e9b837cd67ab0cedae6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6154c36de628e9b837cd67ab0cedae6f">ADC_O_SPC</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Phase Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0c82b106743b5adbf0bd61483fa9dae0">ADC_O_PSSI</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Processor Sample Sequence.  <a href="#a0c82b106743b5adbf0bd61483fa9dae0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54b9b8daee41e3942a563eed9ea83696"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SAC" ref="a54b9b8daee41e3942a563eed9ea83696" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a54b9b8daee41e3942a563eed9ea83696">ADC_O_SAC</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Averaging Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af1cfb7fe9b480fa7852bc5da220132ee">ADC_O_DCISC</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Interrupt.  <a href="#af1cfb7fe9b480fa7852bc5da220132ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12a00955814d00b1d0a1a2dda20e80ba"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_CTL" ref="a12a00955814d00b1d0a1a2dda20e80ba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a12a00955814d00b1d0a1a2dda20e80ba">ADC_O_CTL</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence Input.  <a href="#ad24cdbd8b42dbf0403dcf6dc35db912a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1080695ff2aa9d0f38a7047436359f51"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSCTL0" ref="a1080695ff2aa9d0f38a7047436359f51" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1080695ff2aa9d0f38a7047436359f51">ADC_O_SSCTL0</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence Control 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a15df5ead4a5691a8910511509f2ad16f">ADC_O_SSFIFO0</a>&#160;&#160;&#160;0x00000048</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence Result FIFO.  <a href="#a15df5ead4a5691a8910511509f2ad16f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa2ea3e5d9668cd20e5f1b30af8e769b4">ADC_O_SSFSTAT0</a>&#160;&#160;&#160;0x0000004C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence FIFO 0.  <a href="#aa2ea3e5d9668cd20e5f1b30af8e769b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2b564bac2a3457b60f533b98795a7d2"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSOP0" ref="ae2b564bac2a3457b60f533b98795a7d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae2b564bac2a3457b60f533b98795a7d2">ADC_O_SSOP0</a>&#160;&#160;&#160;0x00000050</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence 0 Operation. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2143f7941bd760815903aadf822b0bf8">ADC_O_SSDC0</a>&#160;&#160;&#160;0x00000054</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence 0 Digital.  <a href="#a2143f7941bd760815903aadf822b0bf8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a351cd7b7ebcf1480a2b03c5503d7d644">ADC_O_SSMUX1</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence Input.  <a href="#a351cd7b7ebcf1480a2b03c5503d7d644"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a471fce40d279001dee6c649fcf2ad3a8"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSCTL1" ref="a471fce40d279001dee6c649fcf2ad3a8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a471fce40d279001dee6c649fcf2ad3a8">ADC_O_SSCTL1</a>&#160;&#160;&#160;0x00000064</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence Control 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a269c22ac79232ce6e760f828f7d2e9b0">ADC_O_SSFIFO1</a>&#160;&#160;&#160;0x00000068</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence Result FIFO.  <a href="#a269c22ac79232ce6e760f828f7d2e9b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aeed924a57ed947c3c3c288a521f3fc01">ADC_O_SSFSTAT1</a>&#160;&#160;&#160;0x0000006C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence FIFO 1.  <a href="#aeed924a57ed947c3c3c288a521f3fc01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b83cad039aeec99994436cbbcc2e48a"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSOP1" ref="a2b83cad039aeec99994436cbbcc2e48a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2b83cad039aeec99994436cbbcc2e48a">ADC_O_SSOP1</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence 1 Operation. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2941b9a31ff212748fa22f709064ad83">ADC_O_SSDC1</a>&#160;&#160;&#160;0x00000074</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence 1 Digital.  <a href="#a2941b9a31ff212748fa22f709064ad83"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a350ad155330d0e14bcc7a8ddd6f2c252">ADC_O_SSMUX2</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence Input.  <a href="#a350ad155330d0e14bcc7a8ddd6f2c252"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a317c6481a96d19daa264e9a55f3e96d4"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSCTL2" ref="a317c6481a96d19daa264e9a55f3e96d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a317c6481a96d19daa264e9a55f3e96d4">ADC_O_SSCTL2</a>&#160;&#160;&#160;0x00000084</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence Control 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab35123cc933d899697269714e6cfb53e">ADC_O_SSFIFO2</a>&#160;&#160;&#160;0x00000088</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence Result FIFO.  <a href="#ab35123cc933d899697269714e6cfb53e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaeb80bba225c283d22b1d7a85ea5194e">ADC_O_SSFSTAT2</a>&#160;&#160;&#160;0x0000008C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence FIFO 2.  <a href="#aaeb80bba225c283d22b1d7a85ea5194e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20c2d37c314f5340aa063168b0515433"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSOP2" ref="a20c2d37c314f5340aa063168b0515433" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a20c2d37c314f5340aa063168b0515433">ADC_O_SSOP2</a>&#160;&#160;&#160;0x00000090</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence 2 Operation. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae080e1965d16f5748c949c2db0b8e8e3">ADC_O_SSDC2</a>&#160;&#160;&#160;0x00000094</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence 2 Digital.  <a href="#ae080e1965d16f5748c949c2db0b8e8e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aecb757928adb225d92b415c9c74c2f3e">ADC_O_SSMUX3</a>&#160;&#160;&#160;0x000000A0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence Input.  <a href="#aecb757928adb225d92b415c9c74c2f3e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a174258cd7e0a7c7b54e24843a6233802"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSCTL3" ref="a174258cd7e0a7c7b54e24843a6233802" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a174258cd7e0a7c7b54e24843a6233802">ADC_O_SSCTL3</a>&#160;&#160;&#160;0x000000A4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence Control 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1441a933a9b21ac17ea60150ade3b33d">ADC_O_SSFIFO3</a>&#160;&#160;&#160;0x000000A8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence Result FIFO.  <a href="#a1441a933a9b21ac17ea60150ade3b33d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaa68909303c48e012c81c02737170498">ADC_O_SSFSTAT3</a>&#160;&#160;&#160;0x000000AC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence FIFO 3.  <a href="#aaa68909303c48e012c81c02737170498"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a140c99957c06c252c6a40101bd4c5fc5"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSOP3" ref="a140c99957c06c252c6a40101bd4c5fc5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a140c99957c06c252c6a40101bd4c5fc5">ADC_O_SSOP3</a>&#160;&#160;&#160;0x000000B0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence 3 Operation. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3e278105b2c2a243bda1b17523697ad3">ADC_O_SSDC3</a>&#160;&#160;&#160;0x000000B4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sample Sequence 3 Digital.  <a href="#a3e278105b2c2a243bda1b17523697ad3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d3a9e076e2629e5e692176a8080906c"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_TMLB" ref="a5d3a9e076e2629e5e692176a8080906c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5d3a9e076e2629e5e692176a8080906c">ADC_O_TMLB</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Test Mode Loopback. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afdaaccac74918f6fcc18232dff4cf5bb">ADC_O_DCRIC</a>&#160;&#160;&#160;0x00000D00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Reset.  <a href="#afdaaccac74918f6fcc18232dff4cf5bb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3e2a9b9900007b2b832d99da9007d25"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCTL0" ref="ac3e2a9b9900007b2b832d99da9007d25" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac3e2a9b9900007b2b832d99da9007d25">ADC_O_DCCTL0</a>&#160;&#160;&#160;0x00000E00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Control 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c1e01c1563fa11aa118f59e0512df97"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCTL1" ref="a4c1e01c1563fa11aa118f59e0512df97" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4c1e01c1563fa11aa118f59e0512df97">ADC_O_DCCTL1</a>&#160;&#160;&#160;0x00000E04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Control 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a262cd7ddfe5a88cbc7b39a932efdd4e6"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCTL2" ref="a262cd7ddfe5a88cbc7b39a932efdd4e6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a262cd7ddfe5a88cbc7b39a932efdd4e6">ADC_O_DCCTL2</a>&#160;&#160;&#160;0x00000E08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Control 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c019876869325a68222dbf27ef23049"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCTL3" ref="a9c019876869325a68222dbf27ef23049" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9c019876869325a68222dbf27ef23049">ADC_O_DCCTL3</a>&#160;&#160;&#160;0x00000E0C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Control 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a141fba8c622d5c615f94a0f64c4d1204"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCTL4" ref="a141fba8c622d5c615f94a0f64c4d1204" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a141fba8c622d5c615f94a0f64c4d1204">ADC_O_DCCTL4</a>&#160;&#160;&#160;0x00000E10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Control 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af94e177c406e733efb123fc4259d6e5f"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCTL5" ref="af94e177c406e733efb123fc4259d6e5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af94e177c406e733efb123fc4259d6e5f">ADC_O_DCCTL5</a>&#160;&#160;&#160;0x00000E14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Control 5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ecc4ef0c855e96f2cd016ae4a56f1e1"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCTL6" ref="a3ecc4ef0c855e96f2cd016ae4a56f1e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3ecc4ef0c855e96f2cd016ae4a56f1e1">ADC_O_DCCTL6</a>&#160;&#160;&#160;0x00000E18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Control 6. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a049d78a435b2b34f1312c4bec7c38183"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCTL7" ref="a049d78a435b2b34f1312c4bec7c38183" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a049d78a435b2b34f1312c4bec7c38183">ADC_O_DCCTL7</a>&#160;&#160;&#160;0x00000E1C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Control 7. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4f620bf27e52d40da42690cc0a06c1a"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCMP0" ref="ad4f620bf27e52d40da42690cc0a06c1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad4f620bf27e52d40da42690cc0a06c1a">ADC_O_DCCMP0</a>&#160;&#160;&#160;0x00000E40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Range 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a009354d12b4469af9a81259859751105"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCMP1" ref="a009354d12b4469af9a81259859751105" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a009354d12b4469af9a81259859751105">ADC_O_DCCMP1</a>&#160;&#160;&#160;0x00000E44</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Range 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b329af04ce78f53fcde8487984b6ede"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCMP2" ref="a4b329af04ce78f53fcde8487984b6ede" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4b329af04ce78f53fcde8487984b6ede">ADC_O_DCCMP2</a>&#160;&#160;&#160;0x00000E48</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Range 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89e9a270ea310d8c1149cfe45cedc3ff"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCMP3" ref="a89e9a270ea310d8c1149cfe45cedc3ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a89e9a270ea310d8c1149cfe45cedc3ff">ADC_O_DCCMP3</a>&#160;&#160;&#160;0x00000E4C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Range 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46b0d6564d50b41ce3cb6d57fef50e20"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCMP4" ref="a46b0d6564d50b41ce3cb6d57fef50e20" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a46b0d6564d50b41ce3cb6d57fef50e20">ADC_O_DCCMP4</a>&#160;&#160;&#160;0x00000E50</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Range 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d0dd781234c4004ed510f0ab621d410"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCMP5" ref="a7d0dd781234c4004ed510f0ab621d410" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7d0dd781234c4004ed510f0ab621d410">ADC_O_DCCMP5</a>&#160;&#160;&#160;0x00000E54</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Range 5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accdee64d96389a51b34379710c15ff77"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCMP6" ref="accdee64d96389a51b34379710c15ff77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#accdee64d96389a51b34379710c15ff77">ADC_O_DCCMP6</a>&#160;&#160;&#160;0x00000E58</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Range 6. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac68eec71fc25f6f5eda787f6800c67f4"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCCMP7" ref="ac68eec71fc25f6f5eda787f6800c67f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac68eec71fc25f6f5eda787f6800c67f4">ADC_O_DCCMP7</a>&#160;&#160;&#160;0x00000E5C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Digital Comparator Range 7. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0d295a23016df3e7dcc44d6d78e8e872">ADC_RIS_INRDC</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Raw Interrupt.  <a href="#a0d295a23016df3e7dcc44d6d78e8e872"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a013d9acc90af7479df3016ceb5598423">ADC_IM_DCONSS3</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt on.  <a href="#a013d9acc90af7479df3016ceb5598423"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#acb6ef86d326308c70c14dff5d3395b50">ADC_IM_DCONSS2</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt on.  <a href="#acb6ef86d326308c70c14dff5d3395b50"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab9c515d102629e9a96a580df3e19ae27">ADC_IM_DCONSS1</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt on.  <a href="#ab9c515d102629e9a96a580df3e19ae27"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9ed6a2b2cf0126ae5f420aaf8e94b940">ADC_IM_DCONSS0</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt on.  <a href="#a9ed6a2b2cf0126ae5f420aaf8e94b940"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7802e3066406dbfb3b759de974bf8308">ADC_ISC_DCINSS3</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt.  <a href="#a7802e3066406dbfb3b759de974bf8308"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a09ded188c8cf5278149be66019c3f9cc">ADC_ISC_DCINSS2</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt.  <a href="#a09ded188c8cf5278149be66019c3f9cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af270dff6e90c5c021a7a8d083f04b12e">ADC_ISC_DCINSS1</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt.  <a href="#af270dff6e90c5c021a7a8d083f04b12e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8c4d152f4061e163c045bd9224e64544">ADC_ISC_DCINSS0</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt.  <a href="#a8c4d152f4061e163c045bd9224e64544"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00507f7e5e021546d6ebb7830917e9a7"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_PWM3" ref="a00507f7e5e021546d6ebb7830917e9a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a00507f7e5e021546d6ebb7830917e9a7">ADC_EMUX_EM3_PWM3</a>&#160;&#160;&#160;0x00009000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27411cfd7cc0406401a8bda509c1dd0f"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_PWM3" ref="a27411cfd7cc0406401a8bda509c1dd0f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a27411cfd7cc0406401a8bda509c1dd0f">ADC_EMUX_EM2_PWM3</a>&#160;&#160;&#160;0x00000900</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab558091048e3c9c0c46e71520e8a891a"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_PWM3" ref="ab558091048e3c9c0c46e71520e8a891a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab558091048e3c9c0c46e71520e8a891a">ADC_EMUX_EM1_PWM3</a>&#160;&#160;&#160;0x00000090</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7aa587c00e874d1011fe0167e63e73bc"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_PWM3" ref="a7aa587c00e874d1011fe0167e63e73bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7aa587c00e874d1011fe0167e63e73bc">ADC_EMUX_EM0_PWM3</a>&#160;&#160;&#160;0x00000009</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a744f3f7e4486b4bd3784d882e36debc5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_M" ref="a744f3f7e4486b4bd3784d882e36debc5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a744f3f7e4486b4bd3784d882e36debc5">ADC_SPC_PHASE_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Phase Difference. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9fde4834f2f0cfacb4456dec12444acf"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_0" ref="a9fde4834f2f0cfacb4456dec12444acf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9fde4834f2f0cfacb4456dec12444acf">ADC_SPC_PHASE_0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 0.0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9044639624ec83d0bce4d3961e317537"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_22_5" ref="a9044639624ec83d0bce4d3961e317537" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9044639624ec83d0bce4d3961e317537">ADC_SPC_PHASE_22_5</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 22.5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a700a69c681274c431bde8a9535020076"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_45" ref="a700a69c681274c431bde8a9535020076" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a700a69c681274c431bde8a9535020076">ADC_SPC_PHASE_45</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 45.0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0f6b82fad45c6873ba1e0de3a71faa0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_67_5" ref="aa0f6b82fad45c6873ba1e0de3a71faa0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa0f6b82fad45c6873ba1e0de3a71faa0">ADC_SPC_PHASE_67_5</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 67.5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1f80fbff098567ae2aa8600e2ff9859"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_90" ref="af1f80fbff098567ae2aa8600e2ff9859" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af1f80fbff098567ae2aa8600e2ff9859">ADC_SPC_PHASE_90</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 90.0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ede985ce220a20e142f1a042a9ff9af"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_112_5" ref="a5ede985ce220a20e142f1a042a9ff9af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5ede985ce220a20e142f1a042a9ff9af">ADC_SPC_PHASE_112_5</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 112.5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf5d1ef9b8b60e8e54e7b8e8ad299a01"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_135" ref="acf5d1ef9b8b60e8e54e7b8e8ad299a01" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#acf5d1ef9b8b60e8e54e7b8e8ad299a01">ADC_SPC_PHASE_135</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 135.0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e45c4c7916c44aa365c96c9b2e18fb3"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_157_5" ref="a8e45c4c7916c44aa365c96c9b2e18fb3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8e45c4c7916c44aa365c96c9b2e18fb3">ADC_SPC_PHASE_157_5</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 157.5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39a33e36a41bc07a7f91d630fac8bc76"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_180" ref="a39a33e36a41bc07a7f91d630fac8bc76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a39a33e36a41bc07a7f91d630fac8bc76">ADC_SPC_PHASE_180</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 180.0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adea744f8af7884a69b31109f7113ba9f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_202_5" ref="adea744f8af7884a69b31109f7113ba9f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adea744f8af7884a69b31109f7113ba9f">ADC_SPC_PHASE_202_5</a>&#160;&#160;&#160;0x00000009</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 202.5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e93961090c5f8d9b1f6408be2561834"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_225" ref="a8e93961090c5f8d9b1f6408be2561834" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8e93961090c5f8d9b1f6408be2561834">ADC_SPC_PHASE_225</a>&#160;&#160;&#160;0x0000000A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 225.0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a0f2b9108268a76aca788d491ac55c1"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_247_5" ref="a2a0f2b9108268a76aca788d491ac55c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2a0f2b9108268a76aca788d491ac55c1">ADC_SPC_PHASE_247_5</a>&#160;&#160;&#160;0x0000000B</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 247.5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1474ffbf91f729220329e0847614416"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_270" ref="ab1474ffbf91f729220329e0847614416" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab1474ffbf91f729220329e0847614416">ADC_SPC_PHASE_270</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 270.0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a705c38c47108b9755d77ac57df834164"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_292_5" ref="a705c38c47108b9755d77ac57df834164" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a705c38c47108b9755d77ac57df834164">ADC_SPC_PHASE_292_5</a>&#160;&#160;&#160;0x0000000D</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 292.5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9107d14e9b68b89d1ddf1b296c5edbb1"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_315" ref="a9107d14e9b68b89d1ddf1b296c5edbb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9107d14e9b68b89d1ddf1b296c5edbb1">ADC_SPC_PHASE_315</a>&#160;&#160;&#160;0x0000000E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 315.0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd14eff3f1d4ef0fe7fe9acc621a3f37"></a><!-- doxytag: member="lm3s_adc.h::ADC_SPC_PHASE_337_5" ref="afd14eff3f1d4ef0fe7fe9acc621a3f37" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afd14eff3f1d4ef0fe7fe9acc621a3f37">ADC_SPC_PHASE_337_5</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sample lags by 337.5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af894955fc48ee3e0df449cf70fcca4ed"></a><!-- doxytag: member="lm3s_adc.h::ADC_PSSI_GSYNC" ref="af894955fc48ee3e0df449cf70fcca4ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af894955fc48ee3e0df449cf70fcca4ed">ADC_PSSI_GSYNC</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Synchronize. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b84557c4eedb4eb433562e75078421c"></a><!-- doxytag: member="lm3s_adc.h::ADC_PSSI_SYNCWAIT" ref="a6b84557c4eedb4eb433562e75078421c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6b84557c4eedb4eb433562e75078421c">ADC_PSSI_SYNCWAIT</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronize Wait. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afbd9e1266ba559b8b306a011f3ab7a67">ADC_DCISC_DCINT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator 7 Interrupt.  <a href="#afbd9e1266ba559b8b306a011f3ab7a67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a67769a22a804236a07ecdf387509646e">ADC_DCISC_DCINT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator 6 Interrupt.  <a href="#a67769a22a804236a07ecdf387509646e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ade326d0576a9e124c84a09d2d1765842">ADC_DCISC_DCINT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator 5 Interrupt.  <a href="#ade326d0576a9e124c84a09d2d1765842"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5a5186b2ba56e9a9a20a4132f263d521">ADC_DCISC_DCINT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator 4 Interrupt.  <a href="#a5a5186b2ba56e9a9a20a4132f263d521"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aff3289df524ec5d340b903f98c82615b">ADC_DCISC_DCINT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator 3 Interrupt.  <a href="#aff3289df524ec5d340b903f98c82615b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7d7ba35397db8dfb61c224b97c76a0c1">ADC_DCISC_DCINT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator 2 Interrupt.  <a href="#a7d7ba35397db8dfb61c224b97c76a0c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae1d765eaf3fc70df3ff83ebb688b2d2f">ADC_DCISC_DCINT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator 1 Interrupt.  <a href="#ae1d765eaf3fc70df3ff83ebb688b2d2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a964b433cf5bbe8a9cffe51e3f64d95ca">ADC_DCISC_DCINT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator 0 Interrupt.  <a href="#a964b433cf5bbe8a9cffe51e3f64d95ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2f4c7271a873ec88a5d4ad287ba6f71"></a><!-- doxytag: member="lm3s_adc.h::ADC_CTL_VREF" ref="ad2f4c7271a873ec88a5d4ad287ba6f71" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad2f4c7271a873ec88a5d4ad287ba6f71">ADC_CTL_VREF</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage Reference Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a11a760f0368374291d55cbdf75a9d54b">ADC_SSOP0_S7DCOP</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 7 Digital Comparator.  <a href="#a11a760f0368374291d55cbdf75a9d54b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a193372ac552dac83c493040f82584f6c">ADC_SSOP0_S6DCOP</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 6 Digital Comparator.  <a href="#a193372ac552dac83c493040f82584f6c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7f089de38811c8a7dd5186b409ca9662">ADC_SSOP0_S5DCOP</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 5 Digital Comparator.  <a href="#a7f089de38811c8a7dd5186b409ca9662"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae414da1a6370f463501f2dbdf751c6c0">ADC_SSOP0_S4DCOP</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 4 Digital Comparator.  <a href="#ae414da1a6370f463501f2dbdf751c6c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6bad84457c43a9eadeb94ed30ba64013">ADC_SSOP0_S3DCOP</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 3 Digital Comparator.  <a href="#a6bad84457c43a9eadeb94ed30ba64013"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6433c36dbe5005888fcb1bf4fc89b9cf">ADC_SSOP0_S2DCOP</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 2 Digital Comparator.  <a href="#a6433c36dbe5005888fcb1bf4fc89b9cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8e1b3788e1bf00f1bedbdd2022c5d74e">ADC_SSOP0_S1DCOP</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 1 Digital Comparator.  <a href="#a8e1b3788e1bf00f1bedbdd2022c5d74e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a96b9db40fa9bbc22ff1079d05d4abc30">ADC_SSOP0_S0DCOP</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 0 Digital Comparator.  <a href="#a96b9db40fa9bbc22ff1079d05d4abc30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9331b1a7d5a51d962d076b58296c3054">ADC_SSDC0_S7DCSEL_M</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 7 Digital Comparator.  <a href="#a9331b1a7d5a51d962d076b58296c3054"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad133a3b198bf0fe90221bcd95b5905d2">ADC_SSDC0_S6DCSEL_M</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 6 Digital Comparator.  <a href="#ad133a3b198bf0fe90221bcd95b5905d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a13c145bc042c643f9aa341b85a1e17f3">ADC_SSDC0_S5DCSEL_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 5 Digital Comparator.  <a href="#a13c145bc042c643f9aa341b85a1e17f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a87d2d12cc89aa009e6d641b2f90229c2">ADC_SSDC0_S4DCSEL_M</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 4 Digital Comparator.  <a href="#a87d2d12cc89aa009e6d641b2f90229c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9517138c20741ffb79f0995e5e532bd5">ADC_SSDC0_S3DCSEL_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 3 Digital Comparator.  <a href="#a9517138c20741ffb79f0995e5e532bd5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a71f8fdb401a0efea88a01ddcd19987a6">ADC_SSDC0_S2DCSEL_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 2 Digital Comparator.  <a href="#a71f8fdb401a0efea88a01ddcd19987a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a96abff20d0015d5323edd39d332d6c30">ADC_SSDC0_S1DCSEL_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 1 Digital Comparator.  <a href="#a96abff20d0015d5323edd39d332d6c30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a563c9f3a94d0eb4bf64f9d2e3283517a">ADC_SSDC0_S0DCSEL_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 0 Digital Comparator.  <a href="#a563c9f3a94d0eb4bf64f9d2e3283517a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a83ccfe50bdcea162564de86e4c6ffd06">ADC_SSOP1_S3DCOP</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 3 Digital Comparator.  <a href="#a83ccfe50bdcea162564de86e4c6ffd06"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aeb18fdf8aa21607353f6b986cf729bde">ADC_SSOP1_S2DCOP</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 2 Digital Comparator.  <a href="#aeb18fdf8aa21607353f6b986cf729bde"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a235a6fbdcff814dbef97ca6b7fa62d05">ADC_SSOP1_S1DCOP</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 1 Digital Comparator.  <a href="#a235a6fbdcff814dbef97ca6b7fa62d05"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac70daf48a23d870b43a3c5a34ecf136f">ADC_SSOP1_S0DCOP</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 0 Digital Comparator.  <a href="#ac70daf48a23d870b43a3c5a34ecf136f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4d332a3b643aac5cede728d21436f5df">ADC_SSDC1_S3DCSEL_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 3 Digital Comparator.  <a href="#a4d332a3b643aac5cede728d21436f5df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab468f7dc4a36c1db35d7095fcb00b46d">ADC_SSDC1_S2DCSEL_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 2 Digital Comparator.  <a href="#ab468f7dc4a36c1db35d7095fcb00b46d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a34fb2e6c79e6e50c321ab6200d86c159">ADC_SSDC1_S1DCSEL_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 1 Digital Comparator.  <a href="#a34fb2e6c79e6e50c321ab6200d86c159"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1de22973b655720d8621750a5f40f464">ADC_SSDC1_S0DCSEL_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 0 Digital Comparator.  <a href="#a1de22973b655720d8621750a5f40f464"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad855ffffdbd749bb9ad78324bb4d7c92"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX2_MUX3_M" ref="ad855ffffdbd749bb9ad78324bb4d7c92" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad855ffffdbd749bb9ad78324bb4d7c92">ADC_SSMUX2_MUX3_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e78bf36353ea93c6bfbe622568f784c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX2_MUX2_M" ref="a4e78bf36353ea93c6bfbe622568f784c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4e78bf36353ea93c6bfbe622568f784c">ADC_SSMUX2_MUX2_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5206029f5f7451642599a3493fd2712"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX2_MUX1_M" ref="aa5206029f5f7451642599a3493fd2712" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa5206029f5f7451642599a3493fd2712">ADC_SSMUX2_MUX1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f32bc7fcad63751edf5d5c530a41ba6"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX2_MUX0_M" ref="a3f32bc7fcad63751edf5d5c530a41ba6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3f32bc7fcad63751edf5d5c530a41ba6">ADC_SSMUX2_MUX0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aad48efa36e9d8de459a8b5d03fb36253">ADC_SSOP2_S3DCOP</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 3 Digital Comparator.  <a href="#aad48efa36e9d8de459a8b5d03fb36253"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6d536f6725f03088f2c4aa882e0fdd01">ADC_SSOP2_S2DCOP</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 2 Digital Comparator.  <a href="#a6d536f6725f03088f2c4aa882e0fdd01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4766dc1d109c08460c48c6f3fcdb3e9a">ADC_SSOP2_S1DCOP</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 1 Digital Comparator.  <a href="#a4766dc1d109c08460c48c6f3fcdb3e9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6c052efd903774deac7753bd77a834fa">ADC_SSOP2_S0DCOP</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 0 Digital Comparator.  <a href="#a6c052efd903774deac7753bd77a834fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abee7d8ae13dc35e6ff91718175abd05c">ADC_SSDC2_S3DCSEL_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 3 Digital Comparator.  <a href="#abee7d8ae13dc35e6ff91718175abd05c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a19041d5ad01ce892dbd4d10f537d8175">ADC_SSDC2_S2DCSEL_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 2 Digital Comparator.  <a href="#a19041d5ad01ce892dbd4d10f537d8175"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2c0cf4fa01215cee9d06e0a4e459bf71">ADC_SSDC2_S1DCSEL_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 1 Digital Comparator.  <a href="#a2c0cf4fa01215cee9d06e0a4e459bf71"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1415c2bed3a0e94e493e610586b0e9e9">ADC_SSDC2_S0DCSEL_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 0 Digital Comparator.  <a href="#a1415c2bed3a0e94e493e610586b0e9e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55fc87208715ede8fd7a093c05b014e7"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX3_MUX0_M" ref="a55fc87208715ede8fd7a093c05b014e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a55fc87208715ede8fd7a093c05b014e7">ADC_SSMUX3_MUX0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8ca2d586a81cca9c3de8402b0ec5493b">ADC_SSOP3_S0DCOP</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 0 Digital Comparator.  <a href="#a8ca2d586a81cca9c3de8402b0ec5493b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a55faaf19bcc624f7d1abfa9a99e13f28">ADC_SSDC3_S0DCSEL_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample 0 Digital Comparator.  <a href="#a55faaf19bcc624f7d1abfa9a99e13f28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33ae8605f6932b7748817ba22828d191"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCTRIG7" ref="a33ae8605f6932b7748817ba22828d191" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a33ae8605f6932b7748817ba22828d191">ADC_DCRIC_DCTRIG7</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Trigger 7. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc7f260db9c758d2d92d58bf038619a5"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCTRIG6" ref="afc7f260db9c758d2d92d58bf038619a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afc7f260db9c758d2d92d58bf038619a5">ADC_DCRIC_DCTRIG6</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Trigger 6. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ddda108503488d6fb6fb20b9b4bd4c4"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCTRIG5" ref="a8ddda108503488d6fb6fb20b9b4bd4c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8ddda108503488d6fb6fb20b9b4bd4c4">ADC_DCRIC_DCTRIG5</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Trigger 5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa2a78eb7a7b48f0a0f86426e061c7a7"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCTRIG4" ref="aaa2a78eb7a7b48f0a0f86426e061c7a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaa2a78eb7a7b48f0a0f86426e061c7a7">ADC_DCRIC_DCTRIG4</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Trigger 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67f47f5112f835f1a277cc90021cf3c3"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCTRIG3" ref="a67f47f5112f835f1a277cc90021cf3c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a67f47f5112f835f1a277cc90021cf3c3">ADC_DCRIC_DCTRIG3</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Trigger 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a629a8782112a649802fdd7b23b55fa88"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCTRIG2" ref="a629a8782112a649802fdd7b23b55fa88" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a629a8782112a649802fdd7b23b55fa88">ADC_DCRIC_DCTRIG2</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Trigger 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3915d888c1709e3d65762aa28cdce28"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCTRIG1" ref="ac3915d888c1709e3d65762aa28cdce28" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac3915d888c1709e3d65762aa28cdce28">ADC_DCRIC_DCTRIG1</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Trigger 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8eb9a8e3afefe99490e3d234f053ba9"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCTRIG0" ref="ac8eb9a8e3afefe99490e3d234f053ba9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac8eb9a8e3afefe99490e3d234f053ba9">ADC_DCRIC_DCTRIG0</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Trigger 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f9d9d4acaf2a6d6f60de18f6506dd0b"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCINT7" ref="a8f9d9d4acaf2a6d6f60de18f6506dd0b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8f9d9d4acaf2a6d6f60de18f6506dd0b">ADC_DCRIC_DCINT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt 7. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf1884c1dff07b2753c354ad8bea9ac7"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCINT6" ref="adf1884c1dff07b2753c354ad8bea9ac7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adf1884c1dff07b2753c354ad8bea9ac7">ADC_DCRIC_DCINT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt 6. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01559753e34bac060246d28888e84e6e"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCINT5" ref="a01559753e34bac060246d28888e84e6e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a01559753e34bac060246d28888e84e6e">ADC_DCRIC_DCINT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt 5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e9f800ce0cb68296f3c1a1cdd33ca14"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCINT4" ref="a5e9f800ce0cb68296f3c1a1cdd33ca14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5e9f800ce0cb68296f3c1a1cdd33ca14">ADC_DCRIC_DCINT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d1ae8fe7dde4feead30671ffe56e64d"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCINT3" ref="a8d1ae8fe7dde4feead30671ffe56e64d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8d1ae8fe7dde4feead30671ffe56e64d">ADC_DCRIC_DCINT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95a573d07c0968ab1273544d7ebc2f3b"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCINT2" ref="a95a573d07c0968ab1273544d7ebc2f3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a95a573d07c0968ab1273544d7ebc2f3b">ADC_DCRIC_DCINT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38d5bf2c3ab48451616612a179749793"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCINT1" ref="a38d5bf2c3ab48451616612a179749793" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a38d5bf2c3ab48451616612a179749793">ADC_DCRIC_DCINT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0d18be8d28b2a34a77dc77b51b1d8d7"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCRIC_DCINT0" ref="ab0d18be8d28b2a34a77dc77b51b1d8d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab0d18be8d28b2a34a77dc77b51b1d8d7">ADC_DCRIC_DCINT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital Comparator Interrupt 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e2b0fe55a40195d72d5aa431e850227"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CTE" ref="a1e2b0fe55a40195d72d5aa431e850227" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1e2b0fe55a40195d72d5aa431e850227">ADC_DCCTL0_CTE</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90e3fb01e64e9b877baf0a55b84ff089"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CTC_M" ref="a90e3fb01e64e9b877baf0a55b84ff089" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a90e3fb01e64e9b877baf0a55b84ff089">ADC_DCCTL0_CTC_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a747981259114bd935ec7b3ff17398017"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CTC_LOW" ref="a747981259114bd935ec7b3ff17398017" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a747981259114bd935ec7b3ff17398017">ADC_DCCTL0_CTC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89ec267b1b283c40694415555e1cf6c2"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CTC_MID" ref="a89ec267b1b283c40694415555e1cf6c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a89ec267b1b283c40694415555e1cf6c2">ADC_DCCTL0_CTC_MID</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b300f8e8f263287feb868c45f7f9f9a"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CTC_HIGH" ref="a5b300f8e8f263287feb868c45f7f9f9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5b300f8e8f263287feb868c45f7f9f9a">ADC_DCCTL0_CTC_HIGH</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5ca0f6b14c06afe05f0040779c28a55"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CTM_M" ref="aa5ca0f6b14c06afe05f0040779c28a55" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa5ca0f6b14c06afe05f0040779c28a55">ADC_DCCTL0_CTM_M</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20634767a0a99ec27035e9b8c1d7e461"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CTM_ALWAYS" ref="a20634767a0a99ec27035e9b8c1d7e461" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a20634767a0a99ec27035e9b8c1d7e461">ADC_DCCTL0_CTM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a016b5decafe6db131522db1225bd0da6"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CTM_ONCE" ref="a016b5decafe6db131522db1225bd0da6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a016b5decafe6db131522db1225bd0da6">ADC_DCCTL0_CTM_ONCE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa80a870c743a3e839aa66fa4ec68c027"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CTM_HALWAYS" ref="aa80a870c743a3e839aa66fa4ec68c027" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa80a870c743a3e839aa66fa4ec68c027">ADC_DCCTL0_CTM_HALWAYS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3da7fdbae943b5854d5fca836e645796"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CTM_HONCE" ref="a3da7fdbae943b5854d5fca836e645796" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3da7fdbae943b5854d5fca836e645796">ADC_DCCTL0_CTM_HONCE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa78fcfc5e1a37ca83406d4f90afb6ba1"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CIE" ref="aa78fcfc5e1a37ca83406d4f90afb6ba1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa78fcfc5e1a37ca83406d4f90afb6ba1">ADC_DCCTL0_CIE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea10bc5c49655b3147821d029843a892"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CIC_M" ref="aea10bc5c49655b3147821d029843a892" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aea10bc5c49655b3147821d029843a892">ADC_DCCTL0_CIC_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2855cbc0fc00343ef52735f78cdc1c8"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CIC_LOW" ref="ae2855cbc0fc00343ef52735f78cdc1c8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae2855cbc0fc00343ef52735f78cdc1c8">ADC_DCCTL0_CIC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad7127d0966cf63458e3599de98a9368"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CIC_MID" ref="aad7127d0966cf63458e3599de98a9368" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aad7127d0966cf63458e3599de98a9368">ADC_DCCTL0_CIC_MID</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8f3dda7ae883a80d9b979756b22bba6"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CIC_HIGH" ref="ac8f3dda7ae883a80d9b979756b22bba6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac8f3dda7ae883a80d9b979756b22bba6">ADC_DCCTL0_CIC_HIGH</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1dc261cbcbf9eaac278b995bc9da914"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CIM_M" ref="ad1dc261cbcbf9eaac278b995bc9da914" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad1dc261cbcbf9eaac278b995bc9da914">ADC_DCCTL0_CIM_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca5c1d818690f4435c2902c66897f30f"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CIM_ALWAYS" ref="aca5c1d818690f4435c2902c66897f30f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aca5c1d818690f4435c2902c66897f30f">ADC_DCCTL0_CIM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa82ab0cb351abc641039cdb4aa0405c5"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CIM_ONCE" ref="aa82ab0cb351abc641039cdb4aa0405c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa82ab0cb351abc641039cdb4aa0405c5">ADC_DCCTL0_CIM_ONCE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a357f43eda76c0fbcce1e2a092d133efa"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CIM_HALWAYS" ref="a357f43eda76c0fbcce1e2a092d133efa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a357f43eda76c0fbcce1e2a092d133efa">ADC_DCCTL0_CIM_HALWAYS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac829f3702cda9f34ca1cdb553a9a1e4a"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL0_CIM_HONCE" ref="ac829f3702cda9f34ca1cdb553a9a1e4a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac829f3702cda9f34ca1cdb553a9a1e4a">ADC_DCCTL0_CIM_HONCE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5d7baf95086979914a80964ff323126"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CTE" ref="ac5d7baf95086979914a80964ff323126" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac5d7baf95086979914a80964ff323126">ADC_DCCTL1_CTE</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00f799495e39eb088a071b40ab9a7101"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CTC_M" ref="a00f799495e39eb088a071b40ab9a7101" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a00f799495e39eb088a071b40ab9a7101">ADC_DCCTL1_CTC_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a291dd2929b24a2562c4ac7679f6d4048"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CTC_LOW" ref="a291dd2929b24a2562c4ac7679f6d4048" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a291dd2929b24a2562c4ac7679f6d4048">ADC_DCCTL1_CTC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66daceae85ec5227ef2b06381ad304e7"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CTC_MID" ref="a66daceae85ec5227ef2b06381ad304e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a66daceae85ec5227ef2b06381ad304e7">ADC_DCCTL1_CTC_MID</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10f1cc9d792da20f207e86b33749fc7b"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CTC_HIGH" ref="a10f1cc9d792da20f207e86b33749fc7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a10f1cc9d792da20f207e86b33749fc7b">ADC_DCCTL1_CTC_HIGH</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8d20f3b6d76336bafd51c19609f4ced"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CTM_M" ref="ab8d20f3b6d76336bafd51c19609f4ced" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab8d20f3b6d76336bafd51c19609f4ced">ADC_DCCTL1_CTM_M</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa74f75b22f72ce349b5d1e593a9c343a"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CTM_ALWAYS" ref="aa74f75b22f72ce349b5d1e593a9c343a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa74f75b22f72ce349b5d1e593a9c343a">ADC_DCCTL1_CTM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2e9c0004ee35a4af41348cc3e5b2ac5"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CTM_ONCE" ref="af2e9c0004ee35a4af41348cc3e5b2ac5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af2e9c0004ee35a4af41348cc3e5b2ac5">ADC_DCCTL1_CTM_ONCE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d323cb2301c994dfdbbb40b238ac9a1"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CTM_HALWAYS" ref="a9d323cb2301c994dfdbbb40b238ac9a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9d323cb2301c994dfdbbb40b238ac9a1">ADC_DCCTL1_CTM_HALWAYS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8718cdc0888b35c0471bf509f19b2370"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CTM_HONCE" ref="a8718cdc0888b35c0471bf509f19b2370" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8718cdc0888b35c0471bf509f19b2370">ADC_DCCTL1_CTM_HONCE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e469796c557bd80ce9df0914599e9af"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CIE" ref="a2e469796c557bd80ce9df0914599e9af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2e469796c557bd80ce9df0914599e9af">ADC_DCCTL1_CIE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa68b58a9743d19060f39a701c03a4c3a"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CIC_M" ref="aa68b58a9743d19060f39a701c03a4c3a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa68b58a9743d19060f39a701c03a4c3a">ADC_DCCTL1_CIC_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a496d6d46dbba58a0d2a4b86e96d41c89"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CIC_LOW" ref="a496d6d46dbba58a0d2a4b86e96d41c89" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a496d6d46dbba58a0d2a4b86e96d41c89">ADC_DCCTL1_CIC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1e3b0142fb6b373dc92a18200b3ebb6"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CIC_MID" ref="ab1e3b0142fb6b373dc92a18200b3ebb6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab1e3b0142fb6b373dc92a18200b3ebb6">ADC_DCCTL1_CIC_MID</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfa07f6662f2522caa2122ec6d6eda2f"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CIC_HIGH" ref="abfa07f6662f2522caa2122ec6d6eda2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abfa07f6662f2522caa2122ec6d6eda2f">ADC_DCCTL1_CIC_HIGH</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af20b4dfae85274f5864384bf556874c5"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CIM_M" ref="af20b4dfae85274f5864384bf556874c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af20b4dfae85274f5864384bf556874c5">ADC_DCCTL1_CIM_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a741601d87fc266c3a864dc2977d15ec7"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CIM_ALWAYS" ref="a741601d87fc266c3a864dc2977d15ec7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a741601d87fc266c3a864dc2977d15ec7">ADC_DCCTL1_CIM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a635e366d999e3a4981b1eda33ed19f8a"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CIM_ONCE" ref="a635e366d999e3a4981b1eda33ed19f8a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a635e366d999e3a4981b1eda33ed19f8a">ADC_DCCTL1_CIM_ONCE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b04320a20d74e2244982515ae9ebbd4"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CIM_HALWAYS" ref="a9b04320a20d74e2244982515ae9ebbd4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9b04320a20d74e2244982515ae9ebbd4">ADC_DCCTL1_CIM_HALWAYS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaee92ef70ad5b3f6d584ff494f7502c4"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL1_CIM_HONCE" ref="aaee92ef70ad5b3f6d584ff494f7502c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaee92ef70ad5b3f6d584ff494f7502c4">ADC_DCCTL1_CIM_HONCE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18470b4a1b1a3b547daf62ec23a9df40"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CTE" ref="a18470b4a1b1a3b547daf62ec23a9df40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a18470b4a1b1a3b547daf62ec23a9df40">ADC_DCCTL2_CTE</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03631a4a53955f1cc1bc05694f400490"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CTC_M" ref="a03631a4a53955f1cc1bc05694f400490" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a03631a4a53955f1cc1bc05694f400490">ADC_DCCTL2_CTC_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5685432f5713b17a9258a33f98c4aa17"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CTC_LOW" ref="a5685432f5713b17a9258a33f98c4aa17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5685432f5713b17a9258a33f98c4aa17">ADC_DCCTL2_CTC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6156790dd0e63adf783f88a8d69f5d24"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CTC_MID" ref="a6156790dd0e63adf783f88a8d69f5d24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6156790dd0e63adf783f88a8d69f5d24">ADC_DCCTL2_CTC_MID</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0109bfc989c3b30594aa51ad29ea3e2"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CTC_HIGH" ref="ac0109bfc989c3b30594aa51ad29ea3e2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac0109bfc989c3b30594aa51ad29ea3e2">ADC_DCCTL2_CTC_HIGH</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a885c0b7887da27e944c2fba164e400c7"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CTM_M" ref="a885c0b7887da27e944c2fba164e400c7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a885c0b7887da27e944c2fba164e400c7">ADC_DCCTL2_CTM_M</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3a7a4bd480c38fb34f4ad92fe51d0cc"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CTM_ALWAYS" ref="af3a7a4bd480c38fb34f4ad92fe51d0cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af3a7a4bd480c38fb34f4ad92fe51d0cc">ADC_DCCTL2_CTM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d9ac1f3b383265ef9fce9add875e274"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CTM_ONCE" ref="a0d9ac1f3b383265ef9fce9add875e274" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0d9ac1f3b383265ef9fce9add875e274">ADC_DCCTL2_CTM_ONCE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ded2c7b4e46d3358be0337e70facfd3"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CTM_HALWAYS" ref="a5ded2c7b4e46d3358be0337e70facfd3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5ded2c7b4e46d3358be0337e70facfd3">ADC_DCCTL2_CTM_HALWAYS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a975adb5122272415f53ec9bbfa5a7c7d"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CTM_HONCE" ref="a975adb5122272415f53ec9bbfa5a7c7d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a975adb5122272415f53ec9bbfa5a7c7d">ADC_DCCTL2_CTM_HONCE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aadb463a24dc5d6e7f12598293bbcafd8"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CIE" ref="aadb463a24dc5d6e7f12598293bbcafd8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aadb463a24dc5d6e7f12598293bbcafd8">ADC_DCCTL2_CIE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac03c217357371673405ce22b080946e"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CIC_M" ref="aac03c217357371673405ce22b080946e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aac03c217357371673405ce22b080946e">ADC_DCCTL2_CIC_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91f260acdc68c8146c721a1720889f2f"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CIC_LOW" ref="a91f260acdc68c8146c721a1720889f2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a91f260acdc68c8146c721a1720889f2f">ADC_DCCTL2_CIC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7574b8261aff02c663928794f71feff3"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CIC_MID" ref="a7574b8261aff02c663928794f71feff3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7574b8261aff02c663928794f71feff3">ADC_DCCTL2_CIC_MID</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0a8a2205748f8dcf2fd5ba70145f6d3"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CIC_HIGH" ref="ae0a8a2205748f8dcf2fd5ba70145f6d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae0a8a2205748f8dcf2fd5ba70145f6d3">ADC_DCCTL2_CIC_HIGH</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67a04435f674e4112c831d09ad4fce9b"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CIM_M" ref="a67a04435f674e4112c831d09ad4fce9b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a67a04435f674e4112c831d09ad4fce9b">ADC_DCCTL2_CIM_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4533a35be2bf149132fbb84921df47f"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CIM_ALWAYS" ref="ab4533a35be2bf149132fbb84921df47f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab4533a35be2bf149132fbb84921df47f">ADC_DCCTL2_CIM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1efff71c92431308cfe113bb3f98fd9"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CIM_ONCE" ref="aa1efff71c92431308cfe113bb3f98fd9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa1efff71c92431308cfe113bb3f98fd9">ADC_DCCTL2_CIM_ONCE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a628965749769ad8494503f2f46a9e35d"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CIM_HALWAYS" ref="a628965749769ad8494503f2f46a9e35d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a628965749769ad8494503f2f46a9e35d">ADC_DCCTL2_CIM_HALWAYS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5ef77b72399154bff47b4ba2affb5b6"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL2_CIM_HONCE" ref="ac5ef77b72399154bff47b4ba2affb5b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac5ef77b72399154bff47b4ba2affb5b6">ADC_DCCTL2_CIM_HONCE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92f5f1193317fb730447e0e5225b4e11"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CTE" ref="a92f5f1193317fb730447e0e5225b4e11" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a92f5f1193317fb730447e0e5225b4e11">ADC_DCCTL3_CTE</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3066ef3a0d871ee3534041ac74d6c858"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CTC_M" ref="a3066ef3a0d871ee3534041ac74d6c858" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3066ef3a0d871ee3534041ac74d6c858">ADC_DCCTL3_CTC_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2693d2c8cff20aa0553687e97508aa37"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CTC_LOW" ref="a2693d2c8cff20aa0553687e97508aa37" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2693d2c8cff20aa0553687e97508aa37">ADC_DCCTL3_CTC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3a02571435b4a21f8f0cf39b5c9445c"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CTC_MID" ref="ac3a02571435b4a21f8f0cf39b5c9445c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac3a02571435b4a21f8f0cf39b5c9445c">ADC_DCCTL3_CTC_MID</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade6969194b7524f9c91526099fb4a228"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CTC_HIGH" ref="ade6969194b7524f9c91526099fb4a228" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ade6969194b7524f9c91526099fb4a228">ADC_DCCTL3_CTC_HIGH</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f50291a641a03fba5d7494e72162c76"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CTM_M" ref="a3f50291a641a03fba5d7494e72162c76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3f50291a641a03fba5d7494e72162c76">ADC_DCCTL3_CTM_M</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3521770aafd099d6507c947a98f3fa0c"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CTM_ALWAYS" ref="a3521770aafd099d6507c947a98f3fa0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3521770aafd099d6507c947a98f3fa0c">ADC_DCCTL3_CTM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab87ab6327647037e6ee9f3e886b1466c"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CTM_ONCE" ref="ab87ab6327647037e6ee9f3e886b1466c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab87ab6327647037e6ee9f3e886b1466c">ADC_DCCTL3_CTM_ONCE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac45b3a72e741875b0a43035cf7422a06"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CTM_HALWAYS" ref="ac45b3a72e741875b0a43035cf7422a06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac45b3a72e741875b0a43035cf7422a06">ADC_DCCTL3_CTM_HALWAYS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99620a9e5fd2c40b19c5fa87d450431d"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CTM_HONCE" ref="a99620a9e5fd2c40b19c5fa87d450431d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a99620a9e5fd2c40b19c5fa87d450431d">ADC_DCCTL3_CTM_HONCE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96a1742179a220a5088de21775057398"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CIE" ref="a96a1742179a220a5088de21775057398" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a96a1742179a220a5088de21775057398">ADC_DCCTL3_CIE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41ad5387d52b1ab59ca97180b6907e66"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CIC_M" ref="a41ad5387d52b1ab59ca97180b6907e66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a41ad5387d52b1ab59ca97180b6907e66">ADC_DCCTL3_CIC_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0f3206b2585ef1f0f46d0ff4d993676"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CIC_LOW" ref="af0f3206b2585ef1f0f46d0ff4d993676" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af0f3206b2585ef1f0f46d0ff4d993676">ADC_DCCTL3_CIC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59d3bfcc2bad1136e818f0d1aa7e0912"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CIC_MID" ref="a59d3bfcc2bad1136e818f0d1aa7e0912" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a59d3bfcc2bad1136e818f0d1aa7e0912">ADC_DCCTL3_CIC_MID</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a412ea571b23048aafb9227b6a82d7cf8"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CIC_HIGH" ref="a412ea571b23048aafb9227b6a82d7cf8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a412ea571b23048aafb9227b6a82d7cf8">ADC_DCCTL3_CIC_HIGH</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d16393e1bc4ab4fadf6708482b619a9"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CIM_M" ref="a6d16393e1bc4ab4fadf6708482b619a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6d16393e1bc4ab4fadf6708482b619a9">ADC_DCCTL3_CIM_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8f8b4c12ba7796fc48e40156a233018"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CIM_ALWAYS" ref="ab8f8b4c12ba7796fc48e40156a233018" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab8f8b4c12ba7796fc48e40156a233018">ADC_DCCTL3_CIM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5767bf5728f2f68596289fb411753782"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CIM_ONCE" ref="a5767bf5728f2f68596289fb411753782" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5767bf5728f2f68596289fb411753782">ADC_DCCTL3_CIM_ONCE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a019d1149cd916f2618d752a882551a12"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CIM_HALWAYS" ref="a019d1149cd916f2618d752a882551a12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a019d1149cd916f2618d752a882551a12">ADC_DCCTL3_CIM_HALWAYS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32bf377d052f16d435d94d3e81516428"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL3_CIM_HONCE" ref="a32bf377d052f16d435d94d3e81516428" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a32bf377d052f16d435d94d3e81516428">ADC_DCCTL3_CIM_HONCE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5b4ab01d089859682b265f17e897997"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CTE" ref="ae5b4ab01d089859682b265f17e897997" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae5b4ab01d089859682b265f17e897997">ADC_DCCTL4_CTE</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1001d8429e5fb084fbe338c8730be3d"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CTC_M" ref="ad1001d8429e5fb084fbe338c8730be3d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad1001d8429e5fb084fbe338c8730be3d">ADC_DCCTL4_CTC_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad93ce199de5d243966d7ea46d453ba38"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CTC_LOW" ref="ad93ce199de5d243966d7ea46d453ba38" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad93ce199de5d243966d7ea46d453ba38">ADC_DCCTL4_CTC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57080da822bead97395efa4db0630e2b"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CTC_MID" ref="a57080da822bead97395efa4db0630e2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a57080da822bead97395efa4db0630e2b">ADC_DCCTL4_CTC_MID</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae967d50a6d94d4cf4fae05e006adcd8b"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CTC_HIGH" ref="ae967d50a6d94d4cf4fae05e006adcd8b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae967d50a6d94d4cf4fae05e006adcd8b">ADC_DCCTL4_CTC_HIGH</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a752917c04f9871f8e9a19c538089d846"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CTM_M" ref="a752917c04f9871f8e9a19c538089d846" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a752917c04f9871f8e9a19c538089d846">ADC_DCCTL4_CTM_M</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae26465acfada0def5626bcfca75541d"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CTM_ALWAYS" ref="aae26465acfada0def5626bcfca75541d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aae26465acfada0def5626bcfca75541d">ADC_DCCTL4_CTM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57acac3d18504540cf1d3fd3e56df1f7"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CTM_ONCE" ref="a57acac3d18504540cf1d3fd3e56df1f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a57acac3d18504540cf1d3fd3e56df1f7">ADC_DCCTL4_CTM_ONCE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb9af04b2ae883fa375f3b36df61fd21"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CTM_HALWAYS" ref="afb9af04b2ae883fa375f3b36df61fd21" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afb9af04b2ae883fa375f3b36df61fd21">ADC_DCCTL4_CTM_HALWAYS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fcab2aba27a5eabad8fa4010ee82044"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CTM_HONCE" ref="a6fcab2aba27a5eabad8fa4010ee82044" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6fcab2aba27a5eabad8fa4010ee82044">ADC_DCCTL4_CTM_HONCE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa29528a71972bfdda0b2a3b00fb6cf56"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CIE" ref="aa29528a71972bfdda0b2a3b00fb6cf56" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa29528a71972bfdda0b2a3b00fb6cf56">ADC_DCCTL4_CIE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96ad2d42caf62e4dcf361ad11bbaead4"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CIC_M" ref="a96ad2d42caf62e4dcf361ad11bbaead4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a96ad2d42caf62e4dcf361ad11bbaead4">ADC_DCCTL4_CIC_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a18de5a5a62dc3a58fc56a7d266d97c"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CIC_LOW" ref="a2a18de5a5a62dc3a58fc56a7d266d97c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2a18de5a5a62dc3a58fc56a7d266d97c">ADC_DCCTL4_CIC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72f2b3b65ed600dab3e593a654d8f6b0"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CIC_MID" ref="a72f2b3b65ed600dab3e593a654d8f6b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a72f2b3b65ed600dab3e593a654d8f6b0">ADC_DCCTL4_CIC_MID</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c06549706ad1dc8ef479e53ff0d9cc2"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CIC_HIGH" ref="a6c06549706ad1dc8ef479e53ff0d9cc2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6c06549706ad1dc8ef479e53ff0d9cc2">ADC_DCCTL4_CIC_HIGH</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60ab1454e54ea2e9ca699dcade9afb12"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CIM_M" ref="a60ab1454e54ea2e9ca699dcade9afb12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a60ab1454e54ea2e9ca699dcade9afb12">ADC_DCCTL4_CIM_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09595a4e5beb857988857d3a6604689c"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CIM_ALWAYS" ref="a09595a4e5beb857988857d3a6604689c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a09595a4e5beb857988857d3a6604689c">ADC_DCCTL4_CIM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69aa527364e76f3ff22f32e62f495ca9"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CIM_ONCE" ref="a69aa527364e76f3ff22f32e62f495ca9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a69aa527364e76f3ff22f32e62f495ca9">ADC_DCCTL4_CIM_ONCE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4e507ffccb92d1899234cbfbeb8855b"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CIM_HALWAYS" ref="ac4e507ffccb92d1899234cbfbeb8855b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac4e507ffccb92d1899234cbfbeb8855b">ADC_DCCTL4_CIM_HALWAYS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae75b654eae6cde795594f9adfb52c4b4"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL4_CIM_HONCE" ref="ae75b654eae6cde795594f9adfb52c4b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae75b654eae6cde795594f9adfb52c4b4">ADC_DCCTL4_CIM_HONCE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52802f06eb41a51a16b97296d66591db"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CTE" ref="a52802f06eb41a51a16b97296d66591db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a52802f06eb41a51a16b97296d66591db">ADC_DCCTL5_CTE</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cdddef09b3f2ecefd1a9a0c31c64125"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CTC_M" ref="a3cdddef09b3f2ecefd1a9a0c31c64125" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3cdddef09b3f2ecefd1a9a0c31c64125">ADC_DCCTL5_CTC_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f1d59263d979d7d09be1b81a269c6b8"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CTC_LOW" ref="a6f1d59263d979d7d09be1b81a269c6b8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6f1d59263d979d7d09be1b81a269c6b8">ADC_DCCTL5_CTC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f7c84f80df163cabf036f1f1791b471"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CTC_MID" ref="a7f7c84f80df163cabf036f1f1791b471" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7f7c84f80df163cabf036f1f1791b471">ADC_DCCTL5_CTC_MID</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a390e01eb759427ddc9e45fe62296fb43"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CTC_HIGH" ref="a390e01eb759427ddc9e45fe62296fb43" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a390e01eb759427ddc9e45fe62296fb43">ADC_DCCTL5_CTC_HIGH</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2a2bc1a8de65180cc885aa354269f04"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CTM_M" ref="af2a2bc1a8de65180cc885aa354269f04" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af2a2bc1a8de65180cc885aa354269f04">ADC_DCCTL5_CTM_M</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16d6be0527848ac3dd7c67ca3a64f769"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CTM_ALWAYS" ref="a16d6be0527848ac3dd7c67ca3a64f769" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a16d6be0527848ac3dd7c67ca3a64f769">ADC_DCCTL5_CTM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa022e18ac84f38737fa2b0d4439ae75"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CTM_ONCE" ref="aaa022e18ac84f38737fa2b0d4439ae75" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaa022e18ac84f38737fa2b0d4439ae75">ADC_DCCTL5_CTM_ONCE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7625b8f62c01f1e13c94a91ec76f36a"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CTM_HALWAYS" ref="ac7625b8f62c01f1e13c94a91ec76f36a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac7625b8f62c01f1e13c94a91ec76f36a">ADC_DCCTL5_CTM_HALWAYS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2f2150c877a0340c0cfbff98c09d6e7"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CTM_HONCE" ref="aa2f2150c877a0340c0cfbff98c09d6e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa2f2150c877a0340c0cfbff98c09d6e7">ADC_DCCTL5_CTM_HONCE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5e3d38288868ed0567128906dc718b0"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CIE" ref="ae5e3d38288868ed0567128906dc718b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae5e3d38288868ed0567128906dc718b0">ADC_DCCTL5_CIE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb231892103ea6115404a6c399132100"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CIC_M" ref="afb231892103ea6115404a6c399132100" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afb231892103ea6115404a6c399132100">ADC_DCCTL5_CIC_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe72c96ad26ed0bd1ca641defecbb91f"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CIC_LOW" ref="afe72c96ad26ed0bd1ca641defecbb91f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afe72c96ad26ed0bd1ca641defecbb91f">ADC_DCCTL5_CIC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adee86b2c3c94af4a042c93419c5ed630"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CIC_MID" ref="adee86b2c3c94af4a042c93419c5ed630" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adee86b2c3c94af4a042c93419c5ed630">ADC_DCCTL5_CIC_MID</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12f7d53b55dbd172cda049867a236eec"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CIC_HIGH" ref="a12f7d53b55dbd172cda049867a236eec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a12f7d53b55dbd172cda049867a236eec">ADC_DCCTL5_CIC_HIGH</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6098817c060ad15483f9d0743a1356fc"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CIM_M" ref="a6098817c060ad15483f9d0743a1356fc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6098817c060ad15483f9d0743a1356fc">ADC_DCCTL5_CIM_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d0a2cf3de99fb8b31c9232d3cd06c76"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CIM_ALWAYS" ref="a4d0a2cf3de99fb8b31c9232d3cd06c76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4d0a2cf3de99fb8b31c9232d3cd06c76">ADC_DCCTL5_CIM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbc226f8f35ac0d12b47c3c01ba1bcc2"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CIM_ONCE" ref="abbc226f8f35ac0d12b47c3c01ba1bcc2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abbc226f8f35ac0d12b47c3c01ba1bcc2">ADC_DCCTL5_CIM_ONCE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9c175db0d155fcba46051c620f56b6d"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CIM_HALWAYS" ref="ad9c175db0d155fcba46051c620f56b6d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad9c175db0d155fcba46051c620f56b6d">ADC_DCCTL5_CIM_HALWAYS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5958dcc61f11653be4833a81a01f854"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL5_CIM_HONCE" ref="ac5958dcc61f11653be4833a81a01f854" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac5958dcc61f11653be4833a81a01f854">ADC_DCCTL5_CIM_HONCE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af658b6b39c0b17dde2ba64924696c833"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CTE" ref="af658b6b39c0b17dde2ba64924696c833" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af658b6b39c0b17dde2ba64924696c833">ADC_DCCTL6_CTE</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad790d895f4b26fee1d51b156fb344514"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CTC_M" ref="ad790d895f4b26fee1d51b156fb344514" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad790d895f4b26fee1d51b156fb344514">ADC_DCCTL6_CTC_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e1207c697590fbcdf896ecf069c10d4"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CTC_LOW" ref="a5e1207c697590fbcdf896ecf069c10d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5e1207c697590fbcdf896ecf069c10d4">ADC_DCCTL6_CTC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acce5e5dc22af3a9186cfea9ebc9eb7d7"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CTC_MID" ref="acce5e5dc22af3a9186cfea9ebc9eb7d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#acce5e5dc22af3a9186cfea9ebc9eb7d7">ADC_DCCTL6_CTC_MID</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4cc180998378ed15731bb5acc06f01c"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CTC_HIGH" ref="ab4cc180998378ed15731bb5acc06f01c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab4cc180998378ed15731bb5acc06f01c">ADC_DCCTL6_CTC_HIGH</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62acf5ea39e39b226f8109b4cbdd2ea1"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CTM_M" ref="a62acf5ea39e39b226f8109b4cbdd2ea1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a62acf5ea39e39b226f8109b4cbdd2ea1">ADC_DCCTL6_CTM_M</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e8c2a8c66cbd7cea87d5c11acb0c2b8"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CTM_ALWAYS" ref="a2e8c2a8c66cbd7cea87d5c11acb0c2b8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2e8c2a8c66cbd7cea87d5c11acb0c2b8">ADC_DCCTL6_CTM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9011739f663d2735411f43f38ea4331d"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CTM_ONCE" ref="a9011739f663d2735411f43f38ea4331d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9011739f663d2735411f43f38ea4331d">ADC_DCCTL6_CTM_ONCE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f1b4e5fe801904928292c0c90a14c6a"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CTM_HALWAYS" ref="a7f1b4e5fe801904928292c0c90a14c6a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7f1b4e5fe801904928292c0c90a14c6a">ADC_DCCTL6_CTM_HALWAYS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8864eab0e01d9674c9c099355ae5596d"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CTM_HONCE" ref="a8864eab0e01d9674c9c099355ae5596d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8864eab0e01d9674c9c099355ae5596d">ADC_DCCTL6_CTM_HONCE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6c337449e6d862eafb2e4227a319728"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CIE" ref="aa6c337449e6d862eafb2e4227a319728" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa6c337449e6d862eafb2e4227a319728">ADC_DCCTL6_CIE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18507ef7ba0a178ad3e32bffcfae360b"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CIC_M" ref="a18507ef7ba0a178ad3e32bffcfae360b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a18507ef7ba0a178ad3e32bffcfae360b">ADC_DCCTL6_CIC_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af78d0fcf9ade076d919d63c10fd8c002"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CIC_LOW" ref="af78d0fcf9ade076d919d63c10fd8c002" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af78d0fcf9ade076d919d63c10fd8c002">ADC_DCCTL6_CIC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83831288f8cf8c01962e0b96d0a0fc24"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CIC_MID" ref="a83831288f8cf8c01962e0b96d0a0fc24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a83831288f8cf8c01962e0b96d0a0fc24">ADC_DCCTL6_CIC_MID</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b1ba5314b261788187f4d79681eb197"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CIC_HIGH" ref="a7b1ba5314b261788187f4d79681eb197" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7b1ba5314b261788187f4d79681eb197">ADC_DCCTL6_CIC_HIGH</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63634d343aa9303ae2c6cc3a53498b4a"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CIM_M" ref="a63634d343aa9303ae2c6cc3a53498b4a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a63634d343aa9303ae2c6cc3a53498b4a">ADC_DCCTL6_CIM_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05bbf7fe7ad9de6535cd42331524ca84"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CIM_ALWAYS" ref="a05bbf7fe7ad9de6535cd42331524ca84" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a05bbf7fe7ad9de6535cd42331524ca84">ADC_DCCTL6_CIM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a85366e8b55854ee87715d455ada459"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CIM_ONCE" ref="a5a85366e8b55854ee87715d455ada459" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5a85366e8b55854ee87715d455ada459">ADC_DCCTL6_CIM_ONCE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad14327edf33b36502d8e9ac7972cc72d"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CIM_HALWAYS" ref="ad14327edf33b36502d8e9ac7972cc72d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad14327edf33b36502d8e9ac7972cc72d">ADC_DCCTL6_CIM_HALWAYS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2899dfc3e58bbf71eb788735be068aa"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL6_CIM_HONCE" ref="ae2899dfc3e58bbf71eb788735be068aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae2899dfc3e58bbf71eb788735be068aa">ADC_DCCTL6_CIM_HONCE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfa681f97ece5951859e2ec866dffc39"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CTE" ref="abfa681f97ece5951859e2ec866dffc39" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abfa681f97ece5951859e2ec866dffc39">ADC_DCCTL7_CTE</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26472e55841b480ee721a923d342dda0"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CTC_M" ref="a26472e55841b480ee721a923d342dda0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a26472e55841b480ee721a923d342dda0">ADC_DCCTL7_CTC_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a684b67fcf77d7241e35732669127b6c3"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CTC_LOW" ref="a684b67fcf77d7241e35732669127b6c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a684b67fcf77d7241e35732669127b6c3">ADC_DCCTL7_CTC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a146747801fb922b0956656276bb3733e"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CTC_MID" ref="a146747801fb922b0956656276bb3733e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a146747801fb922b0956656276bb3733e">ADC_DCCTL7_CTC_MID</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca1a472bb7e2ac20fcc885a47a9e008b"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CTC_HIGH" ref="aca1a472bb7e2ac20fcc885a47a9e008b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aca1a472bb7e2ac20fcc885a47a9e008b">ADC_DCCTL7_CTC_HIGH</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab631e94d2d760333bb0b03fb7354080"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CTM_M" ref="aab631e94d2d760333bb0b03fb7354080" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aab631e94d2d760333bb0b03fb7354080">ADC_DCCTL7_CTM_M</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Trigger Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7861620fa0aef10acd6f8e266c8ddaea"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CTM_ALWAYS" ref="a7861620fa0aef10acd6f8e266c8ddaea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7861620fa0aef10acd6f8e266c8ddaea">ADC_DCCTL7_CTM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54606e8c890ccba7bf85753b1a7ed4a1"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CTM_ONCE" ref="a54606e8c890ccba7bf85753b1a7ed4a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a54606e8c890ccba7bf85753b1a7ed4a1">ADC_DCCTL7_CTM_ONCE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac52a46ff9e91271909ffa595810e009c"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CTM_HALWAYS" ref="ac52a46ff9e91271909ffa595810e009c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac52a46ff9e91271909ffa595810e009c">ADC_DCCTL7_CTM_HALWAYS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9898df3f98157708a48e3828a774847"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CTM_HONCE" ref="ab9898df3f98157708a48e3828a774847" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab9898df3f98157708a48e3828a774847">ADC_DCCTL7_CTM_HONCE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b1b3a8e0c8384c1223243eacfcd9e66"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CIE" ref="a5b1b3a8e0c8384c1223243eacfcd9e66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5b1b3a8e0c8384c1223243eacfcd9e66">ADC_DCCTL7_CIE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab925f920a980f716262843bdd3097b6"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CIC_M" ref="aab925f920a980f716262843bdd3097b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aab925f920a980f716262843bdd3097b6">ADC_DCCTL7_CIC_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Condition. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cb3976f97f05a73e93100629c4d8153"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CIC_LOW" ref="a8cb3976f97f05a73e93100629c4d8153" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8cb3976f97f05a73e93100629c4d8153">ADC_DCCTL7_CIC_LOW</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a381722b7250512021cb84a1ce548fc20"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CIC_MID" ref="a381722b7250512021cb84a1ce548fc20" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a381722b7250512021cb84a1ce548fc20">ADC_DCCTL7_CIC_MID</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mid Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e9dd6372f1bbde8d6ab0ca326d70f3b"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CIC_HIGH" ref="a4e9dd6372f1bbde8d6ab0ca326d70f3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4e9dd6372f1bbde8d6ab0ca326d70f3b">ADC_DCCTL7_CIC_HIGH</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High Band. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96397e6e56bc5b76a3aac7b7432919f8"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CIM_M" ref="a96397e6e56bc5b76a3aac7b7432919f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a96397e6e56bc5b76a3aac7b7432919f8">ADC_DCCTL7_CIM_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparison Interrupt Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a07dab50bdf82080b3030373ce7286f"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CIM_ALWAYS" ref="a0a07dab50bdf82080b3030373ce7286f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0a07dab50bdf82080b3030373ce7286f">ADC_DCCTL7_CIM_ALWAYS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfd413cb79e79f14e7ecf3571db0876d"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CIM_ONCE" ref="abfd413cb79e79f14e7ecf3571db0876d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abfd413cb79e79f14e7ecf3571db0876d">ADC_DCCTL7_CIM_ONCE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae64f717153142919a635fefdb371ed65"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CIM_HALWAYS" ref="ae64f717153142919a635fefdb371ed65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae64f717153142919a635fefdb371ed65">ADC_DCCTL7_CIM_HALWAYS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Always. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92e35e430ebb9974c7681dc847ad6283"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCTL7_CIM_HONCE" ref="a92e35e430ebb9974c7681dc847ad6283" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a92e35e430ebb9974c7681dc847ad6283">ADC_DCCTL7_CIM_HONCE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hysteresis Once. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8a2069363359a27349bcd0733d71c17"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP0_COMP1_M" ref="ad8a2069363359a27349bcd0733d71c17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad8a2069363359a27349bcd0733d71c17">ADC_DCCMP0_COMP1_M</a>&#160;&#160;&#160;0x03FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7669ad51cdc1ac58a7f900032f3dbb84"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP0_COMP0_M" ref="a7669ad51cdc1ac58a7f900032f3dbb84" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7669ad51cdc1ac58a7f900032f3dbb84">ADC_DCCMP0_COMP0_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d9ecbc19cc7fad7a3f1fc7d28a92166"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP1_COMP1_M" ref="a6d9ecbc19cc7fad7a3f1fc7d28a92166" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6d9ecbc19cc7fad7a3f1fc7d28a92166">ADC_DCCMP1_COMP1_M</a>&#160;&#160;&#160;0x03FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cce07ae0685dfcacf8f03fcc3d6bf22"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP1_COMP0_M" ref="a0cce07ae0685dfcacf8f03fcc3d6bf22" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0cce07ae0685dfcacf8f03fcc3d6bf22">ADC_DCCMP1_COMP0_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36b1eaf9e6e34e1f796a58d59ea408b4"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP2_COMP1_M" ref="a36b1eaf9e6e34e1f796a58d59ea408b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a36b1eaf9e6e34e1f796a58d59ea408b4">ADC_DCCMP2_COMP1_M</a>&#160;&#160;&#160;0x03FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9984b129b9f8300a3786aa1f0484c4a0"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP2_COMP0_M" ref="a9984b129b9f8300a3786aa1f0484c4a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9984b129b9f8300a3786aa1f0484c4a0">ADC_DCCMP2_COMP0_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27fa2bb4df76fac219782a9ec1e40f34"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP3_COMP1_M" ref="a27fa2bb4df76fac219782a9ec1e40f34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a27fa2bb4df76fac219782a9ec1e40f34">ADC_DCCMP3_COMP1_M</a>&#160;&#160;&#160;0x03FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31fdfb48f14548f2d1d30dfd0dd06e2a"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP3_COMP0_M" ref="a31fdfb48f14548f2d1d30dfd0dd06e2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a31fdfb48f14548f2d1d30dfd0dd06e2a">ADC_DCCMP3_COMP0_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a0a8f398b9ff17f4054fc8aae6497fb"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP4_COMP1_M" ref="a5a0a8f398b9ff17f4054fc8aae6497fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5a0a8f398b9ff17f4054fc8aae6497fb">ADC_DCCMP4_COMP1_M</a>&#160;&#160;&#160;0x03FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86458ff0ca7e7b4c73ef836e176f4906"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP4_COMP0_M" ref="a86458ff0ca7e7b4c73ef836e176f4906" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a86458ff0ca7e7b4c73ef836e176f4906">ADC_DCCMP4_COMP0_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a208f8ed73cb244fc0a657dc5bb47ebfd"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP5_COMP1_M" ref="a208f8ed73cb244fc0a657dc5bb47ebfd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a208f8ed73cb244fc0a657dc5bb47ebfd">ADC_DCCMP5_COMP1_M</a>&#160;&#160;&#160;0x03FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab23df4250a513d43c1e0320a5e3e28c2"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP5_COMP0_M" ref="ab23df4250a513d43c1e0320a5e3e28c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab23df4250a513d43c1e0320a5e3e28c2">ADC_DCCMP5_COMP0_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefb224508b4431464617eb8123d14ecf"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP6_COMP1_M" ref="aefb224508b4431464617eb8123d14ecf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aefb224508b4431464617eb8123d14ecf">ADC_DCCMP6_COMP1_M</a>&#160;&#160;&#160;0x03FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed6520379dd8abd167d1f7b324b0c71d"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP6_COMP0_M" ref="aed6520379dd8abd167d1f7b324b0c71d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aed6520379dd8abd167d1f7b324b0c71d">ADC_DCCMP6_COMP0_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ccdbc835473d13fcf71f7b5e4cc1fdf"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP7_COMP1_M" ref="a8ccdbc835473d13fcf71f7b5e4cc1fdf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8ccdbc835473d13fcf71f7b5e4cc1fdf">ADC_DCCMP7_COMP1_M</a>&#160;&#160;&#160;0x03FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86fb0f15d445fcadfe56b611ee9d49fd"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCCMP7_COMP0_M" ref="a86fb0f15d445fcadfe56b611ee9d49fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a86fb0f15d445fcadfe56b611ee9d49fd">ADC_DCCMP7_COMP0_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 0. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a57501dc5f75a4b7ac67eb93659e8b653">ADC_ACTSS_ASEN3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC SS3 Enable.  <a href="#a57501dc5f75a4b7ac67eb93659e8b653"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41315999b15779b7c967f2f97f82f4b6"></a><!-- doxytag: member="lm3s_adc.h::ADC_ACTSS_ASEN2" ref="a41315999b15779b7c967f2f97f82f4b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a41315999b15779b7c967f2f97f82f4b6">ADC_ACTSS_ASEN2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC SS2 Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf945f2d05c75f74f2b4356cf6a91d6d"></a><!-- doxytag: member="lm3s_adc.h::ADC_ACTSS_ASEN1" ref="aaf945f2d05c75f74f2b4356cf6a91d6d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaf945f2d05c75f74f2b4356cf6a91d6d">ADC_ACTSS_ASEN1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC SS1 Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dbd3f07cab5c54fdd75ba766c6d5572"></a><!-- doxytag: member="lm3s_adc.h::ADC_ACTSS_ASEN0" ref="a4dbd3f07cab5c54fdd75ba766c6d5572" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4dbd3f07cab5c54fdd75ba766c6d5572">ADC_ACTSS_ASEN0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC SS0 Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a57501dc5f75a4b7ac67eb93659e8b653">ADC_ACTSS_ASEN3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC SS3 Enable.  <a href="#a57501dc5f75a4b7ac67eb93659e8b653"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41315999b15779b7c967f2f97f82f4b6"></a><!-- doxytag: member="lm3s_adc.h::ADC_ACTSS_ASEN2" ref="a41315999b15779b7c967f2f97f82f4b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a41315999b15779b7c967f2f97f82f4b6">ADC_ACTSS_ASEN2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC SS2 Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf945f2d05c75f74f2b4356cf6a91d6d"></a><!-- doxytag: member="lm3s_adc.h::ADC_ACTSS_ASEN1" ref="aaf945f2d05c75f74f2b4356cf6a91d6d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaf945f2d05c75f74f2b4356cf6a91d6d">ADC_ACTSS_ASEN1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC SS1 Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dbd3f07cab5c54fdd75ba766c6d5572"></a><!-- doxytag: member="lm3s_adc.h::ADC_ACTSS_ASEN0" ref="a4dbd3f07cab5c54fdd75ba766c6d5572" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4dbd3f07cab5c54fdd75ba766c6d5572">ADC_ACTSS_ASEN0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC SS0 Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad0d4980ad03a0477f9ab5a19a82f95a4">ADC_RIS_INR3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 Raw Interrupt Status.  <a href="#ad0d4980ad03a0477f9ab5a19a82f95a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa9e94d937dbc117c143c2aafb127359"></a><!-- doxytag: member="lm3s_adc.h::ADC_RIS_INR2" ref="aaa9e94d937dbc117c143c2aafb127359" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaa9e94d937dbc117c143c2aafb127359">ADC_RIS_INR2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 Raw Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afac2fdfe0ea1185dd5f29eb1f2eaf78b"></a><!-- doxytag: member="lm3s_adc.h::ADC_RIS_INR1" ref="afac2fdfe0ea1185dd5f29eb1f2eaf78b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afac2fdfe0ea1185dd5f29eb1f2eaf78b">ADC_RIS_INR1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 Raw Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec2481b9859bb10ecd7004122f378fd0"></a><!-- doxytag: member="lm3s_adc.h::ADC_RIS_INR0" ref="aec2481b9859bb10ecd7004122f378fd0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aec2481b9859bb10ecd7004122f378fd0">ADC_RIS_INR0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 Raw Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad0d4980ad03a0477f9ab5a19a82f95a4">ADC_RIS_INR3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 Raw Interrupt Status.  <a href="#ad0d4980ad03a0477f9ab5a19a82f95a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa9e94d937dbc117c143c2aafb127359"></a><!-- doxytag: member="lm3s_adc.h::ADC_RIS_INR2" ref="aaa9e94d937dbc117c143c2aafb127359" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaa9e94d937dbc117c143c2aafb127359">ADC_RIS_INR2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 Raw Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afac2fdfe0ea1185dd5f29eb1f2eaf78b"></a><!-- doxytag: member="lm3s_adc.h::ADC_RIS_INR1" ref="afac2fdfe0ea1185dd5f29eb1f2eaf78b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afac2fdfe0ea1185dd5f29eb1f2eaf78b">ADC_RIS_INR1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 Raw Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec2481b9859bb10ecd7004122f378fd0"></a><!-- doxytag: member="lm3s_adc.h::ADC_RIS_INR0" ref="aec2481b9859bb10ecd7004122f378fd0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aec2481b9859bb10ecd7004122f378fd0">ADC_RIS_INR0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 Raw Interrupt Status. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a05240dedc282984b4ab3628c772529ee">ADC_IM_MASK3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 Interrupt Mask.  <a href="#a05240dedc282984b4ab3628c772529ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f75bc2e0856ee1cc8fd5683e5d42805"></a><!-- doxytag: member="lm3s_adc.h::ADC_IM_MASK2" ref="a8f75bc2e0856ee1cc8fd5683e5d42805" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8f75bc2e0856ee1cc8fd5683e5d42805">ADC_IM_MASK2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe2823471d829ca75d381ec2ac9ac19b"></a><!-- doxytag: member="lm3s_adc.h::ADC_IM_MASK1" ref="afe2823471d829ca75d381ec2ac9ac19b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afe2823471d829ca75d381ec2ac9ac19b">ADC_IM_MASK1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa03919c3402de9f11cb8c421e0a259c3"></a><!-- doxytag: member="lm3s_adc.h::ADC_IM_MASK0" ref="aa03919c3402de9f11cb8c421e0a259c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa03919c3402de9f11cb8c421e0a259c3">ADC_IM_MASK0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a05240dedc282984b4ab3628c772529ee">ADC_IM_MASK3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 Interrupt Mask.  <a href="#a05240dedc282984b4ab3628c772529ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f75bc2e0856ee1cc8fd5683e5d42805"></a><!-- doxytag: member="lm3s_adc.h::ADC_IM_MASK2" ref="a8f75bc2e0856ee1cc8fd5683e5d42805" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8f75bc2e0856ee1cc8fd5683e5d42805">ADC_IM_MASK2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe2823471d829ca75d381ec2ac9ac19b"></a><!-- doxytag: member="lm3s_adc.h::ADC_IM_MASK1" ref="afe2823471d829ca75d381ec2ac9ac19b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afe2823471d829ca75d381ec2ac9ac19b">ADC_IM_MASK1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa03919c3402de9f11cb8c421e0a259c3"></a><!-- doxytag: member="lm3s_adc.h::ADC_IM_MASK0" ref="aa03919c3402de9f11cb8c421e0a259c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa03919c3402de9f11cb8c421e0a259c3">ADC_IM_MASK0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 Interrupt Mask. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adede8f3f323916bd34c086011f49ade6">ADC_ISC_IN3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 Interrupt Status and Clear.  <a href="#adede8f3f323916bd34c086011f49ade6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3abb7a05b30c00706e9f69fb41afb821"></a><!-- doxytag: member="lm3s_adc.h::ADC_ISC_IN2" ref="a3abb7a05b30c00706e9f69fb41afb821" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3abb7a05b30c00706e9f69fb41afb821">ADC_ISC_IN2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 Interrupt Status and Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5f5fd9382f7dc2b1372d47d5e9a6a09"></a><!-- doxytag: member="lm3s_adc.h::ADC_ISC_IN1" ref="ad5f5fd9382f7dc2b1372d47d5e9a6a09" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad5f5fd9382f7dc2b1372d47d5e9a6a09">ADC_ISC_IN1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 Interrupt Status and Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f335dfca5fb4799ed8dbd94d7b36bd5"></a><!-- doxytag: member="lm3s_adc.h::ADC_ISC_IN0" ref="a2f335dfca5fb4799ed8dbd94d7b36bd5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2f335dfca5fb4799ed8dbd94d7b36bd5">ADC_ISC_IN0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 Interrupt Status and Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adede8f3f323916bd34c086011f49ade6">ADC_ISC_IN3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 Interrupt Status and Clear.  <a href="#adede8f3f323916bd34c086011f49ade6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3abb7a05b30c00706e9f69fb41afb821"></a><!-- doxytag: member="lm3s_adc.h::ADC_ISC_IN2" ref="a3abb7a05b30c00706e9f69fb41afb821" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3abb7a05b30c00706e9f69fb41afb821">ADC_ISC_IN2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 Interrupt Status and Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5f5fd9382f7dc2b1372d47d5e9a6a09"></a><!-- doxytag: member="lm3s_adc.h::ADC_ISC_IN1" ref="ad5f5fd9382f7dc2b1372d47d5e9a6a09" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad5f5fd9382f7dc2b1372d47d5e9a6a09">ADC_ISC_IN1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 Interrupt Status and Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f335dfca5fb4799ed8dbd94d7b36bd5"></a><!-- doxytag: member="lm3s_adc.h::ADC_ISC_IN0" ref="a2f335dfca5fb4799ed8dbd94d7b36bd5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2f335dfca5fb4799ed8dbd94d7b36bd5">ADC_ISC_IN0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 Interrupt Status and Clear. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac594d5bc6e30ea7b8f3cd376c47d1571">ADC_OSTAT_OV3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 FIFO Overflow.  <a href="#ac594d5bc6e30ea7b8f3cd376c47d1571"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc625e027f4b17e9a30394ff76bb29f3"></a><!-- doxytag: member="lm3s_adc.h::ADC_OSTAT_OV2" ref="adc625e027f4b17e9a30394ff76bb29f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adc625e027f4b17e9a30394ff76bb29f3">ADC_OSTAT_OV2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 FIFO Overflow. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8023bc342a2276d2d5110f3a70cb130"></a><!-- doxytag: member="lm3s_adc.h::ADC_OSTAT_OV1" ref="ab8023bc342a2276d2d5110f3a70cb130" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab8023bc342a2276d2d5110f3a70cb130">ADC_OSTAT_OV1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 FIFO Overflow. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeeeafd983e156a5a81b50ce3ff45718a"></a><!-- doxytag: member="lm3s_adc.h::ADC_OSTAT_OV0" ref="aeeeafd983e156a5a81b50ce3ff45718a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aeeeafd983e156a5a81b50ce3ff45718a">ADC_OSTAT_OV0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 FIFO Overflow. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac594d5bc6e30ea7b8f3cd376c47d1571">ADC_OSTAT_OV3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 FIFO Overflow.  <a href="#ac594d5bc6e30ea7b8f3cd376c47d1571"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc625e027f4b17e9a30394ff76bb29f3"></a><!-- doxytag: member="lm3s_adc.h::ADC_OSTAT_OV2" ref="adc625e027f4b17e9a30394ff76bb29f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adc625e027f4b17e9a30394ff76bb29f3">ADC_OSTAT_OV2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 FIFO Overflow. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8023bc342a2276d2d5110f3a70cb130"></a><!-- doxytag: member="lm3s_adc.h::ADC_OSTAT_OV1" ref="ab8023bc342a2276d2d5110f3a70cb130" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab8023bc342a2276d2d5110f3a70cb130">ADC_OSTAT_OV1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 FIFO Overflow. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeeeafd983e156a5a81b50ce3ff45718a"></a><!-- doxytag: member="lm3s_adc.h::ADC_OSTAT_OV0" ref="aeeeafd983e156a5a81b50ce3ff45718a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aeeeafd983e156a5a81b50ce3ff45718a">ADC_OSTAT_OV0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 FIFO Overflow. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a738add33473db577eb24b39ee8a414d7">ADC_EMUX_EM3_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 Trigger Select.  <a href="#a738add33473db577eb24b39ee8a414d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a241199f49021faa07af1c50fda3e6c64"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_PROCESSOR" ref="a241199f49021faa07af1c50fda3e6c64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a241199f49021faa07af1c50fda3e6c64">ADC_EMUX_EM3_PROCESSOR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor (default) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a6c34ceeb7ec4ee6f7be255641ec9f8"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_COMP0" ref="a8a6c34ceeb7ec4ee6f7be255641ec9f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8a6c34ceeb7ec4ee6f7be255641ec9f8">ADC_EMUX_EM3_COMP0</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec6c8ead25955af79ddc8531a5001d2b"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_COMP1" ref="aec6c8ead25955af79ddc8531a5001d2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aec6c8ead25955af79ddc8531a5001d2b">ADC_EMUX_EM3_COMP1</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33ba910ac86ceefb21397099e02b83f4"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_COMP2" ref="a33ba910ac86ceefb21397099e02b83f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a33ba910ac86ceefb21397099e02b83f4">ADC_EMUX_EM3_COMP2</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a781e678889cc6e179273adfe6742b3b2"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_EXTERNAL" ref="a781e678889cc6e179273adfe6742b3b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a781e678889cc6e179273adfe6742b3b2">ADC_EMUX_EM3_EXTERNAL</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External (GPIO PB4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae64c458968d65517dbf764bd015af17a"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_TIMER" ref="ae64c458968d65517dbf764bd015af17a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae64c458968d65517dbf764bd015af17a">ADC_EMUX_EM3_TIMER</a>&#160;&#160;&#160;0x00005000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d38a071c1cec265dcf425b8e3c65e3f"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_PWM0" ref="a6d38a071c1cec265dcf425b8e3c65e3f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6d38a071c1cec265dcf425b8e3c65e3f">ADC_EMUX_EM3_PWM0</a>&#160;&#160;&#160;0x00006000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50af3c226e4f69a184de354b8e54be25"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_PWM1" ref="a50af3c226e4f69a184de354b8e54be25" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a50af3c226e4f69a184de354b8e54be25">ADC_EMUX_EM3_PWM1</a>&#160;&#160;&#160;0x00007000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0aa7fe50a04b101d43caef8c7e7d8e0"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_PWM2" ref="aa0aa7fe50a04b101d43caef8c7e7d8e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa0aa7fe50a04b101d43caef8c7e7d8e0">ADC_EMUX_EM3_PWM2</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ecaed0dfc774c13fbac0110b098de7b"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_ALWAYS" ref="a8ecaed0dfc774c13fbac0110b098de7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8ecaed0dfc774c13fbac0110b098de7b">ADC_EMUX_EM3_ALWAYS</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always (continuously sample) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0773c6ee9cc48c8cd65c12f84d0bdf4"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_M" ref="ae0773c6ee9cc48c8cd65c12f84d0bdf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae0773c6ee9cc48c8cd65c12f84d0bdf4">ADC_EMUX_EM2_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 Trigger Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf687317ea79ff1a15acdad7cb4290ce"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_PROCESSOR" ref="aaf687317ea79ff1a15acdad7cb4290ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaf687317ea79ff1a15acdad7cb4290ce">ADC_EMUX_EM2_PROCESSOR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor (default) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeccc31752393a217046e012b4721b0b3"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_COMP0" ref="aeccc31752393a217046e012b4721b0b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aeccc31752393a217046e012b4721b0b3">ADC_EMUX_EM2_COMP0</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd850f76614051b8c419cc4d22caca43"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_COMP1" ref="abd850f76614051b8c419cc4d22caca43" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abd850f76614051b8c419cc4d22caca43">ADC_EMUX_EM2_COMP1</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f8230433f020cb714c110ef7bb2e080"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_COMP2" ref="a8f8230433f020cb714c110ef7bb2e080" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8f8230433f020cb714c110ef7bb2e080">ADC_EMUX_EM2_COMP2</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61d049c1b7b997340a9cf814ea084e2a"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_EXTERNAL" ref="a61d049c1b7b997340a9cf814ea084e2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a61d049c1b7b997340a9cf814ea084e2a">ADC_EMUX_EM2_EXTERNAL</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External (GPIO PB4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34ec0189aa90f7088408d73c901ae8f9"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_TIMER" ref="a34ec0189aa90f7088408d73c901ae8f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a34ec0189aa90f7088408d73c901ae8f9">ADC_EMUX_EM2_TIMER</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0842cbb265ac7e3f1c7b4025996c2531"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_PWM0" ref="a0842cbb265ac7e3f1c7b4025996c2531" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0842cbb265ac7e3f1c7b4025996c2531">ADC_EMUX_EM2_PWM0</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e7bc3b371522c216be9c0f31d03e0eb"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_PWM1" ref="a3e7bc3b371522c216be9c0f31d03e0eb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3e7bc3b371522c216be9c0f31d03e0eb">ADC_EMUX_EM2_PWM1</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1bbd65f5a11fbe89fc7d9b1eb8fb015"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_PWM2" ref="aa1bbd65f5a11fbe89fc7d9b1eb8fb015" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa1bbd65f5a11fbe89fc7d9b1eb8fb015">ADC_EMUX_EM2_PWM2</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75e996c3ff19f60cfb96fea863bb041c"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_ALWAYS" ref="a75e996c3ff19f60cfb96fea863bb041c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a75e996c3ff19f60cfb96fea863bb041c">ADC_EMUX_EM2_ALWAYS</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always (continuously sample) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac029cdbc8c83c6d2ca778f2865e53d26"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_M" ref="ac029cdbc8c83c6d2ca778f2865e53d26" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac029cdbc8c83c6d2ca778f2865e53d26">ADC_EMUX_EM1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 Trigger Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2798c7cfd4af7693cdf0e618910ebde1"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_PROCESSOR" ref="a2798c7cfd4af7693cdf0e618910ebde1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2798c7cfd4af7693cdf0e618910ebde1">ADC_EMUX_EM1_PROCESSOR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor (default) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0abfc6781825a5138755352961ef999"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_COMP0" ref="ae0abfc6781825a5138755352961ef999" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae0abfc6781825a5138755352961ef999">ADC_EMUX_EM1_COMP0</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a45c335986cfc3eab1e7430d0e732c9"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_COMP1" ref="a4a45c335986cfc3eab1e7430d0e732c9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4a45c335986cfc3eab1e7430d0e732c9">ADC_EMUX_EM1_COMP1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7ec3d19219e4fafe92a6d8c80c3f84f"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_COMP2" ref="ad7ec3d19219e4fafe92a6d8c80c3f84f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad7ec3d19219e4fafe92a6d8c80c3f84f">ADC_EMUX_EM1_COMP2</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c957e54360aa3838384286b504d4111"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_EXTERNAL" ref="a4c957e54360aa3838384286b504d4111" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4c957e54360aa3838384286b504d4111">ADC_EMUX_EM1_EXTERNAL</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External (GPIO PB4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e49e1d71ea6a251498f413c339b374a"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_TIMER" ref="a8e49e1d71ea6a251498f413c339b374a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8e49e1d71ea6a251498f413c339b374a">ADC_EMUX_EM1_TIMER</a>&#160;&#160;&#160;0x00000050</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52f42e66d1f56e48e5e59f59a6df3957"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_PWM0" ref="a52f42e66d1f56e48e5e59f59a6df3957" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a52f42e66d1f56e48e5e59f59a6df3957">ADC_EMUX_EM1_PWM0</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa34ec9453449e96b1f3587e92b18e222"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_PWM1" ref="aa34ec9453449e96b1f3587e92b18e222" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa34ec9453449e96b1f3587e92b18e222">ADC_EMUX_EM1_PWM1</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeee9338502ebe5a5ec9590d91f96b31b"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_PWM2" ref="aeee9338502ebe5a5ec9590d91f96b31b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aeee9338502ebe5a5ec9590d91f96b31b">ADC_EMUX_EM1_PWM2</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a164d243db0ac18c627a7d4c5273f2a17"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_ALWAYS" ref="a164d243db0ac18c627a7d4c5273f2a17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a164d243db0ac18c627a7d4c5273f2a17">ADC_EMUX_EM1_ALWAYS</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always (continuously sample) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fe0c0b1335739abb4916dc1cfe4e477"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_M" ref="a3fe0c0b1335739abb4916dc1cfe4e477" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3fe0c0b1335739abb4916dc1cfe4e477">ADC_EMUX_EM0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 Trigger Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48fd42cf2b98a4158b72d9a4e00225f2"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_PROCESSOR" ref="a48fd42cf2b98a4158b72d9a4e00225f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a48fd42cf2b98a4158b72d9a4e00225f2">ADC_EMUX_EM0_PROCESSOR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor (default) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae507f022091a7611dae93ee503b63f72"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_COMP0" ref="ae507f022091a7611dae93ee503b63f72" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae507f022091a7611dae93ee503b63f72">ADC_EMUX_EM0_COMP0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c7465c66f2498958153f3c9267ae5f2"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_COMP1" ref="a3c7465c66f2498958153f3c9267ae5f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3c7465c66f2498958153f3c9267ae5f2">ADC_EMUX_EM0_COMP1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e9ea9bca58c7fff5b0fa4252590eb52"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_COMP2" ref="a4e9ea9bca58c7fff5b0fa4252590eb52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4e9ea9bca58c7fff5b0fa4252590eb52">ADC_EMUX_EM0_COMP2</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71aaf62712bf14ec8217a90caf4b631c"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_EXTERNAL" ref="a71aaf62712bf14ec8217a90caf4b631c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a71aaf62712bf14ec8217a90caf4b631c">ADC_EMUX_EM0_EXTERNAL</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External (GPIO PB4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f1fcdb55cddf734eda33fa6f00801c6"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_TIMER" ref="a2f1fcdb55cddf734eda33fa6f00801c6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2f1fcdb55cddf734eda33fa6f00801c6">ADC_EMUX_EM0_TIMER</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2217f15ac0edcc5f60a894e22663946e"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_PWM0" ref="a2217f15ac0edcc5f60a894e22663946e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2217f15ac0edcc5f60a894e22663946e">ADC_EMUX_EM0_PWM0</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9662aa8be7792bef0939eabb1e585628"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_PWM1" ref="a9662aa8be7792bef0939eabb1e585628" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9662aa8be7792bef0939eabb1e585628">ADC_EMUX_EM0_PWM1</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a155fb9b7e4ba8fcd7f0a3158d00b4345"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_PWM2" ref="a155fb9b7e4ba8fcd7f0a3158d00b4345" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a155fb9b7e4ba8fcd7f0a3158d00b4345">ADC_EMUX_EM0_PWM2</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaaa70bbbc766ee0e21135f2f12b794da"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_ALWAYS" ref="aaaa70bbbc766ee0e21135f2f12b794da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaaa70bbbc766ee0e21135f2f12b794da">ADC_EMUX_EM0_ALWAYS</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always (continuously sample) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a738add33473db577eb24b39ee8a414d7">ADC_EMUX_EM3_M</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 Trigger Select.  <a href="#a738add33473db577eb24b39ee8a414d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a241199f49021faa07af1c50fda3e6c64"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_PROCESSOR" ref="a241199f49021faa07af1c50fda3e6c64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a241199f49021faa07af1c50fda3e6c64">ADC_EMUX_EM3_PROCESSOR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor (default) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a6c34ceeb7ec4ee6f7be255641ec9f8"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_COMP0" ref="a8a6c34ceeb7ec4ee6f7be255641ec9f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8a6c34ceeb7ec4ee6f7be255641ec9f8">ADC_EMUX_EM3_COMP0</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec6c8ead25955af79ddc8531a5001d2b"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_COMP1" ref="aec6c8ead25955af79ddc8531a5001d2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aec6c8ead25955af79ddc8531a5001d2b">ADC_EMUX_EM3_COMP1</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33ba910ac86ceefb21397099e02b83f4"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_COMP2" ref="a33ba910ac86ceefb21397099e02b83f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a33ba910ac86ceefb21397099e02b83f4">ADC_EMUX_EM3_COMP2</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a781e678889cc6e179273adfe6742b3b2"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_EXTERNAL" ref="a781e678889cc6e179273adfe6742b3b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a781e678889cc6e179273adfe6742b3b2">ADC_EMUX_EM3_EXTERNAL</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External (GPIO PB4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae64c458968d65517dbf764bd015af17a"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_TIMER" ref="ae64c458968d65517dbf764bd015af17a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae64c458968d65517dbf764bd015af17a">ADC_EMUX_EM3_TIMER</a>&#160;&#160;&#160;0x00005000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d38a071c1cec265dcf425b8e3c65e3f"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_PWM0" ref="a6d38a071c1cec265dcf425b8e3c65e3f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6d38a071c1cec265dcf425b8e3c65e3f">ADC_EMUX_EM3_PWM0</a>&#160;&#160;&#160;0x00006000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50af3c226e4f69a184de354b8e54be25"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_PWM1" ref="a50af3c226e4f69a184de354b8e54be25" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a50af3c226e4f69a184de354b8e54be25">ADC_EMUX_EM3_PWM1</a>&#160;&#160;&#160;0x00007000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0aa7fe50a04b101d43caef8c7e7d8e0"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_PWM2" ref="aa0aa7fe50a04b101d43caef8c7e7d8e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa0aa7fe50a04b101d43caef8c7e7d8e0">ADC_EMUX_EM3_PWM2</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ecaed0dfc774c13fbac0110b098de7b"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_ALWAYS" ref="a8ecaed0dfc774c13fbac0110b098de7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8ecaed0dfc774c13fbac0110b098de7b">ADC_EMUX_EM3_ALWAYS</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always (continuously sample) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0773c6ee9cc48c8cd65c12f84d0bdf4"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_M" ref="ae0773c6ee9cc48c8cd65c12f84d0bdf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae0773c6ee9cc48c8cd65c12f84d0bdf4">ADC_EMUX_EM2_M</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 Trigger Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf687317ea79ff1a15acdad7cb4290ce"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_PROCESSOR" ref="aaf687317ea79ff1a15acdad7cb4290ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaf687317ea79ff1a15acdad7cb4290ce">ADC_EMUX_EM2_PROCESSOR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor (default) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeccc31752393a217046e012b4721b0b3"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_COMP0" ref="aeccc31752393a217046e012b4721b0b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aeccc31752393a217046e012b4721b0b3">ADC_EMUX_EM2_COMP0</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd850f76614051b8c419cc4d22caca43"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_COMP1" ref="abd850f76614051b8c419cc4d22caca43" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abd850f76614051b8c419cc4d22caca43">ADC_EMUX_EM2_COMP1</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f8230433f020cb714c110ef7bb2e080"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_COMP2" ref="a8f8230433f020cb714c110ef7bb2e080" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8f8230433f020cb714c110ef7bb2e080">ADC_EMUX_EM2_COMP2</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61d049c1b7b997340a9cf814ea084e2a"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_EXTERNAL" ref="a61d049c1b7b997340a9cf814ea084e2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a61d049c1b7b997340a9cf814ea084e2a">ADC_EMUX_EM2_EXTERNAL</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External (GPIO PB4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34ec0189aa90f7088408d73c901ae8f9"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_TIMER" ref="a34ec0189aa90f7088408d73c901ae8f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a34ec0189aa90f7088408d73c901ae8f9">ADC_EMUX_EM2_TIMER</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0842cbb265ac7e3f1c7b4025996c2531"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_PWM0" ref="a0842cbb265ac7e3f1c7b4025996c2531" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0842cbb265ac7e3f1c7b4025996c2531">ADC_EMUX_EM2_PWM0</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e7bc3b371522c216be9c0f31d03e0eb"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_PWM1" ref="a3e7bc3b371522c216be9c0f31d03e0eb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3e7bc3b371522c216be9c0f31d03e0eb">ADC_EMUX_EM2_PWM1</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1bbd65f5a11fbe89fc7d9b1eb8fb015"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_PWM2" ref="aa1bbd65f5a11fbe89fc7d9b1eb8fb015" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa1bbd65f5a11fbe89fc7d9b1eb8fb015">ADC_EMUX_EM2_PWM2</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75e996c3ff19f60cfb96fea863bb041c"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM2_ALWAYS" ref="a75e996c3ff19f60cfb96fea863bb041c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a75e996c3ff19f60cfb96fea863bb041c">ADC_EMUX_EM2_ALWAYS</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always (continuously sample) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac029cdbc8c83c6d2ca778f2865e53d26"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_M" ref="ac029cdbc8c83c6d2ca778f2865e53d26" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac029cdbc8c83c6d2ca778f2865e53d26">ADC_EMUX_EM1_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 Trigger Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2798c7cfd4af7693cdf0e618910ebde1"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_PROCESSOR" ref="a2798c7cfd4af7693cdf0e618910ebde1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2798c7cfd4af7693cdf0e618910ebde1">ADC_EMUX_EM1_PROCESSOR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor (default) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0abfc6781825a5138755352961ef999"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_COMP0" ref="ae0abfc6781825a5138755352961ef999" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae0abfc6781825a5138755352961ef999">ADC_EMUX_EM1_COMP0</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a45c335986cfc3eab1e7430d0e732c9"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_COMP1" ref="a4a45c335986cfc3eab1e7430d0e732c9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4a45c335986cfc3eab1e7430d0e732c9">ADC_EMUX_EM1_COMP1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7ec3d19219e4fafe92a6d8c80c3f84f"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_COMP2" ref="ad7ec3d19219e4fafe92a6d8c80c3f84f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad7ec3d19219e4fafe92a6d8c80c3f84f">ADC_EMUX_EM1_COMP2</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c957e54360aa3838384286b504d4111"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_EXTERNAL" ref="a4c957e54360aa3838384286b504d4111" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4c957e54360aa3838384286b504d4111">ADC_EMUX_EM1_EXTERNAL</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External (GPIO PB4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e49e1d71ea6a251498f413c339b374a"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_TIMER" ref="a8e49e1d71ea6a251498f413c339b374a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8e49e1d71ea6a251498f413c339b374a">ADC_EMUX_EM1_TIMER</a>&#160;&#160;&#160;0x00000050</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52f42e66d1f56e48e5e59f59a6df3957"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_PWM0" ref="a52f42e66d1f56e48e5e59f59a6df3957" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a52f42e66d1f56e48e5e59f59a6df3957">ADC_EMUX_EM1_PWM0</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa34ec9453449e96b1f3587e92b18e222"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_PWM1" ref="aa34ec9453449e96b1f3587e92b18e222" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa34ec9453449e96b1f3587e92b18e222">ADC_EMUX_EM1_PWM1</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeee9338502ebe5a5ec9590d91f96b31b"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_PWM2" ref="aeee9338502ebe5a5ec9590d91f96b31b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aeee9338502ebe5a5ec9590d91f96b31b">ADC_EMUX_EM1_PWM2</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a164d243db0ac18c627a7d4c5273f2a17"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM1_ALWAYS" ref="a164d243db0ac18c627a7d4c5273f2a17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a164d243db0ac18c627a7d4c5273f2a17">ADC_EMUX_EM1_ALWAYS</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always (continuously sample) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fe0c0b1335739abb4916dc1cfe4e477"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_M" ref="a3fe0c0b1335739abb4916dc1cfe4e477" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3fe0c0b1335739abb4916dc1cfe4e477">ADC_EMUX_EM0_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 Trigger Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48fd42cf2b98a4158b72d9a4e00225f2"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_PROCESSOR" ref="a48fd42cf2b98a4158b72d9a4e00225f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a48fd42cf2b98a4158b72d9a4e00225f2">ADC_EMUX_EM0_PROCESSOR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor (default) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae507f022091a7611dae93ee503b63f72"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_COMP0" ref="ae507f022091a7611dae93ee503b63f72" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae507f022091a7611dae93ee503b63f72">ADC_EMUX_EM0_COMP0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c7465c66f2498958153f3c9267ae5f2"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_COMP1" ref="a3c7465c66f2498958153f3c9267ae5f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3c7465c66f2498958153f3c9267ae5f2">ADC_EMUX_EM0_COMP1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e9ea9bca58c7fff5b0fa4252590eb52"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_COMP2" ref="a4e9ea9bca58c7fff5b0fa4252590eb52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4e9ea9bca58c7fff5b0fa4252590eb52">ADC_EMUX_EM0_COMP2</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71aaf62712bf14ec8217a90caf4b631c"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_EXTERNAL" ref="a71aaf62712bf14ec8217a90caf4b631c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a71aaf62712bf14ec8217a90caf4b631c">ADC_EMUX_EM0_EXTERNAL</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External (GPIO PB4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f1fcdb55cddf734eda33fa6f00801c6"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_TIMER" ref="a2f1fcdb55cddf734eda33fa6f00801c6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2f1fcdb55cddf734eda33fa6f00801c6">ADC_EMUX_EM0_TIMER</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2217f15ac0edcc5f60a894e22663946e"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_PWM0" ref="a2217f15ac0edcc5f60a894e22663946e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2217f15ac0edcc5f60a894e22663946e">ADC_EMUX_EM0_PWM0</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9662aa8be7792bef0939eabb1e585628"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_PWM1" ref="a9662aa8be7792bef0939eabb1e585628" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9662aa8be7792bef0939eabb1e585628">ADC_EMUX_EM0_PWM1</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a155fb9b7e4ba8fcd7f0a3158d00b4345"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_PWM2" ref="a155fb9b7e4ba8fcd7f0a3158d00b4345" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a155fb9b7e4ba8fcd7f0a3158d00b4345">ADC_EMUX_EM0_PWM2</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaaa70bbbc766ee0e21135f2f12b794da"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM0_ALWAYS" ref="aaaa70bbbc766ee0e21135f2f12b794da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aaaa70bbbc766ee0e21135f2f12b794da">ADC_EMUX_EM0_ALWAYS</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Always (continuously sample) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8d28a1d0291e2f3eebed5868d262f411">ADC_USTAT_UV3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 FIFO Underflow.  <a href="#a8d28a1d0291e2f3eebed5868d262f411"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1858a29a0623f8406c51be645a3b660b"></a><!-- doxytag: member="lm3s_adc.h::ADC_USTAT_UV2" ref="a1858a29a0623f8406c51be645a3b660b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1858a29a0623f8406c51be645a3b660b">ADC_USTAT_UV2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 FIFO Underflow. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfc603e22fd4c198c54a2215f22007f9"></a><!-- doxytag: member="lm3s_adc.h::ADC_USTAT_UV1" ref="abfc603e22fd4c198c54a2215f22007f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abfc603e22fd4c198c54a2215f22007f9">ADC_USTAT_UV1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 FIFO Underflow. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a316cce6e41e4f884adf6b94c4e4bae84"></a><!-- doxytag: member="lm3s_adc.h::ADC_USTAT_UV0" ref="a316cce6e41e4f884adf6b94c4e4bae84" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a316cce6e41e4f884adf6b94c4e4bae84">ADC_USTAT_UV0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 FIFO Underflow. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8d28a1d0291e2f3eebed5868d262f411">ADC_USTAT_UV3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 FIFO Underflow.  <a href="#a8d28a1d0291e2f3eebed5868d262f411"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1858a29a0623f8406c51be645a3b660b"></a><!-- doxytag: member="lm3s_adc.h::ADC_USTAT_UV2" ref="a1858a29a0623f8406c51be645a3b660b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1858a29a0623f8406c51be645a3b660b">ADC_USTAT_UV2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 FIFO Underflow. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfc603e22fd4c198c54a2215f22007f9"></a><!-- doxytag: member="lm3s_adc.h::ADC_USTAT_UV1" ref="abfc603e22fd4c198c54a2215f22007f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abfc603e22fd4c198c54a2215f22007f9">ADC_USTAT_UV1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 FIFO Underflow. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a316cce6e41e4f884adf6b94c4e4bae84"></a><!-- doxytag: member="lm3s_adc.h::ADC_USTAT_UV0" ref="a316cce6e41e4f884adf6b94c4e4bae84" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a316cce6e41e4f884adf6b94c4e4bae84">ADC_USTAT_UV0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 FIFO Underflow. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad2d35e5ebf6e34914c30cb3c125883c9">ADC_SSPRI_SS3_M</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 Priority.  <a href="#ad2d35e5ebf6e34914c30cb3c125883c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8babc9ec2417662014c2e34fe10b1e40"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS3_1ST" ref="a8babc9ec2417662014c2e34fe10b1e40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8babc9ec2417662014c2e34fe10b1e40">ADC_SSPRI_SS3_1ST</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">First priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a572ff5cf036a7a9e4ac7b191320e8a1a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS3_2ND" ref="a572ff5cf036a7a9e4ac7b191320e8a1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a572ff5cf036a7a9e4ac7b191320e8a1a">ADC_SSPRI_SS3_2ND</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Second priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66e297c1829c129e977da15396466a48"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS3_3RD" ref="a66e297c1829c129e977da15396466a48" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a66e297c1829c129e977da15396466a48">ADC_SSPRI_SS3_3RD</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Third priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5596b17be360cc7bbd57852a661d28ba"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS3_4TH" ref="a5596b17be360cc7bbd57852a661d28ba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5596b17be360cc7bbd57852a661d28ba">ADC_SSPRI_SS3_4TH</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fourth priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e02786cb663e8d074a224f9ceda9494"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS2_M" ref="a3e02786cb663e8d074a224f9ceda9494" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3e02786cb663e8d074a224f9ceda9494">ADC_SSPRI_SS2_M</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 Priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35aede355936810db5354940e6090d2d"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS2_1ST" ref="a35aede355936810db5354940e6090d2d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a35aede355936810db5354940e6090d2d">ADC_SSPRI_SS2_1ST</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">First priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade3b0f969f809fd06487debec615a106"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS2_2ND" ref="ade3b0f969f809fd06487debec615a106" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ade3b0f969f809fd06487debec615a106">ADC_SSPRI_SS2_2ND</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Second priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7f7d43539ebf7890480d61d6b777392"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS2_3RD" ref="af7f7d43539ebf7890480d61d6b777392" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af7f7d43539ebf7890480d61d6b777392">ADC_SSPRI_SS2_3RD</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Third priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4aae18d83bb32f36bb52b130f3bf312"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS2_4TH" ref="ac4aae18d83bb32f36bb52b130f3bf312" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac4aae18d83bb32f36bb52b130f3bf312">ADC_SSPRI_SS2_4TH</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fourth priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa80dea17e0d8e9bf413eed04df9873b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS1_M" ref="afa80dea17e0d8e9bf413eed04df9873b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afa80dea17e0d8e9bf413eed04df9873b">ADC_SSPRI_SS1_M</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 Priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d96718a0e0c70ea14f9a6868bdb3177"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS1_1ST" ref="a1d96718a0e0c70ea14f9a6868bdb3177" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1d96718a0e0c70ea14f9a6868bdb3177">ADC_SSPRI_SS1_1ST</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">First priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61062944ba6bc4306c906ef54e2491d2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS1_2ND" ref="a61062944ba6bc4306c906ef54e2491d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a61062944ba6bc4306c906ef54e2491d2">ADC_SSPRI_SS1_2ND</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Second priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae35023cbcd15cb0efcfea2bd29769cf4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS1_3RD" ref="ae35023cbcd15cb0efcfea2bd29769cf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae35023cbcd15cb0efcfea2bd29769cf4">ADC_SSPRI_SS1_3RD</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Third priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1d69abd44627b98bf1100f1d94e31f3"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS1_4TH" ref="ad1d69abd44627b98bf1100f1d94e31f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad1d69abd44627b98bf1100f1d94e31f3">ADC_SSPRI_SS1_4TH</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fourth priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5de3019293400c939b10feee12a68833"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS0_M" ref="a5de3019293400c939b10feee12a68833" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5de3019293400c939b10feee12a68833">ADC_SSPRI_SS0_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 Priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a62a49ebc83acab86d36d622b9b39b9"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS0_1ST" ref="a1a62a49ebc83acab86d36d622b9b39b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1a62a49ebc83acab86d36d622b9b39b9">ADC_SSPRI_SS0_1ST</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">First priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a906dc83ae4a1f0b8189c9312f6548adb"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS0_2ND" ref="a906dc83ae4a1f0b8189c9312f6548adb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a906dc83ae4a1f0b8189c9312f6548adb">ADC_SSPRI_SS0_2ND</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Second priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd6591726a90ed6dbf6b490d4eebe700"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS0_3RD" ref="abd6591726a90ed6dbf6b490d4eebe700" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abd6591726a90ed6dbf6b490d4eebe700">ADC_SSPRI_SS0_3RD</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Third priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6dfab76f19824fd4c48f217f8b905a36"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS0_4TH" ref="a6dfab76f19824fd4c48f217f8b905a36" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6dfab76f19824fd4c48f217f8b905a36">ADC_SSPRI_SS0_4TH</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fourth priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad2d35e5ebf6e34914c30cb3c125883c9">ADC_SSPRI_SS3_M</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 Priority.  <a href="#ad2d35e5ebf6e34914c30cb3c125883c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8babc9ec2417662014c2e34fe10b1e40"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS3_1ST" ref="a8babc9ec2417662014c2e34fe10b1e40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8babc9ec2417662014c2e34fe10b1e40">ADC_SSPRI_SS3_1ST</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">First priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a572ff5cf036a7a9e4ac7b191320e8a1a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS3_2ND" ref="a572ff5cf036a7a9e4ac7b191320e8a1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a572ff5cf036a7a9e4ac7b191320e8a1a">ADC_SSPRI_SS3_2ND</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Second priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66e297c1829c129e977da15396466a48"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS3_3RD" ref="a66e297c1829c129e977da15396466a48" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a66e297c1829c129e977da15396466a48">ADC_SSPRI_SS3_3RD</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Third priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5596b17be360cc7bbd57852a661d28ba"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS3_4TH" ref="a5596b17be360cc7bbd57852a661d28ba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5596b17be360cc7bbd57852a661d28ba">ADC_SSPRI_SS3_4TH</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fourth priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e02786cb663e8d074a224f9ceda9494"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS2_M" ref="a3e02786cb663e8d074a224f9ceda9494" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3e02786cb663e8d074a224f9ceda9494">ADC_SSPRI_SS2_M</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 Priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35aede355936810db5354940e6090d2d"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS2_1ST" ref="a35aede355936810db5354940e6090d2d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a35aede355936810db5354940e6090d2d">ADC_SSPRI_SS2_1ST</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">First priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade3b0f969f809fd06487debec615a106"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS2_2ND" ref="ade3b0f969f809fd06487debec615a106" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ade3b0f969f809fd06487debec615a106">ADC_SSPRI_SS2_2ND</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Second priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7f7d43539ebf7890480d61d6b777392"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS2_3RD" ref="af7f7d43539ebf7890480d61d6b777392" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af7f7d43539ebf7890480d61d6b777392">ADC_SSPRI_SS2_3RD</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Third priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4aae18d83bb32f36bb52b130f3bf312"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS2_4TH" ref="ac4aae18d83bb32f36bb52b130f3bf312" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac4aae18d83bb32f36bb52b130f3bf312">ADC_SSPRI_SS2_4TH</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fourth priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa80dea17e0d8e9bf413eed04df9873b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS1_M" ref="afa80dea17e0d8e9bf413eed04df9873b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afa80dea17e0d8e9bf413eed04df9873b">ADC_SSPRI_SS1_M</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 Priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d96718a0e0c70ea14f9a6868bdb3177"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS1_1ST" ref="a1d96718a0e0c70ea14f9a6868bdb3177" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1d96718a0e0c70ea14f9a6868bdb3177">ADC_SSPRI_SS1_1ST</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">First priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61062944ba6bc4306c906ef54e2491d2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS1_2ND" ref="a61062944ba6bc4306c906ef54e2491d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a61062944ba6bc4306c906ef54e2491d2">ADC_SSPRI_SS1_2ND</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Second priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae35023cbcd15cb0efcfea2bd29769cf4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS1_3RD" ref="ae35023cbcd15cb0efcfea2bd29769cf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae35023cbcd15cb0efcfea2bd29769cf4">ADC_SSPRI_SS1_3RD</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Third priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1d69abd44627b98bf1100f1d94e31f3"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS1_4TH" ref="ad1d69abd44627b98bf1100f1d94e31f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad1d69abd44627b98bf1100f1d94e31f3">ADC_SSPRI_SS1_4TH</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fourth priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5de3019293400c939b10feee12a68833"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS0_M" ref="a5de3019293400c939b10feee12a68833" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5de3019293400c939b10feee12a68833">ADC_SSPRI_SS0_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 Priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a62a49ebc83acab86d36d622b9b39b9"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS0_1ST" ref="a1a62a49ebc83acab86d36d622b9b39b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1a62a49ebc83acab86d36d622b9b39b9">ADC_SSPRI_SS0_1ST</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">First priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a906dc83ae4a1f0b8189c9312f6548adb"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS0_2ND" ref="a906dc83ae4a1f0b8189c9312f6548adb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a906dc83ae4a1f0b8189c9312f6548adb">ADC_SSPRI_SS0_2ND</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Second priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd6591726a90ed6dbf6b490d4eebe700"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS0_3RD" ref="abd6591726a90ed6dbf6b490d4eebe700" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abd6591726a90ed6dbf6b490d4eebe700">ADC_SSPRI_SS0_3RD</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Third priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6dfab76f19824fd4c48f217f8b905a36"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS0_4TH" ref="a6dfab76f19824fd4c48f217f8b905a36" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6dfab76f19824fd4c48f217f8b905a36">ADC_SSPRI_SS0_4TH</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fourth priority. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a07e457a22b37161161065d1ea9b9c725">ADC_PSSI_SS3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 Initiate.  <a href="#a07e457a22b37161161065d1ea9b9c725"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12c282299d33c90da12f00dcb8268be8"></a><!-- doxytag: member="lm3s_adc.h::ADC_PSSI_SS2" ref="a12c282299d33c90da12f00dcb8268be8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a12c282299d33c90da12f00dcb8268be8">ADC_PSSI_SS2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 Initiate. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cca90eae2ac60914536b948c2559f38"></a><!-- doxytag: member="lm3s_adc.h::ADC_PSSI_SS1" ref="a2cca90eae2ac60914536b948c2559f38" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2cca90eae2ac60914536b948c2559f38">ADC_PSSI_SS1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 Initiate. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac65a59f9a3d810bb36c8a815b4defabf"></a><!-- doxytag: member="lm3s_adc.h::ADC_PSSI_SS0" ref="ac65a59f9a3d810bb36c8a815b4defabf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac65a59f9a3d810bb36c8a815b4defabf">ADC_PSSI_SS0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 Initiate. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a07e457a22b37161161065d1ea9b9c725">ADC_PSSI_SS3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS3 Initiate.  <a href="#a07e457a22b37161161065d1ea9b9c725"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12c282299d33c90da12f00dcb8268be8"></a><!-- doxytag: member="lm3s_adc.h::ADC_PSSI_SS2" ref="a12c282299d33c90da12f00dcb8268be8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a12c282299d33c90da12f00dcb8268be8">ADC_PSSI_SS2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS2 Initiate. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cca90eae2ac60914536b948c2559f38"></a><!-- doxytag: member="lm3s_adc.h::ADC_PSSI_SS1" ref="a2cca90eae2ac60914536b948c2559f38" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2cca90eae2ac60914536b948c2559f38">ADC_PSSI_SS1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS1 Initiate. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac65a59f9a3d810bb36c8a815b4defabf"></a><!-- doxytag: member="lm3s_adc.h::ADC_PSSI_SS0" ref="ac65a59f9a3d810bb36c8a815b4defabf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac65a59f9a3d810bb36c8a815b4defabf">ADC_PSSI_SS0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SS0 Initiate. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a054801088c25c5c28023f181b8262867">ADC_SAC_AVG_M</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware Averaging Control.  <a href="#a054801088c25c5c28023f181b8262867"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c8e11b4c1ae884c91da0e987a824cae"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_OFF" ref="a9c8e11b4c1ae884c91da0e987a824cae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9c8e11b4c1ae884c91da0e987a824cae">ADC_SAC_AVG_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">No hardware oversampling. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a320815aaf70b1bd8f278bed849631dcf"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_2X" ref="a320815aaf70b1bd8f278bed849631dcf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a320815aaf70b1bd8f278bed849631dcf">ADC_SAC_AVG_2X</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2x hardware oversampling <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e962e3f749ebeab4ead0091a40a2746"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_4X" ref="a4e962e3f749ebeab4ead0091a40a2746" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4e962e3f749ebeab4ead0091a40a2746">ADC_SAC_AVG_4X</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4x hardware oversampling <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b662c258167ccbde04ecb8f61c5da5e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_8X" ref="a8b662c258167ccbde04ecb8f61c5da5e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8b662c258167ccbde04ecb8f61c5da5e">ADC_SAC_AVG_8X</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8x hardware oversampling <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a75f2fde1f8f69077b28b5ddcc737b0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_16X" ref="a5a75f2fde1f8f69077b28b5ddcc737b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5a75f2fde1f8f69077b28b5ddcc737b0">ADC_SAC_AVG_16X</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">16x hardware oversampling <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4642d42d45cbab2182bbd0da2c9716f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_32X" ref="aa4642d42d45cbab2182bbd0da2c9716f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa4642d42d45cbab2182bbd0da2c9716f">ADC_SAC_AVG_32X</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">32x hardware oversampling <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcb4531152e39eb6a2a0f748fb39056f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_64X" ref="adcb4531152e39eb6a2a0f748fb39056f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adcb4531152e39eb6a2a0f748fb39056f">ADC_SAC_AVG_64X</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">64x hardware oversampling <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a054801088c25c5c28023f181b8262867">ADC_SAC_AVG_M</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware Averaging Control.  <a href="#a054801088c25c5c28023f181b8262867"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c8e11b4c1ae884c91da0e987a824cae"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_OFF" ref="a9c8e11b4c1ae884c91da0e987a824cae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9c8e11b4c1ae884c91da0e987a824cae">ADC_SAC_AVG_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">No hardware oversampling. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a320815aaf70b1bd8f278bed849631dcf"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_2X" ref="a320815aaf70b1bd8f278bed849631dcf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a320815aaf70b1bd8f278bed849631dcf">ADC_SAC_AVG_2X</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2x hardware oversampling <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e962e3f749ebeab4ead0091a40a2746"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_4X" ref="a4e962e3f749ebeab4ead0091a40a2746" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4e962e3f749ebeab4ead0091a40a2746">ADC_SAC_AVG_4X</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4x hardware oversampling <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b662c258167ccbde04ecb8f61c5da5e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_8X" ref="a8b662c258167ccbde04ecb8f61c5da5e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8b662c258167ccbde04ecb8f61c5da5e">ADC_SAC_AVG_8X</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8x hardware oversampling <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a75f2fde1f8f69077b28b5ddcc737b0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_16X" ref="a5a75f2fde1f8f69077b28b5ddcc737b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5a75f2fde1f8f69077b28b5ddcc737b0">ADC_SAC_AVG_16X</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">16x hardware oversampling <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4642d42d45cbab2182bbd0da2c9716f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_32X" ref="aa4642d42d45cbab2182bbd0da2c9716f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa4642d42d45cbab2182bbd0da2c9716f">ADC_SAC_AVG_32X</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">32x hardware oversampling <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcb4531152e39eb6a2a0f748fb39056f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_64X" ref="adcb4531152e39eb6a2a0f748fb39056f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adcb4531152e39eb6a2a0f748fb39056f">ADC_SAC_AVG_64X</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">64x hardware oversampling <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a11dc6da824b08fabc597a68e4d9934bb">ADC_SSMUX0_MUX7_M</a>&#160;&#160;&#160;0x70000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#a11dc6da824b08fabc597a68e4d9934bb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17ed0a15a6fd70e0a5167980c2ae6d78"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX6_M" ref="a17ed0a15a6fd70e0a5167980c2ae6d78" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a17ed0a15a6fd70e0a5167980c2ae6d78">ADC_SSMUX0_MUX6_M</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">7th Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a970295329ad0ea0f5d4f539f0c48bfac"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX5_M" ref="a970295329ad0ea0f5d4f539f0c48bfac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a970295329ad0ea0f5d4f539f0c48bfac">ADC_SSMUX0_MUX5_M</a>&#160;&#160;&#160;0x00700000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">6th Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac2b3b2aaa118dcdb74142dadffd84d1"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX4_M" ref="aac2b3b2aaa118dcdb74142dadffd84d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aac2b3b2aaa118dcdb74142dadffd84d1">ADC_SSMUX0_MUX4_M</a>&#160;&#160;&#160;0x00070000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">5th Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add83b7267ad01fd8a95f47010e148236"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX3_M" ref="add83b7267ad01fd8a95f47010e148236" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#add83b7267ad01fd8a95f47010e148236">ADC_SSMUX0_MUX3_M</a>&#160;&#160;&#160;0x00007000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a544f05ef02909ee743beab05c5d0289b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX2_M" ref="a544f05ef02909ee743beab05c5d0289b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a544f05ef02909ee743beab05c5d0289b">ADC_SSMUX0_MUX2_M</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabe5b5cba633a830457a0deaf5699248"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX1_M" ref="aabe5b5cba633a830457a0deaf5699248" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aabe5b5cba633a830457a0deaf5699248">ADC_SSMUX0_MUX1_M</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a91df9e8b2f66346ba05b6a0d615b5b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX0_M" ref="a6a91df9e8b2f66346ba05b6a0d615b5b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6a91df9e8b2f66346ba05b6a0d615b5b">ADC_SSMUX0_MUX0_M</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1f5bc723a93c1b3e20258f31bdb117f4">ADC_SSMUX0_MUX7_S</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#a1f5bc723a93c1b3e20258f31bdb117f4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a206bd9755b5dc2a8d988afb8f75fe2b5">ADC_SSMUX0_MUX6_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#a206bd9755b5dc2a8d988afb8f75fe2b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad2e3f1bbb31f10df034580ae43939d05">ADC_SSMUX0_MUX5_S</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#ad2e3f1bbb31f10df034580ae43939d05"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adcd46e2e0c2de7071abe38082504a7ad">ADC_SSMUX0_MUX4_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#adcd46e2e0c2de7071abe38082504a7ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a303a731d0b329c57776805a39800de9a">ADC_SSMUX0_MUX3_S</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#a303a731d0b329c57776805a39800de9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa4ac8d645068cad7e8bd4993be0da1f5">ADC_SSMUX0_MUX2_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#aa4ac8d645068cad7e8bd4993be0da1f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aac733de19d114c0b87ff75ec4bad5ab5">ADC_SSMUX0_MUX1_S</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#aac733de19d114c0b87ff75ec4bad5ab5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af5327ca2e0a574e94b8c8231ffea71fc">ADC_SSMUX0_MUX0_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#af5327ca2e0a574e94b8c8231ffea71fc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1f5bc723a93c1b3e20258f31bdb117f4">ADC_SSMUX0_MUX7_S</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#a1f5bc723a93c1b3e20258f31bdb117f4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a206bd9755b5dc2a8d988afb8f75fe2b5">ADC_SSMUX0_MUX6_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#a206bd9755b5dc2a8d988afb8f75fe2b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad2e3f1bbb31f10df034580ae43939d05">ADC_SSMUX0_MUX5_S</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#ad2e3f1bbb31f10df034580ae43939d05"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adcd46e2e0c2de7071abe38082504a7ad">ADC_SSMUX0_MUX4_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#adcd46e2e0c2de7071abe38082504a7ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a303a731d0b329c57776805a39800de9a">ADC_SSMUX0_MUX3_S</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#a303a731d0b329c57776805a39800de9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa4ac8d645068cad7e8bd4993be0da1f5">ADC_SSMUX0_MUX2_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#aa4ac8d645068cad7e8bd4993be0da1f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aac733de19d114c0b87ff75ec4bad5ab5">ADC_SSMUX0_MUX1_S</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#aac733de19d114c0b87ff75ec4bad5ab5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#af5327ca2e0a574e94b8c8231ffea71fc">ADC_SSMUX0_MUX0_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX0 register.  <a href="#af5327ca2e0a574e94b8c8231ffea71fc"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8d7a44ed2a0e24aade4d02bdf379fbd3">ADC_SSCTL0_TS7</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSCTL0 register.  <a href="#a8d7a44ed2a0e24aade4d02bdf379fbd3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56c7fffc5a5f159ffbe4dcb6c35714b3"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE7" ref="a56c7fffc5a5f159ffbe4dcb6c35714b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a56c7fffc5a5f159ffbe4dcb6c35714b3">ADC_SSCTL0_IE7</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12bc8a888ac6df1db9afc8c362c4edd0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END7" ref="a12bc8a888ac6df1db9afc8c362c4edd0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a12bc8a888ac6df1db9afc8c362c4edd0">ADC_SSCTL0_END7</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2d09ef05570cf1ea89ca036a663c026"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D7" ref="ad2d09ef05570cf1ea89ca036a663c026" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad2d09ef05570cf1ea89ca036a663c026">ADC_SSCTL0_D7</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66b0afdc851946b3bae3eb71e4e928e0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS6" ref="a66b0afdc851946b3bae3eb71e4e928e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a66b0afdc851946b3bae3eb71e4e928e0">ADC_SSCTL0_TS6</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">7th Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afce1cf093a5b0aab39e0e27a912b89f0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE6" ref="afce1cf093a5b0aab39e0e27a912b89f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afce1cf093a5b0aab39e0e27a912b89f0">ADC_SSCTL0_IE6</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">7th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00d6e1c95b7a891622b0256013748e45"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END6" ref="a00d6e1c95b7a891622b0256013748e45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a00d6e1c95b7a891622b0256013748e45">ADC_SSCTL0_END6</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">7th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad60df449dd4ae54eae1de79f2c9a7420"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D6" ref="ad60df449dd4ae54eae1de79f2c9a7420" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad60df449dd4ae54eae1de79f2c9a7420">ADC_SSCTL0_D6</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">7th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78bfd86b2fc88c9af201c79b07418f66"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS5" ref="a78bfd86b2fc88c9af201c79b07418f66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a78bfd86b2fc88c9af201c79b07418f66">ADC_SSCTL0_TS5</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">6th Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6044ac87721cfc7e42e5c4c0df250685"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE5" ref="a6044ac87721cfc7e42e5c4c0df250685" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6044ac87721cfc7e42e5c4c0df250685">ADC_SSCTL0_IE5</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">6th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8051a2c0d825e318c96a11858a3ae42"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END5" ref="ae8051a2c0d825e318c96a11858a3ae42" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae8051a2c0d825e318c96a11858a3ae42">ADC_SSCTL0_END5</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">6th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7b497721b83d013facbc6e1b335a0ff"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D5" ref="ad7b497721b83d013facbc6e1b335a0ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad7b497721b83d013facbc6e1b335a0ff">ADC_SSCTL0_D5</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">6th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea6d63aa936d853e568d65e6710b59f7"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS4" ref="aea6d63aa936d853e568d65e6710b59f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aea6d63aa936d853e568d65e6710b59f7">ADC_SSCTL0_TS4</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">5th Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e9e7619d052107e0cf2d2ac73d8aa3b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE4" ref="a9e9e7619d052107e0cf2d2ac73d8aa3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9e9e7619d052107e0cf2d2ac73d8aa3b">ADC_SSCTL0_IE4</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">5th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c2793fdfd3eb06b3006cebab2af23f6"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END4" ref="a1c2793fdfd3eb06b3006cebab2af23f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1c2793fdfd3eb06b3006cebab2af23f6">ADC_SSCTL0_END4</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">5th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b195ec02bc19de8c4a66f827f013d8b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D4" ref="a4b195ec02bc19de8c4a66f827f013d8b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4b195ec02bc19de8c4a66f827f013d8b">ADC_SSCTL0_D4</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">5th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8ad4fcdffcf1ed1fcc5136d186b9996"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS3" ref="ab8ad4fcdffcf1ed1fcc5136d186b9996" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab8ad4fcdffcf1ed1fcc5136d186b9996">ADC_SSCTL0_TS3</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a047c7b4c13ce73646195a77918bfa569"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE3" ref="a047c7b4c13ce73646195a77918bfa569" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a047c7b4c13ce73646195a77918bfa569">ADC_SSCTL0_IE3</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fde483d5087ce5a36de436b1bec6f92"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END3" ref="a3fde483d5087ce5a36de436b1bec6f92" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3fde483d5087ce5a36de436b1bec6f92">ADC_SSCTL0_END3</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6ba28620e3edfa4cdbe5d0a8df084a6"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D3" ref="ac6ba28620e3edfa4cdbe5d0a8df084a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac6ba28620e3edfa4cdbe5d0a8df084a6">ADC_SSCTL0_D3</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3aeaf3712576d6a8f155f37184aa279a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS2" ref="a3aeaf3712576d6a8f155f37184aa279a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3aeaf3712576d6a8f155f37184aa279a">ADC_SSCTL0_TS2</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefe886822e091d99c579ef1aad5c4109"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE2" ref="aefe886822e091d99c579ef1aad5c4109" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aefe886822e091d99c579ef1aad5c4109">ADC_SSCTL0_IE2</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ea3ebc699ff6e161404e86f33650310"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END2" ref="a5ea3ebc699ff6e161404e86f33650310" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5ea3ebc699ff6e161404e86f33650310">ADC_SSCTL0_END2</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fe84469d1d749196d7159f6d8a3a6f8"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D2" ref="a5fe84469d1d749196d7159f6d8a3a6f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5fe84469d1d749196d7159f6d8a3a6f8">ADC_SSCTL0_D2</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99000d1eacbf6af4894bd5da5001e1a2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS1" ref="a99000d1eacbf6af4894bd5da5001e1a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a99000d1eacbf6af4894bd5da5001e1a2">ADC_SSCTL0_TS1</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae045fe133c3bc4b97f0f9516eb5cf45d"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE1" ref="ae045fe133c3bc4b97f0f9516eb5cf45d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae045fe133c3bc4b97f0f9516eb5cf45d">ADC_SSCTL0_IE1</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91d63d8adaf350b333e74b88a57ef5df"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END1" ref="a91d63d8adaf350b333e74b88a57ef5df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a91d63d8adaf350b333e74b88a57ef5df">ADC_SSCTL0_END1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabbd75fa28b51463fb078507dc18e0d2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D1" ref="aabbd75fa28b51463fb078507dc18e0d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aabbd75fa28b51463fb078507dc18e0d2">ADC_SSCTL0_D1</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab12ef696a3c19b9ab3a9423301dafb9a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS0" ref="ab12ef696a3c19b9ab3a9423301dafb9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab12ef696a3c19b9ab3a9423301dafb9a">ADC_SSCTL0_TS0</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad731d642439c71512017618c628d8109"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE0" ref="ad731d642439c71512017618c628d8109" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad731d642439c71512017618c628d8109">ADC_SSCTL0_IE0</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3338e9775ca333a5edbd3c937068923f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END0" ref="a3338e9775ca333a5edbd3c937068923f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3338e9775ca333a5edbd3c937068923f">ADC_SSCTL0_END0</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d8cbddf7ca114feff450e2e608274d0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D0" ref="a0d8cbddf7ca114feff450e2e608274d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0d8cbddf7ca114feff450e2e608274d0">ADC_SSCTL0_D0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8d7a44ed2a0e24aade4d02bdf379fbd3">ADC_SSCTL0_TS7</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSCTL0 register.  <a href="#a8d7a44ed2a0e24aade4d02bdf379fbd3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56c7fffc5a5f159ffbe4dcb6c35714b3"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE7" ref="a56c7fffc5a5f159ffbe4dcb6c35714b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a56c7fffc5a5f159ffbe4dcb6c35714b3">ADC_SSCTL0_IE7</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12bc8a888ac6df1db9afc8c362c4edd0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END7" ref="a12bc8a888ac6df1db9afc8c362c4edd0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a12bc8a888ac6df1db9afc8c362c4edd0">ADC_SSCTL0_END7</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2d09ef05570cf1ea89ca036a663c026"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D7" ref="ad2d09ef05570cf1ea89ca036a663c026" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad2d09ef05570cf1ea89ca036a663c026">ADC_SSCTL0_D7</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66b0afdc851946b3bae3eb71e4e928e0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS6" ref="a66b0afdc851946b3bae3eb71e4e928e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a66b0afdc851946b3bae3eb71e4e928e0">ADC_SSCTL0_TS6</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">7th Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afce1cf093a5b0aab39e0e27a912b89f0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE6" ref="afce1cf093a5b0aab39e0e27a912b89f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afce1cf093a5b0aab39e0e27a912b89f0">ADC_SSCTL0_IE6</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">7th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00d6e1c95b7a891622b0256013748e45"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END6" ref="a00d6e1c95b7a891622b0256013748e45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a00d6e1c95b7a891622b0256013748e45">ADC_SSCTL0_END6</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">7th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad60df449dd4ae54eae1de79f2c9a7420"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D6" ref="ad60df449dd4ae54eae1de79f2c9a7420" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad60df449dd4ae54eae1de79f2c9a7420">ADC_SSCTL0_D6</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">7th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78bfd86b2fc88c9af201c79b07418f66"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS5" ref="a78bfd86b2fc88c9af201c79b07418f66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a78bfd86b2fc88c9af201c79b07418f66">ADC_SSCTL0_TS5</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">6th Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6044ac87721cfc7e42e5c4c0df250685"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE5" ref="a6044ac87721cfc7e42e5c4c0df250685" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6044ac87721cfc7e42e5c4c0df250685">ADC_SSCTL0_IE5</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">6th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8051a2c0d825e318c96a11858a3ae42"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END5" ref="ae8051a2c0d825e318c96a11858a3ae42" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae8051a2c0d825e318c96a11858a3ae42">ADC_SSCTL0_END5</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">6th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7b497721b83d013facbc6e1b335a0ff"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D5" ref="ad7b497721b83d013facbc6e1b335a0ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad7b497721b83d013facbc6e1b335a0ff">ADC_SSCTL0_D5</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">6th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea6d63aa936d853e568d65e6710b59f7"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS4" ref="aea6d63aa936d853e568d65e6710b59f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aea6d63aa936d853e568d65e6710b59f7">ADC_SSCTL0_TS4</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">5th Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e9e7619d052107e0cf2d2ac73d8aa3b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE4" ref="a9e9e7619d052107e0cf2d2ac73d8aa3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9e9e7619d052107e0cf2d2ac73d8aa3b">ADC_SSCTL0_IE4</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">5th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c2793fdfd3eb06b3006cebab2af23f6"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END4" ref="a1c2793fdfd3eb06b3006cebab2af23f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1c2793fdfd3eb06b3006cebab2af23f6">ADC_SSCTL0_END4</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">5th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b195ec02bc19de8c4a66f827f013d8b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D4" ref="a4b195ec02bc19de8c4a66f827f013d8b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4b195ec02bc19de8c4a66f827f013d8b">ADC_SSCTL0_D4</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">5th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8ad4fcdffcf1ed1fcc5136d186b9996"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS3" ref="ab8ad4fcdffcf1ed1fcc5136d186b9996" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab8ad4fcdffcf1ed1fcc5136d186b9996">ADC_SSCTL0_TS3</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a047c7b4c13ce73646195a77918bfa569"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE3" ref="a047c7b4c13ce73646195a77918bfa569" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a047c7b4c13ce73646195a77918bfa569">ADC_SSCTL0_IE3</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fde483d5087ce5a36de436b1bec6f92"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END3" ref="a3fde483d5087ce5a36de436b1bec6f92" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3fde483d5087ce5a36de436b1bec6f92">ADC_SSCTL0_END3</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6ba28620e3edfa4cdbe5d0a8df084a6"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D3" ref="ac6ba28620e3edfa4cdbe5d0a8df084a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac6ba28620e3edfa4cdbe5d0a8df084a6">ADC_SSCTL0_D3</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3aeaf3712576d6a8f155f37184aa279a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS2" ref="a3aeaf3712576d6a8f155f37184aa279a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3aeaf3712576d6a8f155f37184aa279a">ADC_SSCTL0_TS2</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefe886822e091d99c579ef1aad5c4109"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE2" ref="aefe886822e091d99c579ef1aad5c4109" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aefe886822e091d99c579ef1aad5c4109">ADC_SSCTL0_IE2</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ea3ebc699ff6e161404e86f33650310"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END2" ref="a5ea3ebc699ff6e161404e86f33650310" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5ea3ebc699ff6e161404e86f33650310">ADC_SSCTL0_END2</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fe84469d1d749196d7159f6d8a3a6f8"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D2" ref="a5fe84469d1d749196d7159f6d8a3a6f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5fe84469d1d749196d7159f6d8a3a6f8">ADC_SSCTL0_D2</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99000d1eacbf6af4894bd5da5001e1a2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS1" ref="a99000d1eacbf6af4894bd5da5001e1a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a99000d1eacbf6af4894bd5da5001e1a2">ADC_SSCTL0_TS1</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae045fe133c3bc4b97f0f9516eb5cf45d"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE1" ref="ae045fe133c3bc4b97f0f9516eb5cf45d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae045fe133c3bc4b97f0f9516eb5cf45d">ADC_SSCTL0_IE1</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91d63d8adaf350b333e74b88a57ef5df"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END1" ref="a91d63d8adaf350b333e74b88a57ef5df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a91d63d8adaf350b333e74b88a57ef5df">ADC_SSCTL0_END1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabbd75fa28b51463fb078507dc18e0d2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D1" ref="aabbd75fa28b51463fb078507dc18e0d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aabbd75fa28b51463fb078507dc18e0d2">ADC_SSCTL0_D1</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab12ef696a3c19b9ab3a9423301dafb9a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS0" ref="ab12ef696a3c19b9ab3a9423301dafb9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab12ef696a3c19b9ab3a9423301dafb9a">ADC_SSCTL0_TS0</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad731d642439c71512017618c628d8109"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_IE0" ref="ad731d642439c71512017618c628d8109" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad731d642439c71512017618c628d8109">ADC_SSCTL0_IE0</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3338e9775ca333a5edbd3c937068923f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_END0" ref="a3338e9775ca333a5edbd3c937068923f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3338e9775ca333a5edbd3c937068923f">ADC_SSCTL0_END0</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d8cbddf7ca114feff450e2e608274d0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_D0" ref="a0d8cbddf7ca114feff450e2e608274d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0d8cbddf7ca114feff450e2e608274d0">ADC_SSCTL0_D0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Diff Input Select <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1deee13435e2ce4cb4b46c8475cccacb">ADC_SSFIFO0_DATA_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO0 register.  <a href="#a1deee13435e2ce4cb4b46c8475cccacb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2f5088b0e35a21674fad854b03ed7375">ADC_SSFIFO0_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO0 register.  <a href="#a2f5088b0e35a21674fad854b03ed7375"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1deee13435e2ce4cb4b46c8475cccacb">ADC_SSFIFO0_DATA_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO0 register.  <a href="#a1deee13435e2ce4cb4b46c8475cccacb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2f5088b0e35a21674fad854b03ed7375">ADC_SSFIFO0_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO0 register.  <a href="#a2f5088b0e35a21674fad854b03ed7375"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afecffae70830598db958ccb3b579f885">ADC_SSFSTAT0_FULL</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.  <a href="#afecffae70830598db958ccb3b579f885"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d07bcdcf16578e87bcd25d6beb8b8c2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT0_EMPTY" ref="a8d07bcdcf16578e87bcd25d6beb8b8c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8d07bcdcf16578e87bcd25d6beb8b8c2">ADC_SSFSTAT0_EMPTY</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26e6af061835fa082ceb94545577280e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT0_HPTR_M" ref="a26e6af061835fa082ceb94545577280e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a26e6af061835fa082ceb94545577280e">ADC_SSFSTAT0_HPTR_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Head Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a950e30289f1bf5e6d939b1b2f1df0b8c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT0_TPTR_M" ref="a950e30289f1bf5e6d939b1b2f1df0b8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a950e30289f1bf5e6d939b1b2f1df0b8c">ADC_SSFSTAT0_TPTR_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Tail Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae5a8b02f521b0efa8892e3ad52eb619e">ADC_SSFSTAT0_HPTR_S</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.  <a href="#ae5a8b02f521b0efa8892e3ad52eb619e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0e7f1783fadd2cc81d12073c7dfb41bb">ADC_SSFSTAT0_TPTR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.  <a href="#a0e7f1783fadd2cc81d12073c7dfb41bb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afecffae70830598db958ccb3b579f885">ADC_SSFSTAT0_FULL</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.  <a href="#afecffae70830598db958ccb3b579f885"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d07bcdcf16578e87bcd25d6beb8b8c2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT0_EMPTY" ref="a8d07bcdcf16578e87bcd25d6beb8b8c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8d07bcdcf16578e87bcd25d6beb8b8c2">ADC_SSFSTAT0_EMPTY</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26e6af061835fa082ceb94545577280e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT0_HPTR_M" ref="a26e6af061835fa082ceb94545577280e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a26e6af061835fa082ceb94545577280e">ADC_SSFSTAT0_HPTR_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Head Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a950e30289f1bf5e6d939b1b2f1df0b8c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT0_TPTR_M" ref="a950e30289f1bf5e6d939b1b2f1df0b8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a950e30289f1bf5e6d939b1b2f1df0b8c">ADC_SSFSTAT0_TPTR_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Tail Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae5a8b02f521b0efa8892e3ad52eb619e">ADC_SSFSTAT0_HPTR_S</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.  <a href="#ae5a8b02f521b0efa8892e3ad52eb619e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0e7f1783fadd2cc81d12073c7dfb41bb">ADC_SSFSTAT0_TPTR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.  <a href="#a0e7f1783fadd2cc81d12073c7dfb41bb"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3a1b9bac510d090144678bb20e940236">ADC_SSMUX1_MUX3_M</a>&#160;&#160;&#160;0x00007000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX1 register.  <a href="#a3a1b9bac510d090144678bb20e940236"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c4bd27ffaf3acf0f38e381d0b06e214"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX1_MUX2_M" ref="a1c4bd27ffaf3acf0f38e381d0b06e214" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1c4bd27ffaf3acf0f38e381d0b06e214">ADC_SSMUX1_MUX2_M</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b44de3d0caede93ed6f159f4e57353b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX1_MUX1_M" ref="a1b44de3d0caede93ed6f159f4e57353b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1b44de3d0caede93ed6f159f4e57353b">ADC_SSMUX1_MUX1_M</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e76cfd92c97ebb0660114372092579a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX1_MUX0_M" ref="a7e76cfd92c97ebb0660114372092579a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7e76cfd92c97ebb0660114372092579a">ADC_SSMUX1_MUX0_M</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a69364f40ea45f064a70d71043dbe06b1">ADC_SSMUX1_MUX3_S</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX1 register.  <a href="#a69364f40ea45f064a70d71043dbe06b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a20ed0cd48d240c542501f12515638df1">ADC_SSMUX1_MUX2_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX1 register.  <a href="#a20ed0cd48d240c542501f12515638df1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afba504cd18083139adf63ae1345a7b2f">ADC_SSMUX1_MUX1_S</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX1 register.  <a href="#afba504cd18083139adf63ae1345a7b2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0a937e2e42767a3054cd80e4bb75c4cf">ADC_SSMUX1_MUX0_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSMUX1 register.  <a href="#a0a937e2e42767a3054cd80e4bb75c4cf"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8c74e50f5f8a5a3d308d8916a756906e">ADC_SSCTL1_TS3</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSCTL1 register.  <a href="#a8c74e50f5f8a5a3d308d8916a756906e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3295cdf6eb4f4d4fada54314c755398a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_IE3" ref="a3295cdf6eb4f4d4fada54314c755398a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3295cdf6eb4f4d4fada54314c755398a">ADC_SSCTL1_IE3</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5d19fa64622858fd1025c24d885cca5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_END3" ref="ad5d19fa64622858fd1025c24d885cca5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad5d19fa64622858fd1025c24d885cca5">ADC_SSCTL1_END3</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae35c917351bbfe1b6dd98977f9583483"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_D3" ref="ae35c917351bbfe1b6dd98977f9583483" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae35c917351bbfe1b6dd98977f9583483">ADC_SSCTL1_D3</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ba835b11499e941014df4d43b77ffa2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_TS2" ref="a4ba835b11499e941014df4d43b77ffa2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4ba835b11499e941014df4d43b77ffa2">ADC_SSCTL1_TS2</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80ad9ed3aa8027f2fd13f858b462d3b5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_IE2" ref="a80ad9ed3aa8027f2fd13f858b462d3b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a80ad9ed3aa8027f2fd13f858b462d3b5">ADC_SSCTL1_IE2</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ef351e6327b9fd45bc45ebf93fa9808"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_END2" ref="a6ef351e6327b9fd45bc45ebf93fa9808" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6ef351e6327b9fd45bc45ebf93fa9808">ADC_SSCTL1_END2</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd92d3a73f411d4db124acd72ae53abc"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_D2" ref="abd92d3a73f411d4db124acd72ae53abc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abd92d3a73f411d4db124acd72ae53abc">ADC_SSCTL1_D2</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac21cf2702d172b09833f52955537beb5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_TS1" ref="ac21cf2702d172b09833f52955537beb5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac21cf2702d172b09833f52955537beb5">ADC_SSCTL1_TS1</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a67f34542df0fd31b1014a363b814a7"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_IE1" ref="a3a67f34542df0fd31b1014a363b814a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3a67f34542df0fd31b1014a363b814a7">ADC_SSCTL1_IE1</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dc612fc8d3e1f5319009130655a8a66"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_END1" ref="a9dc612fc8d3e1f5319009130655a8a66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9dc612fc8d3e1f5319009130655a8a66">ADC_SSCTL1_END1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a373641dadf43acfb0a1b27ac00421187"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_D1" ref="a373641dadf43acfb0a1b27ac00421187" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a373641dadf43acfb0a1b27ac00421187">ADC_SSCTL1_D1</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f060ef8b7d6338855d951cc92a633c2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_TS0" ref="a3f060ef8b7d6338855d951cc92a633c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3f060ef8b7d6338855d951cc92a633c2">ADC_SSCTL1_TS0</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a502c09e34bf657237db58546ecbc37f0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_IE0" ref="a502c09e34bf657237db58546ecbc37f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a502c09e34bf657237db58546ecbc37f0">ADC_SSCTL1_IE0</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acebac004d6465749723dbd4183d69d91"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_END0" ref="acebac004d6465749723dbd4183d69d91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#acebac004d6465749723dbd4183d69d91">ADC_SSCTL1_END0</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5e5484e610246ebca8c22c42bc76a42"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_D0" ref="ac5e5484e610246ebca8c22c42bc76a42" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac5e5484e610246ebca8c22c42bc76a42">ADC_SSCTL1_D0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8c74e50f5f8a5a3d308d8916a756906e">ADC_SSCTL1_TS3</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSCTL1 register.  <a href="#a8c74e50f5f8a5a3d308d8916a756906e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3295cdf6eb4f4d4fada54314c755398a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_IE3" ref="a3295cdf6eb4f4d4fada54314c755398a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3295cdf6eb4f4d4fada54314c755398a">ADC_SSCTL1_IE3</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5d19fa64622858fd1025c24d885cca5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_END3" ref="ad5d19fa64622858fd1025c24d885cca5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad5d19fa64622858fd1025c24d885cca5">ADC_SSCTL1_END3</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae35c917351bbfe1b6dd98977f9583483"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_D3" ref="ae35c917351bbfe1b6dd98977f9583483" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ae35c917351bbfe1b6dd98977f9583483">ADC_SSCTL1_D3</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ba835b11499e941014df4d43b77ffa2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_TS2" ref="a4ba835b11499e941014df4d43b77ffa2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4ba835b11499e941014df4d43b77ffa2">ADC_SSCTL1_TS2</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80ad9ed3aa8027f2fd13f858b462d3b5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_IE2" ref="a80ad9ed3aa8027f2fd13f858b462d3b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a80ad9ed3aa8027f2fd13f858b462d3b5">ADC_SSCTL1_IE2</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ef351e6327b9fd45bc45ebf93fa9808"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_END2" ref="a6ef351e6327b9fd45bc45ebf93fa9808" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6ef351e6327b9fd45bc45ebf93fa9808">ADC_SSCTL1_END2</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd92d3a73f411d4db124acd72ae53abc"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_D2" ref="abd92d3a73f411d4db124acd72ae53abc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#abd92d3a73f411d4db124acd72ae53abc">ADC_SSCTL1_D2</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac21cf2702d172b09833f52955537beb5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_TS1" ref="ac21cf2702d172b09833f52955537beb5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac21cf2702d172b09833f52955537beb5">ADC_SSCTL1_TS1</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a67f34542df0fd31b1014a363b814a7"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_IE1" ref="a3a67f34542df0fd31b1014a363b814a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3a67f34542df0fd31b1014a363b814a7">ADC_SSCTL1_IE1</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dc612fc8d3e1f5319009130655a8a66"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_END1" ref="a9dc612fc8d3e1f5319009130655a8a66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9dc612fc8d3e1f5319009130655a8a66">ADC_SSCTL1_END1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a373641dadf43acfb0a1b27ac00421187"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_D1" ref="a373641dadf43acfb0a1b27ac00421187" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a373641dadf43acfb0a1b27ac00421187">ADC_SSCTL1_D1</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f060ef8b7d6338855d951cc92a633c2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_TS0" ref="a3f060ef8b7d6338855d951cc92a633c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3f060ef8b7d6338855d951cc92a633c2">ADC_SSCTL1_TS0</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a502c09e34bf657237db58546ecbc37f0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_IE0" ref="a502c09e34bf657237db58546ecbc37f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a502c09e34bf657237db58546ecbc37f0">ADC_SSCTL1_IE0</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acebac004d6465749723dbd4183d69d91"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_END0" ref="acebac004d6465749723dbd4183d69d91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#acebac004d6465749723dbd4183d69d91">ADC_SSCTL1_END0</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5e5484e610246ebca8c22c42bc76a42"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_D0" ref="ac5e5484e610246ebca8c22c42bc76a42" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac5e5484e610246ebca8c22c42bc76a42">ADC_SSCTL1_D0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Diff Input Select <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac08ff475aa1e991ff1526935eb281800">ADC_SSFIFO1_DATA_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO1 register.  <a href="#ac08ff475aa1e991ff1526935eb281800"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0b72234bc106dbddc61b8db4fa939dc4">ADC_SSFIFO1_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO1 register.  <a href="#a0b72234bc106dbddc61b8db4fa939dc4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac08ff475aa1e991ff1526935eb281800">ADC_SSFIFO1_DATA_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO1 register.  <a href="#ac08ff475aa1e991ff1526935eb281800"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0b72234bc106dbddc61b8db4fa939dc4">ADC_SSFIFO1_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO1 register.  <a href="#a0b72234bc106dbddc61b8db4fa939dc4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1bab60bc63a97068f37b375d3bbe66e7">ADC_SSFSTAT1_FULL</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.  <a href="#a1bab60bc63a97068f37b375d3bbe66e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac44d2bd50815ed890f6933dec82942f6"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT1_EMPTY" ref="ac44d2bd50815ed890f6933dec82942f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac44d2bd50815ed890f6933dec82942f6">ADC_SSFSTAT1_EMPTY</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b9fd2a2be1d6cccbc4221322ce2255e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT1_HPTR_M" ref="a6b9fd2a2be1d6cccbc4221322ce2255e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6b9fd2a2be1d6cccbc4221322ce2255e">ADC_SSFSTAT1_HPTR_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Head Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7f2233ad15f40e0746756e66c30f643"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT1_TPTR_M" ref="ad7f2233ad15f40e0746756e66c30f643" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad7f2233ad15f40e0746756e66c30f643">ADC_SSFSTAT1_TPTR_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Tail Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5bf1b70eb4540edeef211639e06f0898">ADC_SSFSTAT1_HPTR_S</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.  <a href="#a5bf1b70eb4540edeef211639e06f0898"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#acf08f3fb5e9face53dc6864ccc87a5b4">ADC_SSFSTAT1_TPTR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.  <a href="#acf08f3fb5e9face53dc6864ccc87a5b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1bab60bc63a97068f37b375d3bbe66e7">ADC_SSFSTAT1_FULL</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.  <a href="#a1bab60bc63a97068f37b375d3bbe66e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac44d2bd50815ed890f6933dec82942f6"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT1_EMPTY" ref="ac44d2bd50815ed890f6933dec82942f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ac44d2bd50815ed890f6933dec82942f6">ADC_SSFSTAT1_EMPTY</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b9fd2a2be1d6cccbc4221322ce2255e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT1_HPTR_M" ref="a6b9fd2a2be1d6cccbc4221322ce2255e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a6b9fd2a2be1d6cccbc4221322ce2255e">ADC_SSFSTAT1_HPTR_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Head Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7f2233ad15f40e0746756e66c30f643"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT1_TPTR_M" ref="ad7f2233ad15f40e0746756e66c30f643" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad7f2233ad15f40e0746756e66c30f643">ADC_SSFSTAT1_TPTR_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Tail Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5bf1b70eb4540edeef211639e06f0898">ADC_SSFSTAT1_HPTR_S</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.  <a href="#a5bf1b70eb4540edeef211639e06f0898"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#acf08f3fb5e9face53dc6864ccc87a5b4">ADC_SSFSTAT1_TPTR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.  <a href="#acf08f3fb5e9face53dc6864ccc87a5b4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2d5a8a8e9c6b213f24e21c31219fac8d">ADC_SSCTL2_TS3</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSCTL2 register.  <a href="#a2d5a8a8e9c6b213f24e21c31219fac8d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa2f340f02e012837d1c83db0064537c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_IE3" ref="afa2f340f02e012837d1c83db0064537c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afa2f340f02e012837d1c83db0064537c">ADC_SSCTL2_IE3</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b0c918a3456cfb494f1f76863461da1"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_END3" ref="a2b0c918a3456cfb494f1f76863461da1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2b0c918a3456cfb494f1f76863461da1">ADC_SSCTL2_END3</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a531d8757e7068107bc329df02689c84b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_D3" ref="a531d8757e7068107bc329df02689c84b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a531d8757e7068107bc329df02689c84b">ADC_SSCTL2_D3</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a015a9568e096fe713a1b10f19ac509d9"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_TS2" ref="a015a9568e096fe713a1b10f19ac509d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a015a9568e096fe713a1b10f19ac509d9">ADC_SSCTL2_TS2</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf8c25f9b4a4d934f82b6cbd33e1495c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_IE2" ref="acf8c25f9b4a4d934f82b6cbd33e1495c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#acf8c25f9b4a4d934f82b6cbd33e1495c">ADC_SSCTL2_IE2</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c1de7c32f45164e9e76ef393f3ebfbb"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_END2" ref="a9c1de7c32f45164e9e76ef393f3ebfbb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9c1de7c32f45164e9e76ef393f3ebfbb">ADC_SSCTL2_END2</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cc39bb76210daef3006c55eaa065aaa"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_D2" ref="a7cc39bb76210daef3006c55eaa065aaa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7cc39bb76210daef3006c55eaa065aaa">ADC_SSCTL2_D2</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79512fca0fba978b42129069ad53769c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_TS1" ref="a79512fca0fba978b42129069ad53769c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a79512fca0fba978b42129069ad53769c">ADC_SSCTL2_TS1</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d5514043ff2e60b280eff590a55c3b4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_IE1" ref="a3d5514043ff2e60b280eff590a55c3b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3d5514043ff2e60b280eff590a55c3b4">ADC_SSCTL2_IE1</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3684ac1cb65b792dadf07df32498e3a7"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_END1" ref="a3684ac1cb65b792dadf07df32498e3a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3684ac1cb65b792dadf07df32498e3a7">ADC_SSCTL2_END1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0dbf134994a2f443fc4223159d068f7f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_D1" ref="a0dbf134994a2f443fc4223159d068f7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0dbf134994a2f443fc4223159d068f7f">ADC_SSCTL2_D1</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74b58d903aab588a27f367c9c9f1e51d"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_TS0" ref="a74b58d903aab588a27f367c9c9f1e51d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a74b58d903aab588a27f367c9c9f1e51d">ADC_SSCTL2_TS0</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8553deb0d737f57885751a779671e816"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_IE0" ref="a8553deb0d737f57885751a779671e816" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8553deb0d737f57885751a779671e816">ADC_SSCTL2_IE0</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad25c5ab63687306721f7c569142e5751"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_END0" ref="ad25c5ab63687306721f7c569142e5751" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad25c5ab63687306721f7c569142e5751">ADC_SSCTL2_END0</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accf2da5c5e49ceb23aad9d4d3e4840f2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_D0" ref="accf2da5c5e49ceb23aad9d4d3e4840f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#accf2da5c5e49ceb23aad9d4d3e4840f2">ADC_SSCTL2_D0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2d5a8a8e9c6b213f24e21c31219fac8d">ADC_SSCTL2_TS3</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSCTL2 register.  <a href="#a2d5a8a8e9c6b213f24e21c31219fac8d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa2f340f02e012837d1c83db0064537c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_IE3" ref="afa2f340f02e012837d1c83db0064537c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afa2f340f02e012837d1c83db0064537c">ADC_SSCTL2_IE3</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b0c918a3456cfb494f1f76863461da1"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_END3" ref="a2b0c918a3456cfb494f1f76863461da1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2b0c918a3456cfb494f1f76863461da1">ADC_SSCTL2_END3</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a531d8757e7068107bc329df02689c84b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_D3" ref="a531d8757e7068107bc329df02689c84b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a531d8757e7068107bc329df02689c84b">ADC_SSCTL2_D3</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a015a9568e096fe713a1b10f19ac509d9"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_TS2" ref="a015a9568e096fe713a1b10f19ac509d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a015a9568e096fe713a1b10f19ac509d9">ADC_SSCTL2_TS2</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf8c25f9b4a4d934f82b6cbd33e1495c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_IE2" ref="acf8c25f9b4a4d934f82b6cbd33e1495c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#acf8c25f9b4a4d934f82b6cbd33e1495c">ADC_SSCTL2_IE2</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c1de7c32f45164e9e76ef393f3ebfbb"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_END2" ref="a9c1de7c32f45164e9e76ef393f3ebfbb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9c1de7c32f45164e9e76ef393f3ebfbb">ADC_SSCTL2_END2</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cc39bb76210daef3006c55eaa065aaa"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_D2" ref="a7cc39bb76210daef3006c55eaa065aaa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7cc39bb76210daef3006c55eaa065aaa">ADC_SSCTL2_D2</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79512fca0fba978b42129069ad53769c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_TS1" ref="a79512fca0fba978b42129069ad53769c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a79512fca0fba978b42129069ad53769c">ADC_SSCTL2_TS1</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d5514043ff2e60b280eff590a55c3b4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_IE1" ref="a3d5514043ff2e60b280eff590a55c3b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3d5514043ff2e60b280eff590a55c3b4">ADC_SSCTL2_IE1</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3684ac1cb65b792dadf07df32498e3a7"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_END1" ref="a3684ac1cb65b792dadf07df32498e3a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3684ac1cb65b792dadf07df32498e3a7">ADC_SSCTL2_END1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0dbf134994a2f443fc4223159d068f7f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_D1" ref="a0dbf134994a2f443fc4223159d068f7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0dbf134994a2f443fc4223159d068f7f">ADC_SSCTL2_D1</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74b58d903aab588a27f367c9c9f1e51d"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_TS0" ref="a74b58d903aab588a27f367c9c9f1e51d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a74b58d903aab588a27f367c9c9f1e51d">ADC_SSCTL2_TS0</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Temp Sensor Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8553deb0d737f57885751a779671e816"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_IE0" ref="a8553deb0d737f57885751a779671e816" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a8553deb0d737f57885751a779671e816">ADC_SSCTL2_IE0</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad25c5ab63687306721f7c569142e5751"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_END0" ref="ad25c5ab63687306721f7c569142e5751" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad25c5ab63687306721f7c569142e5751">ADC_SSCTL2_END0</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accf2da5c5e49ceb23aad9d4d3e4840f2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_D0" ref="accf2da5c5e49ceb23aad9d4d3e4840f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#accf2da5c5e49ceb23aad9d4d3e4840f2">ADC_SSCTL2_D0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Diff Input Select <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afc5b7b065df9ea7283fffccbdeccce3b">ADC_SSFIFO2_DATA_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO2 register.  <a href="#afc5b7b065df9ea7283fffccbdeccce3b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a99dec3f4b1cb75cdd65c4148c571b953">ADC_SSFIFO2_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO2 register.  <a href="#a99dec3f4b1cb75cdd65c4148c571b953"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#afc5b7b065df9ea7283fffccbdeccce3b">ADC_SSFIFO2_DATA_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO2 register.  <a href="#afc5b7b065df9ea7283fffccbdeccce3b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a99dec3f4b1cb75cdd65c4148c571b953">ADC_SSFIFO2_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO2 register.  <a href="#a99dec3f4b1cb75cdd65c4148c571b953"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab76008fb4928b2a52cdb3d2f6e52b9ae">ADC_SSFSTAT2_FULL</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.  <a href="#ab76008fb4928b2a52cdb3d2f6e52b9ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff21b4cde3cb2857342d3bc22bd3c5dc"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT2_EMPTY" ref="aff21b4cde3cb2857342d3bc22bd3c5dc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aff21b4cde3cb2857342d3bc22bd3c5dc">ADC_SSFSTAT2_EMPTY</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a646b5223a681144ecdfcb66b117eb91c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT2_HPTR_M" ref="a646b5223a681144ecdfcb66b117eb91c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a646b5223a681144ecdfcb66b117eb91c">ADC_SSFSTAT2_HPTR_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Head Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cc3d3d2f13321d9cad5517a10714f48"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT2_TPTR_M" ref="a2cc3d3d2f13321d9cad5517a10714f48" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2cc3d3d2f13321d9cad5517a10714f48">ADC_SSFSTAT2_TPTR_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Tail Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5a39e41290a00ccb1690858a3e72a1b4">ADC_SSFSTAT2_HPTR_S</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.  <a href="#a5a39e41290a00ccb1690858a3e72a1b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad0c0bc2bacf07fbff136aea8cae0fe11">ADC_SSFSTAT2_TPTR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.  <a href="#ad0c0bc2bacf07fbff136aea8cae0fe11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab76008fb4928b2a52cdb3d2f6e52b9ae">ADC_SSFSTAT2_FULL</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.  <a href="#ab76008fb4928b2a52cdb3d2f6e52b9ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff21b4cde3cb2857342d3bc22bd3c5dc"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT2_EMPTY" ref="aff21b4cde3cb2857342d3bc22bd3c5dc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aff21b4cde3cb2857342d3bc22bd3c5dc">ADC_SSFSTAT2_EMPTY</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a646b5223a681144ecdfcb66b117eb91c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT2_HPTR_M" ref="a646b5223a681144ecdfcb66b117eb91c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a646b5223a681144ecdfcb66b117eb91c">ADC_SSFSTAT2_HPTR_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Head Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cc3d3d2f13321d9cad5517a10714f48"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT2_TPTR_M" ref="a2cc3d3d2f13321d9cad5517a10714f48" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2cc3d3d2f13321d9cad5517a10714f48">ADC_SSFSTAT2_TPTR_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Tail Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a5a39e41290a00ccb1690858a3e72a1b4">ADC_SSFSTAT2_HPTR_S</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.  <a href="#a5a39e41290a00ccb1690858a3e72a1b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad0c0bc2bacf07fbff136aea8cae0fe11">ADC_SSFSTAT2_TPTR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.  <a href="#ad0c0bc2bacf07fbff136aea8cae0fe11"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1e1f7a6c786862698251d1d50b41b20f">ADC_SSCTL3_TS0</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSCTL3 register.  <a href="#a1e1f7a6c786862698251d1d50b41b20f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35c3734d85b6770bed8440cedd12d483"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL3_IE0" ref="a35c3734d85b6770bed8440cedd12d483" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a35c3734d85b6770bed8440cedd12d483">ADC_SSCTL3_IE0</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94b87a4b6859a3530b70f2951b834cee"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL3_END0" ref="a94b87a4b6859a3530b70f2951b834cee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a94b87a4b6859a3530b70f2951b834cee">ADC_SSCTL3_END0</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94ca71d8ee658377c39fa03257321af4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL3_D0" ref="a94ca71d8ee658377c39fa03257321af4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a94ca71d8ee658377c39fa03257321af4">ADC_SSCTL3_D0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Diff Input Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1e1f7a6c786862698251d1d50b41b20f">ADC_SSCTL3_TS0</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSCTL3 register.  <a href="#a1e1f7a6c786862698251d1d50b41b20f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35c3734d85b6770bed8440cedd12d483"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL3_IE0" ref="a35c3734d85b6770bed8440cedd12d483" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a35c3734d85b6770bed8440cedd12d483">ADC_SSCTL3_IE0</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94b87a4b6859a3530b70f2951b834cee"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL3_END0" ref="a94b87a4b6859a3530b70f2951b834cee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a94b87a4b6859a3530b70f2951b834cee">ADC_SSCTL3_END0</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample is End of Sequence <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94ca71d8ee658377c39fa03257321af4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL3_D0" ref="a94ca71d8ee658377c39fa03257321af4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a94ca71d8ee658377c39fa03257321af4">ADC_SSCTL3_D0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Sample Diff Input Select <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7686c282880e426d46af381e2165b2ee">ADC_SSFIFO3_DATA_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO3 register.  <a href="#a7686c282880e426d46af381e2165b2ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0b1d688dca3590fc2c76e94b30c070f2">ADC_SSFIFO3_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO3 register.  <a href="#a0b1d688dca3590fc2c76e94b30c070f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a7686c282880e426d46af381e2165b2ee">ADC_SSFIFO3_DATA_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO3 register.  <a href="#a7686c282880e426d46af381e2165b2ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a0b1d688dca3590fc2c76e94b30c070f2">ADC_SSFIFO3_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFIFO3 register.  <a href="#a0b1d688dca3590fc2c76e94b30c070f2"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab184502d38d4ee3f9251826efadf9747">ADC_SSFSTAT3_FULL</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.  <a href="#ab184502d38d4ee3f9251826efadf9747"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a0da49410451c97f7466ad190eab8a8"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT3_EMPTY" ref="a3a0da49410451c97f7466ad190eab8a8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3a0da49410451c97f7466ad190eab8a8">ADC_SSFSTAT3_EMPTY</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9372b411f82f1af1d4ffa459a8428c84"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT3_HPTR_M" ref="a9372b411f82f1af1d4ffa459a8428c84" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9372b411f82f1af1d4ffa459a8428c84">ADC_SSFSTAT3_HPTR_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Head Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9aa7801abad5091ef4f76599818ebc5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT3_TPTR_M" ref="aa9aa7801abad5091ef4f76599818ebc5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa9aa7801abad5091ef4f76599818ebc5">ADC_SSFSTAT3_TPTR_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Tail Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4aa6851b59d999306c6d7dcd0a5da73b">ADC_SSFSTAT3_HPTR_S</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.  <a href="#a4aa6851b59d999306c6d7dcd0a5da73b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adb987bf5533fbd87d8b3e4ef60e3e49f">ADC_SSFSTAT3_TPTR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.  <a href="#adb987bf5533fbd87d8b3e4ef60e3e49f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ab184502d38d4ee3f9251826efadf9747">ADC_SSFSTAT3_FULL</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.  <a href="#ab184502d38d4ee3f9251826efadf9747"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a0da49410451c97f7466ad190eab8a8"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT3_EMPTY" ref="a3a0da49410451c97f7466ad190eab8a8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3a0da49410451c97f7466ad190eab8a8">ADC_SSFSTAT3_EMPTY</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9372b411f82f1af1d4ffa459a8428c84"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT3_HPTR_M" ref="a9372b411f82f1af1d4ffa459a8428c84" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a9372b411f82f1af1d4ffa459a8428c84">ADC_SSFSTAT3_HPTR_M</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Head Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9aa7801abad5091ef4f76599818ebc5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT3_TPTR_M" ref="aa9aa7801abad5091ef4f76599818ebc5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa9aa7801abad5091ef4f76599818ebc5">ADC_SSFSTAT3_TPTR_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Tail Pointer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a4aa6851b59d999306c6d7dcd0a5da73b">ADC_SSFSTAT3_HPTR_S</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.  <a href="#a4aa6851b59d999306c6d7dcd0a5da73b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#adb987bf5533fbd87d8b3e4ef60e3e49f">ADC_SSFSTAT3_TPTR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.  <a href="#adb987bf5533fbd87d8b3e4ef60e3e49f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa1994446fdacbc0ad8b0f07f06f874ed">ADC_TMLB_LB</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_TMLB register.  <a href="#aa1994446fdacbc0ad8b0f07f06f874ed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#aa1994446fdacbc0ad8b0f07f06f874ed">ADC_TMLB_LB</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the ADC_O_TMLB register.  <a href="#aa1994446fdacbc0ad8b0f07f06f874ed"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1201b2df021245829f6ff3310a3bacdf">ADC_SSFIFO_TMLB_CNT_M</a>&#160;&#160;&#160;0x000003C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the the interpretation of the data in the SSFIFOx when the ADC TMLB is enabled.  <a href="#a1201b2df021245829f6ff3310a3bacdf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a875a2cf6ded8d8c937de75ef52e7847e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_CONT" ref="a875a2cf6ded8d8c937de75ef52e7847e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a875a2cf6ded8d8c937de75ef52e7847e">ADC_SSFIFO_TMLB_CONT</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Continuation Sample Indicator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ff5e9cf97e639cfcdbf46d589052719"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_DIFF" ref="a2ff5e9cf97e639cfcdbf46d589052719" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2ff5e9cf97e639cfcdbf46d589052719">ADC_SSFIFO_TMLB_DIFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Differential Sample Indicator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44436facd5b423f3dccfab2ea267e8fd"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_TS" ref="a44436facd5b423f3dccfab2ea267e8fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a44436facd5b423f3dccfab2ea267e8fd">ADC_SSFIFO_TMLB_TS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Temp Sensor Sample Indicator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f5f68cafd9551a548c1d798753a8db4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_MUX_M" ref="a3f5f68cafd9551a548c1d798753a8db4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3f5f68cafd9551a548c1d798753a8db4">ADC_SSFIFO_TMLB_MUX_M</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Input Indicator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6a2f425481acd5fb8a64a19785d3557"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_CNT_S" ref="ad6a2f425481acd5fb8a64a19785d3557" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad6a2f425481acd5fb8a64a19785d3557">ADC_SSFIFO_TMLB_CNT_S</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample counter shift. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a175914831ba6848d7a768383af910cbe"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_MUX_S" ref="a175914831ba6848d7a768383af910cbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a175914831ba6848d7a768383af910cbe">ADC_SSFIFO_TMLB_MUX_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Input channel number shift. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a1201b2df021245829f6ff3310a3bacdf">ADC_SSFIFO_TMLB_CNT_M</a>&#160;&#160;&#160;0x000003C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the the interpretation of the data in the SSFIFOx when the ADC TMLB is enabled.  <a href="#a1201b2df021245829f6ff3310a3bacdf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a875a2cf6ded8d8c937de75ef52e7847e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_CONT" ref="a875a2cf6ded8d8c937de75ef52e7847e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a875a2cf6ded8d8c937de75ef52e7847e">ADC_SSFIFO_TMLB_CONT</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Continuation Sample Indicator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ff5e9cf97e639cfcdbf46d589052719"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_DIFF" ref="a2ff5e9cf97e639cfcdbf46d589052719" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a2ff5e9cf97e639cfcdbf46d589052719">ADC_SSFIFO_TMLB_DIFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Differential Sample Indicator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44436facd5b423f3dccfab2ea267e8fd"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_TS" ref="a44436facd5b423f3dccfab2ea267e8fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a44436facd5b423f3dccfab2ea267e8fd">ADC_SSFIFO_TMLB_TS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Temp Sensor Sample Indicator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f5f68cafd9551a548c1d798753a8db4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_MUX_M" ref="a3f5f68cafd9551a548c1d798753a8db4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a3f5f68cafd9551a548c1d798753a8db4">ADC_SSFIFO_TMLB_MUX_M</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Input Indicator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6a2f425481acd5fb8a64a19785d3557"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_CNT_S" ref="ad6a2f425481acd5fb8a64a19785d3557" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#ad6a2f425481acd5fb8a64a19785d3557">ADC_SSFIFO_TMLB_CNT_S</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample counter shift. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a175914831ba6848d7a768383af910cbe"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_MUX_S" ref="a175914831ba6848d7a768383af910cbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__adc_8h.html#a175914831ba6848d7a768383af910cbe">ADC_SSFIFO_TMLB_MUX_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Input channel number shift. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>LM3S ADC definition. </p>

<p>Definition in file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a57501dc5f75a4b7ac67eb93659e8b653"></a><!-- doxytag: member="lm3s_adc.h::ADC_ACTSS_ASEN3" ref="a57501dc5f75a4b7ac67eb93659e8b653" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ACTSS_ASEN3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC SS3 Enable. </p>
<p>The following are defines for the bit fields in the ADC_O_ACTSS register.</p>
<p>ADC SS3 Enable </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00348">348</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a57501dc5f75a4b7ac67eb93659e8b653"></a><!-- doxytag: member="lm3s_adc.h::ADC_ACTSS_ASEN3" ref="a57501dc5f75a4b7ac67eb93659e8b653" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ACTSS_ASEN3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC SS3 Enable. </p>
<p>The following are defines for the bit fields in the ADC_O_ACTSS register.</p>
<p>ADC SS3 Enable </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00348">348</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a964b433cf5bbe8a9cffe51e3f64d95ca"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCISC_DCINT0" ref="a964b433cf5bbe8a9cffe51e3f64d95ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DCISC_DCINT0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator 0 Interrupt. </p>
<p>Status and Clear </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00333">333</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae1d765eaf3fc70df3ff83ebb688b2d2f"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCISC_DCINT1" ref="ae1d765eaf3fc70df3ff83ebb688b2d2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DCISC_DCINT1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator 1 Interrupt. </p>
<p>Status and Clear </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00331">331</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d7ba35397db8dfb61c224b97c76a0c1"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCISC_DCINT2" ref="a7d7ba35397db8dfb61c224b97c76a0c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DCISC_DCINT2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator 2 Interrupt. </p>
<p>Status and Clear </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00329">329</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff3289df524ec5d340b903f98c82615b"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCISC_DCINT3" ref="aff3289df524ec5d340b903f98c82615b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DCISC_DCINT3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator 3 Interrupt. </p>
<p>Status and Clear </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00327">327</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a5186b2ba56e9a9a20a4132f263d521"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCISC_DCINT4" ref="a5a5186b2ba56e9a9a20a4132f263d521" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DCISC_DCINT4&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator 4 Interrupt. </p>
<p>Status and Clear </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00325">325</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade326d0576a9e124c84a09d2d1765842"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCISC_DCINT5" ref="ade326d0576a9e124c84a09d2d1765842" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DCISC_DCINT5&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator 5 Interrupt. </p>
<p>Status and Clear </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00323">323</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67769a22a804236a07ecdf387509646e"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCISC_DCINT6" ref="a67769a22a804236a07ecdf387509646e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DCISC_DCINT6&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator 6 Interrupt. </p>
<p>Status and Clear </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00321">321</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="afbd9e1266ba559b8b306a011f3ab7a67"></a><!-- doxytag: member="lm3s_adc.h::ADC_DCISC_DCINT7" ref="afbd9e1266ba559b8b306a011f3ab7a67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DCISC_DCINT7&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator 7 Interrupt. </p>
<p>Status and Clear </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00319">319</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a738add33473db577eb24b39ee8a414d7"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_M" ref="a738add33473db577eb24b39ee8a414d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EMUX_EM3_M&#160;&#160;&#160;0x0000F000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 Trigger Select. </p>
<p>The following are defines for the bit fields in the ADC_O_EMUX register.</p>
<p>SS3 Trigger Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00398">398</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a738add33473db577eb24b39ee8a414d7"></a><!-- doxytag: member="lm3s_adc.h::ADC_EMUX_EM3_M" ref="a738add33473db577eb24b39ee8a414d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EMUX_EM3_M&#160;&#160;&#160;0x0000F000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 Trigger Select. </p>
<p>The following are defines for the bit fields in the ADC_O_EMUX register.</p>
<p>SS3 Trigger Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00398">398</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ed6a2b2cf0126ae5f420aaf8e94b940"></a><!-- doxytag: member="lm3s_adc.h::ADC_IM_DCONSS0" ref="a9ed6a2b2cf0126ae5f420aaf8e94b940" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IM_DCONSS0&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator Interrupt on. </p>
<p>SS0 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00148">148</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab9c515d102629e9a96a580df3e19ae27"></a><!-- doxytag: member="lm3s_adc.h::ADC_IM_DCONSS1" ref="ab9c515d102629e9a96a580df3e19ae27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IM_DCONSS1&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator Interrupt on. </p>
<p>SS1 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00146">146</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="acb6ef86d326308c70c14dff5d3395b50"></a><!-- doxytag: member="lm3s_adc.h::ADC_IM_DCONSS2" ref="acb6ef86d326308c70c14dff5d3395b50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IM_DCONSS2&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator Interrupt on. </p>
<p>SS2 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00144">144</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a013d9acc90af7479df3016ceb5598423"></a><!-- doxytag: member="lm3s_adc.h::ADC_IM_DCONSS3" ref="a013d9acc90af7479df3016ceb5598423" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IM_DCONSS3&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator Interrupt on. </p>
<p>SS3 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00142">142</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05240dedc282984b4ab3628c772529ee"></a><!-- doxytag: member="lm3s_adc.h::ADC_IM_MASK3" ref="a05240dedc282984b4ab3628c772529ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IM_MASK3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 Interrupt Mask. </p>
<p>The following are defines for the bit fields in the ADC_O_IM register.</p>
<p>SS3 Interrupt Mask </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00368">368</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05240dedc282984b4ab3628c772529ee"></a><!-- doxytag: member="lm3s_adc.h::ADC_IM_MASK3" ref="a05240dedc282984b4ab3628c772529ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IM_MASK3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 Interrupt Mask. </p>
<p>The following are defines for the bit fields in the ADC_O_IM register.</p>
<p>SS3 Interrupt Mask </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00368">368</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c4d152f4061e163c045bd9224e64544"></a><!-- doxytag: member="lm3s_adc.h::ADC_ISC_DCINSS0" ref="a8c4d152f4061e163c045bd9224e64544" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISC_DCINSS0&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator Interrupt. </p>
<p>Status on SS0 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00165">165</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="af270dff6e90c5c021a7a8d083f04b12e"></a><!-- doxytag: member="lm3s_adc.h::ADC_ISC_DCINSS1" ref="af270dff6e90c5c021a7a8d083f04b12e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISC_DCINSS1&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator Interrupt. </p>
<p>Status on SS1 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00163">163</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09ded188c8cf5278149be66019c3f9cc"></a><!-- doxytag: member="lm3s_adc.h::ADC_ISC_DCINSS2" ref="a09ded188c8cf5278149be66019c3f9cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISC_DCINSS2&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator Interrupt. </p>
<p>Status on SS2 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00161">161</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7802e3066406dbfb3b759de974bf8308"></a><!-- doxytag: member="lm3s_adc.h::ADC_ISC_DCINSS3" ref="a7802e3066406dbfb3b759de974bf8308" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISC_DCINSS3&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator Interrupt. </p>
<p>Status on SS3 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00159">159</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="adede8f3f323916bd34c086011f49ade6"></a><!-- doxytag: member="lm3s_adc.h::ADC_ISC_IN3" ref="adede8f3f323916bd34c086011f49ade6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISC_IN3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 Interrupt Status and Clear. </p>
<p>The following are defines for the bit fields in the ADC_O_ISC register.</p>
<p>SS3 Interrupt Status and Clear </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00378">378</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="adede8f3f323916bd34c086011f49ade6"></a><!-- doxytag: member="lm3s_adc.h::ADC_ISC_IN3" ref="adede8f3f323916bd34c086011f49ade6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ISC_IN3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 Interrupt Status and Clear. </p>
<p>The following are defines for the bit fields in the ADC_O_ISC register.</p>
<p>SS3 Interrupt Status and Clear </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00378">378</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="af1cfb7fe9b480fa7852bc5da220132ee"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCISC" ref="af1cfb7fe9b480fa7852bc5da220132ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_DCISC&#160;&#160;&#160;0x00000034</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Digital Comparator Interrupt. </p>
<p>Status and Clear </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00055">55</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="afdaaccac74918f6fcc18232dff4cf5bb"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_DCRIC" ref="afdaaccac74918f6fcc18232dff4cf5bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_DCRIC&#160;&#160;&#160;0x00000D00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Digital Comparator Reset. </p>
<p>Initial Conditions </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00099">99</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c82b106743b5adbf0bd61483fa9dae0"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_PSSI" ref="a0c82b106743b5adbf0bd61483fa9dae0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_PSSI&#160;&#160;&#160;0x00000028</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Processor Sample Sequence. </p>
<p>Initiate </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00052">52</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2143f7941bd760815903aadf822b0bf8"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSDC0" ref="a2143f7941bd760815903aadf822b0bf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSDC0&#160;&#160;&#160;0x00000054</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence 0 Digital. </p>
<p>Comparator Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00066">66</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2941b9a31ff212748fa22f709064ad83"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSDC1" ref="a2941b9a31ff212748fa22f709064ad83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSDC1&#160;&#160;&#160;0x00000074</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence 1 Digital. </p>
<p>Comparator Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00076">76</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae080e1965d16f5748c949c2db0b8e8e3"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSDC2" ref="ae080e1965d16f5748c949c2db0b8e8e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSDC2&#160;&#160;&#160;0x00000094</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence 2 Digital. </p>
<p>Comparator Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00086">86</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e278105b2c2a243bda1b17523697ad3"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSDC3" ref="a3e278105b2c2a243bda1b17523697ad3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSDC3&#160;&#160;&#160;0x000000B4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence 3 Digital. </p>
<p>Comparator Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00096">96</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a15df5ead4a5691a8910511509f2ad16f"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSFIFO0" ref="a15df5ead4a5691a8910511509f2ad16f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSFIFO0&#160;&#160;&#160;0x00000048</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence Result FIFO. </p>
<p>0 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00061">61</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a269c22ac79232ce6e760f828f7d2e9b0"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSFIFO1" ref="a269c22ac79232ce6e760f828f7d2e9b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSFIFO1&#160;&#160;&#160;0x00000068</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence Result FIFO. </p>
<p>1 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00071">71</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab35123cc933d899697269714e6cfb53e"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSFIFO2" ref="ab35123cc933d899697269714e6cfb53e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSFIFO2&#160;&#160;&#160;0x00000088</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence Result FIFO. </p>
<p>2 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00081">81</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1441a933a9b21ac17ea60150ade3b33d"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSFIFO3" ref="a1441a933a9b21ac17ea60150ade3b33d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSFIFO3&#160;&#160;&#160;0x000000A8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence Result FIFO. </p>
<p>3 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00091">91</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2ea3e5d9668cd20e5f1b30af8e769b4"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSFSTAT0" ref="aa2ea3e5d9668cd20e5f1b30af8e769b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSFSTAT0&#160;&#160;&#160;0x0000004C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence FIFO 0. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00063">63</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeed924a57ed947c3c3c288a521f3fc01"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSFSTAT1" ref="aeed924a57ed947c3c3c288a521f3fc01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSFSTAT1&#160;&#160;&#160;0x0000006C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence FIFO 1. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00073">73</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaeb80bba225c283d22b1d7a85ea5194e"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSFSTAT2" ref="aaeb80bba225c283d22b1d7a85ea5194e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSFSTAT2&#160;&#160;&#160;0x0000008C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence FIFO 2. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00083">83</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaa68909303c48e012c81c02737170498"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSFSTAT3" ref="aaa68909303c48e012c81c02737170498" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSFSTAT3&#160;&#160;&#160;0x000000AC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence FIFO 3. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00093">93</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad24cdbd8b42dbf0403dcf6dc35db912a"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSMUX0" ref="ad24cdbd8b42dbf0403dcf6dc35db912a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSMUX0&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence Input. </p>
<p>Multiplexer Select 0 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00058">58</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a351cd7b7ebcf1480a2b03c5503d7d644"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSMUX1" ref="a351cd7b7ebcf1480a2b03c5503d7d644" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSMUX1&#160;&#160;&#160;0x00000060</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence Input. </p>
<p>Multiplexer Select 1 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00068">68</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a350ad155330d0e14bcc7a8ddd6f2c252"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSMUX2" ref="a350ad155330d0e14bcc7a8ddd6f2c252" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSMUX2&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence Input. </p>
<p>Multiplexer Select 2 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00078">78</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aecb757928adb225d92b415c9c74c2f3e"></a><!-- doxytag: member="lm3s_adc.h::ADC_O_SSMUX3" ref="aecb757928adb225d92b415c9c74c2f3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_O_SSMUX3&#160;&#160;&#160;0x000000A0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Sample Sequence Input. </p>
<p>Multiplexer Select 3 </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00088">88</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac594d5bc6e30ea7b8f3cd376c47d1571"></a><!-- doxytag: member="lm3s_adc.h::ADC_OSTAT_OV3" ref="ac594d5bc6e30ea7b8f3cd376c47d1571" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OSTAT_OV3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 FIFO Overflow. </p>
<p>The following are defines for the bit fields in the ADC_O_OSTAT register.</p>
<p>SS3 FIFO Overflow </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00388">388</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac594d5bc6e30ea7b8f3cd376c47d1571"></a><!-- doxytag: member="lm3s_adc.h::ADC_OSTAT_OV3" ref="ac594d5bc6e30ea7b8f3cd376c47d1571" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OSTAT_OV3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 FIFO Overflow. </p>
<p>The following are defines for the bit fields in the ADC_O_OSTAT register.</p>
<p>SS3 FIFO Overflow </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00388">388</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a07e457a22b37161161065d1ea9b9c725"></a><!-- doxytag: member="lm3s_adc.h::ADC_PSSI_SS3" ref="a07e457a22b37161161065d1ea9b9c725" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PSSI_SS3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 Initiate. </p>
<p>The following are defines for the bit fields in the ADC_O_PSSI register.</p>
<p>SS3 Initiate </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00484">484</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a07e457a22b37161161065d1ea9b9c725"></a><!-- doxytag: member="lm3s_adc.h::ADC_PSSI_SS3" ref="a07e457a22b37161161065d1ea9b9c725" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PSSI_SS3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 Initiate. </p>
<p>The following are defines for the bit fields in the ADC_O_PSSI register.</p>
<p>SS3 Initiate </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00484">484</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0d4980ad03a0477f9ab5a19a82f95a4"></a><!-- doxytag: member="lm3s_adc.h::ADC_RIS_INR3" ref="ad0d4980ad03a0477f9ab5a19a82f95a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RIS_INR3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 Raw Interrupt Status. </p>
<p>The following are defines for the bit fields in the ADC_O_RIS register.</p>
<p>SS3 Raw Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00358">358</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0d4980ad03a0477f9ab5a19a82f95a4"></a><!-- doxytag: member="lm3s_adc.h::ADC_RIS_INR3" ref="ad0d4980ad03a0477f9ab5a19a82f95a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RIS_INR3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 Raw Interrupt Status. </p>
<p>The following are defines for the bit fields in the ADC_O_RIS register.</p>
<p>SS3 Raw Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00358">358</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d295a23016df3e7dcc44d6d78e8e872"></a><!-- doxytag: member="lm3s_adc.h::ADC_RIS_INRDC" ref="a0d295a23016df3e7dcc44d6d78e8e872" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RIS_INRDC&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital Comparator Raw Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00131">131</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a054801088c25c5c28023f181b8262867"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_M" ref="a054801088c25c5c28023f181b8262867" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SAC_AVG_M&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Hardware Averaging Control. </p>
<p>The following are defines for the bit fields in the ADC_O_SAC register.</p>
<p>Hardware Averaging Control </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00494">494</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a054801088c25c5c28023f181b8262867"></a><!-- doxytag: member="lm3s_adc.h::ADC_SAC_AVG_M" ref="a054801088c25c5c28023f181b8262867" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SAC_AVG_M&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Hardware Averaging Control. </p>
<p>The following are defines for the bit fields in the ADC_O_SAC register.</p>
<p>Hardware Averaging Control </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00494">494</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d7a44ed2a0e24aade4d02bdf379fbd3"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS7" ref="a8d7a44ed2a0e24aade4d02bdf379fbd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSCTL0_TS7&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSCTL0 register. </p>
<p>8th Sample Temp Sensor Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00751">751</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d7a44ed2a0e24aade4d02bdf379fbd3"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL0_TS7" ref="a8d7a44ed2a0e24aade4d02bdf379fbd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSCTL0_TS7&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSCTL0 register. </p>
<p>8th Sample Temp Sensor Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00751">751</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c74e50f5f8a5a3d308d8916a756906e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_TS3" ref="a8c74e50f5f8a5a3d308d8916a756906e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSCTL1_TS3&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSCTL1 register. </p>
<p>4th Sample Temp Sensor Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00855">855</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c74e50f5f8a5a3d308d8916a756906e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL1_TS3" ref="a8c74e50f5f8a5a3d308d8916a756906e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSCTL1_TS3&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSCTL1 register. </p>
<p>4th Sample Temp Sensor Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00855">855</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2d5a8a8e9c6b213f24e21c31219fac8d"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_TS3" ref="a2d5a8a8e9c6b213f24e21c31219fac8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSCTL2_TS3&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSCTL2 register. </p>
<p>4th Sample Temp Sensor Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00936">936</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2d5a8a8e9c6b213f24e21c31219fac8d"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL2_TS3" ref="a2d5a8a8e9c6b213f24e21c31219fac8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSCTL2_TS3&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSCTL2 register. </p>
<p>4th Sample Temp Sensor Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00936">936</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1e1f7a6c786862698251d1d50b41b20f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL3_TS0" ref="a1e1f7a6c786862698251d1d50b41b20f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSCTL3_TS0&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSCTL3 register. </p>
<p>1st Sample Temp Sensor Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01011">1011</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1e1f7a6c786862698251d1d50b41b20f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSCTL3_TS0" ref="a1e1f7a6c786862698251d1d50b41b20f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSCTL3_TS0&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSCTL3 register. </p>
<p>1st Sample Temp Sensor Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01011">1011</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a563c9f3a94d0eb4bf64f9d2e3283517a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC0_S0DCSEL_M" ref="a563c9f3a94d0eb4bf64f9d2e3283517a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC0_S0DCSEL_M&#160;&#160;&#160;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 0 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00841">841</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96abff20d0015d5323edd39d332d6c30"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC0_S1DCSEL_M" ref="a96abff20d0015d5323edd39d332d6c30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC0_S1DCSEL_M&#160;&#160;&#160;0x000000F0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 1 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00839">839</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71f8fdb401a0efea88a01ddcd19987a6"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC0_S2DCSEL_M" ref="a71f8fdb401a0efea88a01ddcd19987a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC0_S2DCSEL_M&#160;&#160;&#160;0x00000F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 2 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00837">837</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9517138c20741ffb79f0995e5e532bd5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC0_S3DCSEL_M" ref="a9517138c20741ffb79f0995e5e532bd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC0_S3DCSEL_M&#160;&#160;&#160;0x0000F000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 3 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00835">835</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a87d2d12cc89aa009e6d641b2f90229c2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC0_S4DCSEL_M" ref="a87d2d12cc89aa009e6d641b2f90229c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC0_S4DCSEL_M&#160;&#160;&#160;0x000F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 4 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00833">833</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a13c145bc042c643f9aa341b85a1e17f3"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC0_S5DCSEL_M" ref="a13c145bc042c643f9aa341b85a1e17f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC0_S5DCSEL_M&#160;&#160;&#160;0x00F00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 5 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00831">831</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad133a3b198bf0fe90221bcd95b5905d2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC0_S6DCSEL_M" ref="ad133a3b198bf0fe90221bcd95b5905d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC0_S6DCSEL_M&#160;&#160;&#160;0x0F000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 6 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00829">829</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9331b1a7d5a51d962d076b58296c3054"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC0_S7DCSEL_M" ref="a9331b1a7d5a51d962d076b58296c3054" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC0_S7DCSEL_M&#160;&#160;&#160;0xF0000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 7 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00827">827</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1de22973b655720d8621750a5f40f464"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC1_S0DCSEL_M" ref="a1de22973b655720d8621750a5f40f464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC1_S0DCSEL_M&#160;&#160;&#160;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 0 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00913">913</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a34fb2e6c79e6e50c321ab6200d86c159"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC1_S1DCSEL_M" ref="a34fb2e6c79e6e50c321ab6200d86c159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC1_S1DCSEL_M&#160;&#160;&#160;0x000000F0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 1 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00911">911</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab468f7dc4a36c1db35d7095fcb00b46d"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC1_S2DCSEL_M" ref="ab468f7dc4a36c1db35d7095fcb00b46d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC1_S2DCSEL_M&#160;&#160;&#160;0x00000F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 2 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00909">909</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d332a3b643aac5cede728d21436f5df"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC1_S3DCSEL_M" ref="a4d332a3b643aac5cede728d21436f5df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC1_S3DCSEL_M&#160;&#160;&#160;0x0000F000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 3 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00907">907</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1415c2bed3a0e94e493e610586b0e9e9"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC2_S0DCSEL_M" ref="a1415c2bed3a0e94e493e610586b0e9e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC2_S0DCSEL_M&#160;&#160;&#160;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 0 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00994">994</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2c0cf4fa01215cee9d06e0a4e459bf71"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC2_S1DCSEL_M" ref="a2c0cf4fa01215cee9d06e0a4e459bf71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC2_S1DCSEL_M&#160;&#160;&#160;0x000000F0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 1 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00992">992</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a19041d5ad01ce892dbd4d10f537d8175"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC2_S2DCSEL_M" ref="a19041d5ad01ce892dbd4d10f537d8175" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC2_S2DCSEL_M&#160;&#160;&#160;0x00000F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 2 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00990">990</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="abee7d8ae13dc35e6ff91718175abd05c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC2_S3DCSEL_M" ref="abee7d8ae13dc35e6ff91718175abd05c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC2_S3DCSEL_M&#160;&#160;&#160;0x0000F000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 3 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00988">988</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55faaf19bcc624f7d1abfa9a99e13f28"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSDC3_S0DCSEL_M" ref="a55faaf19bcc624f7d1abfa9a99e13f28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC3_S0DCSEL_M&#160;&#160;&#160;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 0 Digital Comparator. </p>
<p>Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01045">1045</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1deee13435e2ce4cb4b46c8475cccacb"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO0_DATA_M" ref="a1deee13435e2ce4cb4b46c8475cccacb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO0_DATA_M&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO0 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00788">788</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1deee13435e2ce4cb4b46c8475cccacb"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO0_DATA_M" ref="a1deee13435e2ce4cb4b46c8475cccacb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO0_DATA_M&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO0 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00788">788</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f5088b0e35a21674fad854b03ed7375"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO0_DATA_S" ref="a2f5088b0e35a21674fad854b03ed7375" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO0_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO0 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00789">789</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f5088b0e35a21674fad854b03ed7375"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO0_DATA_S" ref="a2f5088b0e35a21674fad854b03ed7375" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO0_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO0 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00789">789</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac08ff475aa1e991ff1526935eb281800"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO1_DATA_M" ref="ac08ff475aa1e991ff1526935eb281800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO1_DATA_M&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO1 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00876">876</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac08ff475aa1e991ff1526935eb281800"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO1_DATA_M" ref="ac08ff475aa1e991ff1526935eb281800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO1_DATA_M&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO1 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00876">876</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b72234bc106dbddc61b8db4fa939dc4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO1_DATA_S" ref="a0b72234bc106dbddc61b8db4fa939dc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO1_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO1 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00877">877</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b72234bc106dbddc61b8db4fa939dc4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO1_DATA_S" ref="a0b72234bc106dbddc61b8db4fa939dc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO1_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO1 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00877">877</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc5b7b065df9ea7283fffccbdeccce3b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO2_DATA_M" ref="afc5b7b065df9ea7283fffccbdeccce3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO2_DATA_M&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO2 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00957">957</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc5b7b065df9ea7283fffccbdeccce3b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO2_DATA_M" ref="afc5b7b065df9ea7283fffccbdeccce3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO2_DATA_M&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO2 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00957">957</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99dec3f4b1cb75cdd65c4148c571b953"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO2_DATA_S" ref="a99dec3f4b1cb75cdd65c4148c571b953" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO2_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO2 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00958">958</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99dec3f4b1cb75cdd65c4148c571b953"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO2_DATA_S" ref="a99dec3f4b1cb75cdd65c4148c571b953" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO2_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO2 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00958">958</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7686c282880e426d46af381e2165b2ee"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO3_DATA_M" ref="a7686c282880e426d46af381e2165b2ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO3_DATA_M&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO3 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01020">1020</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7686c282880e426d46af381e2165b2ee"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO3_DATA_M" ref="a7686c282880e426d46af381e2165b2ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO3_DATA_M&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO3 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01020">1020</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b1d688dca3590fc2c76e94b30c070f2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO3_DATA_S" ref="a0b1d688dca3590fc2c76e94b30c070f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO3_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO3 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01021">1021</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b1d688dca3590fc2c76e94b30c070f2"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO3_DATA_S" ref="a0b1d688dca3590fc2c76e94b30c070f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO3_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFIFO3 register. </p>
<p>Conversion Result Data.</p>
<p>Conversion Result Data </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01021">1021</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1201b2df021245829f6ff3310a3bacdf"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_CNT_M" ref="a1201b2df021245829f6ff3310a3bacdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO_TMLB_CNT_M&#160;&#160;&#160;0x000003C0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the the interpretation of the data in the SSFIFOx when the ADC TMLB is enabled. </p>
<p>Continuous Sample Counter.</p>
<p>Continuous Sample Counter </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01353">1353</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1201b2df021245829f6ff3310a3bacdf"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFIFO_TMLB_CNT_M" ref="a1201b2df021245829f6ff3310a3bacdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO_TMLB_CNT_M&#160;&#160;&#160;0x000003C0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the the interpretation of the data in the SSFIFOx when the ADC TMLB is enabled. </p>
<p>Continuous Sample Counter.</p>
<p>Continuous Sample Counter </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01353">1353</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="afecffae70830598db958ccb3b579f885"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT0_FULL" ref="afecffae70830598db958ccb3b579f885" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT0_FULL&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT0 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00795">795</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="afecffae70830598db958ccb3b579f885"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT0_FULL" ref="afecffae70830598db958ccb3b579f885" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT0_FULL&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT0 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00795">795</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5a8b02f521b0efa8892e3ad52eb619e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT0_HPTR_S" ref="ae5a8b02f521b0efa8892e3ad52eb619e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT0_HPTR_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT0 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00799">799</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5a8b02f521b0efa8892e3ad52eb619e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT0_HPTR_S" ref="ae5a8b02f521b0efa8892e3ad52eb619e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT0_HPTR_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT0 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00799">799</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0e7f1783fadd2cc81d12073c7dfb41bb"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT0_TPTR_S" ref="a0e7f1783fadd2cc81d12073c7dfb41bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT0_TPTR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT0 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00800">800</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0e7f1783fadd2cc81d12073c7dfb41bb"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT0_TPTR_S" ref="a0e7f1783fadd2cc81d12073c7dfb41bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT0_TPTR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT0 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00800">800</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1bab60bc63a97068f37b375d3bbe66e7"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT1_FULL" ref="a1bab60bc63a97068f37b375d3bbe66e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT1_FULL&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT1 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00883">883</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1bab60bc63a97068f37b375d3bbe66e7"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT1_FULL" ref="a1bab60bc63a97068f37b375d3bbe66e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT1_FULL&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT1 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00883">883</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5bf1b70eb4540edeef211639e06f0898"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT1_HPTR_S" ref="a5bf1b70eb4540edeef211639e06f0898" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT1_HPTR_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT1 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00887">887</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5bf1b70eb4540edeef211639e06f0898"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT1_HPTR_S" ref="a5bf1b70eb4540edeef211639e06f0898" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT1_HPTR_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT1 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00887">887</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="acf08f3fb5e9face53dc6864ccc87a5b4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT1_TPTR_S" ref="acf08f3fb5e9face53dc6864ccc87a5b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT1_TPTR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT1 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00888">888</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="acf08f3fb5e9face53dc6864ccc87a5b4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT1_TPTR_S" ref="acf08f3fb5e9face53dc6864ccc87a5b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT1_TPTR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT1 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00888">888</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab76008fb4928b2a52cdb3d2f6e52b9ae"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT2_FULL" ref="ab76008fb4928b2a52cdb3d2f6e52b9ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT2_FULL&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT2 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00964">964</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab76008fb4928b2a52cdb3d2f6e52b9ae"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT2_FULL" ref="ab76008fb4928b2a52cdb3d2f6e52b9ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT2_FULL&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT2 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00964">964</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a39e41290a00ccb1690858a3e72a1b4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT2_HPTR_S" ref="a5a39e41290a00ccb1690858a3e72a1b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT2_HPTR_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT2 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00968">968</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a39e41290a00ccb1690858a3e72a1b4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT2_HPTR_S" ref="a5a39e41290a00ccb1690858a3e72a1b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT2_HPTR_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT2 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00968">968</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0c0bc2bacf07fbff136aea8cae0fe11"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT2_TPTR_S" ref="ad0c0bc2bacf07fbff136aea8cae0fe11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT2_TPTR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT2 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00969">969</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0c0bc2bacf07fbff136aea8cae0fe11"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT2_TPTR_S" ref="ad0c0bc2bacf07fbff136aea8cae0fe11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT2_TPTR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT2 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00969">969</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab184502d38d4ee3f9251826efadf9747"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT3_FULL" ref="ab184502d38d4ee3f9251826efadf9747" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT3_FULL&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT3 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01027">1027</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab184502d38d4ee3f9251826efadf9747"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT3_FULL" ref="ab184502d38d4ee3f9251826efadf9747" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT3_FULL&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT3 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01027">1027</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4aa6851b59d999306c6d7dcd0a5da73b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT3_HPTR_S" ref="a4aa6851b59d999306c6d7dcd0a5da73b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT3_HPTR_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT3 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01031">1031</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4aa6851b59d999306c6d7dcd0a5da73b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT3_HPTR_S" ref="a4aa6851b59d999306c6d7dcd0a5da73b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT3_HPTR_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT3 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01031">1031</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb987bf5533fbd87d8b3e4ef60e3e49f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT3_TPTR_S" ref="adb987bf5533fbd87d8b3e4ef60e3e49f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT3_TPTR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT3 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01032">1032</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb987bf5533fbd87d8b3e4ef60e3e49f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSFSTAT3_TPTR_S" ref="adb987bf5533fbd87d8b3e4ef60e3e49f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT3_TPTR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSFSTAT3 register. </p>
<p>FIFO Full.</p>
<p>FIFO Full </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01032">1032</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5327ca2e0a574e94b8c8231ffea71fc"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX0_S" ref="af5327ca2e0a574e94b8c8231ffea71fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00745">745</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5327ca2e0a574e94b8c8231ffea71fc"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX0_S" ref="af5327ca2e0a574e94b8c8231ffea71fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00745">745</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac733de19d114c0b87ff75ec4bad5ab5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX1_S" ref="aac733de19d114c0b87ff75ec4bad5ab5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX1_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00744">744</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac733de19d114c0b87ff75ec4bad5ab5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX1_S" ref="aac733de19d114c0b87ff75ec4bad5ab5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX1_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00744">744</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4ac8d645068cad7e8bd4993be0da1f5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX2_S" ref="aa4ac8d645068cad7e8bd4993be0da1f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX2_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00743">743</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4ac8d645068cad7e8bd4993be0da1f5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX2_S" ref="aa4ac8d645068cad7e8bd4993be0da1f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX2_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00743">743</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a303a731d0b329c57776805a39800de9a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX3_S" ref="a303a731d0b329c57776805a39800de9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX3_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00742">742</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a303a731d0b329c57776805a39800de9a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX3_S" ref="a303a731d0b329c57776805a39800de9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX3_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00742">742</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="adcd46e2e0c2de7071abe38082504a7ad"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX4_S" ref="adcd46e2e0c2de7071abe38082504a7ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX4_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00741">741</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="adcd46e2e0c2de7071abe38082504a7ad"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX4_S" ref="adcd46e2e0c2de7071abe38082504a7ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX4_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00741">741</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2e3f1bbb31f10df034580ae43939d05"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX5_S" ref="ad2e3f1bbb31f10df034580ae43939d05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX5_S&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00740">740</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2e3f1bbb31f10df034580ae43939d05"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX5_S" ref="ad2e3f1bbb31f10df034580ae43939d05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX5_S&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00740">740</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a206bd9755b5dc2a8d988afb8f75fe2b5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX6_S" ref="a206bd9755b5dc2a8d988afb8f75fe2b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX6_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00739">739</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a206bd9755b5dc2a8d988afb8f75fe2b5"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX6_S" ref="a206bd9755b5dc2a8d988afb8f75fe2b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX6_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00739">739</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a11dc6da824b08fabc597a68e4d9934bb"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX7_M" ref="a11dc6da824b08fabc597a68e4d9934bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX7_M&#160;&#160;&#160;0x70000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00508">508</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f5bc723a93c1b3e20258f31bdb117f4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX7_S" ref="a1f5bc723a93c1b3e20258f31bdb117f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX7_S&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00738">738</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f5bc723a93c1b3e20258f31bdb117f4"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX0_MUX7_S" ref="a1f5bc723a93c1b3e20258f31bdb117f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX0_MUX7_S&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX0 register. </p>
<p>8th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00738">738</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a937e2e42767a3054cd80e4bb75c4cf"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX1_MUX0_S" ref="a0a937e2e42767a3054cd80e4bb75c4cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX1_MUX0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX1 register. </p>
<p>4th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00595">595</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="afba504cd18083139adf63ae1345a7b2f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX1_MUX1_S" ref="afba504cd18083139adf63ae1345a7b2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX1_MUX1_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX1 register. </p>
<p>4th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00594">594</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a20ed0cd48d240c542501f12515638df1"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX1_MUX2_S" ref="a20ed0cd48d240c542501f12515638df1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX1_MUX2_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX1 register. </p>
<p>4th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00593">593</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3a1b9bac510d090144678bb20e940236"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX1_MUX3_M" ref="a3a1b9bac510d090144678bb20e940236" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX1_MUX3_M&#160;&#160;&#160;0x00007000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX1 register. </p>
<p>4th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00588">588</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69364f40ea45f064a70d71043dbe06b1"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSMUX1_MUX3_S" ref="a69364f40ea45f064a70d71043dbe06b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX1_MUX3_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_SSMUX1 register. </p>
<p>4th Sample Input Select </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00592">592</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96b9db40fa9bbc22ff1079d05d4abc30"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP0_S0DCOP" ref="a96b9db40fa9bbc22ff1079d05d4abc30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP0_S0DCOP&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 0 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00820">820</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8e1b3788e1bf00f1bedbdd2022c5d74e"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP0_S1DCOP" ref="a8e1b3788e1bf00f1bedbdd2022c5d74e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP0_S1DCOP&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 1 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00818">818</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6433c36dbe5005888fcb1bf4fc89b9cf"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP0_S2DCOP" ref="a6433c36dbe5005888fcb1bf4fc89b9cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP0_S2DCOP&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 2 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00816">816</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6bad84457c43a9eadeb94ed30ba64013"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP0_S3DCOP" ref="a6bad84457c43a9eadeb94ed30ba64013" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP0_S3DCOP&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 3 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00814">814</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae414da1a6370f463501f2dbdf751c6c0"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP0_S4DCOP" ref="ae414da1a6370f463501f2dbdf751c6c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP0_S4DCOP&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 4 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00812">812</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f089de38811c8a7dd5186b409ca9662"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP0_S5DCOP" ref="a7f089de38811c8a7dd5186b409ca9662" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP0_S5DCOP&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 5 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00810">810</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a193372ac552dac83c493040f82584f6c"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP0_S6DCOP" ref="a193372ac552dac83c493040f82584f6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP0_S6DCOP&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 6 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00808">808</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a11a760f0368374291d55cbdf75a9d54b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP0_S7DCOP" ref="a11a760f0368374291d55cbdf75a9d54b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP0_S7DCOP&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 7 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00806">806</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac70daf48a23d870b43a3c5a34ecf136f"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP1_S0DCOP" ref="ac70daf48a23d870b43a3c5a34ecf136f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP1_S0DCOP&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 0 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00900">900</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a235a6fbdcff814dbef97ca6b7fa62d05"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP1_S1DCOP" ref="a235a6fbdcff814dbef97ca6b7fa62d05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP1_S1DCOP&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 1 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00898">898</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb18fdf8aa21607353f6b986cf729bde"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP1_S2DCOP" ref="aeb18fdf8aa21607353f6b986cf729bde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP1_S2DCOP&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 2 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00896">896</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a83ccfe50bdcea162564de86e4c6ffd06"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP1_S3DCOP" ref="a83ccfe50bdcea162564de86e4c6ffd06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP1_S3DCOP&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 3 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00894">894</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c052efd903774deac7753bd77a834fa"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP2_S0DCOP" ref="a6c052efd903774deac7753bd77a834fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP2_S0DCOP&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 0 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00981">981</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4766dc1d109c08460c48c6f3fcdb3e9a"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP2_S1DCOP" ref="a4766dc1d109c08460c48c6f3fcdb3e9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP2_S1DCOP&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 1 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00979">979</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6d536f6725f03088f2c4aa882e0fdd01"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP2_S2DCOP" ref="a6d536f6725f03088f2c4aa882e0fdd01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP2_S2DCOP&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 2 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00977">977</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad48efa36e9d8de459a8b5d03fb36253"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP2_S3DCOP" ref="aad48efa36e9d8de459a8b5d03fb36253" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP2_S3DCOP&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 3 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00975">975</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ca2d586a81cca9c3de8402b0ec5493b"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSOP3_S0DCOP" ref="a8ca2d586a81cca9c3de8402b0ec5493b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP3_S0DCOP&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample 0 Digital Comparator. </p>
<p>Operation </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01038">1038</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2d35e5ebf6e34914c30cb3c125883c9"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS3_M" ref="ad2d35e5ebf6e34914c30cb3c125883c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSPRI_SS3_M&#160;&#160;&#160;0x00003000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 Priority. </p>
<p>The following are defines for the bit fields in the ADC_O_SSPRI register.</p>
<p>SS3 Priority </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00458">458</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2d35e5ebf6e34914c30cb3c125883c9"></a><!-- doxytag: member="lm3s_adc.h::ADC_SSPRI_SS3_M" ref="ad2d35e5ebf6e34914c30cb3c125883c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSPRI_SS3_M&#160;&#160;&#160;0x00003000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 Priority. </p>
<p>The following are defines for the bit fields in the ADC_O_SSPRI register.</p>
<p>SS3 Priority </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00458">458</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1994446fdacbc0ad8b0f07f06f874ed"></a><!-- doxytag: member="lm3s_adc.h::ADC_TMLB_LB" ref="aa1994446fdacbc0ad8b0f07f06f874ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TMLB_LB&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_TMLB register. </p>
<p>Loopback Mode Enable.</p>
<p>Loopback Mode Enable </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01052">1052</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1994446fdacbc0ad8b0f07f06f874ed"></a><!-- doxytag: member="lm3s_adc.h::ADC_TMLB_LB" ref="aa1994446fdacbc0ad8b0f07f06f874ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TMLB_LB&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the ADC_O_TMLB register. </p>
<p>Loopback Mode Enable.</p>
<p>Loopback Mode Enable </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l01052">1052</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d28a1d0291e2f3eebed5868d262f411"></a><!-- doxytag: member="lm3s_adc.h::ADC_USTAT_UV3" ref="a8d28a1d0291e2f3eebed5868d262f411" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_USTAT_UV3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 FIFO Underflow. </p>
<p>The following are defines for the bit fields in the ADC_O_USTAT register.</p>
<p>SS3 FIFO Underflow </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00448">448</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d28a1d0291e2f3eebed5868d262f411"></a><!-- doxytag: member="lm3s_adc.h::ADC_USTAT_UV3" ref="a8d28a1d0291e2f3eebed5868d262f411" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_USTAT_UV3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SS3 FIFO Underflow. </p>
<p>The following are defines for the bit fields in the ADC_O_USTAT register.</p>
<p>SS3 FIFO Underflow </p>

<p>Definition at line <a class="el" href="lm3s__adc_8h_source.html#l00448">448</a> of file <a class="el" href="lm3s__adc_8h_source.html">lm3s_adc.h</a>.</p>

</div>
</div>
</div>


