Warning: Design 'top' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: T-2022.03
Date   : Wed Nov 23 17:18:09 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: DRAM_valid (input port clocked by clk)
  Endpoint: IM1/i_SRAM (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                enG1000K              fsa0m_a_generic_core_ss1p62v125c
  ReadData_I_M0_inter_RD_M0_I_M1_inter_RD_M1_I_S0_inter_RD_S0_I_S1_inter_RD_S1_I_S2_inter_RD_S2_I_S3_inter_RD_S3_I_SD_inter_RD__
                     enG5K                 fsa0m_a_generic_core_ss1p62v125c
  SRAM_wrapper_I_S_AW_inter_WA__I_S_W_inter_WD__I_S_B_inter_WR__I_S_AR_inter_RA__I_S_R_inter_RD___1
                     enG500K               fsa0m_a_generic_core_ss1p62v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                   10.00      11.00 r
  DRAM_valid (in)                                         0.15      11.15 r
  DRAM_wrapper/DRAM_valid (DRAM_wrapper_I_S4AW_inter_WA__I_S4W_inter_WD__I_S4B_inter_WR__I_S4AR_inter_RA__I_S4R_inter_RD__)
                                                          0.00      11.15 r
  DRAM_wrapper/U10/O (AN2T)                               0.44      11.59 r
  DRAM_wrapper/S4R.RVALID (DRAM_wrapper_I_S4AW_inter_WA__I_S4W_inter_WD__I_S4B_inter_WR__I_S4AR_inter_RA__I_S4R_inter_RD__)
                                                          0.00      11.59 r
  AXI/RD_S3.RVALID (AXI_I_RA_M0_inter_RA__I_RD_M0_inter_RD__I_WA_M1_inter_WA__I_WD_M1_inter_WD__I_WR_M1_inter_WR__I_RA_M1_inter_RA__I_RD_M1_inter_RD__I_WA_S0_inter_WA__I_WD_S0_inter_WD__I_WR_S0_inter_WR__I_RA_S0_inter_RA__I_RD_S0_inter_RD__I_WA_S1_inter_WA__I_WD_S1_inter_WD__I_WR_S1_inter_WR__I_RA_S1_inter_RA__I_RD_S1_inter_RD__I_WA_S2_inter_WA__I_WD_S2_inter_WD__I_WR_S2_inter_WR__I_RA_S2_inter_RA__I_RD_S2_inter_RD__I_WA_S3_inter_WA__I_WD_S3_inter_WD__I_WR_S3_inter_WR__I_RA_S3_inter_RA__I_RD_S3_inter_RD__)
                                                          0.00      11.59 r
  AXI/RD/S3.RVALID (ReadData_I_M0_inter_RD_M0_I_M1_inter_RD_M1_I_S0_inter_RD_S0_I_S1_inter_RD_S1_I_S2_inter_RD_S2_I_S3_inter_RD_S3_I_SD_inter_RD__)
                                                          0.00      11.59 r
  AXI/RD/U10/O (INV6)                                     0.06      11.65 f
  AXI/RD/U4/O (OA12P)                                     0.25      11.90 f
  AXI/RD/U146/O (AN2T)                                    0.22      12.12 f
  AXI/RD/U222/O (OA112)                                   0.29      12.41 f
  AXI/RD/U21/O (AN2)                                      0.27      12.68 f
  AXI/RD/U15/O (NR2)                                      0.23      12.91 r
  AXI/RD/U26/O (ND3HT)                                    0.16      13.07 f
  AXI/RD/U17/O (INV3CK)                                   0.07      13.15 r
  AXI/RD/U27/O (NR2)                                      0.10      13.25 f
  AXI/RD/U24/O (OAI22H)                                   0.35      13.60 r
  AXI/RD/U18/O (INV2)                                     0.24      13.84 f
  AXI/RD/U35/O (NR2F)                                     0.28      14.11 r
  AXI/RD/S1.RREADY (ReadData_I_M0_inter_RD_M0_I_M1_inter_RD_M1_I_S0_inter_RD_S0_I_S1_inter_RD_S1_I_S2_inter_RD_S2_I_S3_inter_RD_S3_I_SD_inter_RD__)
                                                          0.00      14.11 r
  AXI/RD_S1.RREADY (AXI_I_RA_M0_inter_RA__I_RD_M0_inter_RD__I_WA_M1_inter_WA__I_WD_M1_inter_WD__I_WR_M1_inter_WR__I_RA_M1_inter_RA__I_RD_M1_inter_RD__I_WA_S0_inter_WA__I_WD_S0_inter_WD__I_WR_S0_inter_WR__I_RA_S0_inter_RA__I_RD_S0_inter_RD__I_WA_S1_inter_WA__I_WD_S1_inter_WD__I_WR_S1_inter_WR__I_RA_S1_inter_RA__I_RD_S1_inter_RD__I_WA_S2_inter_WA__I_WD_S2_inter_WD__I_WR_S2_inter_WR__I_RA_S2_inter_RA__I_RD_S2_inter_RD__I_WA_S3_inter_WA__I_WD_S3_inter_WD__I_WR_S3_inter_WR__I_RA_S3_inter_RA__I_RD_S3_inter_RD__)
                                                          0.00      14.11 r
  IM1/S_R.RREADY (SRAM_wrapper_I_S_AW_inter_WA__I_S_W_inter_WD__I_S_B_inter_WR__I_S_AR_inter_RA__I_S_R_inter_RD___1)
                                                          0.00      14.11 r
  IM1/U177/O (ND2F)                                       0.22      14.34 f
  IM1/U16/O (INV12CK)                                     0.12      14.46 r
  IM1/U15/O (OA12T)                                       0.35      14.81 r
  IM1/U20/O (AN2T)                                        0.28      15.09 r
  IM1/U19/CO (FA1P)                                       0.44      15.52 r
  IM1/U8/O (AN2P)                                         0.43      15.95 r
  IM1/U23/O (AN2)                                         0.49      16.44 r
  IM1/U12/O (AN2T)                                        0.36      16.80 r
  IM1/U11/O (AN2T)                                        0.31      17.12 r
  IM1/U14/O (AN2T)                                        0.31      17.43 r
  IM1/U13/O (AN2T)                                        0.31      17.74 r
  IM1/U178/O (AN2T)                                       0.35      18.09 r
  IM1/U42/O (AN2B1T)                                      0.32      18.41 r
  IM1/U179/O (AN2T)                                       0.33      18.74 r
  IM1/U33/O (XOR2H)                                       0.23      18.98 r
  IM1/U26/O (AO22)                                        0.43      19.41 r
  IM1/U25/O (OR2)                                         0.46      19.87 r
  IM1/i_SRAM/A12 (SRAM)                                   0.00      19.87 r
  data arrival time                                                 19.87

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             1.00      21.00
  clock uncertainty                                      -0.10      20.90
  IM1/i_SRAM/CK (SRAM)                                    0.00      20.90 r
  library setup time                                     -1.01      19.89
  data required time                                                19.89
  --------------------------------------------------------------------------
  data required time                                                19.89
  data arrival time                                                -19.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
