
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001058                       # Number of seconds simulated
sim_ticks                                  1057868535                       # Number of ticks simulated
final_tick                               400554582933                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199066                       # Simulator instruction rate (inst/s)
host_op_rate                                   262650                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36209                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347504                       # Number of bytes of host memory used
host_seconds                                 29215.60                       # Real time elapsed on the host
sim_insts                                  5815836873                       # Number of instructions simulated
sim_ops                                    7673478802                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        12288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        20736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        21120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        62208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        10624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        11008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        10112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        11776                       # Number of bytes read from this memory
system.physmem.bytes_read::total               183424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           23552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        82432                       # Number of bytes written to this memory
system.physmem.bytes_written::total             82432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           96                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          162                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          165                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          486                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           83                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           86                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           79                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           92                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1433                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             644                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  644                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3266947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11615810                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1814970                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19601680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1451976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19964674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2903953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     58805039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3145949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10042836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3145949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10405830                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3024951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9558844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3508943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11131818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               173390165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3266947                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1814970                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1451976                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2903953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3145949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3145949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3024951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3508943                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           22263636                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          77922726                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               77922726                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          77922726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3266947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11615810                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1814970                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19601680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1451976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19964674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2903953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     58805039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3145949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10042836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3145949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10405830                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3024951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9558844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3508943                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11131818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              251312891                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2536856                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210544                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172308                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22087                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86856                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80880                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21226                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2016443                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1177813                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210544                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102106                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244772                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61211                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         40714                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124790                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21962                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2340773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.618384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.966314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2096001     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11332      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17870      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23835      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25045      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21285      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11622      0.50%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17682      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116101      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2340773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082994                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464281                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1996085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        61520                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244154                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          377                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38635                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34445                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1444186                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38635                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2002083                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          12281                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36394                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238532                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12844                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1442614                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1537                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5731                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2012791                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6708580                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6708580                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          297557                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40346                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          778                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27347                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1439225                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356980                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          327                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       176701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       430414                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2340773                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579714                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267040                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1759264     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       245516     10.49%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       122445      5.23%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86397      3.69%     94.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        69254      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28997      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18164      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9490      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1246      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2340773                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            315     12.77%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           913     37.02%     49.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1238     50.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141491     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20229      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123151      9.08%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71941      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356980                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534906                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2466                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001817                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5057525                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1616291                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334698                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359446                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2783                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24755                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1403                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38635                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           9549                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1167                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439580                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136206                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72299                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           989                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12096                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12931                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25027                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1336849                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115617                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20130                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187542                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189505                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71925                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526971                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1334787                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334698                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767284                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2068933                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526123                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370860                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       209138                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22144                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2302138                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534478                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370243                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1790202     77.76%     77.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       257427     11.18%     88.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        93800      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44564      1.94%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        42440      1.84%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22075      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16450      0.71%     98.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8552      0.37%     98.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        26628      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2302138                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        26628                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3715077                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2917808                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 196083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.536856                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.536856                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394189                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394189                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6015289                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1860309                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1337546                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2536852                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          195085                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       173367                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        16994                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       127919                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          122711                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           11876                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          570                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2037835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1106852                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             195085                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       134587                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               245866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          55203                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         30185                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           124382                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        16556                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2352006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.530669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.783248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2106140     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           36755      1.56%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           19065      0.81%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           35895      1.53%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           11963      0.51%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           33392      1.42%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5319      0.23%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            8975      0.38%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           94502      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2352006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076900                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.436309                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1962275                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       106451                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           245240                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          267                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37772                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        19116                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          349                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1243993                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37772                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1970648                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          70446                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        13049                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           238843                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        21247                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1241377                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           959                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        19485                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1634384                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5632433                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5632433                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1302219                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          332158                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            37330                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       218844                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        36700                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          315                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8318                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1233548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1146914                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1066                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       236146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       497566                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2352006                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.487632                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.102585                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1846527     78.51%     78.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       168162      7.15%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       159200      6.77%     92.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        98208      4.18%     96.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        50728      2.16%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        13248      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        15259      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          370      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          304      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2352006                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2035     57.88%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           821     23.35%     81.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          660     18.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       903011     78.73%     78.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         9222      0.80%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       198326     17.29%     96.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        36272      3.16%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1146914                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.452101                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3516                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003066                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4650416                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1469868                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1116010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1150430                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          871                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        46659                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1128                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37772                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          32998                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         2703                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1233713                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       218844                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        36700                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           392                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10316                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7612                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        17928                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1130507                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       194889                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        16407                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              231151                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          171269                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             36262                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.445634                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1116429                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1116010                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           675359                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1490712                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.439919                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.453045                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       881090                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps       995111                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       238657                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        16729                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2314234                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.429996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1942159     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       147030      6.35%     90.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        94100      4.07%     94.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        29044      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        48725      2.11%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         9779      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6329      0.27%     98.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5564      0.24%     98.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        31504      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2314234                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       881090                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        995111                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                207754                       # Number of memory references committed
system.switch_cpus1.commit.loads               172182                       # Number of loads committed
system.switch_cpus1.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            152765                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           870055                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12658                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        31504                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3516498                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2505337                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 184846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             881090                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               995111                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       881090                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.879220                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.879220                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.347316                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.347316                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5244319                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1460688                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1309675                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2536856                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          195601                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       173827                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        16974                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       126199                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          122713                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           11716                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          559                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2037047                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1108300                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             195601                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       134429                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               246151                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          55237                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         30825                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           124354                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        16539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2352195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.531075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.784217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2106044     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           36969      1.57%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           19140      0.81%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           35920      1.53%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           11863      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           33289      1.42%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            5317      0.23%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            8839      0.38%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           94814      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2352195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077104                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.436879                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1961215                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       107359                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           245526                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          266                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37828                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        19257                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          345                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1245098                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1347                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37828                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1969609                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          70719                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        13575                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           239063                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        21400                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1242592                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           935                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        19626                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1636985                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5635772                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5635772                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1302818                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          334167                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            37672                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       218197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        36670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          340                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8315                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1234295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1147016                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1130                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       236291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       496772                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2352195                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.487636                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.102371                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1846549     78.50%     78.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       168108      7.15%     85.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       159473      6.78%     92.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        98362      4.18%     96.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        50637      2.15%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        13079      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        15307      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          349      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          331      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2352195                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2107     59.02%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           799     22.38%     81.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          664     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       903641     78.78%     78.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         9226      0.80%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       197777     17.24%     96.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        36289      3.16%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1147016                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.452141                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3570                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003112                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4650927                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1470763                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1116418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1150586                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1007                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        45862                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1098                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37828                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          33260                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         2750                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1234460                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       218197                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        36670                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        18006                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1130568                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       194651                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        16448                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              230931                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          171442                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             36280                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.445657                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1116754                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1116418                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           675325                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1488719                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.440079                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.453628                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       881596                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       995617                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       238924                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        16713                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2314367                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.430190                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.298722                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1942303     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       147089      6.36%     90.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        93957      4.06%     94.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        29017      1.25%     95.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        48805      2.11%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         9686      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         6330      0.27%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         5507      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        31673      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2314367                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       881596                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        995617                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                207907                       # Number of memory references committed
system.switch_cpus2.commit.loads               172335                       # Number of loads committed
system.switch_cpus2.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            152848                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           870478                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        12658                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        31673                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3517235                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2506935                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44605                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 184661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             881596                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               995617                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       881596                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.877572                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.877572                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.347515                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.347515                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5244496                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1461386                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1311254                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2536856                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          199329                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       162615                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21225                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        80707                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           75854                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           19837                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          943                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1930942                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1177630                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             199329                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        95691                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               241284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          66926                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         59894                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           120750                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21265                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2277057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.628401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.995531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2035773     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           12632      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20075      0.88%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           30330      1.33%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12845      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           15062      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           15590      0.68%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           11098      0.49%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          123652      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2277057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078573                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464208                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1906793                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        84824                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           239530                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1360                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         44545                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        32224                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          368                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1426387                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1360                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         44545                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1911583                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          39046                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        30838                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           236195                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        14845                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1423385                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          828                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2829                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         7413                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1232                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1946925                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6633990                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6633990                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1598230                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          348685                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          312                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          165                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            42966                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       144155                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        79513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         4098                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16063                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1418627                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          314                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1322487                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2047                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       223065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       510532                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2277057                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580788                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.265417                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1713755     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       228390     10.03%     85.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       126163      5.54%     90.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        82969      3.64%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        75932      3.33%     97.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        23409      1.03%     98.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        16805      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5811      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         3823      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2277057                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            383     11.59%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1387     41.98%     53.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1534     46.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1088736     82.32%     82.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        24339      1.84%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          146      0.01%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       131337      9.93%     94.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        77929      5.89%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1322487                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.521309                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3304                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002498                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4927381                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1642085                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1297804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1325791                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         6303                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        30679                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         5232                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1046                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         44545                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          28195                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1748                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1418946                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       144155                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        79513                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          166                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13158                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24555                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1302904                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       124320                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        19582                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              202099                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          176817                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             77779                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.513590                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1297907                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1297804                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           767845                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1947740                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.511580                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.394224                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       958139                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1168573                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       251459                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21589                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2232512                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.523434                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.372978                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1758630     78.77%     78.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       225652     10.11%     88.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        93841      4.20%     93.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        47993      2.15%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        35679      1.60%     96.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        20515      0.92%     97.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        12596      0.56%     98.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10455      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        27151      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2232512                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       958139                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1168573                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                187757                       # Number of memory references committed
system.switch_cpus3.commit.loads               113476                       # Number of loads committed
system.switch_cpus3.commit.membars                148                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            162389                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1056371                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        22791                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        27151                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3625380                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2884632                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 259799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             958139                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1168573                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       958139                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.647691                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.647691                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.377688                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.377688                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5914293                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1772895                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1352461                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           296                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2536856                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          229998                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       191615                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22703                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        89215                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           81738                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24220                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1039                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1991631                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1261027                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             229998                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       105958                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               261804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          64300                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         61911                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           125419                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21687                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2356730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.658057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.037781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2094926     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           15839      0.67%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19984      0.85%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           32096      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13021      0.55%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           17090      0.73%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           19802      0.84%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9354      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          134618      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2356730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090663                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.497083                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1979833                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        75043                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           260526                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          157                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         41165                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34714                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1540628                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1303                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         41165                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1982318                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           6395                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        62640                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           258163                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6043                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1530866                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           847                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4097                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2139077                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7113942                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7113942                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1752400                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          386667                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          365                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22285                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       144989                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        73785                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          873                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16724                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1492609                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1419732                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2005                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       203988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       431718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2356730                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.602416                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.325082                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1756692     74.54%     74.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       272697     11.57%     86.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       111719      4.74%     90.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        63422      2.69%     93.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        84327      3.58%     97.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        26940      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        26306      1.12%     99.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        13529      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1098      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2356730                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          10021     78.91%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1391     10.95%     89.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1287     10.13%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1196313     84.26%     84.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        19144      1.35%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       130633      9.20%     94.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        73468      5.17%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1419732                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.559642                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              12699                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008945                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5210895                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1696984                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1380333                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1432431                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1128                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31070                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1420                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         41165                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4730                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          639                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1492977                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       144989                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        73785                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          191                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           570                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25821                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1393378                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       127901                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        26351                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              201343                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          196391                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             73442                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549254                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1380369                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1380333                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           826621                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2223014                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.544112                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371847                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1019358                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1255993                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       236981                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22682                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2315565                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.542413                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.362047                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1783615     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       269946     11.66%     88.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        97856      4.23%     92.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        48458      2.09%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        44447      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        18841      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        18680      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8888      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24834      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2315565                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1019358                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1255993                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                186279                       # Number of memory references committed
system.switch_cpus4.commit.loads               113914                       # Number of loads committed
system.switch_cpus4.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            182025                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1130812                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25919                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24834                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3783692                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3027129                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 180126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1019358                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1255993                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1019358                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.488680                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.488680                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.401819                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.401819                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6266914                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1931212                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1422731                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2536856                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          230149                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       191770                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22676                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        89207                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           81482                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           24272                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1043                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1991382                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1262478                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             230149                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       105754                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               261992                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          64411                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         61915                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           125388                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21622                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2356809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.658819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.039021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2094817     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           15756      0.67%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20009      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           32132      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12960      0.55%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           17129      0.73%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           19789      0.84%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9415      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          134802      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2356809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090722                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.497655                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1979484                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        75207                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           260653                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          154                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         41305                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34714                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1542044                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1274                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         41305                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1982058                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           6293                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        62758                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           258194                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6195                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1531759                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           839                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4218                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2140734                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7117879                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7117879                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1752958                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          387776                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          192                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            22719                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       145128                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        73818                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          847                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        16723                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1494093                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          369                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1420271                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2032                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       205201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       435274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2356809                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.602625                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.325480                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1756683     74.54%     74.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       272706     11.57%     86.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       111785      4.74%     90.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        63215      2.68%     93.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        84459      3.58%     97.12% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        26970      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        26361      1.12%     99.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        13542      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1088      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2356809                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          10064     79.02%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1394     10.95%     89.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1278     10.03%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1196858     84.27%     84.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        19186      1.35%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       130579      9.19%     94.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        73474      5.17%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1420271                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.559855                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              12736                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008967                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5212119                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1699683                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1381062                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1433007                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1095                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31174                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1433                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         41305                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4692                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          626                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1494463                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       145128                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        73818                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          193                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12665                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13194                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25859                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1393972                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       127790                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        26299                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              201234                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          196530                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             73444                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549488                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1381096                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1381062                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           827484                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2224750                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.544399                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371945                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1019676                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1256390                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       238076                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22662                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2315504                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.542599                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.362034                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1783227     77.01%     77.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       270301     11.67%     88.69% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97707      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        48604      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        44364      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        18859      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        18748      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8928      0.39%     98.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24766      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2315504                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1019676                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1256390                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                186339                       # Number of memory references committed
system.switch_cpus5.commit.loads               113954                       # Number of loads committed
system.switch_cpus5.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            182082                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1131170                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25927                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24766                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3785191                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3030243                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 180047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1019676                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1256390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1019676                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.487904                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.487904                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.401945                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.401945                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6269267                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1932412                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1424197                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2536856                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          230155                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       191807                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22643                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        89345                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           81811                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           24235                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1023                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1992541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1262180                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             230155                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       106046                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               262017                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64161                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         61011                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           125416                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21614                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2356873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.658647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.038585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2094856     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           15786      0.67%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20039      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           32093      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13056      0.55%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           17081      0.72%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           19876      0.84%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9369      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          134717      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2356873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090725                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.497537                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1980791                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        74107                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           260722                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          160                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         41087                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34679                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1542027                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1292                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         41087                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1983276                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           6414                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        61682                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           258369                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6039                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1532183                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           842                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4102                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2141017                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7120426                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7120426                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1754658                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          386359                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          366                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          191                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22258                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       145133                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        73871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          856                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16746                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1493898                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          368                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1421037                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2011                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       203576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       431668                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2356873                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.602933                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.325625                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1756324     74.52%     74.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       272951     11.58%     86.10% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       111808      4.74%     90.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        63355      2.69%     93.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        84471      3.58%     97.12% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        27037      1.15%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        26255      1.11%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        13570      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1102      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2356873                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          10029     78.83%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1405     11.04%     89.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1288     10.12%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1197374     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        19198      1.35%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       130751      9.20%     94.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        73540      5.18%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1421037                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.560157                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              12722                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008953                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5213680                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1697862                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1381708                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1433759                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1097                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31085                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1430                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         41087                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4771                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          664                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1494267                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       145133                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        73871                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          192                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           591                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12715                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25790                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1394719                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       127988                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        26318                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              201503                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          196556                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             73515                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549782                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1381746                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1381708                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           827587                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2225659                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544654                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371839                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1020650                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1257574                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       236698                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22626                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2315786                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543044                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.362829                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1783163     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       270295     11.67%     88.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        98017      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        48521      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44468      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        18831      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        18693      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8887      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24911      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2315786                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1020650                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1257574                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                186489                       # Number of memory references committed
system.switch_cpus6.commit.loads               114048                       # Number of loads committed
system.switch_cpus6.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            182259                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1132225                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25949                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24911                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3785134                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3029637                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 179983                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1020650                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1257574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1020650                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.485530                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.485530                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.402329                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.402329                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6272978                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1933180                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1424036                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2536856                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          210535                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       172401                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22202                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        86512                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           80801                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21231                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1020                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2016992                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1177440                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             210535                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       102032                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               244728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          61465                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         39978                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           124913                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22059                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2340683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.618220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.966037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2095955     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11286      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17926      0.77%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           23842      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           25088      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21428      0.92%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11340      0.48%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           17682      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          116136      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2340683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082991                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464134                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1996813                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        60611                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           244104                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          377                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38776                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        34343                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1443711                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1249                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38776                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2002759                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          12304                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        35471                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           238522                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12847                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1442126                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1618                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5691                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2012662                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6706209                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6706209                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1713900                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          298728                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            40181                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       136251                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        72216                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          791                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15304                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1438721                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1356347                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          333                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       177363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       431485                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2340683                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579466                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.272926                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1768568     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       234310     10.01%     85.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       118991      5.08%     90.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        89914      3.84%     94.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        71103      3.04%     97.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        28900      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18113      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9549      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1235      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2340683                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            314     12.68%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           919     37.12%     49.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1243     50.20%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1141102     84.13%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20173      1.49%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       123064      9.07%     94.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        71840      5.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1356347                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.534657                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2476                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001825                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5056183                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1616450                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1333844                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1358823                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2633                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        24879                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1372                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38776                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           9587                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1135                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1439076                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       136251                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        72216                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           950                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12106                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13041                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        25147                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1336088                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       115557                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20256                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              187381                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          189396                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             71824                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.526671                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1333933                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1333844                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           767399                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2068493                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.525786                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370994                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       999229                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1229494                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       209572                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22258                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2301907                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534120                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.383021                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1797997     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       249690     10.85%     88.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        94335      4.10%     93.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        44856      1.95%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        37627      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        21946      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19430      0.84%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8460      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27566      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2301907                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       999229                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1229494                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                182209                       # Number of memory references committed
system.switch_cpus7.commit.loads               111369                       # Number of loads committed
system.switch_cpus7.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            177272                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1107753                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25310                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27566                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3713394                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2916937                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 196173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             999229                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1229494                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       999229                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.538813                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.538813                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393885                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393885                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6011447                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1859868                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1336934                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           340                       # number of misc regfile writes
system.l2.replacements                           1436                       # number of replacements
system.l2.tagsinuse                      32757.083605                       # Cycle average of tags in use
system.l2.total_refs                           650497                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34187                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.027613                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1802.900353                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     21.789165                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     51.957082                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.152350                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     75.226543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.737777                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     78.586898                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     17.525252                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    213.403187                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     11.771490                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     41.078832                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     11.776398                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     42.129327                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     11.666711                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     40.165245                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     23.054905                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     49.218033                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3245.923381                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5018.796347                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4969.755045                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           6178.577645                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2509.449658                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2523.270232                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2548.302969                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3243.868778                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.055020                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000665                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001586                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000358                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002398                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000535                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.006513                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000359                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000359                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000356                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000704                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001502                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.099058                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.153162                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.151665                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.188555                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.076582                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.077004                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.077768                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.098995                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999667                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          302                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          354                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          353                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          645                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          306                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          304                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          309                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          307                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2891                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1196                       # number of Writeback hits
system.l2.Writeback_hits::total                  1196                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          305                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          354                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          648                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          308                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          312                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          310                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2908                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          305                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          354                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          353                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          648                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          308                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          307                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          312                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          310                       # number of overall hits
system.l2.overall_hits::total                    2908                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           96                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          162                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          165                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          422                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           83                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           86                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           79                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           92                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1369                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           64                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  64                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           96                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          162                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          486                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           83                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           86                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           79                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           92                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1433                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           96                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          162                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          165                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          486                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           83                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           86                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           79                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           92                       # number of overall misses
system.l2.overall_misses::total                  1433                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4059194                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     14418098                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2245393                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     24042714                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1911995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     24622566                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3829067                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     63302950                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4036154                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     12348664                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3862594                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     13289565                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3884226                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     12234585                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4180420                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     13564463                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       205832648                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      9529092                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9529092                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4059194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     14418098                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2245393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     24042714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1911995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     24622566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3829067                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     72832042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4036154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     12348664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3862594                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     13289565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3884226                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     12234585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4180420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     13564463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        215361740                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4059194                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     14418098                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2245393                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     24042714                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1911995                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     24622566                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3829067                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     72832042                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4036154                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     12348664                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3862594                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     13289565                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3884226                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     12234585                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4180420                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     13564463                       # number of overall miss cycles
system.l2.overall_miss_latency::total       215361740                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          390                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4260                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1196                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1196                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                81                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          518                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         1134                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          391                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          393                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          391                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          402                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4341                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          518                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         1134                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          391                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          393                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          391                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          402                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4341                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.241206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.313953                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.318533                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.395501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.213368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.220513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.925926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.203608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.935484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.230576                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.321362                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.955224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.790123                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.239401                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.313953                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.318533                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.428571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.212276                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.218830                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.925926                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.202046                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.935484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.228856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.330108                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.239401                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.313953                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.318533                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.428571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.212276                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.218830                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.925926                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.202046                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.935484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.228856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.330108                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150340.518519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150188.520833                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149692.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 148411.814815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 159332.916667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 149227.672727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 159544.458333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150006.990521                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 155236.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 148779.084337                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148561.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 154529.825581                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 155369.040000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 154868.164557                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 144152.413793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 147439.815217                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150352.555150                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 148892.062500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 148892.062500                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150340.518519                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150188.520833                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149692.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 148411.814815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 159332.916667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 149227.672727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 159544.458333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149860.168724                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 155236.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 148779.084337                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148561.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 154529.825581                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 155369.040000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 154868.164557                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 144152.413793                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 147439.815217                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150287.327285                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150340.518519                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150188.520833                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149692.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 148411.814815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 159332.916667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 149227.672727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 159544.458333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149860.168724                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 155236.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 148779.084337                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148561.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 154529.825581                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 155369.040000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 154868.164557                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 144152.413793                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 147439.815217                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150287.327285                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  644                       # number of writebacks
system.l2.writebacks::total                       644                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           96                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          162                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          165                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          422                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           79                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1369                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           64                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             64                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1433                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1433                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2489754                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      8827094                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1373703                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     14605346                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1214132                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     15005829                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2431736                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     38716893                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2526241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      7514038                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2352789                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      8280023                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2429852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      7632745                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2491518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      8207043                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    126098736                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      5798945                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5798945                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2489754                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      8827094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1373703                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     14605346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1214132                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     15005829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2431736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     44515838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2526241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      7514038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2352789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      8280023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2429852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      7632745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2491518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      8207043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    131897681                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2489754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      8827094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1373703                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     14605346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1214132                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     15005829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2431736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     44515838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2526241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      7514038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2352789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      8280023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2429852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      7632745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2491518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      8207043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    131897681                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.241206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.313953                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.318533                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.395501                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.213368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.220513                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.925926                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.203608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.935484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.230576                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.321362                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.955224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.790123                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.239401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.313953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.318533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.428571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.212276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.218830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.925926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.202046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.935484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.228856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.330108                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.239401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.313953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.318533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.428571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.212276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.218830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.925926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.202046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.935484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.228856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.330108                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92213.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91948.895833                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91580.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90156.456790                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 101177.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90944.418182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 101322.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91746.191943                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 97163.115385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90530.578313                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90491.884615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96279.337209                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 97194.080000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 96617.025316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 85914.413793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89206.989130                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92110.106647                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 90608.515625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90608.515625                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92213.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91948.895833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91580.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 90156.456790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 101177.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 90944.418182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 101322.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91596.374486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 97163.115385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 90530.578313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90491.884615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 96279.337209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 97194.080000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 96617.025316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 85914.413793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 89206.989130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92043.043266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92213.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91948.895833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91580.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 90156.456790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 101177.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 90944.418182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 101322.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91596.374486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 97163.115385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 90530.578313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90491.884615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 96279.337209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 97194.080000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 96617.025316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 85914.413793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 89206.989130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92043.043266                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               498.046575                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132716                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1488358.563492                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    23.046575                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.036934                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.798152                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124752                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124752                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124752                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124752                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124752                       # number of overall hits
system.cpu0.icache.overall_hits::total         124752                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5554814                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5554814                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5554814                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5554814                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5554814                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5554814                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124790                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124790                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124790                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124790                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000305                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000305                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000305                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000305                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000305                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000305                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 146179.315789                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 146179.315789                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 146179.315789                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 146179.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 146179.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 146179.315789                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4600264                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4600264                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4600264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4600264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4600264                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4600264                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158629.793103                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158629.793103                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158629.793103                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158629.793103                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158629.793103                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158629.793103                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322542                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172484.843227                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   143.250932                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   112.749068                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.559574                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.440426                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84832                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84832                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70552                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70552                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155384                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155384                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155384                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155384                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1246                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           18                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1264                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1264                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1264                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1264                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    132929312                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    132929312                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1442767                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1442767                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    134372079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    134372079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    134372079                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    134372079                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86078                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86078                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156648                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156648                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156648                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156648                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014475                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000255                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000255                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008069                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008069                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008069                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008069                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106684.841091                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106684.841091                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 80153.722222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80153.722222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106307.024525                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106307.024525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106307.024525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106307.024525                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu0.dcache.writebacks::total               88                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          848                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          848                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          863                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          863                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          863                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          863                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     35351981                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     35351981                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       220369                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       220369                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     35572350                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     35572350                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     35572350                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     35572350                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002560                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002560                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002560                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002560                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88824.072864                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88824.072864                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73456.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73456.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88709.102244                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88709.102244                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88709.102244                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88709.102244                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               539.151526                       # Cycle average of tags in use
system.cpu1.icache.total_refs               647141437                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1196194.892791                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.151526                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          526                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021076                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842949                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.864025                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       124365                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         124365                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       124365                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          124365                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       124365                       # number of overall hits
system.cpu1.icache.overall_hits::total         124365                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2695028                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2695028                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2695028                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2695028                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2695028                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2695028                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       124382                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       124382                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       124382                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       124382                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       124382                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       124382                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000137                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000137                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158531.058824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158531.058824                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158531.058824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158531.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158531.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158531.058824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2373924                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2373924                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2373924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2373924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2373924                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2373924                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158261.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158261.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158261.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158261.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158261.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158261.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   516                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               151389675                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              196100.615285                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   132.076271                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   123.923729                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.515923                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.484077                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       177480                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         177480                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        35407                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         35407                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           83                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           82                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       212887                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          212887                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       212887                       # number of overall hits
system.cpu1.dcache.overall_hits::total         212887                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1780                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1780                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1780                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1780                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1780                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1780                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    181716882                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    181716882                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    181716882                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    181716882                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    181716882                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    181716882                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       179260                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       179260                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        35407                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        35407                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       214667                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       214667                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       214667                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       214667                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009930                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009930                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008292                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008292                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008292                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008292                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102088.135955                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102088.135955                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102088.135955                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102088.135955                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102088.135955                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102088.135955                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           79                       # number of writebacks
system.cpu1.dcache.writebacks::total               79                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1264                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1264                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1264                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1264                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1264                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1264                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          516                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          516                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     48908767                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     48908767                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     48908767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     48908767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     48908767                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     48908767                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002879                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002879                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002404                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002404                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002404                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002404                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94784.432171                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94784.432171                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94784.432171                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94784.432171                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94784.432171                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94784.432171                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               537.737102                       # Cycle average of tags in use
system.cpu2.icache.total_refs               647141412                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   538                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1202865.078067                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    11.737102                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          526                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.018809                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.842949                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.861758                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       124340                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         124340                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       124340                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          124340                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       124340                       # number of overall hits
system.cpu2.icache.overall_hits::total         124340                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2373814                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2373814                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2373814                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2373814                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2373814                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2373814                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       124354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       124354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       124354                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       124354                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       124354                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       124354                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000113                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000113                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000113                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 169558.142857                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 169558.142857                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 169558.142857                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 169558.142857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 169558.142857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 169558.142857                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2030719                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2030719                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2030719                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2030719                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2030719                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2030719                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000096                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000096                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000096                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000096                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 169226.583333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 169226.583333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 169226.583333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 169226.583333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 169226.583333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 169226.583333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   518                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               151389371                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   774                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              195593.502584                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   135.328821                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   120.671179                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.528628                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.471372                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       177176                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         177176                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        35407                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         35407                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           83                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       212583                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          212583                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       212583                       # number of overall hits
system.cpu2.dcache.overall_hits::total         212583                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1797                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1797                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1797                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1797                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1797                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1797                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    183419976                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    183419976                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    183419976                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    183419976                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    183419976                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    183419976                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       178973                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       178973                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        35407                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        35407                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       214380                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       214380                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       214380                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       214380                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010041                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010041                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008382                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008382                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008382                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008382                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102070.103506                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102070.103506                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102070.103506                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102070.103506                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102070.103506                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102070.103506                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           84                       # number of writebacks
system.cpu2.dcache.writebacks::total               84                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1279                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1279                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1279                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1279                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1279                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1279                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          518                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          518                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          518                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          518                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     49490265                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     49490265                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     49490265                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     49490265                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     49490265                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     49490265                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002894                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002894                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002416                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002416                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002416                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002416                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95541.052124                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95541.052124                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95541.052124                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95541.052124                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95541.052124                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95541.052124                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.981243                       # Cycle average of tags in use
system.cpu3.icache.total_refs               753891856                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1463867.681553                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.981243                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.028816                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.814073                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       120719                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         120719                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       120719                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          120719                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       120719                       # number of overall hits
system.cpu3.icache.overall_hits::total         120719                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           31                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           31                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           31                       # number of overall misses
system.cpu3.icache.overall_misses::total           31                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4951926                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4951926                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4951926                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4951926                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4951926                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4951926                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       120750                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       120750                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       120750                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       120750                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       120750                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       120750                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000257                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000257                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 159739.548387                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 159739.548387                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 159739.548387                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 159739.548387                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 159739.548387                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 159739.548387                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           25                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           25                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           25                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4129577                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4129577                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4129577                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4129577                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4129577                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4129577                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000207                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000207                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165183.080000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165183.080000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165183.080000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165183.080000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165183.080000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165183.080000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  1134                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               125626551                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1390                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              90378.813669                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   189.949160                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    66.050840                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.741989                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.258011                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        91295                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          91295                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        73379                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         73379                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          151                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          151                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          148                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       164674                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          164674                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       164674                       # number of overall hits
system.cpu3.dcache.overall_hits::total         164674                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2521                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2521                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          501                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          501                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         3022                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3022                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         3022                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3022                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    305228675                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    305228675                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     85608668                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     85608668                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    390837343                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    390837343                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    390837343                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    390837343                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        93816                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        93816                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        73880                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        73880                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       167696                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       167696                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       167696                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       167696                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.026872                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026872                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.006781                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006781                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.018021                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018021                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.018021                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.018021                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 121074.444665                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 121074.444665                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 170875.584830                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 170875.584830                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 129330.689279                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 129330.689279                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 129330.689279                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 129330.689279                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          576                       # number of writebacks
system.cpu3.dcache.writebacks::total              576                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1454                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1454                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          434                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          434                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1888                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1888                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1888                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1888                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         1067                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1067                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           67                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1134                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1134                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1134                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1134                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    110631496                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    110631496                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10283732                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10283732                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    120915228                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    120915228                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    120915228                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    120915228                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.011373                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011373                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000907                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000907                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.006762                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006762                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.006762                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006762                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 103684.626054                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103684.626054                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 153488.537313                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 153488.537313                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 106627.185185                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106627.185185                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 106627.185185                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106627.185185                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               467.010939                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753574723                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1560196.113872                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.010939                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019248                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.748415                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       125382                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         125382                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       125382                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          125382                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       125382                       # number of overall hits
system.cpu4.icache.overall_hits::total         125382                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.cpu4.icache.overall_misses::total           37                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5968479                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5968479                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5968479                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5968479                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5968479                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5968479                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       125419                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       125419                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       125419                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       125419                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       125419                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       125419                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000295                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000295                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 161310.243243                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 161310.243243                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 161310.243243                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 161310.243243                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 161310.243243                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 161310.243243                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4711056                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4711056                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4711056                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4711056                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4711056                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4711056                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       168252                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total       168252                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst       168252                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total       168252                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst       168252                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total       168252                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   391                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               109420156                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              169119.251932                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   141.362639                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   114.637361                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.552198                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.447802                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        98065                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          98065                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        71999                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         71999                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          182                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          176                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       170064                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          170064                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       170064                       # number of overall hits
system.cpu4.dcache.overall_hits::total         170064                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1001                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1001                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            7                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1008                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1008                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1008                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1008                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data     97634597                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     97634597                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       475113                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       475113                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data     98109710                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     98109710                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data     98109710                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     98109710                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        99066                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        99066                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        72006                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        72006                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       171072                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       171072                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       171072                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       171072                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010104                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010104                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000097                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005892                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005892                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005892                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005892                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 97537.059940                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 97537.059940                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 67873.285714                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 67873.285714                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 97331.061508                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 97331.061508                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 97331.061508                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 97331.061508                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           94                       # number of writebacks
system.cpu4.dcache.writebacks::total               94                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          612                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          612                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          617                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          617                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          617                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          617                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          389                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          391                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          391                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     34102182                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     34102182                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       128200                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       128200                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     34230382                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     34230382                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     34230382                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     34230382                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003927                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003927                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002286                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002286                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002286                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002286                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 87666.277635                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87666.277635                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 87545.734015                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 87545.734015                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 87545.734015                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 87545.734015                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               467.016532                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753574690                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1560196.045549                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.016532                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.019257                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.748424                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       125349                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         125349                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       125349                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          125349                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       125349                       # number of overall hits
system.cpu5.icache.overall_hits::total         125349                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.cpu5.icache.overall_misses::total           39                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6067967                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6067967                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6067967                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6067967                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6067967                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6067967                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       125388                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       125388                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       125388                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       125388                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       125388                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       125388                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000311                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000311                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 155588.897436                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 155588.897436                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 155588.897436                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 155588.897436                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 155588.897436                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 155588.897436                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4540318                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4540318                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4540318                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4540318                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4540318                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4540318                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 162154.214286                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 162154.214286                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 162154.214286                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 162154.214286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 162154.214286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 162154.214286                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   393                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               109420089                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   649                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              168597.979969                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   141.414416                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   114.585584                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.552400                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.447600                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        97982                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          97982                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        72014                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         72014                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          183                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          183                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          176                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       169996                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          169996                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       169996                       # number of overall hits
system.cpu5.dcache.overall_hits::total         169996                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          995                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          995                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           12                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1007                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1007                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1007                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1007                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data     98325840                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     98325840                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1110444                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1110444                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data     99436284                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     99436284                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data     99436284                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     99436284                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        98977                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        98977                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        72026                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        72026                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       171003                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       171003                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       171003                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       171003                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010053                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010053                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000167                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000167                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005889                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005889                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005889                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005889                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 98819.939698                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 98819.939698                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data        92537                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        92537                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 98745.068520                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 98745.068520                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 98745.068520                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 98745.068520                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           94                       # number of writebacks
system.cpu5.dcache.writebacks::total               94                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          605                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          605                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          614                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          614                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          614                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          614                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          390                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          393                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          393                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     34600962                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     34600962                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       218491                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       218491                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     34819453                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     34819453                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     34819453                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     34819453                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003940                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003940                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002298                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002298                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002298                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002298                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 88720.415385                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 88720.415385                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 72830.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72830.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 88599.117048                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 88599.117048                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 88599.117048                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 88599.117048                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               466.908309                       # Cycle average of tags in use
system.cpu6.icache.total_refs               753574722                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   482                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1563433.033195                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    11.908309                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019084                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.748250                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125381                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125381                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125381                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125381                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125381                       # number of overall hits
system.cpu6.icache.overall_hits::total         125381                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.cpu6.icache.overall_misses::total           35                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5721562                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5721562                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5721562                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5721562                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5721562                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5721562                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125416                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125416                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125416                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125416                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125416                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125416                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000279                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000279                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000279                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000279                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000279                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000279                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 163473.200000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 163473.200000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 163473.200000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 163473.200000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 163473.200000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 163473.200000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4640230                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4640230                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4640230                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4640230                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4640230                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4640230                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 171860.370370                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 171860.370370                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 171860.370370                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 171860.370370                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 171860.370370                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 171860.370370                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   391                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               109420306                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              169119.483771                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   141.340082                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   114.659918                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.552110                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.447890                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        98144                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          98144                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        72070                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         72070                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          182                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          176                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       170214                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          170214                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       170214                       # number of overall hits
system.cpu6.dcache.overall_hits::total         170214                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          995                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          995                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           12                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1007                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1007                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1007                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1007                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data     97314894                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     97314894                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1059752                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1059752                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data     98374646                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     98374646                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data     98374646                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     98374646                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        99139                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        99139                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        72082                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        72082                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       171221                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       171221                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       171221                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       171221                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010036                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010036                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000166                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000166                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005881                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005881                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005881                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005881                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 97803.913568                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 97803.913568                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 88312.666667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 88312.666667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97690.810328                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97690.810328                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97690.810328                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97690.810328                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           94                       # number of writebacks
system.cpu6.dcache.writebacks::total               94                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          607                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          607                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            9                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          616                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          616                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          616                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          616                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          388                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          391                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          391                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     33880018                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     33880018                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       212476                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       212476                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     34092494                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     34092494                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     34092494                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     34092494                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003914                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003914                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002284                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002284                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002284                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002284                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87319.634021                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87319.634021                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 70825.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 70825.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87193.079284                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87193.079284                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87193.079284                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87193.079284                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               499.313125                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750132838                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1482475.964427                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.313125                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.038963                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.800181                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       124874                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         124874                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       124874                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          124874                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       124874                       # number of overall hits
system.cpu7.icache.overall_hits::total         124874                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.cpu7.icache.overall_misses::total           39                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5649560                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5649560                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5649560                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5649560                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5649560                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5649560                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       124913                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       124913                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       124913                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       124913                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       124913                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       124913                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000312                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000312                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 144860.512821                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 144860.512821                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 144860.512821                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 144860.512821                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 144860.512821                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 144860.512821                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           31                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           31                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           31                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4694807                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4694807                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4694807                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4694807                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4694807                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4694807                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000248                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000248                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000248                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000248                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000248                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 151445.387097                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 151445.387097                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 151445.387097                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 151445.387097                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 151445.387097                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 151445.387097                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   402                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               113322592                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   658                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              172222.784195                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   143.348800                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   112.651200                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.559956                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.440044                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        84938                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          84938                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        70496                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         70496                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          171                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          170                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       155434                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          155434                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       155434                       # number of overall hits
system.cpu7.dcache.overall_hits::total         155434                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1245                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1245                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           18                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1263                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1263                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1263                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1263                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    130296322                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    130296322                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1357667                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1357667                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    131653989                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    131653989                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    131653989                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    131653989                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        86183                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        86183                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        70514                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        70514                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       156697                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       156697                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       156697                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       156697                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014446                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014446                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000255                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000255                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008060                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008060                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008060                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008060                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 104655.680321                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 104655.680321                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 75425.944444                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 75425.944444                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 104239.104513                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 104239.104513                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 104239.104513                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 104239.104513                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu7.dcache.writebacks::total               87                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          846                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          846                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           15                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          861                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          861                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          861                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          861                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          399                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          402                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          402                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     34568058                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     34568058                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       200399                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       200399                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     34768457                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     34768457                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     34768457                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     34768457                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004630                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004630                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002565                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002565                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002565                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002565                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 86636.736842                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 86636.736842                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66799.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66799.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 86488.699005                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 86488.699005                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 86488.699005                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 86488.699005                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
