/*
 * (c) Copyright 2019 Xilinx, Inc. All rights reserved.
 *
 * This file contains confidential and proprietary information
 * of Xilinx, Inc. and is protected under U.S. and
 * international copyright and other intellectual property
 * laws.
 *
 * DISCLAIMER
 * This disclaimer is not a license and does not grant any
 * rights to the materials distributed herewith. Except as
 * otherwise provided in a valid license issued to you by
 * Xilinx, and to the maximum extent permitted by applicable
 * law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
 * WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
 * AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
 * BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
 * INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
 * (2) Xilinx shall not be liable (whether in contract or tort,
 * including negligence, or under any other theory of
 * liability) for any loss or damage of any kind or nature
 * related to, arising under or in connection with these
 * materials, including for any direct, or any indirect,
 * special, incidental, or consequential loss or damage
 * (including loss of data, profits, goodwill, or any type of
 * loss or damage suffered as a result of any action brought
 * by a third party) even if such damage or loss was
 * reasonably foreseeable or Xilinx had been advised of the
 * possibility of the same.
 *
 * CRITICAL APPLICATIONS
 * Xilinx products are not designed or intended to be fail-
 * safe, or for use in any application requiring fail-safe
 * performance, such as life-support or safety devices or
 * systems, Class III medical devices, nuclear facilities,
 * applications related to the deployment of airbags, or any
 * other applications that could lead to death, personal
 * injury, or severe property or environmental damage
 * (individually and collectively, "Critical
 * Applications"). Customer assumes the sole risk and
 * liability of any use of Xilinx products in Critical
 * Applications, subject only to applicable laws and
 * regulations governing limitations on product liability.
 *
 * THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
 * PART OF THIS FILE AT ALL TIMES
 */
/**************************************************************************\
*//*! \file
** <L5_PRIVATE L5_SOURCE>
** \author gnb/sph
**  \brief Driver Command protocol for the Siena MC firmware
**   \date   2008/04/30
**    \cop  (c) Level 5 Networks Limited.
** </L5_PRIVATE>
*//*
\**************************************************************************/

/*! \cidoxg_firmware_mc_cmd */

/* This file is automatically generated. DO NOT EDIT IT. To make
 * changes, edit the .yml files under doc/mcdi/ and rebuild this file
 * with "make mcdi_headers". */

#ifndef _SIENA_MC_DRIVER_PCOL_PRIVATE_H
#define _SIENA_MC_DRIVER_PCOL_PRIVATE_H


/* MC_CMD_ERR_PRIV enum: Private MCDI error codes that should never be returned
 * by a NIC running production firmware. These are all in the reserved range
 * 0x2000 - 0x20ff
 */
/* enum: The inter-processor link is down */
#define          MC_CMD_ERR_PRIV_ENOIPCLINK 0x2000
/* enum: The voltage control loop is not stable */
#define          MC_CMD_ERR_PRIV_VCTRL_UNSTABLE 0x2001

/* DEVEL_PCIE_INTERFACE enum: From EF100 onwards, SFC products can have
 * multiple PCIe interfaces. There is a need to refer to interfaces explicitly
 * from drivers (for example, a management driver on one interface
 * administering a function on another interface). This enumeration provides
 * stable identifiers to all interfaces present on a product. Product
 * documentation will specify which interfaces exist and their associated
 * identifier. In general, drivers, should not assign special meanings to
 * specific values. Instead, behaviour should be determined by NIC
 * configuration, which will identify interfaces where appropriate.
 */
/* enum: Primary host interfaces. Typically (i.e. for all known SFC products)
 * the interface exposed on the edge connector (or form factor equivalent).
 */
#define          DEVEL_PCIE_INTERFACE_HOST_PRIMARY 0x1
/* enum: Riverhead and keystone products have a second PCIe interface to which
 * an on-NIC ARM module is expected to be connecte.
 */
#define          DEVEL_PCIE_INTERFACE_NIC_EMBEDDED 0x2
/* enum: For MCDI commands issued over a PCIe interface, this value is
 * translated into the interface over which the command was issued. Not
 * meaningful for other MCDI transports.
 */
#define          DEVEL_PCIE_INTERFACE_CALLER 0xffffffff

/* MAE_CT_VNI_MODE enum: Controls the layout of the VNI input to the conntrack
 * lookup.
 */
/* enum: The VNI input to the conntrack lookup will be zero. */
#define          MAE_CT_VNI_MODE_ZERO 0x0
/* enum: The VNI input to the conntrack lookup will be the VNI field from the
 * packet.
 */
#define          MAE_CT_VNI_MODE_VNI 0x1
/* enum: The VNI input to the conntrack lookup will be the outermost VLAN tag.
 */
#define          MAE_CT_VNI_MODE_1VLAN 0x2
/* enum: The VNI input to the conntrack lookup will be both VLAN tags. */
#define          MAE_CT_VNI_MODE_2VLAN 0x3

/* DICPU_TEST_MAGIC enum: Packets with a particular Ethertype are treated as
 * "magic packets" which trigger test code when the MAGIC_PKT_EN bit is set in
 * the TEST_CONTROL word. Magic packets are guaranteed to be filterable only by
 * destination MAC filters (without VLANs) as the tests that they trigger may
 * destroy other state normally used by traffic filtering. The test code to run
 * is selected by the source MAC address field; see DICPU_TEST_MAGIC_SRCMAC for
 * details.
 */
/* enum: Ethertype for magic DICPU test packets */
#define          DICPU_TEST_MAGIC_ETHERTYPE 0xc0de

/* DICPU_TEST_ID enum: DICPU test IDs in the second source MAC byte of magic
 * test packets.
 */
/* enum: Basic test of filling all registers with predictable values. Parameter
 * 1 = base, parameter 2 = step. The 48 registers in the dump ($0-$15, and the
 * 64 bytes of PSF as 32 16-bit values) are expected to be set so that register
 * N contains the value base + (N * step).
 */
#define          DICPU_TEST_ID_ALL_REGS_BASIC 0x1
/* enum: Like ALL_REGS_BASIC, but only sets correct values for some registers
 * in the instructions just before the mc_dump, to look for pipeline problems.
 */
#define          DICPU_TEST_ID_ALL_REGS_CHANGES_BEFORE 0x2
/* enum: Like ALL_REGS_BASIC, but modifies some registers in the instructions
 * just after the mc_dump, to look for pipeline problems.
 */
#define          DICPU_TEST_ID_ALL_REGS_CHANGES_AFTER 0x3
/* enum: Performs two dumps of all registers with the same fill pattern as
 * ALL_REGS_BASIC except for $0, modifying registers between the two in a way
 * that should detect instructions being skipped. $0 contains 1 for the first
 * dump and 2 for the second, so that the caller can confirm that they really
 * are two different dumps.
 */
#define          DICPU_TEST_ID_MOST_REGS_TWICE_CHANGES_BETWEEN 0x4
/* enum: Dumps all registers with the same fill pattern as ALL_REGS_BASIC
 * except for $0, with the mc_dump in the first instruction immediately after a
 * branch at the end of a short loop. $0 contains 0 (it is used as the loop
 * counter).
 */
#define          DICPU_TEST_ID_MOST_REGS_IN_BRANCH_SHADOW_1 0x5
/* enum: Dumps all registers with the same fill pattern as ALL_REGS_BASIC
 * except for $0, with the mc_dump in the second instruction immediately after
 * a branch at the end of a short loop. $0 contains 0 (it is used as the loop
 * counter).
 */
#define          DICPU_TEST_ID_MOST_REGS_IN_BRANCH_SHADOW_2 0x6
/* enum: Dumps all registers with the same fill pattern as ALL_REGS_BASIC
 * except for $0, with the mc_dump in the third instruction immediately after a
 * branch at the end of a short loop. $0 contains 0 (it is used as the loop
 * counter).
 */
#define          DICPU_TEST_ID_MOST_REGS_IN_BRANCH_SHADOW_3 0x7

/* SPHINX_QDMA_INTERRUPT_RING_SIZE enum: This should be kept up to date with
 * the `interrupt_ring_size` enum in doc/riverhead/ipc/sphinx_qdma.proto.
 */
#define          SPHINX_QDMA_INTERRUPT_RING_SIZE_4KB 0x0 /* enum */
#define          SPHINX_QDMA_INTERRUPT_RING_SIZE_8KB 0x1 /* enum */
#define          SPHINX_QDMA_INTERRUPT_RING_SIZE_12KB 0x2 /* enum */
#define          SPHINX_QDMA_INTERRUPT_RING_SIZE_16KB 0x3 /* enum */
#define          SPHINX_QDMA_INTERRUPT_RING_SIZE_20KB 0x4 /* enum */
#define          SPHINX_QDMA_INTERRUPT_RING_SIZE_24KB 0x5 /* enum */
#define          SPHINX_QDMA_INTERRUPT_RING_SIZE_28KB 0x6 /* enum */
#define          SPHINX_QDMA_INTERRUPT_RING_SIZE_32KB 0x7 /* enum */

/* SPHINX_QDMA_WRITEBACK_QUEUE_TRIGGER_MODE enum: This should be kept up to
 * date with the `writeback_queue_trigger_mode` enum in
 * doc/riverhead/ipc/sphinx_qdma.proto.
 */
#define          SPHINX_QDMA_WRITEBACK_QUEUE_TRIGGER_MODE_DISABLE 0x0 /* enum */
#define          SPHINX_QDMA_WRITEBACK_QUEUE_TRIGGER_MODE_ANY 0x1 /* enum */
#define          SPHINX_QDMA_WRITEBACK_QUEUE_TRIGGER_MODE_TIMER 0x2 /* enum */
#define          SPHINX_QDMA_WRITEBACK_QUEUE_TRIGGER_MODE_COUNTER 0x3 /* enum */
#define          SPHINX_QDMA_WRITEBACK_QUEUE_TRIGGER_MODE_COMBO 0x4 /* enum */
#define          SPHINX_QDMA_WRITEBACK_QUEUE_TRIGGER_MODE_USER 0x5 /* enum */

/* SPHINX_CAGE_CONTROL_GPIO enum: This should be kept up to date with the
 * `gpio` enum in doc/riverhead/ipc/sphinx_cage_control.proto.
 */
#define          SPHINX_CAGE_CONTROL_GPIO_SFP_RS0 0x0 /* enum */
#define          SPHINX_CAGE_CONTROL_GPIO_QSFP_MODSEL 0x0 /* enum */
#define          SPHINX_CAGE_CONTROL_GPIO_SFP_RS1 0x1 /* enum */
#define          SPHINX_CAGE_CONTROL_GPIO_QSFP_RESET 0x1 /* enum */
#define          SPHINX_CAGE_CONTROL_GPIO_SFP_TX_DISABLE 0x2 /* enum */
#define          SPHINX_CAGE_CONTROL_GPIO_QSFP_LPMODE 0x2 /* enum */
#define          SPHINX_CAGE_CONTROL_GPIO_SFP_MOD_ABS 0x3 /* enum */
#define          SPHINX_CAGE_CONTROL_GPIO_QSFP_MODPRS 0x3 /* enum */
#define          SPHINX_CAGE_CONTROL_GPIO_SFP_RX_LOS 0x4 /* enum */
#define          SPHINX_CAGE_CONTROL_GPIO_QSFP_INT 0x4 /* enum */
#define          SPHINX_CAGE_CONTROL_GPIO_SFP_TX_FAULT 0x5 /* enum */
#define          SPHINX_CAGE_CONTROL_GPIO_OVERCURRENT 0x6 /* enum */
#define          SPHINX_CAGE_CONTROL_GPIO_POWER 0x7 /* enum */

/* SPHINX_SENSOR_STATE enum: This should be kept up to date with the `state`
 * enum in doc/riverhead/ipc/sphinx_sensor.proto.
 */
#define          SPHINX_SENSOR_STATE_OK 0x0 /* enum */
#define          SPHINX_SENSOR_STATE_WARNING 0x1 /* enum */
#define          SPHINX_SENSOR_STATE_CRITICAL 0x2 /* enum */
#define          SPHINX_SENSOR_STATE_FATAL 0x3 /* enum */
#define          SPHINX_SENSOR_STATE_BROKEN 0x4 /* enum */
#define          SPHINX_SENSOR_STATE_NO_READING 0x5 /* enum */
#define          SPHINX_SENSOR_STATE_INIT_FAILED 0x6 /* enum */

/* SPHINX_SENSOR_TYPE enum: This should be kept up to date with the `type` enum
 * in doc/riverhead/ipc/sphinx_sensor.proto.
 */
#define          SPHINX_SENSOR_TYPE_VOLTAGE 0x0 /* enum */
#define          SPHINX_SENSOR_TYPE_CURRENT 0x1 /* enum */
#define          SPHINX_SENSOR_TYPE_POWER 0x2 /* enum */
#define          SPHINX_SENSOR_TYPE_TEMPERATURE 0x3 /* enum */
#define          SPHINX_SENSOR_TYPE_FAN 0x4 /* enum */


/***********************************/
/* MC_CMD_I2C_OP
 * Perform an I2C operation. The available operations map onto the I2C public
 * API
 */
#define MC_CMD_I2C_OP 0xe
#undef MC_CMD_0xe_PRIVILEGE_CTG

#define MC_CMD_0xe_PRIVILEGE_CTG SRIOV_CTG_INSECURE

/* MC_CMD_I2C_OP_IN msgrequest */
#define    MC_CMD_I2C_OP_IN_LENMIN 8
#define    MC_CMD_I2C_OP_IN_LENMAX 252
#define    MC_CMD_I2C_OP_IN_LENMAX_MCDI2 1020
#define    MC_CMD_I2C_OP_IN_LEN(num) (4+4*(num))
#define    MC_CMD_I2C_OP_IN_ARGS_NUM(len) (((len)-4)/4)
/* Operation code */
#define       MC_CMD_I2C_OP_IN_OP_OFST 0
#define       MC_CMD_I2C_OP_IN_OP_LEN 4
/* enum: Read one or more registers */
#define          MC_CMD_I2C_READ_REGS 0x1
/* enum: Write one or more registers */
#define          MC_CMD_I2C_WRITE_REGS 0x2
/* enum: Select the I2C */
#define          MC_CMD_I2C_SET_BUS 0x3
/* enum: Get the selected I2C bus number */
#define          MC_CMD_I2C_GET_BUS 0x4
/* enum: Probe a range of addresses */
#define          MC_CMD_I2C_PROBE_BUS 0x5
/* enum: Read one or more registers */
#define          MC_CMD_I2C_READ_REGS_ADDR16 0x6
/* enum: Write one or more registers */
#define          MC_CMD_I2C_WRITE_REGS_ADDR16 0x7
/* enum: Raw read from an I2C slave */
#define          MC_CMD_I2C_RAW_READ 0x8
/* enum: Raw write to an I2C slave */
#define          MC_CMD_I2C_RAW_WRITE 0x9
/* enum: Raw write/read to an I2C slave */
#define          MC_CMD_I2C_RAW_TRANSACTION 0xa
/* operation-specific arguments */
#define       MC_CMD_I2C_OP_IN_ARGS_OFST 4
#define       MC_CMD_I2C_OP_IN_ARGS_LEN 4
#define       MC_CMD_I2C_OP_IN_ARGS_MINNUM 1
#define       MC_CMD_I2C_OP_IN_ARGS_MAXNUM 62
#define       MC_CMD_I2C_OP_IN_ARGS_MAXNUM_MCDI2 254

/* MC_CMD_I2C_READ_REGS_IN msgrequest */
#define    MC_CMD_I2C_READ_REGS_IN_LEN 16
/* Operation code */
#define       MC_CMD_I2C_READ_REGS_IN_OP_OFST 0
#define       MC_CMD_I2C_READ_REGS_IN_OP_LEN 4
/* I2C Bus address */
#define       MC_CMD_I2C_READ_REGS_IN_ADDR_OFST 4
#define       MC_CMD_I2C_READ_REGS_IN_ADDR_LEN 4
/* Register offset */
#define       MC_CMD_I2C_READ_REGS_IN_OFFSET_OFST 8
#define       MC_CMD_I2C_READ_REGS_IN_OFFSET_LEN 4
/* Number of bytes to read */
#define       MC_CMD_I2C_READ_REGS_IN_NUM_OFST 12
#define       MC_CMD_I2C_READ_REGS_IN_NUM_LEN 4

/* MC_CMD_I2C_WRITE_REGS_IN msgrequest */
#define    MC_CMD_I2C_WRITE_REGS_IN_LENMIN 13
#define    MC_CMD_I2C_WRITE_REGS_IN_LENMAX 252
#define    MC_CMD_I2C_WRITE_REGS_IN_LENMAX_MCDI2 1020
#define    MC_CMD_I2C_WRITE_REGS_IN_LEN(num) (12+1*(num))
#define    MC_CMD_I2C_WRITE_REGS_IN_DATA_NUM(len) (((len)-12)/1)
/* Operation code */
#define       MC_CMD_I2C_WRITE_REGS_IN_OP_OFST 0
#define       MC_CMD_I2C_WRITE_REGS_IN_OP_LEN 4
/* I2C Bus address */
#define       MC_CMD_I2C_WRITE_REGS_IN_ADDR_OFST 4
#define       MC_CMD_I2C_WRITE_REGS_IN_ADDR_LEN 4
/* Register offset */
#define       MC_CMD_I2C_WRITE_REGS_IN_OFFSET_OFST 8
#define       MC_CMD_I2C_WRITE_REGS_IN_OFFSET_LEN 4
/* Bytes to write */
#define       MC_CMD_I2C_WRITE_REGS_IN_DATA_OFST 12
#define       MC_CMD_I2C_WRITE_REGS_IN_DATA_LEN 1
#define       MC_CMD_I2C_WRITE_REGS_IN_DATA_MINNUM 1
#define       MC_CMD_I2C_WRITE_REGS_IN_DATA_MAXNUM 240
#define       MC_CMD_I2C_WRITE_REGS_IN_DATA_MAXNUM_MCDI2 1008

/* MC_CMD_I2C_SET_BUS_IN msgrequest */
#define    MC_CMD_I2C_SET_BUS_IN_LEN 8
/* Operation code */
#define       MC_CMD_I2C_SET_BUS_IN_OP_OFST 0
#define       MC_CMD_I2C_SET_BUS_IN_OP_LEN 4
/* I2C Bus to select */
#define       MC_CMD_I2C_SET_BUS_IN_BUS_OFST 4
#define       MC_CMD_I2C_SET_BUS_IN_BUS_LEN 4

/* MC_CMD_I2C_GET_BUS_IN msgrequest */
#define    MC_CMD_I2C_GET_BUS_IN_LEN 4
/* Operation code */
#define       MC_CMD_I2C_GET_BUS_IN_OP_OFST 0
#define       MC_CMD_I2C_GET_BUS_IN_OP_LEN 4

/* MC_CMD_I2C_PROBE_BUS_IN msgrequest */
#define    MC_CMD_I2C_PROBE_BUS_IN_LEN 12
/* Operation code */
#define       MC_CMD_I2C_PROBE_BUS_IN_OP_OFST 0
#define       MC_CMD_I2C_PROBE_BUS_IN_OP_LEN 4
/* Start address. Probing will proceed to MIN(ADDR + 31, 127) */
#define       MC_CMD_I2C_PROBE_BUS_IN_ADDR_OFST 4
#define       MC_CMD_I2C_PROBE_BUS_IN_ADDR_LEN 4
/* The number of I2C addresses to probe, starting with ADDR. */
#define       MC_CMD_I2C_PROBE_BUS_IN_NUM_ADDRS_OFST 8
#define       MC_CMD_I2C_PROBE_BUS_IN_NUM_ADDRS_LEN 4

/* MC_CMD_I2C_RAW_READ_IN msgrequest */
#define    MC_CMD_I2C_RAW_READ_IN_LEN 12
/* Operation code */
#define       MC_CMD_I2C_RAW_READ_IN_OP_OFST 0
#define       MC_CMD_I2C_RAW_READ_IN_OP_LEN 4
/* I2C Bus address */
#define       MC_CMD_I2C_RAW_READ_IN_ADDR_OFST 4
#define       MC_CMD_I2C_RAW_READ_IN_ADDR_LEN 4
/* Number of bytes to read */
#define       MC_CMD_I2C_RAW_READ_IN_NUM_OFST 8
#define       MC_CMD_I2C_RAW_READ_IN_NUM_LEN 4

/* MC_CMD_I2C_RAW_WRITE_IN msgrequest */
#define    MC_CMD_I2C_RAW_WRITE_IN_LENMIN 13
#define    MC_CMD_I2C_RAW_WRITE_IN_LENMAX 252
#define    MC_CMD_I2C_RAW_WRITE_IN_LENMAX_MCDI2 1020
#define    MC_CMD_I2C_RAW_WRITE_IN_LEN(num) (12+1*(num))
#define    MC_CMD_I2C_RAW_WRITE_IN_DATA_NUM(len) (((len)-12)/1)
/* Operation code */
#define       MC_CMD_I2C_RAW_WRITE_IN_OP_OFST 0
#define       MC_CMD_I2C_RAW_WRITE_IN_OP_LEN 4
/* I2C Bus address */
#define       MC_CMD_I2C_RAW_WRITE_IN_ADDR_OFST 4
#define       MC_CMD_I2C_RAW_WRITE_IN_ADDR_LEN 4
/* Number of bytes to write */
#define       MC_CMD_I2C_RAW_WRITE_IN_NUM_OFST 8
#define       MC_CMD_I2C_RAW_WRITE_IN_NUM_LEN 4
/* Bytes to write */
#define       MC_CMD_I2C_RAW_WRITE_IN_DATA_OFST 12
#define       MC_CMD_I2C_RAW_WRITE_IN_DATA_LEN 1
#define       MC_CMD_I2C_RAW_WRITE_IN_DATA_MINNUM 1
#define       MC_CMD_I2C_RAW_WRITE_IN_DATA_MAXNUM 240
#define       MC_CMD_I2C_RAW_WRITE_IN_DATA_MAXNUM_MCDI2 1008

/* MC_CMD_I2C_RAW_TRANSACTION_IN msgrequest */
#define    MC_CMD_I2C_RAW_TRANSACTION_IN_LENMIN 17
#define    MC_CMD_I2C_RAW_TRANSACTION_IN_LENMAX 252
#define    MC_CMD_I2C_RAW_TRANSACTION_IN_LENMAX_MCDI2 1020
#define    MC_CMD_I2C_RAW_TRANSACTION_IN_LEN(num) (16+1*(num))
#define    MC_CMD_I2C_RAW_TRANSACTION_IN_DATA_NUM(len) (((len)-16)/1)
/* Operation code */
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_OP_OFST 0
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_OP_LEN 4
/* I2C Bus address */
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_ADDR_OFST 4
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_ADDR_LEN 4
/* Number of bytes to write */
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_NUM_WRITE_BYTES_OFST 8
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_NUM_WRITE_BYTES_LEN 4
/* Number of bytes to read */
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_NUM_READ_BYTES_OFST 12
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_NUM_READ_BYTES_LEN 4
/* Bytes to write */
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_DATA_OFST 16
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_DATA_LEN 1
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_DATA_MINNUM 1
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_DATA_MAXNUM 236
#define       MC_CMD_I2C_RAW_TRANSACTION_IN_DATA_MAXNUM_MCDI2 1004

/* MC_CMD_I2C_OP_OUT msgresponse */
#define    MC_CMD_I2C_OP_OUT_LENMIN 0
#define    MC_CMD_I2C_OP_OUT_LENMAX 252
#define    MC_CMD_I2C_OP_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_I2C_OP_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_I2C_OP_OUT_RESULT_NUM(len) (((len)-0)/4)
/* generic response */
#define       MC_CMD_I2C_OP_OUT_RESULT_OFST 0
#define       MC_CMD_I2C_OP_OUT_RESULT_LEN 4
#define       MC_CMD_I2C_OP_OUT_RESULT_MINNUM 0
#define       MC_CMD_I2C_OP_OUT_RESULT_MAXNUM 63
#define       MC_CMD_I2C_OP_OUT_RESULT_MAXNUM_MCDI2 255

/* MC_CMD_I2C_READ_REGS_OUT msgresponse */
#define    MC_CMD_I2C_READ_REGS_OUT_LENMIN 1
#define    MC_CMD_I2C_READ_REGS_OUT_LENMAX 252
#define    MC_CMD_I2C_READ_REGS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_I2C_READ_REGS_OUT_LEN(num) (0+1*(num))
#define    MC_CMD_I2C_READ_REGS_OUT_DATA_NUM(len) (((len)-0)/1)
/* returned data */
#define       MC_CMD_I2C_READ_REGS_OUT_DATA_OFST 0
#define       MC_CMD_I2C_READ_REGS_OUT_DATA_LEN 1
#define       MC_CMD_I2C_READ_REGS_OUT_DATA_MINNUM 1
#define       MC_CMD_I2C_READ_REGS_OUT_DATA_MAXNUM 252
#define       MC_CMD_I2C_READ_REGS_OUT_DATA_MAXNUM_MCDI2 1020

/* MC_CMD_I2C_WRITE_REGS_OUT msgresponse */
#define    MC_CMD_I2C_WRITE_REGS_OUT_LEN 0

/* MC_CMD_I2C_SET_BUS_OUT msgresponse */
#define    MC_CMD_I2C_SET_BUS_OUT_LEN 0

/* MC_CMD_I2C_GET_BUS_OUT msgresponse */
#define    MC_CMD_I2C_GET_BUS_OUT_LEN 4
/* the currently selected bus */
#define       MC_CMD_I2C_GET_BUS_OUT_CURRENT_BUS_OFST 0
#define       MC_CMD_I2C_GET_BUS_OUT_CURRENT_BUS_LEN 4

/* MC_CMD_I2C_PROBE_BUS_OUT msgresponse */
#define    MC_CMD_I2C_PROBE_BUS_OUT_LEN 4
/* bitmap of addresses in the specified ranged that got a response */
#define       MC_CMD_I2C_PROBE_BUS_OUT_DEVICES_OFST 0
#define       MC_CMD_I2C_PROBE_BUS_OUT_DEVICES_LEN 4

/* MC_CMD_I2C_RAW_READ_OUT msgresponse */
#define    MC_CMD_I2C_RAW_READ_OUT_LENMIN 1
#define    MC_CMD_I2C_RAW_READ_OUT_LENMAX 252
#define    MC_CMD_I2C_RAW_READ_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_I2C_RAW_READ_OUT_LEN(num) (0+1*(num))
#define    MC_CMD_I2C_RAW_READ_OUT_DATA_NUM(len) (((len)-0)/1)
/* returned data */
#define       MC_CMD_I2C_RAW_READ_OUT_DATA_OFST 0
#define       MC_CMD_I2C_RAW_READ_OUT_DATA_LEN 1
#define       MC_CMD_I2C_RAW_READ_OUT_DATA_MINNUM 1
#define       MC_CMD_I2C_RAW_READ_OUT_DATA_MAXNUM 252
#define       MC_CMD_I2C_RAW_READ_OUT_DATA_MAXNUM_MCDI2 1020

/* MC_CMD_I2C_RAW_WRITE_OUT msgresponse */
#define    MC_CMD_I2C_RAW_WRITE_OUT_LEN 0

/* MC_CMD_I2C_RAW_TRANSACTION_OUT msgresponse */
#define    MC_CMD_I2C_RAW_TRANSACTION_OUT_LENMIN 1
#define    MC_CMD_I2C_RAW_TRANSACTION_OUT_LENMAX 252
#define    MC_CMD_I2C_RAW_TRANSACTION_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_I2C_RAW_TRANSACTION_OUT_LEN(num) (0+1*(num))
#define    MC_CMD_I2C_RAW_TRANSACTION_OUT_DATA_NUM(len) (((len)-0)/1)
/* returned data */
#define       MC_CMD_I2C_RAW_TRANSACTION_OUT_DATA_OFST 0
#define       MC_CMD_I2C_RAW_TRANSACTION_OUT_DATA_LEN 1
#define       MC_CMD_I2C_RAW_TRANSACTION_OUT_DATA_MINNUM 1
#define       MC_CMD_I2C_RAW_TRANSACTION_OUT_DATA_MAXNUM 252
#define       MC_CMD_I2C_RAW_TRANSACTION_OUT_DATA_MAXNUM_MCDI2 1020


/***********************************/
/* MC_CMD_DBI_READ
 * Read DBI register(s); deprecated; see see MC_CMD_DBI_READX
 */
#define MC_CMD_DBI_READ 0x13
#undef MC_CMD_0x13_PRIVILEGE_CTG

#define MC_CMD_0x13_PRIVILEGE_CTG SRIOV_CTG_INSECURE

/* MC_CMD_DBI_READ_IN msgrequest */
#define    MC_CMD_DBI_READ_IN_LENMIN 4
#define    MC_CMD_DBI_READ_IN_LENMAX 252
#define    MC_CMD_DBI_READ_IN_LENMAX_MCDI2 1020
#define    MC_CMD_DBI_READ_IN_LEN(num) (0+4*(num))
#define    MC_CMD_DBI_READ_IN_ADDRESS_NUM(len) (((len)-0)/4)
#define       MC_CMD_DBI_READ_IN_ADDRESS_OFST 0
#define       MC_CMD_DBI_READ_IN_ADDRESS_LEN 4
#define       MC_CMD_DBI_READ_IN_ADDRESS_MINNUM 1
#define       MC_CMD_DBI_READ_IN_ADDRESS_MAXNUM 63
#define       MC_CMD_DBI_READ_IN_ADDRESS_MAXNUM_MCDI2 255

/* MC_CMD_DBI_READ_OUT msgresponse */
#define    MC_CMD_DBI_READ_OUT_LENMIN 4
#define    MC_CMD_DBI_READ_OUT_LENMAX 252
#define    MC_CMD_DBI_READ_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_DBI_READ_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_DBI_READ_OUT_VALUE_NUM(len) (((len)-0)/4)
#define       MC_CMD_DBI_READ_OUT_VALUE_OFST 0
#define       MC_CMD_DBI_READ_OUT_VALUE_LEN 4
#define       MC_CMD_DBI_READ_OUT_VALUE_MINNUM 1
#define       MC_CMD_DBI_READ_OUT_VALUE_MAXNUM 63
#define       MC_CMD_DBI_READ_OUT_VALUE_MAXNUM_MCDI2 255


/***********************************/
/* MC_CMD_NCSI_PROD
 * Trigger an NC-SI event (and possibly an AEN in response)
 */
#define MC_CMD_NCSI_PROD 0x1d
#undef MC_CMD_0x1d_PRIVILEGE_CTG

#define MC_CMD_0x1d_PRIVILEGE_CTG SRIOV_CTG_INSECURE

/* MC_CMD_NCSI_PROD_IN msgrequest */
#define    MC_CMD_NCSI_PROD_IN_LEN 4
/* events */
#define       MC_CMD_NCSI_PROD_IN_EVENTS_OFST 0
#define       MC_CMD_NCSI_PROD_IN_EVENTS_LEN 4
/* enum: Link change. */
#define          MC_CMD_NCSI_PROD_LINKCHANGE 0x0
/* enum: Reset. */
#define          MC_CMD_NCSI_PROD_RESET 0x1
/* enum: Driver Attach. */
#define          MC_CMD_NCSI_PROD_DRVATTACH 0x2
/* enum: Send a series of packets to the RMII interface and expect them to be
 * looped back
 */
#define          MC_CMD_NCSI_PROD_RMII_LOOPBACK 0x3
#define        MC_CMD_NCSI_PROD_IN_LINKCHANGE_OFST 0
#define        MC_CMD_NCSI_PROD_IN_LINKCHANGE_LBN 0
#define        MC_CMD_NCSI_PROD_IN_LINKCHANGE_WIDTH 1
#define        MC_CMD_NCSI_PROD_IN_RESET_OFST 0
#define        MC_CMD_NCSI_PROD_IN_RESET_LBN 1
#define        MC_CMD_NCSI_PROD_IN_RESET_WIDTH 1
#define        MC_CMD_NCSI_PROD_IN_DRVATTACH_OFST 0
#define        MC_CMD_NCSI_PROD_IN_DRVATTACH_LBN 2
#define        MC_CMD_NCSI_PROD_IN_DRVATTACH_WIDTH 1
#define        MC_CMD_NCSI_PROD_IN_RMII_LOOPBACK_OFST 0
#define        MC_CMD_NCSI_PROD_IN_RMII_LOOPBACK_LBN 3
#define        MC_CMD_NCSI_PROD_IN_RMII_LOOPBACK_WIDTH 1

/* MC_CMD_NCSI_PROD_OUT msgresponse */
#define    MC_CMD_NCSI_PROD_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL
 * Reserved for development.
 */
#define MC_CMD_DEVEL 0x1e
#undef MC_CMD_0x1e_PRIVILEGE_CTG

#define MC_CMD_0x1e_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_IN msgrequest */
#define    MC_CMD_DEVEL_IN_LEN 16
#define       MC_CMD_DEVEL_IN_ARG0_OFST 0
#define       MC_CMD_DEVEL_IN_ARG0_LEN 4
#define       MC_CMD_DEVEL_IN_ARG1_OFST 4
#define       MC_CMD_DEVEL_IN_ARG1_LEN 4
#define       MC_CMD_DEVEL_IN_ARG2_OFST 8
#define       MC_CMD_DEVEL_IN_ARG2_LEN 4
#define       MC_CMD_DEVEL_IN_ARG3_OFST 12
#define       MC_CMD_DEVEL_IN_ARG3_LEN 4

/* MC_CMD_DEVEL_OUT msgresponse */
#define    MC_CMD_DEVEL_OUT_LEN 16
#define       MC_CMD_DEVEL_OUT_RET0_OFST 0
#define       MC_CMD_DEVEL_OUT_RET0_LEN 4
#define       MC_CMD_DEVEL_OUT_RET1_OFST 4
#define       MC_CMD_DEVEL_OUT_RET1_LEN 4
#define       MC_CMD_DEVEL_OUT_RET2_OFST 8
#define       MC_CMD_DEVEL_OUT_RET2_LEN 4
#define       MC_CMD_DEVEL_OUT_RET3_OFST 12
#define       MC_CMD_DEVEL_OUT_RET3_LEN 4


/***********************************/
/* MC_CMD_TEST_HACK
 * Change bits of network port state for test purposes in ways that would never
 * be useful in normal operation and so need a special command to change.
 */
#define MC_CMD_TEST_HACK 0x2f

/* MC_CMD_TEST_HACK_IN msgrequest */
#define    MC_CMD_TEST_HACK_IN_LEN 8
#define       MC_CMD_TEST_HACK_IN_TXPAD_OFST 0
#define       MC_CMD_TEST_HACK_IN_TXPAD_LEN 4
/* enum: Let the MC manage things */
#define          MC_CMD_TEST_HACK_IN_TXPAD_AUTO 0x0
/* enum: Force on */
#define          MC_CMD_TEST_HACK_IN_TXPAD_ON 0x1
/* enum: Force off */
#define          MC_CMD_TEST_HACK_IN_TXPAD_OFF 0x2
/* Takes a value in bits */
#define       MC_CMD_TEST_HACK_IN_IPG_OFST 4
#define       MC_CMD_TEST_HACK_IN_IPG_LEN 4
/* enum: The MC picks the value */
#define          MC_CMD_TEST_HACK_IN_IPG_AUTO 0x0

/* MC_CMD_TEST_HACK_OUT msgresponse */
#define    MC_CMD_TEST_HACK_OUT_LEN 0


/***********************************/
/* MC_CMD_DEBUG_LOG
 * Null request/response command (debug). - sequence number is always zero -
 * only supported on the UART interface (the same set of bytes is delivered as
 * an event over PCI)
 */
#define MC_CMD_DEBUG_LOG 0x40

/* MC_CMD_DEBUG_LOG_IN msgrequest */
#define    MC_CMD_DEBUG_LOG_IN_LEN 0

/* MC_CMD_DEBUG_LOG_OUT msgresponse */
#define    MC_CMD_DEBUG_LOG_OUT_LEN 0


/***********************************/
/* MC_CMD_PIC
 * Test communications with the PIC microcontroller
 */
#define MC_CMD_PIC 0x53

/* MC_CMD_PIC_IN msgrequest */
#define    MC_CMD_PIC_IN_LEN 4
/* Operation code */
#define       MC_CMD_PIC_IN_OP_OFST 0
#define       MC_CMD_PIC_IN_OP_LEN 4
/* enum: Return the number of PIC devices on NIC */
#define          MC_CMD_PIC_GET_NUM_DEVICES 0x1
/* enum: Read the PIC type and device ID */
#define          MC_CMD_PIC_GET_DEVICE 0x2
/* enum: Read the PIC configuration space */
#define          MC_CMD_PIC_READ_CONFIG 0x3
/* enum: Read the PIC program memory */
#define          MC_CMD_PIC_READ_MEMORY 0x4

/* MC_CMD_PIC_IN_GET_NUM_DEVICES msgrequest */
#define    MC_CMD_PIC_IN_GET_NUM_DEVICES_LEN 0

/* MC_CMD_PIC_IN_GET_DEVICE msgrequest */
#define    MC_CMD_PIC_IN_GET_DEVICE_LEN 8
#define       MC_CMD_PIC_IN_GET_DEVICE_OP_OFST 0
#define       MC_CMD_PIC_IN_GET_DEVICE_OP_LEN 4
/* Instance of the PIC, numbered from 0 */
#define       MC_CMD_PIC_IN_GET_DEVICE_INSTANCE_OFST 4
#define       MC_CMD_PIC_IN_GET_DEVICE_INSTANCE_LEN 4

/* MC_CMD_PIC_IN_READ_CONFIG msgrequest */
#define    MC_CMD_PIC_IN_READ_CONFIG_LEN 12
#define       MC_CMD_PIC_IN_READ_CONFIG_OP_OFST 0
#define       MC_CMD_PIC_IN_READ_CONFIG_OP_LEN 4
/* Instance of the PIC, numbered from 0 */
#define       MC_CMD_PIC_IN_READ_CONFIG_INSTANCE_OFST 4
#define       MC_CMD_PIC_IN_READ_CONFIG_INSTANCE_LEN 4
/* Number of 16bit words of configuration space to read */
#define       MC_CMD_PIC_IN_READ_CONFIG_NUM_WORDS_OFST 8
#define       MC_CMD_PIC_IN_READ_CONFIG_NUM_WORDS_LEN 4

/* MC_CMD_PIC_IN_READ_MEMORY msgrequest */
#define    MC_CMD_PIC_IN_READ_MEMORY_LEN 16
#define       MC_CMD_PIC_IN_READ_MEMORY_OP_OFST 0
#define       MC_CMD_PIC_IN_READ_MEMORY_OP_LEN 4
/* Instance of the PIC, numbered from 0 */
#define       MC_CMD_PIC_IN_READ_MEMORY_INSTANCE_OFST 4
#define       MC_CMD_PIC_IN_READ_MEMORY_INSTANCE_LEN 4
/* 16bit word start address for read */
#define       MC_CMD_PIC_IN_READ_MEMORY_ADDRESS_OFST 8
#define       MC_CMD_PIC_IN_READ_MEMORY_ADDRESS_LEN 4
/* Number of 16bit words of program memory to read */
#define       MC_CMD_PIC_IN_READ_MEMORY_NUM_WORDS_OFST 12
#define       MC_CMD_PIC_IN_READ_MEMORY_NUM_WORDS_LEN 4

/* MC_CMD_PIC_OUT_GET_NUM_DEVICES msgresponse */
#define    MC_CMD_PIC_OUT_GET_NUM_DEVICES_LEN 4
/* Number of PIC device present on NIC */
#define       MC_CMD_PIC_OUT_GET_NUM_DEVICES_NUM_DEVICES_OFST 0
#define       MC_CMD_PIC_OUT_GET_NUM_DEVICES_NUM_DEVICES_LEN 4

/* MC_CMD_PIC_OUT_GET_DEVICE msgresponse */
#define    MC_CMD_PIC_OUT_GET_DEVICE_LEN 8
/* PIC type */
#define       MC_CMD_PIC_OUT_GET_DEVICE_TYPE_OFST 0
#define       MC_CMD_PIC_OUT_GET_DEVICE_TYPE_LEN 4
/* enum: PIC family 16LF150X */
#define          MC_CMD_PIC_OUT_GET_DEVICE_TYPE_16LF150X 0x1
/* PIC device ID */
#define       MC_CMD_PIC_OUT_GET_DEVICE_ID_OFST 4
#define       MC_CMD_PIC_OUT_GET_DEVICE_ID_LEN 4

/* MC_CMD_PIC_OUT_READ_CONFIG msgresponse */
#define    MC_CMD_PIC_OUT_READ_CONFIG_LENMIN 2
#define    MC_CMD_PIC_OUT_READ_CONFIG_LENMAX 252
#define    MC_CMD_PIC_OUT_READ_CONFIG_LENMAX_MCDI2 1020
#define    MC_CMD_PIC_OUT_READ_CONFIG_LEN(num) (0+2*(num))
#define    MC_CMD_PIC_OUT_READ_CONFIG_BUFFER_NUM(len) (((len)-0)/2)
/* PIC configuration space */
#define       MC_CMD_PIC_OUT_READ_CONFIG_BUFFER_OFST 0
#define       MC_CMD_PIC_OUT_READ_CONFIG_BUFFER_LEN 2
#define       MC_CMD_PIC_OUT_READ_CONFIG_BUFFER_MINNUM 1
#define       MC_CMD_PIC_OUT_READ_CONFIG_BUFFER_MAXNUM 126
#define       MC_CMD_PIC_OUT_READ_CONFIG_BUFFER_MAXNUM_MCDI2 510

/* MC_CMD_PIC_OUT_READ_MEMORY msgresponse */
#define    MC_CMD_PIC_OUT_READ_MEMORY_LENMIN 2
#define    MC_CMD_PIC_OUT_READ_MEMORY_LENMAX 252
#define    MC_CMD_PIC_OUT_READ_MEMORY_LENMAX_MCDI2 1020
#define    MC_CMD_PIC_OUT_READ_MEMORY_LEN(num) (0+2*(num))
#define    MC_CMD_PIC_OUT_READ_MEMORY_BUFFER_NUM(len) (((len)-0)/2)
/* PIC program memory */
#define       MC_CMD_PIC_OUT_READ_MEMORY_BUFFER_OFST 0
#define       MC_CMD_PIC_OUT_READ_MEMORY_BUFFER_LEN 2
#define       MC_CMD_PIC_OUT_READ_MEMORY_BUFFER_MINNUM 1
#define       MC_CMD_PIC_OUT_READ_MEMORY_BUFFER_MAXNUM 126
#define       MC_CMD_PIC_OUT_READ_MEMORY_BUFFER_MAXNUM_MCDI2 510


/***********************************/
/* MC_CMD_ROMBIST
 * Multiplexed MCDI call for ROM BIST operations (only valid in boot ROM)
 */
#define MC_CMD_ROMBIST 0x10e
#undef MC_CMD_0x10e_PRIVILEGE_CTG

#define MC_CMD_0x10e_PRIVILEGE_CTG SRIOV_CTG_INSECURE

/* MC_CMD_ROMBIST_IN msgrequest */
#define    MC_CMD_ROMBIST_IN_LENMIN 4
#define    MC_CMD_ROMBIST_IN_LENMAX 252
#define    MC_CMD_ROMBIST_IN_LENMAX_MCDI2 1020
#define    MC_CMD_ROMBIST_IN_LEN(num) (4+4*(num))
#define    MC_CMD_ROMBIST_IN_ROMBIST_ARGS_NUM(len) (((len)-4)/4)
/* identifies the BIST operation */
#define       MC_CMD_ROMBIST_IN_ROMBIST_OP_OFST 0
#define       MC_CMD_ROMBIST_IN_ROMBIST_OP_LEN 4
/* enum: Setup logging */
#define          MC_CMD_ROMBIST_IN_ROMBIST_LOG_SETUP 0x0
/* enum: Read BIST log */
#define          MC_CMD_ROMBIST_IN_ROMBIST_LOG_READ 0x1
/* enum: Setup DUT clocks */
#define          MC_CMD_ROMBIST_IN_ROMBIST_SET_CLOCKS 0x2
/* enum: Tune KR equalization settings for external loopback */
#define          MC_CMD_ROMBIST_IN_ROMBIST_SET_KR_EQ 0x3
/* enum: Tune PCIe equalization settings for external loopback */
#define          MC_CMD_ROMBIST_IN_ROMBIST_SET_PCIE_EQ 0x4
/* enum: Run parametrized BIST test */
#define          MC_CMD_ROMBIST_IN_ROMBIST_RUN 0x5
/* enum: Run canned BIST Test */
#define          MC_CMD_ROMBIST_IN_ROMBIST_RUN_BIST 0x6
/* enum: Run burn-in test */
#define          MC_CMD_ROMBIST_IN_ROMBIST_RUN_BURNIN 0x7
/* arguments specific to the operation */
#define       MC_CMD_ROMBIST_IN_ROMBIST_ARGS_OFST 4
#define       MC_CMD_ROMBIST_IN_ROMBIST_ARGS_LEN 4
#define       MC_CMD_ROMBIST_IN_ROMBIST_ARGS_MINNUM 0
#define       MC_CMD_ROMBIST_IN_ROMBIST_ARGS_MAXNUM 62
#define       MC_CMD_ROMBIST_IN_ROMBIST_ARGS_MAXNUM_MCDI2 254

/* MC_CMD_ROMBIST_OUT msgresponse */
#define    MC_CMD_ROMBIST_OUT_LEN 0

/* MC_CMD_ROMBIST_LOG_SETUP_IN msgrequest: Setup logging */
#define    MC_CMD_ROMBIST_LOG_SETUP_IN_LEN 12
/* identifies the BIST operation */
#define       MC_CMD_ROMBIST_LOG_SETUP_IN_ROMBIST_OP_OFST 0
#define       MC_CMD_ROMBIST_LOG_SETUP_IN_ROMBIST_OP_LEN 4
#define       MC_CMD_ROMBIST_LOG_SETUP_IN_FLAGS_OFST 4
#define       MC_CMD_ROMBIST_LOG_SETUP_IN_FLAGS_LEN 4
#define        MC_CMD_ROMBIST_LOG_SETUP_IN_DMEM_OFST 4
#define        MC_CMD_ROMBIST_LOG_SETUP_IN_DMEM_LBN 0
#define        MC_CMD_ROMBIST_LOG_SETUP_IN_DMEM_WIDTH 1
#define        MC_CMD_ROMBIST_LOG_SETUP_IN_UART_OFST 4
#define        MC_CMD_ROMBIST_LOG_SETUP_IN_UART_LBN 1
#define        MC_CMD_ROMBIST_LOG_SETUP_IN_UART_WIDTH 1
#define        MC_CMD_ROMBIST_LOG_SETUP_IN_CLEAR_OFST 4
#define        MC_CMD_ROMBIST_LOG_SETUP_IN_CLEAR_LBN 2
#define        MC_CMD_ROMBIST_LOG_SETUP_IN_CLEAR_WIDTH 1
/* Log level */
#define       MC_CMD_ROMBIST_LOG_SETUP_IN_LEVEL_OFST 8
#define       MC_CMD_ROMBIST_LOG_SETUP_IN_LEVEL_LEN 4
#define          MC_CMD_ROMBIST_LOG_SETUP_IN_LOG_ERR 0x0 /* enum */
#define          MC_CMD_ROMBIST_LOG_SETUP_IN_LOG_WARN 0x1 /* enum */
#define          MC_CMD_ROMBIST_LOG_SETUP_IN_LOG_INFO 0x2 /* enum */
#define          MC_CMD_ROMBIST_LOG_SETUP_IN_LOG_DBG 0x3 /* enum */

/* MC_CMD_ROMBIST_LOG_SETUP_OUT msgresponse */
#define    MC_CMD_ROMBIST_LOG_SETUP_OUT_LEN 0

/* MC_CMD_ROMBIST_LOG_READ_IN msgrequest: Read BIST log */
#define    MC_CMD_ROMBIST_LOG_READ_IN_LEN 8
/* identifies the BIST operation */
#define       MC_CMD_ROMBIST_LOG_READ_IN_ROMBIST_OP_OFST 0
#define       MC_CMD_ROMBIST_LOG_READ_IN_ROMBIST_OP_LEN 4
/* Offset to start reading from */
#define       MC_CMD_ROMBIST_LOG_READ_IN_OFFSET_OFST 4
#define       MC_CMD_ROMBIST_LOG_READ_IN_OFFSET_LEN 4

/* MC_CMD_ROMBIST_LOG_READ_OUT msgresponse */
#define    MC_CMD_ROMBIST_LOG_READ_OUT_LENMIN 0
#define    MC_CMD_ROMBIST_LOG_READ_OUT_LENMAX 252
#define    MC_CMD_ROMBIST_LOG_READ_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_ROMBIST_LOG_READ_OUT_LEN(num) (0+1*(num))
#define    MC_CMD_ROMBIST_LOG_READ_OUT_DATA_NUM(len) (((len)-0)/1)
/* Log data (zero length, if no more data left) */
#define       MC_CMD_ROMBIST_LOG_READ_OUT_DATA_OFST 0
#define       MC_CMD_ROMBIST_LOG_READ_OUT_DATA_LEN 1
#define       MC_CMD_ROMBIST_LOG_READ_OUT_DATA_MINNUM 0
#define       MC_CMD_ROMBIST_LOG_READ_OUT_DATA_MAXNUM 252
#define       MC_CMD_ROMBIST_LOG_READ_OUT_DATA_MAXNUM_MCDI2 1020

/* MC_CMD_ROMBIST_SET_CLOCKS_IN msgrequest: Set DUT clocks (similar to
 * MC_CMD_SET_CLOCKS but takes selector values, such that non-standard clocks,
 * like XTAL or TCKREFIN can be selected)
 */
#define    MC_CMD_ROMBIST_SET_CLOCKS_IN_LEN 28
/* identifies the BIST operation */
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_ROMBIST_OP_OFST 0
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_ROMBIST_OP_LEN 4
/* Requested MC clock selector */
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_MC_CLK_SEL_OFST 4
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_MC_CLK_SEL_LEN 4
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_MC_CLOCK_SEL_312 0x0 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_MC_CLOCK_SEL_384 0x1 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_MC_CLOCK_SEL_555 0x2 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_MC_CLOCK_SEL_500 0x3 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_MC_CLOCK_SEL_454 0x4 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_MC_CLOCK_SEL_333 0x5 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_MC_CLOCK_SEL_XTAL 0x6 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_MC_CLOCK_SEL_TEST 0x7 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_MC_CLOCK_SEL_DONT_CHANGE 0xff /* enum */
/* Requested SYS clock selector */
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLK_SEL_OFST 8
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLK_SEL_LEN 4
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_1000 0x0 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_952 0x1 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_909 0x2 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_869 0x3 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_833 0x4 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_800 0x5 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_769 0x6 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_740 0x7 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_714 0x8 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_666 0x9 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_625 0xa /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_588 0xb /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_555 0xc /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_526 0xd /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_500 0xe /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_454 0xf /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_TEST 0x10 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_CKREF 0x11 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_XTAL 0x12 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_SYS_CLOCK_SEL_DONT_CHANGE 0xff /* enum */
/* Requested RMON clock selector */
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLK_SEL_OFST 12
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLK_SEL_LEN 4
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_1000 0x0 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_952 0x1 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_909 0x2 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_869 0x3 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_833 0x4 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_800 0x5 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_769 0x6 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_740 0x7 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_714 0x8 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_666 0x9 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_625 0xa /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_588 0xb /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_555 0xc /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_526 0xd /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_500 0xe /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_454 0xf /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_TEST 0x10 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_CKREF 0x11 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_XTAL 0x12 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_RMON_CLOCK_SEL_DONT_CHANGE 0xff /* enum */
/* Requested vswitch clock selector */
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLK_SEL_OFST 16
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLK_SEL_LEN 4
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_1666 0x0 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_1538 0x1 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_1428 0x2 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_1333 0x3 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_1250 0x4 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_1176 0x5 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_1111 0x6 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_1052 0x7 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_1000 0x8 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_952 0x9 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_909 0xa /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_869 0xb /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_800 0xc /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_714 0xd /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_666 0xe /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_625 0xf /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_TEST 0x10 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_CKREF 0x11 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_XTAL 0x12 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_VSW_CLOCK_SEL_DONT_CHANGE 0xff /* enum */
/* Requested DPCPU clock selector */
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLK_SEL_OFST 20
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLK_SEL_LEN 4
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_1666 0x0 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_1538 0x1 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_1428 0x2 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_1333 0x3 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_1250 0x4 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_1176 0x5 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_1111 0x6 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_1052 0x7 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_1000 0x8 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_909 0x9 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_800 0xa /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_740 0xb /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_666 0xc /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_DPCPU_CLOCK_SEL_DONT_CHANGE 0xff /* enum */
/* Requested PCS clock selector */
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLK_SEL_OFST 24
#define       MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLK_SEL_LEN 4
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_1333 0x0 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_1250 0x1 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_1176 0x2 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_1111 0x3 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_1052 0x4 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_1000 0x5 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_952 0x6 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_909 0x7 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_833 0x8 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_800 0x9 /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_740 0xa /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_666 0xb /* enum */
#define          MC_CMD_ROMBIST_SET_CLOCKS_IN_PCS_CLOCK_SEL_DONT_CHANGE 0xff /* enum */

/* MC_CMD_ROMBIST_SET_CLOCKS_OUT msgresponse */
#define    MC_CMD_ROMBIST_SET_CLOCKS_OUT_LEN 0

/* MC_CMD_ROMBIST_SET_KR_EQ_IN msgrequest: Tune KR Serdes lane equalization
 * parameters
 */
#define    MC_CMD_ROMBIST_SET_KR_EQ_IN_LEN 20
/* identifies the BIST operation */
#define       MC_CMD_ROMBIST_SET_KR_EQ_IN_ROMBIST_OP_OFST 0
#define       MC_CMD_ROMBIST_SET_KR_EQ_IN_ROMBIST_OP_LEN 4
/* Serdes bitmask */
#define       MC_CMD_ROMBIST_SET_KR_EQ_IN_SERDES_OFST 4
#define       MC_CMD_ROMBIST_SET_KR_EQ_IN_SERDES_LEN 4
/* Lane bitmask */
#define       MC_CMD_ROMBIST_SET_KR_EQ_IN_LANES_OFST 8
#define       MC_CMD_ROMBIST_SET_KR_EQ_IN_LANES_LEN 4
/* Requested EQ parameter */
#define       MC_CMD_ROMBIST_SET_KR_EQ_IN_EQ_OFST 12
#define       MC_CMD_ROMBIST_SET_KR_EQ_IN_EQ_LEN 4
#define          MC_CMD_ROMBIST_SET_KR_EQ_IN_KR_EQ_VGA 0x0 /* enum */
#define          MC_CMD_ROMBIST_SET_KR_EQ_IN_KR_EQ_CTLE_EQC 0x1 /* enum */
#define          MC_CMD_ROMBIST_SET_KR_EQ_IN_KR_EQ_CTLE_EQRES 0x2 /* enum */
#define          MC_CMD_ROMBIST_SET_KR_EQ_IN_KR_EQ_DFE1 0x3 /* enum */
#define          MC_CMD_ROMBIST_SET_KR_EQ_IN_KR_EQ_DFE2 0x4 /* enum */
#define          MC_CMD_ROMBIST_SET_KR_EQ_IN_KR_EQ_DFE3 0x5 /* enum */
#define          MC_CMD_ROMBIST_SET_KR_EQ_IN_KR_EQ_DFE4 0x6 /* enum */
#define          MC_CMD_ROMBIST_SET_KR_EQ_IN_KR_EQ_DFE5 0x7 /* enum */
#define          MC_CMD_ROMBIST_SET_KR_EQ_IN_KR_EQ_DLEV 0x8 /* enum */
#define          MC_CMD_ROMBIST_SET_KR_EQ_IN_KR_EQ_MARGIN 0x9 /* enum */
#define          MC_CMD_ROMBIST_SET_KR_EQ_IN_KR_EQ_ADV 0xa /* enum */
#define          MC_CMD_ROMBIST_SET_KR_EQ_IN_KR_EQ_DLY 0xb /* enum */
/* Requested EQ parameter value */
#define       MC_CMD_ROMBIST_SET_KR_EQ_IN_VALUE_OFST 16
#define       MC_CMD_ROMBIST_SET_KR_EQ_IN_VALUE_LEN 4

/* MC_CMD_ROMBIST_SET_KR_EQ_OUT msgresponse */
#define    MC_CMD_ROMBIST_SET_KR_EQ_OUT_LEN 0

/* MC_CMD_ROMBIST_SET_PCIE_EQ_IN msgrequest: Tune PCIE Serdes lane equalization
 * parameters
 */
#define    MC_CMD_ROMBIST_SET_PCIE_EQ_IN_LEN 16
/* identifies the BIST operation */
#define       MC_CMD_ROMBIST_SET_PCIE_EQ_IN_ROMBIST_OP_OFST 0
#define       MC_CMD_ROMBIST_SET_PCIE_EQ_IN_ROMBIST_OP_LEN 4
/* Lane bitmask */
#define       MC_CMD_ROMBIST_SET_PCIE_EQ_IN_LANES_OFST 4
#define       MC_CMD_ROMBIST_SET_PCIE_EQ_IN_LANES_LEN 4
/* Requested EQ parameter */
#define       MC_CMD_ROMBIST_SET_PCIE_EQ_IN_EQ_OFST 8
#define       MC_CMD_ROMBIST_SET_PCIE_EQ_IN_EQ_LEN 4
#define          MC_CMD_ROMBIST_SET_PCIE_EQ_IN_PCIE_EQ_CTLE_EQC 0x0 /* enum */
#define          MC_CMD_ROMBIST_SET_PCIE_EQ_IN_PCIE_EQ_CTLE_EQRES 0x1 /* enum */
#define          MC_CMD_ROMBIST_SET_PCIE_EQ_IN_PCIE_EQ_DFE_EN 0x2 /* enum */
#define          MC_CMD_ROMBIST_SET_PCIE_EQ_IN_PCIE_EQ_DFE_MAN 0x3 /* enum */
#define          MC_CMD_ROMBIST_SET_PCIE_EQ_IN_PCIE_EQ_DFE1 0x4 /* enum */
#define          MC_CMD_ROMBIST_SET_PCIE_EQ_IN_PCIE_EQ_DFE2 0x5 /* enum */
#define          MC_CMD_ROMBIST_SET_PCIE_EQ_IN_PCIE_EQ_DFE3 0x6 /* enum */
#define          MC_CMD_ROMBIST_SET_PCIE_EQ_IN_PCIE_EQ_DLEV 0x7 /* enum */
#define          MC_CMD_ROMBIST_SET_PCIE_EQ_IN_PCIE_EQ_SHP 0x8 /* enum */
#define          MC_CMD_ROMBIST_SET_PCIE_EQ_IN_PCIE_EQ_EMP 0x9 /* enum */
#define          MC_CMD_ROMBIST_SET_PCIE_EQ_IN_PCIE_EQ_AMP 0xa /* enum */
/* Requested EQ parameter value */
#define       MC_CMD_ROMBIST_SET_PCIE_EQ_IN_VALUE_OFST 12
#define       MC_CMD_ROMBIST_SET_PCIE_EQ_IN_VALUE_LEN 4

/* MC_CMD_ROMBIST_SET_PCIE_EQ_OUT msgresponse */
#define    MC_CMD_ROMBIST_SET_PCIE_EQ_OUT_LEN 0

/* MC_CMD_ROMBIST_RUN_IN msgrequest: Run parametrized ROM BIST test */
#define    MC_CMD_ROMBIST_RUN_IN_LEN 52
/* identifies the BIST operation */
#define       MC_CMD_ROMBIST_RUN_IN_ROMBIST_OP_OFST 0
#define       MC_CMD_ROMBIST_RUN_IN_ROMBIST_OP_LEN 4
/* Test components to run (in parallel) */
#define       MC_CMD_ROMBIST_RUN_IN_FLAGS_OFST 4
#define       MC_CMD_ROMBIST_RUN_IN_FLAGS_LEN 4
#define        MC_CMD_ROMBIST_RUN_IN_RUN_DP_TO_RX_OFST 4
#define        MC_CMD_ROMBIST_RUN_IN_RUN_DP_TO_RX_LBN 0
#define        MC_CMD_ROMBIST_RUN_IN_RUN_DP_TO_RX_WIDTH 1
#define        MC_CMD_ROMBIST_RUN_IN_RUN_DP_TO_NP_OFST 4
#define        MC_CMD_ROMBIST_RUN_IN_RUN_DP_TO_NP_LBN 1
#define        MC_CMD_ROMBIST_RUN_IN_RUN_DP_TO_NP_WIDTH 1
#define        MC_CMD_ROMBIST_RUN_IN_RUN_PCIE_TLP_OFST 4
#define        MC_CMD_ROMBIST_RUN_IN_RUN_PCIE_TLP_LBN 2
#define        MC_CMD_ROMBIST_RUN_IN_RUN_PCIE_TLP_WIDTH 1
#define        MC_CMD_ROMBIST_RUN_IN_RUN_PCIE_SD_BIST_OFST 4
#define        MC_CMD_ROMBIST_RUN_IN_RUN_PCIE_SD_BIST_LBN 3
#define        MC_CMD_ROMBIST_RUN_IN_RUN_PCIE_SD_BIST_WIDTH 1
#define        MC_CMD_ROMBIST_RUN_IN_RUN_KR_SD_BIST_OFST 4
#define        MC_CMD_ROMBIST_RUN_IN_RUN_KR_SD_BIST_LBN 4
#define        MC_CMD_ROMBIST_RUN_IN_RUN_KR_SD_BIST_WIDTH 1
#define        MC_CMD_ROMBIST_RUN_IN_RUN_NCSI_OFST 4
#define        MC_CMD_ROMBIST_RUN_IN_RUN_NCSI_LBN 5
#define        MC_CMD_ROMBIST_RUN_IN_RUN_NCSI_WIDTH 1
#define        MC_CMD_ROMBIST_RUN_IN_RUN_MEMTEST_OFST 4
#define        MC_CMD_ROMBIST_RUN_IN_RUN_MEMTEST_LBN 6
#define        MC_CMD_ROMBIST_RUN_IN_RUN_MEMTEST_WIDTH 1
#define        MC_CMD_ROMBIST_RUN_IN_RUN_SPI_OFST 4
#define        MC_CMD_ROMBIST_RUN_IN_RUN_SPI_LBN 7
#define        MC_CMD_ROMBIST_RUN_IN_RUN_SPI_WIDTH 1
#define        MC_CMD_ROMBIST_RUN_IN_RUN_BURNIN_OFST 4
#define        MC_CMD_ROMBIST_RUN_IN_RUN_BURNIN_LBN 8
#define        MC_CMD_ROMBIST_RUN_IN_RUN_BURNIN_WIDTH 1
#define        MC_CMD_ROMBIST_RUN_IN_RUN_LUE_OFST 4
#define        MC_CMD_ROMBIST_RUN_IN_RUN_LUE_LBN 9
#define        MC_CMD_ROMBIST_RUN_IN_RUN_LUE_WIDTH 1
/* Port speed for each of the network ports (for datapath test) */
#define       MC_CMD_ROMBIST_RUN_IN_PORT_SPEED_OFST 8
#define       MC_CMD_ROMBIST_RUN_IN_PORT_SPEED_LEN 1
#define       MC_CMD_ROMBIST_RUN_IN_PORT_SPEED_NUM 4
/* enum: Do not use port */
#define          MC_CMD_ROMBIST_RUN_IN_PORT_SPEED_NONE 0x0
#define          MC_CMD_ROMBIST_RUN_IN_PORT_SPEED_1G 0x1 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_PORT_SPEED_10G 0x2 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_PORT_SPEED_40G 0x3 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_PORT_SPEED_25G 0x4 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_PORT_SPEED_50G 0x5 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_PORT_SPEED_100G 0x6 /* enum */
/* enum: Flag OR'd with speed to request use of low latency PCS (only valid for
 * 10G/25G)
 */
#define          MC_CMD_ROMBIST_RUN_IN_PORT_SPEED_LOW_LATENCY 0x80
/* KR Serdes instance for each of the network ports (for datapath test) */
#define       MC_CMD_ROMBIST_RUN_IN_PORT_SERDES_OFST 12
#define       MC_CMD_ROMBIST_RUN_IN_PORT_SERDES_LEN 1
#define       MC_CMD_ROMBIST_RUN_IN_PORT_SERDES_NUM 4
/* KR Serdes lane bitmask for each of the network ports (for datapath test) */
#define       MC_CMD_ROMBIST_RUN_IN_PORT_LANES_OFST 16
#define       MC_CMD_ROMBIST_RUN_IN_PORT_LANES_LEN 1
#define       MC_CMD_ROMBIST_RUN_IN_PORT_LANES_NUM 4
/* Loopback point for each of the network ports (for datapath test) */
#define       MC_CMD_ROMBIST_RUN_IN_PORT_LOOPBACK_OFST 20
#define       MC_CMD_ROMBIST_RUN_IN_PORT_LOOPBACK_LEN 1
#define       MC_CMD_ROMBIST_RUN_IN_PORT_LOOPBACK_NUM 4
/* enum: Datapath at the Up/Down converter */
#define          MC_CMD_ROMBIST_RUN_IN_PORT_LB_DATA 0x0
/* enum: MAC at S/X/C/GMII interface */
#define          MC_CMD_ROMBIST_RUN_IN_PORT_LB_XGMII 0x1
/* enum: Post-PCS at PMA interface */
#define          MC_CMD_ROMBIST_RUN_IN_PORT_LB_PMA 0x2
/* enum: Serdes at serializer output */
#define          MC_CMD_ROMBIST_RUN_IN_PORT_LB_SD_FAR 0x3
/* enum: Off-chip */
#define          MC_CMD_ROMBIST_RUN_IN_PORT_LB_EXT 0x4
/* PCIe speed for TLP loopback test and Serdes internal BIST */
#define       MC_CMD_ROMBIST_RUN_IN_PCIE_SPEED_OFST 24
#define       MC_CMD_ROMBIST_RUN_IN_PCIE_SPEED_LEN 4
#define          MC_CMD_ROMBIST_RUN_IN_PCIE_SPEED_GEN1 0x1 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_PCIE_SPEED_GEN2 0x2 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_PCIE_SPEED_GEN3 0x3 /* enum */
/* PCIe loopback point for TLP loopback test or Serdes internal BIST If both
 * are run in parallel, TLP loopback is forced to PIPE and Serdes internal BIST
 * is set from this field (serial or external)
 */
#define       MC_CMD_ROMBIST_RUN_IN_PCIE_LOOPBACK_OFST 28
#define       MC_CMD_ROMBIST_RUN_IN_PCIE_LOOPBACK_LEN 4
/* enum: PCIe core at PIPE iterface */
#define          MC_CMD_ROMBIST_RUN_IN_PCIE_LB_PIPE 0x0
/* enum: PCIe serdes at serializer output */
#define          MC_CMD_ROMBIST_RUN_IN_PCIE_LB_NES 0x1
/* enum: Off-chip */
#define          MC_CMD_ROMBIST_RUN_IN_PCIE_LB_EXT 0x2
/* NCSI loopback point for NCSI loopback test */
#define       MC_CMD_ROMBIST_RUN_IN_NCSI_LOOPBACK_OFST 32
#define       MC_CMD_ROMBIST_RUN_IN_NCSI_LOOPBACK_LEN 4
/* enum: Internal */
#define          MC_CMD_ROMBIST_RUN_IN_NCSI_LB_INT 0x0
/* enum: Off-chip */
#define          MC_CMD_ROMBIST_RUN_IN_NCSI_LB_EXT 0x1
/* Packet count for datapath test */
#define       MC_CMD_ROMBIST_RUN_IN_PACKET_COUNT_OFST 36
#define       MC_CMD_ROMBIST_RUN_IN_PACKET_COUNT_LEN 4
/* Packet count for datapath test (-1 = mixed) */
#define       MC_CMD_ROMBIST_RUN_IN_PACKET_SIZE_OFST 40
#define       MC_CMD_ROMBIST_RUN_IN_PACKET_SIZE_LEN 4
/* PRBS pattern for KR Serdes BIST */
#define       MC_CMD_ROMBIST_RUN_IN_PORT_PATTERN_OFST 44
#define       MC_CMD_ROMBIST_RUN_IN_PORT_PATTERN_LEN 4
#define          MC_CMD_ROMBIST_RUN_IN_KR_PAT_PRBS_7 0x0 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_KR_PAT_PRBS_9 0x1 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_KR_PAT_PRBS_11 0x2 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_KR_PAT_PRBS_15 0x3 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_KR_PAT_PRBS_23 0x4 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_KR_PAT_PRBS_31 0x5 /* enum */
/* PRBS pattern for PCIE Serdes BIST */
#define       MC_CMD_ROMBIST_RUN_IN_PCIE_PATTERN_OFST 48
#define       MC_CMD_ROMBIST_RUN_IN_PCIE_PATTERN_LEN 4
#define          MC_CMD_ROMBIST_RUN_IN_PCIE_PAT_PRBS_7 0x0 /* enum */
#define          MC_CMD_ROMBIST_RUN_IN_PCIE_PAT_PRBS_31 0x1 /* enum */

/* MC_CMD_ROMBIST_RUN_OUT msgresponse */
#define    MC_CMD_ROMBIST_RUN_OUT_LEN 0

/* MC_CMD_ROMBIST_RUN_BIST_IN msgrequest: Run canned ROM BIST test */
#define    MC_CMD_ROMBIST_RUN_BIST_IN_LEN 8
/* identifies the BIST operation */
#define       MC_CMD_ROMBIST_RUN_BIST_IN_ROMBIST_OP_OFST 0
#define       MC_CMD_ROMBIST_RUN_BIST_IN_ROMBIST_OP_LEN 4
/* Loopback mode for KR and PCIE (0 - external, 1 - internal) */
#define       MC_CMD_ROMBIST_RUN_BIST_IN_LOOPBACK_OFST 4
#define       MC_CMD_ROMBIST_RUN_BIST_IN_LOOPBACK_LEN 4

/* MC_CMD_ROMBIST_RUN_BIST_OUT msgresponse */
#define    MC_CMD_ROMBIST_RUN_BIST_OUT_LEN 0

/* MC_CMD_ROMBIST_RUN_BURNIN_IN msgrequest: Run canned ROM burn-in test */
#define    MC_CMD_ROMBIST_RUN_BURNIN_IN_LEN 4
/* identifies the BIST operation */
#define       MC_CMD_ROMBIST_RUN_BURNIN_IN_ROMBIST_OP_OFST 0
#define       MC_CMD_ROMBIST_RUN_BURNIN_IN_ROMBIST_OP_LEN 4

/* MC_CMD_ROMBIST_RUN_BURNIN_OUT msgresponse */
#define    MC_CMD_ROMBIST_RUN_BURNIN_OUT_LEN 0


/***********************************/
/* MC_CMD_SPHINX
 * Reserved for SPHINX development.
 */
#define MC_CMD_SPHINX 0x136
#undef MC_CMD_0x136_PRIVILEGE_CTG

#define MC_CMD_0x136_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_SPHINX_IN msgrequest */
#define    MC_CMD_SPHINX_IN_LEN 4
#define       MC_CMD_SPHINX_IN_OP_OFST 0
#define       MC_CMD_SPHINX_IN_OP_LEN 4
/* enum: Cage control testing */
#define          MC_CMD_SPHINX_IN_CAGE_CONTROL 0x0

/* MC_CMD_SPHINX_OUT msgresponse */
#define    MC_CMD_SPHINX_OUT_LEN 0


/***********************************/
/* MC_CMD_SENSOR_CTRL
 * Control of sensor operations
 */
#define MC_CMD_SENSOR_CTRL 0x13a
#undef MC_CMD_0x13a_PRIVILEGE_CTG

#define MC_CMD_0x13a_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_SENSOR_CTRL_IN msgrequest */
#define    MC_CMD_SENSOR_CTRL_IN_LEN 4
#define       MC_CMD_SENSOR_CTRL_IN_FLAGS_OFST 0
#define       MC_CMD_SENSOR_CTRL_IN_FLAGS_LEN 4
#define        MC_CMD_SENSOR_CTRL_IN_ENGINEERING_ENABLE_OFST 0
#define        MC_CMD_SENSOR_CTRL_IN_ENGINEERING_ENABLE_LBN 0
#define        MC_CMD_SENSOR_CTRL_IN_ENGINEERING_ENABLE_WIDTH 1

/* MC_CMD_SENSOR_CTRL_OUT msgrequest */
#define    MC_CMD_SENSOR_CTRL_OUT_LEN 0


/***********************************/
/* MC_CMD_PLUGIN_ALLOC
 * Create a handle to a datapath plugin's service. This involves finding a currently-loaded plugin offering the given functionality (as identified by the UUID) and allocating a handle to track the usage of it. Plugin functionality is identified by 'service' rather than any other identifier so that a single plugin bitfile may offer more than one piece of independent functionality. If two bitfiles are loaded which both offer the same service, then the metadata is interrogated further to determine which is the newest and that is the one opened. See SF-123526-SW for architectural detail on datapath plugins.
 */
#define MC_CMD_PLUGIN_ALLOC 0x1ad
#undef MC_CMD_0x1ad_PRIVILEGE_CTG

#define MC_CMD_0x1ad_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_PLUGIN_ALLOC_IN msgrequest */
#define    MC_CMD_PLUGIN_ALLOC_IN_LEN 16
/* The functionality requested of the plugin, as a UUID structure */
#define       MC_CMD_PLUGIN_ALLOC_IN_UUID_OFST 0
#define       MC_CMD_PLUGIN_ALLOC_IN_UUID_LEN 16

/* MC_CMD_PLUGIN_ALLOC_OUT msgresponse */
#define    MC_CMD_PLUGIN_ALLOC_OUT_LEN 4
/* Unique identifier of this usage */
#define       MC_CMD_PLUGIN_ALLOC_OUT_HANDLE_OFST 0
#define       MC_CMD_PLUGIN_ALLOC_OUT_HANDLE_LEN 4


/***********************************/
/* MC_CMD_PLUGIN_FREE
 * Delete a handle to a plugin's service.
 */
#define MC_CMD_PLUGIN_FREE 0x1ae
#undef MC_CMD_0x1ae_PRIVILEGE_CTG

#define MC_CMD_0x1ae_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_PLUGIN_FREE_IN msgrequest */
#define    MC_CMD_PLUGIN_FREE_IN_LEN 4
/* Handle returned by MC_CMD_PLUGIN_ALLOC_OUT */
#define       MC_CMD_PLUGIN_FREE_IN_HANDLE_OFST 0
#define       MC_CMD_PLUGIN_FREE_IN_HANDLE_LEN 4

/* MC_CMD_PLUGIN_FREE_OUT msgresponse */
#define    MC_CMD_PLUGIN_FREE_OUT_LEN 0


/***********************************/
/* MC_CMD_PLUGIN_GET_META_GLOBAL
 * Returns the global metadata applying to the whole plugin service. See the other metadata calls for subtypes of data.
 */
#define MC_CMD_PLUGIN_GET_META_GLOBAL 0x1af
#undef MC_CMD_0x1af_PRIVILEGE_CTG

#define MC_CMD_0x1af_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_PLUGIN_GET_META_GLOBAL_IN msgrequest */
#define    MC_CMD_PLUGIN_GET_META_GLOBAL_IN_LEN 4
/* Handle returned by MC_CMD_PLUGIN_ALLOC_OUT */
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_IN_HANDLE_OFST 0
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_IN_HANDLE_LEN 4

/* MC_CMD_PLUGIN_GET_META_GLOBAL_OUT msgresponse */
#define    MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_LEN 33
/* Unique identifier of this plugin service. This is identical to the value
 * which was requested when the handle was allocated.
 */
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_UUID_OFST 0
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_UUID_LEN 16
/* semver sub-version of this plugin service */
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_MINOR_VER_OFST 16
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_MINOR_VER_LEN 2
/* semver micro-version of this plugin service */
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_PATCH_VER_OFST 18
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_PATCH_VER_LEN 2
/* Number of different messages which can be sent to this service */
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_NUM_MSGS_OFST 20
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_NUM_MSGS_LEN 4
/* One more than the maximum resource class number allowed for this service.
 * It's theoretically allowed (but unusual) for not all the resource classes to
 * be used.
 */
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_NUM_RCS_OFST 24
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_NUM_RCS_LEN 4
/* Byte offset within the VI window of the plugin's mapped CSR window, as
 * provisioned by the MC into PCI routing on the NIC.
 */
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_MAPPED_CSR_OFFSET_OFST 28
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_MAPPED_CSR_OFFSET_LEN 2
/* Number of bytes mapped through to the plugin's CSRs. 0 if that feature was
 * not requested by the plugin, or if it was optionally requested and found to
 * be unavailable.
 */
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_MAPPED_CSR_SIZE_OFST 30
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_MAPPED_CSR_SIZE_LEN 2
/* Flags indicating how to perform the CSR window mapping. */
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_MAPPED_CSR_FLAGS_OFST 32
#define       MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_MAPPED_CSR_FLAGS_LEN 1
/* enum: The CSR window is mapped to allow reads from the host */
#define          MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_CSR_READ 0x1
/* enum: The CSR window is mapped to allow writes by the host */
#define          MC_CMD_PLUGIN_GET_META_GLOBAL_OUT_CSR_WRITE 0x2


/***********************************/
/* MC_CMD_PLUGIN_GET_META_RC
 * Returns the simple metadata for a specific plugin resource class. Resource classes are a generic concept usable by plugin authors to offload state management from the FPGA to the MC.
 */
#define MC_CMD_PLUGIN_GET_META_RC 0x1b0
#undef MC_CMD_0x1b0_PRIVILEGE_CTG

#define MC_CMD_0x1b0_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_PLUGIN_GET_META_RC_IN msgrequest */
#define    MC_CMD_PLUGIN_GET_META_RC_IN_LEN 8
/* Handle returned by MC_CMD_PLUGIN_ALLOC_OUT */
#define       MC_CMD_PLUGIN_GET_META_RC_IN_HANDLE_OFST 0
#define       MC_CMD_PLUGIN_GET_META_RC_IN_HANDLE_LEN 4
/* Resource class number for which to retrieve information. */
#define       MC_CMD_PLUGIN_GET_META_RC_IN_CLASS_OFST 4
#define       MC_CMD_PLUGIN_GET_META_RC_IN_CLASS_LEN 4

/* MC_CMD_PLUGIN_GET_META_RC_OUT msgresponse */
#define    MC_CMD_PLUGIN_GET_META_RC_OUT_LEN 8
/* Maximum number of resources of this class which may be allocated. */
#define       MC_CMD_PLUGIN_GET_META_RC_OUT_MAX_ALLOWED_OFST 0
#define       MC_CMD_PLUGIN_GET_META_RC_OUT_MAX_ALLOWED_LEN 4
/* Number of bytes of extra data which the plugin author has requested be
 * allocated per resource of this class for use by the message handling eBPF
 * programs which run in the kernel. This extra space may be used for whatever
 * purpose the plugin author needs.
 */
#define       MC_CMD_PLUGIN_GET_META_RC_OUT_KERN_EXTRA_OFST 4
#define       MC_CMD_PLUGIN_GET_META_RC_OUT_KERN_EXTRA_LEN 4


/***********************************/
/* MC_CMD_PLUGIN_GET_META_MSG
 * Returns the simple metadata for a specific plugin request message. See also MC_CMD_PLUGIN_GET_META_MSG_PROG which returns the eBPF program for validating each message in the kernel. Messages pass through two stages of processing/validation - an in-kernel eBPF program and an in-MC eBPF program. The in-kernel program takes message payload from a consuming application, validates it against kernel security boundaries and tracks the resource modifications made before passing it on to the MC using MC_CMD_PLUGIN_REQ. The in-MC program does similar validation, against PCI function security boundaries this time, and calls eBPF helper functions as necessary to perform whatever actions the datapath plugin requires for this message. Hosts without a userspace/kernel boundary still require the message reformatting functionality of the in-kernel eBPF program but may be run it with simplified eBPF helper functions.
 */
#define MC_CMD_PLUGIN_GET_META_MSG 0x1b1
#undef MC_CMD_0x1b1_PRIVILEGE_CTG

#define MC_CMD_0x1b1_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_PLUGIN_GET_META_MSG_IN msgrequest */
#define    MC_CMD_PLUGIN_GET_META_MSG_IN_LEN 8
/* Handle returned by MC_CMD_PLUGIN_ALLOC_OUT */
#define       MC_CMD_PLUGIN_GET_META_MSG_IN_HANDLE_OFST 0
#define       MC_CMD_PLUGIN_GET_META_MSG_IN_HANDLE_LEN 4
/* Unique message ID to obtain */
#define       MC_CMD_PLUGIN_GET_META_MSG_IN_ID_OFST 4
#define       MC_CMD_PLUGIN_GET_META_MSG_IN_ID_LEN 4

/* MC_CMD_PLUGIN_GET_META_MSG_OUT msgresponse */
#define    MC_CMD_PLUGIN_GET_META_MSG_OUT_LEN 52
/* Unique message ID. This is the same value as the input parameter; it exists
 * to allow future MCDI extensions which enumerate all messages.
 */
#define       MC_CMD_PLUGIN_GET_META_MSG_OUT_ID_OFST 0
#define       MC_CMD_PLUGIN_GET_META_MSG_OUT_ID_LEN 4
/* Packed index number of this message, assigned by the MC to give each message
 * a unique ID in an array to allow for more efficient storage/management.
 */
#define       MC_CMD_PLUGIN_GET_META_MSG_OUT_INDEX_OFST 4
#define       MC_CMD_PLUGIN_GET_META_MSG_OUT_INDEX_LEN 4
/* Short human-readable codename for this message. This is conventionally
 * formatted as a C identifier with any spare bytes at the end set to 0,
 * however this convention is not enforced by the MC so consumers must check
 * for all potential malformations before using it for a trusted purpose.
 */
#define       MC_CMD_PLUGIN_GET_META_MSG_OUT_NAME_OFST 8
#define       MC_CMD_PLUGIN_GET_META_MSG_OUT_NAME_LEN 32
/* Number of bytes of data which must be passed from the application using the
 * plugin to the in-kernel message validation/processing eBPF program for this
 * message's payload.
 */
#define       MC_CMD_PLUGIN_GET_META_MSG_OUT_USER_PARAM_SIZE_OFST 40
#define       MC_CMD_PLUGIN_GET_META_MSG_OUT_USER_PARAM_SIZE_LEN 4
/* Number of bytes of data which must be passed from the host kernel to the MC
 * for this message's payload. It is the job of the in-kernel message
 * validation/processing eBPF program to construct this payload. The MC's
 * plugin metadata loader will have validated that the number of bytes
 * specified here will fit in to MC_CMD_PLUGIN_REQ_IN_DATA in a single MCDI
 * message.
 */
#define       MC_CMD_PLUGIN_GET_META_MSG_OUT_MCDI_PARAM_SIZE_OFST 44
#define       MC_CMD_PLUGIN_GET_META_MSG_OUT_MCDI_PARAM_SIZE_LEN 4
/* Number of eBPF instructions in the in-kernel message validation/ processing
 * program. Each instruction is 8 bytes.
 */
#define       MC_CMD_PLUGIN_GET_META_MSG_OUT_PROG_NUM_INSNS_OFST 48
#define       MC_CMD_PLUGIN_GET_META_MSG_OUT_PROG_NUM_INSNS_LEN 4


/***********************************/
/* MC_CMD_PLUGIN_GET_META_MSG_PROG
 * Returns a chunk of the in-kernel validation/processing program for a specific message. The program may be larger than the maximum MCDI message size, hence the OFFSET parameter allowing a subset to be retrieved. The user of the message should use a loop to obtain the complete program, continuing until the returned DATA is shorter than the maximum allowed size.
 */
#define MC_CMD_PLUGIN_GET_META_MSG_PROG 0x1b2
#undef MC_CMD_0x1b2_PRIVILEGE_CTG

#define MC_CMD_0x1b2_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_PLUGIN_GET_META_MSG_PROG_IN msgrequest */
#define    MC_CMD_PLUGIN_GET_META_MSG_PROG_IN_LEN 12
/* Handle returned by MC_CMD_PLUGIN_ALLOC_OUT */
#define       MC_CMD_PLUGIN_GET_META_MSG_PROG_IN_HANDLE_OFST 0
#define       MC_CMD_PLUGIN_GET_META_MSG_PROG_IN_HANDLE_LEN 4
/* Unique message ID */
#define       MC_CMD_PLUGIN_GET_META_MSG_PROG_IN_ID_OFST 4
#define       MC_CMD_PLUGIN_GET_META_MSG_PROG_IN_ID_LEN 4
/* Byte offset of the chunk requested */
#define       MC_CMD_PLUGIN_GET_META_MSG_PROG_IN_OFFSET_OFST 8
#define       MC_CMD_PLUGIN_GET_META_MSG_PROG_IN_OFFSET_LEN 4

/* MC_CMD_PLUGIN_GET_META_MSG_PROG_OUT msgresponse */
#define    MC_CMD_PLUGIN_GET_META_MSG_PROG_OUT_LENMIN 0
#define    MC_CMD_PLUGIN_GET_META_MSG_PROG_OUT_LENMAX 252
#define    MC_CMD_PLUGIN_GET_META_MSG_PROG_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_PLUGIN_GET_META_MSG_PROG_OUT_LEN(num) (0+1*(num))
#define    MC_CMD_PLUGIN_GET_META_MSG_PROG_OUT_DATA_NUM(len) (((len)-0)/1)
/* Requested chunk of the in-kernel eBPF program's instructions for this
 * message. This will not be aligned to eBPF instruction boundaries if the
 * OFFSET input parameter was not aligned.
 */
#define       MC_CMD_PLUGIN_GET_META_MSG_PROG_OUT_DATA_OFST 0
#define       MC_CMD_PLUGIN_GET_META_MSG_PROG_OUT_DATA_LEN 1
#define       MC_CMD_PLUGIN_GET_META_MSG_PROG_OUT_DATA_MINNUM 0
#define       MC_CMD_PLUGIN_GET_META_MSG_PROG_OUT_DATA_MAXNUM 252
#define       MC_CMD_PLUGIN_GET_META_MSG_PROG_OUT_DATA_MAXNUM_MCDI2 1020


/***********************************/
/* MC_CMD_PLUGIN_REQ
 * Send a command to a plugin. A plugin may define an arbitrary number of 'messages' which it allows applications on the host system to send, each identified by a 32-bit ID.
 */
#define MC_CMD_PLUGIN_REQ 0x1b3
#undef MC_CMD_0x1b3_PRIVILEGE_CTG

#define MC_CMD_0x1b3_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_PLUGIN_REQ_IN msgrequest */
#define    MC_CMD_PLUGIN_REQ_IN_LENMIN 8
#define    MC_CMD_PLUGIN_REQ_IN_LENMAX 252
#define    MC_CMD_PLUGIN_REQ_IN_LENMAX_MCDI2 1020
#define    MC_CMD_PLUGIN_REQ_IN_LEN(num) (8+1*(num))
#define    MC_CMD_PLUGIN_REQ_IN_DATA_NUM(len) (((len)-8)/1)
/* Handle returned by MC_CMD_PLUGIN_ALLOC_OUT */
#define       MC_CMD_PLUGIN_REQ_IN_HANDLE_OFST 0
#define       MC_CMD_PLUGIN_REQ_IN_HANDLE_LEN 4
/* Message ID defined by the plugin author */
#define       MC_CMD_PLUGIN_REQ_IN_ID_OFST 4
#define       MC_CMD_PLUGIN_REQ_IN_ID_LEN 4
/* Data blob being the parameter to the message. This must be of the length
 * specified by MC_CMD_PLUGIN_GET_META_MSG_IN_MCDI_PARAM_SIZE.
 */
#define       MC_CMD_PLUGIN_REQ_IN_DATA_OFST 8
#define       MC_CMD_PLUGIN_REQ_IN_DATA_LEN 1
#define       MC_CMD_PLUGIN_REQ_IN_DATA_MINNUM 0
#define       MC_CMD_PLUGIN_REQ_IN_DATA_MAXNUM 244
#define       MC_CMD_PLUGIN_REQ_IN_DATA_MAXNUM_MCDI2 1012

/* MC_CMD_PLUGIN_REQ_OUT msgresponse */
#define    MC_CMD_PLUGIN_REQ_OUT_LENMIN 0
#define    MC_CMD_PLUGIN_REQ_OUT_LENMAX 252
#define    MC_CMD_PLUGIN_REQ_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_PLUGIN_REQ_OUT_LEN(num) (0+1*(num))
#define    MC_CMD_PLUGIN_REQ_OUT_DATA_NUM(len) (((len)-0)/1)
/* The input data, as transformed and/or updated by the plugin's eBPF. Will be
 * the same size as the input DATA parameter.
 */
#define       MC_CMD_PLUGIN_REQ_OUT_DATA_OFST 0
#define       MC_CMD_PLUGIN_REQ_OUT_DATA_LEN 1
#define       MC_CMD_PLUGIN_REQ_OUT_DATA_MINNUM 0
#define       MC_CMD_PLUGIN_REQ_OUT_DATA_MAXNUM 252
#define       MC_CMD_PLUGIN_REQ_OUT_DATA_MAXNUM_MCDI2 1020


/***********************************/
/* MC_CMD_PLUGIN_DESTROY_RSRC
 * Destroy a specific resource allocated by an earlier message sent to the plugin. Plugins may own 'resources', each of which is an instance of a 'resource class'. They are allocated by eBPF helper functions called by plugin message handlers, however they are deallocated by this MCDI message in order to allow for automatic cleanup by the controlling kernel in the case where the user abortively exits.
 */
#define MC_CMD_PLUGIN_DESTROY_RSRC 0x1b4
#undef MC_CMD_0x1b4_PRIVILEGE_CTG

#define MC_CMD_0x1b4_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_PLUGIN_DESTROY_RSRC_IN msgrequest */
#define    MC_CMD_PLUGIN_DESTROY_RSRC_IN_LEN 12
/* Handle returned by MC_CMD_PLUGIN_ALLOC_OUT */
#define       MC_CMD_PLUGIN_DESTROY_RSRC_IN_HANDLE_OFST 0
#define       MC_CMD_PLUGIN_DESTROY_RSRC_IN_HANDLE_LEN 4
/* Type of resource to be destroyed. */
#define       MC_CMD_PLUGIN_DESTROY_RSRC_IN_CLASS_OFST 4
#define       MC_CMD_PLUGIN_DESTROY_RSRC_IN_CLASS_LEN 4
/* Specific instance of the resource to be destroyed. */
#define       MC_CMD_PLUGIN_DESTROY_RSRC_IN_ID_OFST 8
#define       MC_CMD_PLUGIN_DESTROY_RSRC_IN_ID_LEN 4

/* MC_CMD_PLUGIN_DESTROY_RSRC_OUT msgresponse */
#define    MC_CMD_PLUGIN_DESTROY_RSRC_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY
 * Set the BAR decode personality of a function. Lasts until MC reboot.
 * (Temporary MCDI, will most likely be replaced by something which can also
 * set device id and persist changes).
 */
#define MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY 0x171
#undef MC_CMD_0x171_PRIVILEGE_CTG

#define MC_CMD_0x171_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN msgrequest */
#define    MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_LEN 14
/* Version of this DEVEL API. Must be 0. */
#define       MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_VERSION_OFST 0
#define       MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_VERSION_LEN 4
/* PCIe interface of the function to set personality of (typically will be the
 * host or the embedded ARM).
 */
#define       MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_PCIE_INTERFACE_OFST 4
#define       MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_PCIE_INTERFACE_LEN 4
/*            Enum values, see field(s): */
/*               DEVEL_PCIE_INTERFACE */
/* PF number of the function to set personality of. */
#define       MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_TARGET_PF_OFST 8
#define       MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_TARGET_PF_LEN 2
/* enum: Use the same PF as the calling function */
#define          MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_CURRENT_PF 0xffff
/* The VF number of the function to set personality of. If VF_NULL is passed
 * in, configure the PF, not a VF.
 */
#define       MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_TARGET_VF_OFST 10
#define       MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_TARGET_VF_LEN 2
/* enum: Configure the PF. */
#define          MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_VF_NULL 0xffff
/* The personality to set. The meanings of the personalities are defined in
 * SF-120734-TC with more information in SF-122717-TC.
 */
#define       MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_PERSONALITY_OFST 12
#define       MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_IN_PERSONALITY_LEN 2
/*            Enum values, see field(s): */
/*               FUNCTION_PERSONALITY/ID */

/* MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_OUT msgresponse */
#define    MC_CMD_DEVEL_SET_FUNCTION_PERSONALITY_OUT_LEN 0


/***********************************/
/* MC_CMD_MAE_COUNTER_LIST_ALLOC
 * Allocate a list of match-action-engine counters
 */
#define MC_CMD_MAE_COUNTER_LIST_ALLOC 0x145
#undef MC_CMD_0x145_PRIVILEGE_CTG

#define MC_CMD_0x145_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_MAE_COUNTER_LIST_ALLOC_IN msgrequest */
#define    MC_CMD_MAE_COUNTER_LIST_ALLOC_IN_LENMIN 8
#define    MC_CMD_MAE_COUNTER_LIST_ALLOC_IN_LENMAX 252
#define    MC_CMD_MAE_COUNTER_LIST_ALLOC_IN_LENMAX_MCDI2 1020
#define    MC_CMD_MAE_COUNTER_LIST_ALLOC_IN_LEN(num) (4+4*(num))
#define    MC_CMD_MAE_COUNTER_LIST_ALLOC_IN_COUNTER_IDS_NUM(len) (((len)-4)/4)
/* Number of elements in the COUNTER_IDS field. */
#define       MC_CMD_MAE_COUNTER_LIST_ALLOC_IN_COUNTER_ID_COUNT_OFST 0
#define       MC_CMD_MAE_COUNTER_LIST_ALLOC_IN_COUNTER_ID_COUNT_LEN 4
/* An array containing the IDs for the counters that should comprise this
 * counter list.
 */
#define       MC_CMD_MAE_COUNTER_LIST_ALLOC_IN_COUNTER_IDS_OFST 4
#define       MC_CMD_MAE_COUNTER_LIST_ALLOC_IN_COUNTER_IDS_LEN 4
#define       MC_CMD_MAE_COUNTER_LIST_ALLOC_IN_COUNTER_IDS_MINNUM 1
#define       MC_CMD_MAE_COUNTER_LIST_ALLOC_IN_COUNTER_IDS_MAXNUM 62
#define       MC_CMD_MAE_COUNTER_LIST_ALLOC_IN_COUNTER_IDS_MAXNUM_MCDI2 254

/* MC_CMD_MAE_COUNTER_LIST_ALLOC_OUT msgresponse */
#define    MC_CMD_MAE_COUNTER_LIST_ALLOC_OUT_LEN 4
#define       MC_CMD_MAE_COUNTER_LIST_ALLOC_OUT_COUNTER_LIST_ID_OFST 0
#define       MC_CMD_MAE_COUNTER_LIST_ALLOC_OUT_COUNTER_LIST_ID_LEN 4
/* enum: A counter ID that is guaranteed never to represent a real counter */
#define          MC_CMD_MAE_COUNTER_LIST_ALLOC_OUT_COUNTER_LIST_ID_NULL 0xffffffff


/***********************************/
/* MC_CMD_MAE_COUNTER_LIST_FREE
 * Free match-action-engine counter lists
 */
#define MC_CMD_MAE_COUNTER_LIST_FREE 0x146
#undef MC_CMD_0x146_PRIVILEGE_CTG

#define MC_CMD_0x146_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_MAE_COUNTER_LIST_FREE_IN msgrequest */
#define    MC_CMD_MAE_COUNTER_LIST_FREE_IN_LENMIN 4
#define    MC_CMD_MAE_COUNTER_LIST_FREE_IN_LENMAX 128
#define    MC_CMD_MAE_COUNTER_LIST_FREE_IN_LENMAX_MCDI2 128
#define    MC_CMD_MAE_COUNTER_LIST_FREE_IN_LEN(num) (0+4*(num))
#define    MC_CMD_MAE_COUNTER_LIST_FREE_IN_FREE_COUNTER_LIST_ID_NUM(len) (((len)-0)/4)
/* Same semantics as MC_CMD_MAE_COUNTER_FREE */
#define       MC_CMD_MAE_COUNTER_LIST_FREE_IN_FREE_COUNTER_LIST_ID_OFST 0
#define       MC_CMD_MAE_COUNTER_LIST_FREE_IN_FREE_COUNTER_LIST_ID_LEN 4
#define       MC_CMD_MAE_COUNTER_LIST_FREE_IN_FREE_COUNTER_LIST_ID_MINNUM 1
#define       MC_CMD_MAE_COUNTER_LIST_FREE_IN_FREE_COUNTER_LIST_ID_MAXNUM 32
#define       MC_CMD_MAE_COUNTER_LIST_FREE_IN_FREE_COUNTER_LIST_ID_MAXNUM_MCDI2 32

/* MC_CMD_MAE_COUNTER_LIST_FREE_OUT msgresponse */
#define    MC_CMD_MAE_COUNTER_LIST_FREE_OUT_LENMIN 4
#define    MC_CMD_MAE_COUNTER_LIST_FREE_OUT_LENMAX 128
#define    MC_CMD_MAE_COUNTER_LIST_FREE_OUT_LENMAX_MCDI2 128
#define    MC_CMD_MAE_COUNTER_LIST_FREE_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_MAE_COUNTER_LIST_FREE_OUT_FREED_COUNTER_LIST_ID_NUM(len) (((len)-0)/4)
/* Same semantics as MC_CMD_MAE_COUNTER_FREE */
#define       MC_CMD_MAE_COUNTER_LIST_FREE_OUT_FREED_COUNTER_LIST_ID_OFST 0
#define       MC_CMD_MAE_COUNTER_LIST_FREE_OUT_FREED_COUNTER_LIST_ID_LEN 4
#define       MC_CMD_MAE_COUNTER_LIST_FREE_OUT_FREED_COUNTER_LIST_ID_MINNUM 1
#define       MC_CMD_MAE_COUNTER_LIST_FREE_OUT_FREED_COUNTER_LIST_ID_MAXNUM 32
#define       MC_CMD_MAE_COUNTER_LIST_FREE_OUT_FREED_COUNTER_LIST_ID_MAXNUM_MCDI2 32


/***********************************/
/* MC_CMD_MAE_OR_CLASS_REG
 * Register an outer rule class. For rule allocation to succeed, the rule's
 * class must be supported and allocated (rule allocation includes an implicit
 * attempt to allocate the rule's class, which will fail if the class is not
 * supported), there must be sufficient rule resources, and rule's actions must
 * be supported (which a driver can determine ahead of time). Where rule
 * allocation is only permitted to fail to due lack of rule resources, drivers
 * register the relevent rule resource, guaranteeing that it is supported and
 * remains allocated until unregistered by the driver. The class to be
 * registered is identified by the priority and fields mask/value pairs of an
 * outer rule, those being the properties of an outer rule that can affect the
 * mapping from outer rule to outer rule class. See SF-122526-TC-A for further
 * details.
 */
#define MC_CMD_MAE_OR_CLASS_REG 0x156
#undef MC_CMD_0x156_PRIVILEGE_CTG

#define MC_CMD_0x156_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_MAE_OR_CLASS_REG_IN msgrequest */
#define    MC_CMD_MAE_OR_CLASS_REG_IN_LENMIN 4
#define    MC_CMD_MAE_OR_CLASS_REG_IN_LENMAX 252
#define    MC_CMD_MAE_OR_CLASS_REG_IN_LENMAX_MCDI2 1020
#define    MC_CMD_MAE_OR_CLASS_REG_IN_LEN(num) (4+1*(num))
#define    MC_CMD_MAE_OR_CLASS_REG_IN_FIELDS_NUM(len) (((len)-4)/1)
#define       MC_CMD_MAE_OR_CLASS_REG_IN_PRIO_OFST 0
#define       MC_CMD_MAE_OR_CLASS_REG_IN_PRIO_LEN 4
/* Structure of the format MAE_ENC_FIELD_PAIRS */
#define       MC_CMD_MAE_OR_CLASS_REG_IN_FIELDS_OFST 4
#define       MC_CMD_MAE_OR_CLASS_REG_IN_FIELDS_LEN 1
#define       MC_CMD_MAE_OR_CLASS_REG_IN_FIELDS_MINNUM 0
#define       MC_CMD_MAE_OR_CLASS_REG_IN_FIELDS_MAXNUM 248
#define       MC_CMD_MAE_OR_CLASS_REG_IN_FIELDS_MAXNUM_MCDI2 1016

/* MC_CMD_MAE_OR_CLASS_REG_OUT msgresponse */
#define    MC_CMD_MAE_OR_CLASS_REG_OUT_LEN 4
#define       MC_CMD_MAE_OR_CLASS_REG_OUT_ORC_HANDLE_OFST 0
#define       MC_CMD_MAE_OR_CLASS_REG_OUT_ORC_HANDLE_LEN 4
/* enum: An outer rule class handle that is guaranteed never to represent an
 * outer rule class
 */
#define          MC_CMD_MAE_OR_CLASS_REG_OUT_OUTER_RULE_CLASS_HANDLE_NULL 0xffffffff


/***********************************/
/* MC_CMD_MAE_OR_CLASS_UNREG
 */
#define MC_CMD_MAE_OR_CLASS_UNREG 0x157
#undef MC_CMD_0x157_PRIVILEGE_CTG

#define MC_CMD_0x157_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_MAE_OR_CLASS_UNREG_IN msgrequest */
#define    MC_CMD_MAE_OR_CLASS_UNREG_IN_LENMIN 4
#define    MC_CMD_MAE_OR_CLASS_UNREG_IN_LENMAX 128
#define    MC_CMD_MAE_OR_CLASS_UNREG_IN_LENMAX_MCDI2 128
#define    MC_CMD_MAE_OR_CLASS_UNREG_IN_LEN(num) (0+4*(num))
#define    MC_CMD_MAE_OR_CLASS_UNREG_IN_ORC_HANDLE_NUM(len) (((len)-0)/4)
/* Same semantics as MC_CMD_MAE_COUNTER_FREE */
#define       MC_CMD_MAE_OR_CLASS_UNREG_IN_ORC_HANDLE_OFST 0
#define       MC_CMD_MAE_OR_CLASS_UNREG_IN_ORC_HANDLE_LEN 4
#define       MC_CMD_MAE_OR_CLASS_UNREG_IN_ORC_HANDLE_MINNUM 1
#define       MC_CMD_MAE_OR_CLASS_UNREG_IN_ORC_HANDLE_MAXNUM 32
#define       MC_CMD_MAE_OR_CLASS_UNREG_IN_ORC_HANDLE_MAXNUM_MCDI2 32

/* MC_CMD_MAE_OR_CLASS_UNREG_OUT msgresponse */
#define    MC_CMD_MAE_OR_CLASS_UNREG_OUT_LENMIN 4
#define    MC_CMD_MAE_OR_CLASS_UNREG_OUT_LENMAX 128
#define    MC_CMD_MAE_OR_CLASS_UNREG_OUT_LENMAX_MCDI2 128
#define    MC_CMD_MAE_OR_CLASS_UNREG_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_MAE_OR_CLASS_UNREG_OUT_UNREGD_ORC_HANDLE_NUM(len) (((len)-0)/4)
/* Same semantics as MC_CMD_MAE_COUNTER_FREE */
#define       MC_CMD_MAE_OR_CLASS_UNREG_OUT_UNREGD_ORC_HANDLE_OFST 0
#define       MC_CMD_MAE_OR_CLASS_UNREG_OUT_UNREGD_ORC_HANDLE_LEN 4
#define       MC_CMD_MAE_OR_CLASS_UNREG_OUT_UNREGD_ORC_HANDLE_MINNUM 1
#define       MC_CMD_MAE_OR_CLASS_UNREG_OUT_UNREGD_ORC_HANDLE_MAXNUM 32
#define       MC_CMD_MAE_OR_CLASS_UNREG_OUT_UNREGD_ORC_HANDLE_MAXNUM_MCDI2 32


/***********************************/
/* MC_CMD_MAE_AR_CLASS_REG
 * Same semantics as MC_CMD_MAE_OR_CLASS_REG
 */
#define MC_CMD_MAE_AR_CLASS_REG 0x158
#undef MC_CMD_0x158_PRIVILEGE_CTG

#define MC_CMD_0x158_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_MAE_AR_CLASS_REG_IN msgrequest */
#define    MC_CMD_MAE_AR_CLASS_REG_IN_LENMIN 4
#define    MC_CMD_MAE_AR_CLASS_REG_IN_LENMAX 252
#define    MC_CMD_MAE_AR_CLASS_REG_IN_LENMAX_MCDI2 1020
#define    MC_CMD_MAE_AR_CLASS_REG_IN_LEN(num) (4+1*(num))
#define    MC_CMD_MAE_AR_CLASS_REG_IN_FIELDS_NUM(len) (((len)-4)/1)
#define       MC_CMD_MAE_AR_CLASS_REG_IN_PRIO_OFST 0
#define       MC_CMD_MAE_AR_CLASS_REG_IN_PRIO_LEN 4
/* Structure of the format MAE_FIELD_MASK_VALUE_PAIRS */
#define       MC_CMD_MAE_AR_CLASS_REG_IN_FIELDS_OFST 4
#define       MC_CMD_MAE_AR_CLASS_REG_IN_FIELDS_LEN 1
#define       MC_CMD_MAE_AR_CLASS_REG_IN_FIELDS_MINNUM 0
#define       MC_CMD_MAE_AR_CLASS_REG_IN_FIELDS_MAXNUM 248
#define       MC_CMD_MAE_AR_CLASS_REG_IN_FIELDS_MAXNUM_MCDI2 1016

/* MC_CMD_MAE_AR_CLASS_REG_OUT msgresponse */
#define    MC_CMD_MAE_AR_CLASS_REG_OUT_LEN 4
#define       MC_CMD_MAE_AR_CLASS_REG_OUT_ARC_HANDLE_OFST 0
#define       MC_CMD_MAE_AR_CLASS_REG_OUT_ARC_HANDLE_LEN 4
/* enum: An action rule class handle that is guaranteed never to represent an
 * action rule class
 */
#define          MC_CMD_MAE_AR_CLASS_REG_OUT_ACTION_RULE_CLASS_HANDLE_NULL 0xffffffff


/***********************************/
/* MC_CMD_MAE_AR_CLASS_UNREG
 */
#define MC_CMD_MAE_AR_CLASS_UNREG 0x159
#undef MC_CMD_0x159_PRIVILEGE_CTG

#define MC_CMD_0x159_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_MAE_AR_CLASS_UNREG_IN msgrequest */
#define    MC_CMD_MAE_AR_CLASS_UNREG_IN_LENMIN 4
#define    MC_CMD_MAE_AR_CLASS_UNREG_IN_LENMAX 128
#define    MC_CMD_MAE_AR_CLASS_UNREG_IN_LENMAX_MCDI2 128
#define    MC_CMD_MAE_AR_CLASS_UNREG_IN_LEN(num) (0+4*(num))
#define    MC_CMD_MAE_AR_CLASS_UNREG_IN_ARC_HANDLE_NUM(len) (((len)-0)/4)
/* Same semantics as MC_CMD_MAE_COUNTER_FREE */
#define       MC_CMD_MAE_AR_CLASS_UNREG_IN_ARC_HANDLE_OFST 0
#define       MC_CMD_MAE_AR_CLASS_UNREG_IN_ARC_HANDLE_LEN 4
#define       MC_CMD_MAE_AR_CLASS_UNREG_IN_ARC_HANDLE_MINNUM 1
#define       MC_CMD_MAE_AR_CLASS_UNREG_IN_ARC_HANDLE_MAXNUM 32
#define       MC_CMD_MAE_AR_CLASS_UNREG_IN_ARC_HANDLE_MAXNUM_MCDI2 32

/* MC_CMD_MAE_AR_CLASS_UNREG_OUT msgresponse */
#define    MC_CMD_MAE_AR_CLASS_UNREG_OUT_LENMIN 4
#define    MC_CMD_MAE_AR_CLASS_UNREG_OUT_LENMAX 128
#define    MC_CMD_MAE_AR_CLASS_UNREG_OUT_LENMAX_MCDI2 128
#define    MC_CMD_MAE_AR_CLASS_UNREG_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_MAE_AR_CLASS_UNREG_OUT_UNREGD_ARC_HANDLE_NUM(len) (((len)-0)/4)
/* Same semantics as MC_CMD_MAE_COUNTER_FREE */
#define       MC_CMD_MAE_AR_CLASS_UNREG_OUT_UNREGD_ARC_HANDLE_OFST 0
#define       MC_CMD_MAE_AR_CLASS_UNREG_OUT_UNREGD_ARC_HANDLE_LEN 4
#define       MC_CMD_MAE_AR_CLASS_UNREG_OUT_UNREGD_ARC_HANDLE_MINNUM 1
#define       MC_CMD_MAE_AR_CLASS_UNREG_OUT_UNREGD_ARC_HANDLE_MAXNUM 32
#define       MC_CMD_MAE_AR_CLASS_UNREG_OUT_UNREGD_ARC_HANDLE_MAXNUM_MCDI2 32


/***********************************/
/* MC_CMD_MAE_MPORT_REUUID
 * Replace the UUID for an existing m-port.
 */
#define MC_CMD_MAE_MPORT_REUUID 0x170
#undef MC_CMD_0x170_PRIVILEGE_CTG

#define MC_CMD_0x170_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_MAE_MPORT_REUUID_IN msgrequest */
#define    MC_CMD_MAE_MPORT_REUUID_IN_LEN 20
/* MPORT_ID as returned by MC_CMD_MAE_MPORT_ALLOC. */
#define       MC_CMD_MAE_MPORT_REUUID_IN_MPORT_ID_OFST 0
#define       MC_CMD_MAE_MPORT_REUUID_IN_MPORT_ID_LEN 4
/* 128-bit value for use by the driver. */
#define       MC_CMD_MAE_MPORT_REUUID_IN_UUID_OFST 4
#define       MC_CMD_MAE_MPORT_REUUID_IN_UUID_LEN 16

/* MC_CMD_MAE_MPORT_REUUID_OUT msgresponse */
#define    MC_CMD_MAE_MPORT_REUUID_OUT_LEN 0


/***********************************/
/* MC_CMD_MAE_TRACK_CONNECTION
 * Insert an entry into the connection tracking table. The lookup sequence is
 * described in SF-122976-TC.
 */
#define MC_CMD_MAE_TRACK_CONNECTION 0x17a
#undef MC_CMD_0x17a_PRIVILEGE_CTG

#define MC_CMD_0x17a_PRIVILEGE_CTG SRIOV_CTG_ADMIN

/* MC_CMD_MAE_TRACK_CONNECTION_IN msgrequest */
#define    MC_CMD_MAE_TRACK_CONNECTION_IN_LEN 54
/* See following fields. All other bits must be set to zero. */
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_FLAGS_OFST 0
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_FLAGS_LEN 2
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_IS_IPV6_OFST 0
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_IS_IPV6_LBN 0
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_IS_IPV6_WIDTH 1
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_IS_UDP_OFST 0
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_IS_UDP_LBN 1
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_IS_UDP_WIDTH 1
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_NAT_DIR_IS_DST_OFST 0
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_NAT_DIR_IS_DST_LBN 2
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_NAT_DIR_IS_DST_WIDTH 1
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_PRIVATE_FLAGS_OFST 0
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_PRIVATE_FLAGS_LBN 8
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_PRIVATE_FLAGS_WIDTH 8
/* Domain as given when CT was requested. Analogous to ct_zone software field.
 */
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_DOMAIN_OFST 2
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_DOMAIN_LEN 2
/* Source IP address to match, as bytes in network order. IPv4 should be in
 * first 4 bytes with other bytes zero.
 */
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_SRC_ADDR_OFST 4
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_SRC_ADDR_LEN 16
/* Destination IP address to match, as bytes in network order. IPv4 should be
 * in first 4 bytes with other bytes zero.
 */
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_DST_ADDR_OFST 20
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_DST_ADDR_LEN 16
/* Source TCP or UDP port to match as bytes in network order. */
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_SRC_PORT_OFST 36
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_SRC_PORT_LEN 2
/* Destination TCP or UDP port to match as bytes in network order. */
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_DST_PORT_OFST 38
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_DST_PORT_LEN 2
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_NETWORK_OFST 40
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_NETWORK_LEN 4
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_VNI_OR_VLANS_OR_ZERO_OFST 40
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_VNI_OR_VLANS_OR_ZERO_LBN 0
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_VNI_OR_VLANS_OR_ZERO_WIDTH 24
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_CT_VNI_MODE_OFST 40
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_CT_VNI_MODE_LBN 24
#define        MC_CMD_MAE_TRACK_CONNECTION_IN_CT_VNI_MODE_WIDTH 2
/*             Enum values, see field(s): */
/*                MAE_CT_VNI_MODE */
/* Mark output, will be given to following ACTION_RULE lookup. */
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_CT_MARK_OFST 44
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_CT_MARK_LEN 4
/* If subsequent ACTION_RULE hit enables NAT, this IP will be used. */
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_NAT_IP_OFST 48
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_NAT_IP_LEN 4
/* If subsequent ACTION_RULE hit enables NAT, this port will be used. */
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_NAT_PORT_OFST 52
#define       MC_CMD_MAE_TRACK_CONNECTION_IN_NAT_PORT_LEN 2

/* MC_CMD_MAE_TRACK_CONNECTION_OUT msgresponse */
#define    MC_CMD_MAE_TRACK_CONNECTION_OUT_LEN 4
/* ID to use for deletion. */
#define       MC_CMD_MAE_TRACK_CONNECTION_OUT_CONN_ID_OFST 0
#define       MC_CMD_MAE_TRACK_CONNECTION_OUT_CONN_ID_LEN 4
/* enum: A connection ID that is guaranteed never to represent a connection. */
#define          MC_CMD_MAE_TRACK_CONNECTION_OUT_CONN_ID_NULL 0xffffffff


/***********************************/
/* MC_CMD_MAE_FORGET_CONNECTION
 */
#define MC_CMD_MAE_FORGET_CONNECTION 0x17b
#undef MC_CMD_0x17b_PRIVILEGE_CTG

#define MC_CMD_0x17b_PRIVILEGE_CTG SRIOV_CTG_ADMIN

/* MC_CMD_MAE_FORGET_CONNECTION_IN msgrequest */
#define    MC_CMD_MAE_FORGET_CONNECTION_IN_LENMIN 4
#define    MC_CMD_MAE_FORGET_CONNECTION_IN_LENMAX 128
#define    MC_CMD_MAE_FORGET_CONNECTION_IN_LENMAX_MCDI2 128
#define    MC_CMD_MAE_FORGET_CONNECTION_IN_LEN(num) (0+4*(num))
#define    MC_CMD_MAE_FORGET_CONNECTION_IN_CONN_ID_NUM(len) (((len)-0)/4)
/* Same semantics as MC_CMD_MAE_COUNTER_FREE */
#define       MC_CMD_MAE_FORGET_CONNECTION_IN_CONN_ID_OFST 0
#define       MC_CMD_MAE_FORGET_CONNECTION_IN_CONN_ID_LEN 4
#define       MC_CMD_MAE_FORGET_CONNECTION_IN_CONN_ID_MINNUM 1
#define       MC_CMD_MAE_FORGET_CONNECTION_IN_CONN_ID_MAXNUM 32
#define       MC_CMD_MAE_FORGET_CONNECTION_IN_CONN_ID_MAXNUM_MCDI2 32

/* MC_CMD_MAE_FORGET_CONNECTION_OUT msgresponse */
#define    MC_CMD_MAE_FORGET_CONNECTION_OUT_LENMIN 4
#define    MC_CMD_MAE_FORGET_CONNECTION_OUT_LENMAX 128
#define    MC_CMD_MAE_FORGET_CONNECTION_OUT_LENMAX_MCDI2 128
#define    MC_CMD_MAE_FORGET_CONNECTION_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_MAE_FORGET_CONNECTION_OUT_REMOVED_CONN_ID_NUM(len) (((len)-0)/4)
/* Same semantics as MC_CMD_MAE_COUNTER_FREE */
#define       MC_CMD_MAE_FORGET_CONNECTION_OUT_REMOVED_CONN_ID_OFST 0
#define       MC_CMD_MAE_FORGET_CONNECTION_OUT_REMOVED_CONN_ID_LEN 4
#define       MC_CMD_MAE_FORGET_CONNECTION_OUT_REMOVED_CONN_ID_MINNUM 1
#define       MC_CMD_MAE_FORGET_CONNECTION_OUT_REMOVED_CONN_ID_MAXNUM 32
#define       MC_CMD_MAE_FORGET_CONNECTION_OUT_REMOVED_CONN_ID_MAXNUM_MCDI2 32


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_00
 */
#define MC_CMD_DEVEL_RDMA_RSVD_00 0x180
#undef MC_CMD_0x180_PRIVILEGE_CTG

#define MC_CMD_0x180_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_00_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_00_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_00_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_00_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_01
 */
#define MC_CMD_DEVEL_RDMA_RSVD_01 0x181
#undef MC_CMD_0x181_PRIVILEGE_CTG

#define MC_CMD_0x181_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_01_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_01_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_01_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_01_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_02
 */
#define MC_CMD_DEVEL_RDMA_RSVD_02 0x182
#undef MC_CMD_0x182_PRIVILEGE_CTG

#define MC_CMD_0x182_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_02_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_02_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_02_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_02_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_03
 */
#define MC_CMD_DEVEL_RDMA_RSVD_03 0x183
#undef MC_CMD_0x183_PRIVILEGE_CTG

#define MC_CMD_0x183_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_03_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_03_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_03_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_03_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_04
 */
#define MC_CMD_DEVEL_RDMA_RSVD_04 0x184
#undef MC_CMD_0x184_PRIVILEGE_CTG

#define MC_CMD_0x184_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_04_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_04_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_04_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_04_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_05
 */
#define MC_CMD_DEVEL_RDMA_RSVD_05 0x185
#undef MC_CMD_0x185_PRIVILEGE_CTG

#define MC_CMD_0x185_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_05_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_05_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_05_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_05_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_06
 */
#define MC_CMD_DEVEL_RDMA_RSVD_06 0x186
#undef MC_CMD_0x186_PRIVILEGE_CTG

#define MC_CMD_0x186_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_06_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_06_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_06_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_06_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_07
 */
#define MC_CMD_DEVEL_RDMA_RSVD_07 0x187
#undef MC_CMD_0x187_PRIVILEGE_CTG

#define MC_CMD_0x187_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_07_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_07_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_07_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_07_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_08
 */
#define MC_CMD_DEVEL_RDMA_RSVD_08 0x188
#undef MC_CMD_0x188_PRIVILEGE_CTG

#define MC_CMD_0x188_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_08_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_08_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_08_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_08_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_09
 */
#define MC_CMD_DEVEL_RDMA_RSVD_09 0x189
#undef MC_CMD_0x189_PRIVILEGE_CTG

#define MC_CMD_0x189_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_09_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_09_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_09_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_09_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_0A
 */
#define MC_CMD_DEVEL_RDMA_RSVD_0A 0x18a
#undef MC_CMD_0x18a_PRIVILEGE_CTG

#define MC_CMD_0x18a_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_0a_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_0a_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_0a_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_0a_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_0B
 */
#define MC_CMD_DEVEL_RDMA_RSVD_0B 0x18b
#undef MC_CMD_0x18b_PRIVILEGE_CTG

#define MC_CMD_0x18b_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_0b_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_0b_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_0b_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_0b_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_0C
 */
#define MC_CMD_DEVEL_RDMA_RSVD_0C 0x18c
#undef MC_CMD_0x18c_PRIVILEGE_CTG

#define MC_CMD_0x18c_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_0c_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_0c_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_0c_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_0c_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_0D
 */
#define MC_CMD_DEVEL_RDMA_RSVD_0D 0x18d
#undef MC_CMD_0x18d_PRIVILEGE_CTG

#define MC_CMD_0x18d_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_0d_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_0d_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_0d_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_0d_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_0E
 */
#define MC_CMD_DEVEL_RDMA_RSVD_0E 0x18e
#undef MC_CMD_0x18e_PRIVILEGE_CTG

#define MC_CMD_0x18e_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_0e_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_0e_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_0e_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_0e_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_0F
 */
#define MC_CMD_DEVEL_RDMA_RSVD_0F 0x18f
#undef MC_CMD_0x18f_PRIVILEGE_CTG

#define MC_CMD_0x18f_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_0f_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_0f_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_0f_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_0f_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_10
 */
#define MC_CMD_DEVEL_RDMA_RSVD_10 0x190
#undef MC_CMD_0x190_PRIVILEGE_CTG

#define MC_CMD_0x190_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_10_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_10_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_10_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_10_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_11
 */
#define MC_CMD_DEVEL_RDMA_RSVD_11 0x191
#undef MC_CMD_0x191_PRIVILEGE_CTG

#define MC_CMD_0x191_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_11_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_11_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_11_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_11_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_12
 */
#define MC_CMD_DEVEL_RDMA_RSVD_12 0x192
#undef MC_CMD_0x192_PRIVILEGE_CTG

#define MC_CMD_0x192_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_12_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_12_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_12_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_12_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_13
 */
#define MC_CMD_DEVEL_RDMA_RSVD_13 0x193
#undef MC_CMD_0x193_PRIVILEGE_CTG

#define MC_CMD_0x193_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_13_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_13_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_13_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_13_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_14
 */
#define MC_CMD_DEVEL_RDMA_RSVD_14 0x194
#undef MC_CMD_0x194_PRIVILEGE_CTG

#define MC_CMD_0x194_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_14_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_14_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_14_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_14_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_15
 */
#define MC_CMD_DEVEL_RDMA_RSVD_15 0x195
#undef MC_CMD_0x195_PRIVILEGE_CTG

#define MC_CMD_0x195_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_15_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_15_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_15_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_15_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_16
 */
#define MC_CMD_DEVEL_RDMA_RSVD_16 0x196
#undef MC_CMD_0x196_PRIVILEGE_CTG

#define MC_CMD_0x196_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_16_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_16_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_16_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_16_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_17
 */
#define MC_CMD_DEVEL_RDMA_RSVD_17 0x197
#undef MC_CMD_0x197_PRIVILEGE_CTG

#define MC_CMD_0x197_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_17_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_17_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_17_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_17_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_18
 */
#define MC_CMD_DEVEL_RDMA_RSVD_18 0x198
#undef MC_CMD_0x198_PRIVILEGE_CTG

#define MC_CMD_0x198_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_18_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_18_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_18_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_18_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_19
 */
#define MC_CMD_DEVEL_RDMA_RSVD_19 0x199
#undef MC_CMD_0x199_PRIVILEGE_CTG

#define MC_CMD_0x199_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_19_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_19_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_19_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_19_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_1A
 */
#define MC_CMD_DEVEL_RDMA_RSVD_1A 0x19a
#undef MC_CMD_0x19a_PRIVILEGE_CTG

#define MC_CMD_0x19a_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_1a_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_1a_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_1a_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_1a_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_1B
 */
#define MC_CMD_DEVEL_RDMA_RSVD_1B 0x19b
#undef MC_CMD_0x19b_PRIVILEGE_CTG

#define MC_CMD_0x19b_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_1b_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_1b_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_1b_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_1b_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_1C
 */
#define MC_CMD_DEVEL_RDMA_RSVD_1C 0x19c
#undef MC_CMD_0x19c_PRIVILEGE_CTG

#define MC_CMD_0x19c_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_1c_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_1c_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_1c_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_1c_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_1D
 */
#define MC_CMD_DEVEL_RDMA_RSVD_1D 0x19d
#undef MC_CMD_0x19d_PRIVILEGE_CTG

#define MC_CMD_0x19d_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_1d_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_1d_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_1d_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_1d_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_1E
 */
#define MC_CMD_DEVEL_RDMA_RSVD_1E 0x19e
#undef MC_CMD_0x19e_PRIVILEGE_CTG

#define MC_CMD_0x19e_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_1e_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_1e_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_1e_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_1e_OUT_LEN 0


/***********************************/
/* MC_CMD_DEVEL_RDMA_RSVD_1F
 */
#define MC_CMD_DEVEL_RDMA_RSVD_1F 0x19f
#undef MC_CMD_0x19f_PRIVILEGE_CTG

#define MC_CMD_0x19f_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_DEVEL_RDMA_RSVD_1f_IN msgrequest */
#define    MC_CMD_DEVEL_RDMA_RSVD_1f_IN_LEN 0

/* MC_CMD_DEVEL_RDMA_RSVD_1f_OUT msgresponse */
#define    MC_CMD_DEVEL_RDMA_RSVD_1f_OUT_LEN 0


/***********************************/
/* MC_CMD_RHEAD_PKTGEN_ON
 * Riverhead Packet Generator control
 */
#define MC_CMD_RHEAD_PKTGEN_ON 0x161
#undef MC_CMD_0x161_PRIVILEGE_CTG

#define MC_CMD_0x161_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_RHEAD_PKTGEN_ON_IN msgrequest */
#define    MC_CMD_RHEAD_PKTGEN_ON_IN_LEN 24
/* Test packet frame length in bytes e.g. 1500 */
#define       MC_CMD_RHEAD_PKTGEN_ON_IN_FRAME_LEN_OFST 0
#define       MC_CMD_RHEAD_PKTGEN_ON_IN_FRAME_LEN_LEN 4
/* Destination MAC address for test packets */
#define       MC_CMD_RHEAD_PKTGEN_ON_IN_DST_ETHER_ADDR_OFST 4
#define       MC_CMD_RHEAD_PKTGEN_ON_IN_DST_ETHER_ADDR_LEN 6
/* Source MAC address for test packets */
#define       MC_CMD_RHEAD_PKTGEN_ON_IN_SRC_ETHER_ADDR_OFST 10
#define       MC_CMD_RHEAD_PKTGEN_ON_IN_SRC_ETHER_ADDR_LEN 6
/* Destination IPv4 address for test packets */
#define       MC_CMD_RHEAD_PKTGEN_ON_IN_DST_IPV4_ADDR_OFST 16
#define       MC_CMD_RHEAD_PKTGEN_ON_IN_DST_IPV4_ADDR_LEN 4
/* Source IPv4 address for test packets */
#define       MC_CMD_RHEAD_PKTGEN_ON_IN_SRC_IPV4_ADDR_OFST 20
#define       MC_CMD_RHEAD_PKTGEN_ON_IN_SRC_IPV4_ADDR_LEN 4

/* MC_CMD_RHEAD_PKTGEN_ON_OUT msgresponse */
#define    MC_CMD_RHEAD_PKTGEN_ON_OUT_LEN 0


/***********************************/
/* MC_CMD_RHEAD_PKTGEN_OFF
 * Riverhead Packet Generator control
 */
#define MC_CMD_RHEAD_PKTGEN_OFF 0x162
#undef MC_CMD_0x162_PRIVILEGE_CTG

#define MC_CMD_0x162_PRIVILEGE_CTG SRIOV_CTG_GENERAL

/* MC_CMD_RHEAD_PKTGEN_OFF_IN msgrequest */
#define    MC_CMD_RHEAD_PKTGEN_OFF_IN_LEN 0

/* MC_CMD_RHEAD_PKTGEN_OFF_OUT msgresponse */
#define    MC_CMD_RHEAD_PKTGEN_OFF_OUT_LEN 0

/* PORT_CONFIG_ENTRY structuredef */
#define    PORT_CONFIG_ENTRY_LEN 16
/* External port number (label) */
#define       PORT_CONFIG_ENTRY_EXT_NUMBER_OFST 0
#define       PORT_CONFIG_ENTRY_EXT_NUMBER_LEN 1
#define       PORT_CONFIG_ENTRY_EXT_NUMBER_LBN 0
#define       PORT_CONFIG_ENTRY_EXT_NUMBER_WIDTH 8
/* Port core location */
#define       PORT_CONFIG_ENTRY_CORE_OFST 1
#define       PORT_CONFIG_ENTRY_CORE_LEN 1
#define          PORT_CONFIG_ENTRY_STANDALONE 0x0 /* enum */
#define          PORT_CONFIG_ENTRY_MASTER 0x1 /* enum */
#define          PORT_CONFIG_ENTRY_SLAVE 0x2 /* enum */
#define       PORT_CONFIG_ENTRY_CORE_LBN 8
#define       PORT_CONFIG_ENTRY_CORE_WIDTH 8
/* Internal number (HW resource) relative to the core */
#define       PORT_CONFIG_ENTRY_INT_NUMBER_OFST 2
#define       PORT_CONFIG_ENTRY_INT_NUMBER_LEN 1
#define       PORT_CONFIG_ENTRY_INT_NUMBER_LBN 16
#define       PORT_CONFIG_ENTRY_INT_NUMBER_WIDTH 8
/* Instance of KR Serdes quad used by the port */
#define       PORT_CONFIG_ENTRY_SERDES_OFST 3
#define       PORT_CONFIG_ENTRY_SERDES_LEN 1
#define       PORT_CONFIG_ENTRY_SERDES_LBN 24
#define       PORT_CONFIG_ENTRY_SERDES_WIDTH 8
/* Bitmask of KR lanes used by the port (relative to serdes) */
#define       PORT_CONFIG_ENTRY_LANES_OFST 4
#define       PORT_CONFIG_ENTRY_LANES_LEN 4
#define       PORT_CONFIG_ENTRY_LANES_LBN 32
#define       PORT_CONFIG_ENTRY_LANES_WIDTH 32
/* Standard port capabilities (MC_CMD_PHY_CAP_*) */
#define       PORT_CONFIG_ENTRY_SUPPORTED_CAPS_OFST 8
#define       PORT_CONFIG_ENTRY_SUPPORTED_CAPS_LEN 4
#define       PORT_CONFIG_ENTRY_SUPPORTED_CAPS_LBN 64
#define       PORT_CONFIG_ENTRY_SUPPORTED_CAPS_WIDTH 32
#define       PORT_CONFIG_ENTRY_RXDP_OFST 12
#define       PORT_CONFIG_ENTRY_RXDP_LEN 1
/* enum: Not mapped to datapath (unconfigured) */
#define          PORT_CONFIG_ENTRY_DATAPATH_NONE 0x0
/* enum: Primary datapath is DP0 */
#define          PORT_CONFIG_ENTRY_DATAPATH_0 0x1
/* enum: Primary datapath is DP1 */
#define          PORT_CONFIG_ENTRY_DATAPATH_1 0x2
/* enum: Flag indicating striping over the other (secondary) DP */
#define          PORT_CONFIG_ENTRY_DATAPATH_STRIPING 0x4
#define       PORT_CONFIG_ENTRY_RXDP_LBN 96
#define       PORT_CONFIG_ENTRY_RXDP_WIDTH 8
#define       PORT_CONFIG_ENTRY_TXDP_OFST 13
#define       PORT_CONFIG_ENTRY_TXDP_LEN 1
/*            Enum values, see field(s): */
/*               PORT_CONFIG_ENTRY/RXDP */
#define       PORT_CONFIG_ENTRY_TXDP_LBN 104
#define       PORT_CONFIG_ENTRY_TXDP_WIDTH 8
/* Extra fixed/internal features of the port HW */
#define       PORT_CONFIG_ENTRY_FEATURES_OFST 14
#define       PORT_CONFIG_ENTRY_FEATURES_LEN 1
#define        PORT_CONFIG_ENTRY_LOW_LATENCY_PCS_OFST 14
#define        PORT_CONFIG_ENTRY_LOW_LATENCY_PCS_LBN 0
#define        PORT_CONFIG_ENTRY_LOW_LATENCY_PCS_WIDTH 1
#define       PORT_CONFIG_ENTRY_FEATURES_LBN 112
#define       PORT_CONFIG_ENTRY_FEATURES_WIDTH 8
/* Reserved (align to 16 bytes) */
#define       PORT_CONFIG_ENTRY_RSVD2_OFST 15
#define       PORT_CONFIG_ENTRY_RSVD2_LEN 1
#define       PORT_CONFIG_ENTRY_RSVD2_LBN 120
#define       PORT_CONFIG_ENTRY_RSVD2_WIDTH 8

/* PORT_CONFIG_SHORT_ENTRY structuredef */
#define    PORT_CONFIG_SHORT_ENTRY_LEN 8
#define       PORT_CONFIG_SHORT_ENTRY_EXT_NUMBER_OFST 0
#define       PORT_CONFIG_SHORT_ENTRY_EXT_NUMBER_LEN 1
/* enum: Entry unused */
#define          PORT_CONFIG_SHORT_ENTRY_INVALID 0xff
#define       PORT_CONFIG_SHORT_ENTRY_EXT_NUMBER_LBN 0
#define       PORT_CONFIG_SHORT_ENTRY_EXT_NUMBER_WIDTH 8
#define       PORT_CONFIG_SHORT_ENTRY_RXDP_OFST 1
#define       PORT_CONFIG_SHORT_ENTRY_RXDP_LEN 1
/*            Enum values, see field(s): */
/*               PORT_CONFIG_ENTRY/RXDP */
#define       PORT_CONFIG_SHORT_ENTRY_RXDP_LBN 8
#define       PORT_CONFIG_SHORT_ENTRY_RXDP_WIDTH 8
#define       PORT_CONFIG_SHORT_ENTRY_TXDP_OFST 2
#define       PORT_CONFIG_SHORT_ENTRY_TXDP_LEN 1
/*            Enum values, see field(s): */
/*               PORT_CONFIG_ENTRY/RXDP */
#define       PORT_CONFIG_SHORT_ENTRY_TXDP_LBN 16
#define       PORT_CONFIG_SHORT_ENTRY_TXDP_WIDTH 8
/* Extra fixed/internal features of the port HW */
#define       PORT_CONFIG_SHORT_ENTRY_FEATURES_OFST 3
#define       PORT_CONFIG_SHORT_ENTRY_FEATURES_LEN 1
#define        PORT_CONFIG_SHORT_ENTRY_LOW_LATENCY_PCS_OFST 3
#define        PORT_CONFIG_SHORT_ENTRY_LOW_LATENCY_PCS_LBN 0
#define        PORT_CONFIG_SHORT_ENTRY_LOW_LATENCY_PCS_WIDTH 1
#define       PORT_CONFIG_SHORT_ENTRY_FEATURES_LBN 24
#define       PORT_CONFIG_SHORT_ENTRY_FEATURES_WIDTH 8
/* Standard port capabilities (MC_CMD_PHY_CAP_*) */
#define       PORT_CONFIG_SHORT_ENTRY_SUPPORTED_CAPS_OFST 4
#define       PORT_CONFIG_SHORT_ENTRY_SUPPORTED_CAPS_LEN 4
#define       PORT_CONFIG_SHORT_ENTRY_SUPPORTED_CAPS_LBN 32
#define       PORT_CONFIG_SHORT_ENTRY_SUPPORTED_CAPS_WIDTH 32

/* PORT_MODE_ENTRY structuredef */
#define    PORT_MODE_ENTRY_LEN 32
/* Port information for all 4 ports, laid out as PORT_CONFIG_SHORT_ENTRY */
#define       PORT_MODE_ENTRY_PORT_ENTRIES_OFST 0
#define       PORT_MODE_ENTRY_PORT_ENTRIES_LEN 8
#define       PORT_MODE_ENTRY_PORT_ENTRIES_LO_OFST 0
#define       PORT_MODE_ENTRY_PORT_ENTRIES_HI_OFST 4
#define       PORT_MODE_ENTRY_PORT_ENTRIES_NUM 4
#define       PORT_MODE_ENTRY_PORT_ENTRIES_LBN 0
#define       PORT_MODE_ENTRY_PORT_ENTRIES_WIDTH 64

/* LOGICAL_PORT_ENTRY structuredef */
#define    LOGICAL_PORT_ENTRY_LEN 4
/* Logical port number */
#define       LOGICAL_PORT_ENTRY_LOGICAL_NUMBER_OFST 0
#define       LOGICAL_PORT_ENTRY_LOGICAL_NUMBER_LEN 1
#define       LOGICAL_PORT_ENTRY_LOGICAL_NUMBER_LBN 0
#define       LOGICAL_PORT_ENTRY_LOGICAL_NUMBER_WIDTH 8
/* Port core location */
#define       LOGICAL_PORT_ENTRY_CORE_OFST 1
#define       LOGICAL_PORT_ENTRY_CORE_LEN 1
#define          LOGICAL_PORT_ENTRY_STANDALONE 0x0 /* enum */
#define          LOGICAL_PORT_ENTRY_MASTER 0x1 /* enum */
#define          LOGICAL_PORT_ENTRY_SLAVE 0x2 /* enum */
#define       LOGICAL_PORT_ENTRY_CORE_LBN 8
#define       LOGICAL_PORT_ENTRY_CORE_WIDTH 8
/* Internal number (HW resource) relative to the core */
#define       LOGICAL_PORT_ENTRY_INT_NUMBER_OFST 2
#define       LOGICAL_PORT_ENTRY_INT_NUMBER_LEN 1
#define       LOGICAL_PORT_ENTRY_INT_NUMBER_LBN 16
#define       LOGICAL_PORT_ENTRY_INT_NUMBER_WIDTH 8
/* Reserved (align to 32 bits) */
#define       LOGICAL_PORT_ENTRY_RSVD_OFST 3
#define       LOGICAL_PORT_ENTRY_RSVD_LEN 1
#define       LOGICAL_PORT_ENTRY_RSVD_LBN 24
#define       LOGICAL_PORT_ENTRY_RSVD_WIDTH 8

/* PHYSICAL_PORT_ENTRY structuredef */
#define    PHYSICAL_PORT_ENTRY_LEN 32
/* Physical port number */
#define       PHYSICAL_PORT_ENTRY_PHYSICAL_NUMBER_OFST 0
#define       PHYSICAL_PORT_ENTRY_PHYSICAL_NUMBER_LEN 1
#define       PHYSICAL_PORT_ENTRY_PHYSICAL_NUMBER_LBN 0
#define       PHYSICAL_PORT_ENTRY_PHYSICAL_NUMBER_WIDTH 8
/* Port core location */
#define       PHYSICAL_PORT_ENTRY_CORE_OFST 1
#define       PHYSICAL_PORT_ENTRY_CORE_LEN 1
#define          PHYSICAL_PORT_ENTRY_STANDALONE 0x0 /* enum */
#define          PHYSICAL_PORT_ENTRY_MASTER 0x1 /* enum */
#define          PHYSICAL_PORT_ENTRY_SLAVE 0x2 /* enum */
#define       PHYSICAL_PORT_ENTRY_CORE_LBN 8
#define       PHYSICAL_PORT_ENTRY_CORE_WIDTH 8
/* Human-readable port label */
#define       PHYSICAL_PORT_ENTRY_NAME_OFST 2
#define       PHYSICAL_PORT_ENTRY_NAME_LEN 20
#define       PHYSICAL_PORT_ENTRY_NAME_LBN 16
#define       PHYSICAL_PORT_ENTRY_NAME_WIDTH 160
/* Instance of KR Serdes quad used by the port */
#define       PHYSICAL_PORT_ENTRY_SERDES_OFST 22
#define       PHYSICAL_PORT_ENTRY_SERDES_LEN 1
#define       PHYSICAL_PORT_ENTRY_SERDES_LBN 176
#define       PHYSICAL_PORT_ENTRY_SERDES_WIDTH 8
/* Bitmask of KR lanes used by the port (relative to serdes) */
#define       PHYSICAL_PORT_ENTRY_LANES_OFST 23
#define       PHYSICAL_PORT_ENTRY_LANES_LEN 1
#define       PHYSICAL_PORT_ENTRY_LANES_LBN 184
#define       PHYSICAL_PORT_ENTRY_LANES_WIDTH 8
/* Supported port speeds (MC_CMD_PHY_CAP_*) */
#define       PHYSICAL_PORT_ENTRY_SPEEDS_OFST 24
#define       PHYSICAL_PORT_ENTRY_SPEEDS_LEN 4
#define       PHYSICAL_PORT_ENTRY_SPEEDS_LBN 192
#define       PHYSICAL_PORT_ENTRY_SPEEDS_WIDTH 32
/* Port features */
#define       PHYSICAL_PORT_ENTRY_FEATURES_OFST 28
#define       PHYSICAL_PORT_ENTRY_FEATURES_LEN 4
#define        PHYSICAL_PORT_ENTRY_LOW_LATENCY_OFST 28
#define        PHYSICAL_PORT_ENTRY_LOW_LATENCY_LBN 0
#define        PHYSICAL_PORT_ENTRY_LOW_LATENCY_WIDTH 1
#define       PHYSICAL_PORT_ENTRY_FEATURES_LBN 224
#define       PHYSICAL_PORT_ENTRY_FEATURES_WIDTH 32

/* PORT_MAPPING_ENTRY structuredef */
#define    PORT_MAPPING_ENTRY_LEN 4
/* Logical port number */
#define       PORT_MAPPING_ENTRY_LOGICAL_NUMBER_OFST 0
#define       PORT_MAPPING_ENTRY_LOGICAL_NUMBER_LEN 1
#define       PORT_MAPPING_ENTRY_LOGICAL_NUMBER_LBN 0
#define       PORT_MAPPING_ENTRY_LOGICAL_NUMBER_WIDTH 8
/* Physical port number */
#define       PORT_MAPPING_ENTRY_PHYSICAL_NUMBER_OFST 1
#define       PORT_MAPPING_ENTRY_PHYSICAL_NUMBER_LEN 1
#define          PORT_MAPPING_ENTRY_PHYSICAL_PORT_NONE 0xff /* enum */
#define       PORT_MAPPING_ENTRY_PHYSICAL_NUMBER_LBN 8
#define       PORT_MAPPING_ENTRY_PHYSICAL_NUMBER_WIDTH 8
#define       PORT_MAPPING_ENTRY_RXDP_OFST 2
#define       PORT_MAPPING_ENTRY_RXDP_LEN 1
/*            Enum values, see field(s): */
/*               PORT_CONFIG_ENTRY/RXDP */
#define       PORT_MAPPING_ENTRY_RXDP_LBN 16
#define       PORT_MAPPING_ENTRY_RXDP_WIDTH 8
#define       PORT_MAPPING_ENTRY_TXDP_OFST 3
#define       PORT_MAPPING_ENTRY_TXDP_LEN 1
/*            Enum values, see field(s): */
/*               PORT_CONFIG_ENTRY/RXDP */
#define       PORT_MAPPING_ENTRY_TXDP_LBN 24
#define       PORT_MAPPING_ENTRY_TXDP_WIDTH 8

/* RXDI_TEST_CONTROL structuredef: Assignment of the global TEST_CONTROL word
 * in the RX DICPU DMEM map for the testfw_tsa_features test firmware, for
 * directed Medford2 DICPU TSA feature tests.
 */
#define    RXDI_TEST_CONTROL_LEN 2
/* Enable recognition of magic packets to trigger special directed tests. */
#define       RXDI_TEST_CONTROL_MAGIC_PKT_EN_LBN 15
#define       RXDI_TEST_CONTROL_MAGIC_PKT_EN_WIDTH 1

/* TXDI_TEST_CONTROL structuredef: Assignment of the global TEST_CONTROL word
 * in the TX DICPU DMEM map for the testfw_tsa_features test firmware, for
 * directed Medford2 DICPU TSA feature tests.
 */
#define    TXDI_TEST_CONTROL_LEN 2
/* Enable recognition of magic packets to trigger special directed tests. */
#define       TXDI_TEST_CONTROL_MAGIC_PKT_EN_LBN 15
#define       TXDI_TEST_CONTROL_MAGIC_PKT_EN_WIDTH 1

/* DICPU_TEST_MAGIC_SRCMAC structuredef: The specific test case is selected
 * using the source MAC address field, which should be of the form
 * 02:nn:xx:xx:yy:yy, where nn is the test ID, and xx:xx and yy:yy are little-
 * endian 16-bit parameters, param1 and param2. (The packet will be handled as
 * a normal packet if the first byte is not 0x02.)
 */
#define    DICPU_TEST_MAGIC_SRCMAC_LEN 6
/* First byte must be 0x02. */
#define       DICPU_TEST_MAGIC_SRCMAC_FIXED_BYTE_OFST 0
#define       DICPU_TEST_MAGIC_SRCMAC_FIXED_BYTE_LEN 1
#define          DICPU_TEST_MAGIC_SRCMAC_FIXED_BYTE_VALUE 0x2 /* enum */
#define       DICPU_TEST_MAGIC_SRCMAC_FIXED_BYTE_LBN 0
#define       DICPU_TEST_MAGIC_SRCMAC_FIXED_BYTE_WIDTH 8
/* Second byte is test ID; see DICPU_TEST_ID for test descriptions. */
#define       DICPU_TEST_MAGIC_SRCMAC_TEST_ID_OFST 1
#define       DICPU_TEST_MAGIC_SRCMAC_TEST_ID_LEN 1
#define       DICPU_TEST_MAGIC_SRCMAC_TEST_ID_LBN 8
#define       DICPU_TEST_MAGIC_SRCMAC_TEST_ID_WIDTH 8
/* Third byte is low 8 bits of 16-bit parameter 1. */
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM1_LO_OFST 2
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM1_LO_LEN 1
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM1_LO_LBN 16
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM1_LO_WIDTH 8
/* Fourth byte is high 8 bits of 16-bit parameter 1. */
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM1_HI_OFST 3
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM1_HI_LEN 1
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM1_HI_LBN 24
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM1_HI_WIDTH 8
/* Fifth byte is low 8 bits of 16-bit parameter 2. */
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM2_LO_OFST 4
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM2_LO_LEN 1
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM2_LO_LBN 32
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM2_LO_WIDTH 8
/* Sixth byte is high 8 bits of 16-bit parameter 2. */
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM2_HI_OFST 5
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM2_HI_LEN 1
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM2_HI_LBN 40
#define       DICPU_TEST_MAGIC_SRCMAC_PARAM2_HI_WIDTH 8

/* TSA_SAMPLE_DUMP structuredef: Offsets and lengths of the interesting parts
 * of RF dump data for TSA rules which have the SAMPLE action bit set. The
 * remaining parts of the data are not interesting except for special directed
 * tests. Some packet headers e.g. source MAC address are not made available
 * for SAMPLE rules due to firmware implementation details of register usage
 * (but the directed tests should prove that all registers are dumped correctly
 * such that a future implementation could work differently if required). All
 * fields should be treated as a sequence of bytes in network order. Fields not
 * used by a particular packet type are expected to contain 0.
 */
#define    TSA_SAMPLE_DUMP_LEN 96
/* remote (i.e. source for RX, dest for TX) TCP/UDP port */
#define       TSA_SAMPLE_DUMP_REMOTE_PORT_OFST 38
#define       TSA_SAMPLE_DUMP_REMOTE_PORT_LEN 2
#define       TSA_SAMPLE_DUMP_REMOTE_PORT_LBN 304
#define       TSA_SAMPLE_DUMP_REMOTE_PORT_WIDTH 16
/* local (i.e. dest for RX, source for TX) MAC address */
#define       TSA_SAMPLE_DUMP_LOCAL_MAC_OFST 40
#define       TSA_SAMPLE_DUMP_LOCAL_MAC_LEN 6
#define       TSA_SAMPLE_DUMP_LOCAL_MAC_LBN 320
#define       TSA_SAMPLE_DUMP_LOCAL_MAC_WIDTH 48
/* local (i.e. dest for RX, source for TX) TCP/UDP port */
#define       TSA_SAMPLE_DUMP_LOCAL_PORT_OFST 46
#define       TSA_SAMPLE_DUMP_LOCAL_PORT_LEN 2
#define       TSA_SAMPLE_DUMP_LOCAL_PORT_LBN 368
#define       TSA_SAMPLE_DUMP_LOCAL_PORT_WIDTH 16
/* Ethertype */
#define       TSA_SAMPLE_DUMP_ETHER_TYPE_OFST 48
#define       TSA_SAMPLE_DUMP_ETHER_TYPE_LEN 2
#define       TSA_SAMPLE_DUMP_ETHER_TYPE_LBN 384
#define       TSA_SAMPLE_DUMP_ETHER_TYPE_WIDTH 16
/* Inner VLAN (12-bit tag only; top 4 bits will always be 0 here) */
#define       TSA_SAMPLE_DUMP_INNER_VLAN_OFST 50
#define       TSA_SAMPLE_DUMP_INNER_VLAN_LEN 2
#define       TSA_SAMPLE_DUMP_INNER_VLAN_LBN 400
#define       TSA_SAMPLE_DUMP_INNER_VLAN_WIDTH 16
/* Outer VLAN (12-bit tag only; top 4 bits will always be 0 here) */
#define       TSA_SAMPLE_DUMP_OUTER_VLAN_OFST 52
#define       TSA_SAMPLE_DUMP_OUTER_VLAN_LEN 2
#define       TSA_SAMPLE_DUMP_OUTER_VLAN_LBN 416
#define       TSA_SAMPLE_DUMP_OUTER_VLAN_WIDTH 16
/* IP protocol */
#define       TSA_SAMPLE_DUMP_IP_PROTOCOL_OFST 54
#define       TSA_SAMPLE_DUMP_IP_PROTOCOL_LEN 1
#define       TSA_SAMPLE_DUMP_IP_PROTOCOL_LBN 432
#define       TSA_SAMPLE_DUMP_IP_PROTOCOL_WIDTH 8
/* Physical port number */
#define       TSA_SAMPLE_DUMP_PHYSICAL_PORT_OFST 56
#define       TSA_SAMPLE_DUMP_PHYSICAL_PORT_LEN 1
#define       TSA_SAMPLE_DUMP_PHYSICAL_PORT_LBN 448
#define       TSA_SAMPLE_DUMP_PHYSICAL_PORT_WIDTH 8
/* remote (i.e. source for RX, dest for TX) IP address; last 12 bytes are 0 for
 * IPv4
 */
#define       TSA_SAMPLE_DUMP_REMOTE_IP_OFST 64
#define       TSA_SAMPLE_DUMP_REMOTE_IP_LEN 16
#define       TSA_SAMPLE_DUMP_REMOTE_IP_LBN 512
#define       TSA_SAMPLE_DUMP_REMOTE_IP_WIDTH 128
/* local (i.e. dest for RX, source for TX) IP address; last 12 bytes are 0 for
 * IPv4
 */
#define       TSA_SAMPLE_DUMP_LOCAL_IP_OFST 80
#define       TSA_SAMPLE_DUMP_LOCAL_IP_LEN 16
#define       TSA_SAMPLE_DUMP_LOCAL_IP_LBN 640
#define       TSA_SAMPLE_DUMP_LOCAL_IP_WIDTH 128

/* VERSION structuredef: A 4-part semantic version (see https://semver.org/ for
 * details).
 */
#define    VERSION_LEN 16
#define       VERSION_MAJOR_OFST 0
#define       VERSION_MAJOR_LEN 4
#define       VERSION_MAJOR_LBN 0
#define       VERSION_MAJOR_WIDTH 32
#define       VERSION_MINOR_OFST 4
#define       VERSION_MINOR_LEN 4
#define       VERSION_MINOR_LBN 32
#define       VERSION_MINOR_WIDTH 32
#define       VERSION_PATCH_OFST 8
#define       VERSION_PATCH_LEN 4
#define       VERSION_PATCH_LBN 64
#define       VERSION_PATCH_WIDTH 32
/* An additional version field that is not part of the standard semver scheme.
 * Can be used for build information.
 */
#define       VERSION_BUILD_OFST 12
#define       VERSION_BUILD_LEN 4
#define       VERSION_BUILD_LBN 96
#define       VERSION_BUILD_WIDTH 32

/* SPHINX_SENSOR_LIMITS structuredef: This should be kept up to date with the
 * `limits` message in doc/riverhead/ipc/sphinx_sensor.proto.
 */
#define    SPHINX_SENSOR_LIMITS_LEN 24
#define       SPHINX_SENSOR_LIMITS_LO_WARNING_OFST 0
#define       SPHINX_SENSOR_LIMITS_LO_WARNING_LEN 4
#define       SPHINX_SENSOR_LIMITS_LO_WARNING_LBN 0
#define       SPHINX_SENSOR_LIMITS_LO_WARNING_WIDTH 32
#define       SPHINX_SENSOR_LIMITS_LO_CRITICAL_OFST 4
#define       SPHINX_SENSOR_LIMITS_LO_CRITICAL_LEN 4
#define       SPHINX_SENSOR_LIMITS_LO_CRITICAL_LBN 32
#define       SPHINX_SENSOR_LIMITS_LO_CRITICAL_WIDTH 32
#define       SPHINX_SENSOR_LIMITS_LO_FATAL_OFST 8
#define       SPHINX_SENSOR_LIMITS_LO_FATAL_LEN 4
#define       SPHINX_SENSOR_LIMITS_LO_FATAL_LBN 64
#define       SPHINX_SENSOR_LIMITS_LO_FATAL_WIDTH 32
#define       SPHINX_SENSOR_LIMITS_HI_WARNING_OFST 12
#define       SPHINX_SENSOR_LIMITS_HI_WARNING_LEN 4
#define       SPHINX_SENSOR_LIMITS_HI_WARNING_LBN 96
#define       SPHINX_SENSOR_LIMITS_HI_WARNING_WIDTH 32
#define       SPHINX_SENSOR_LIMITS_HI_CRITICAL_OFST 16
#define       SPHINX_SENSOR_LIMITS_HI_CRITICAL_LEN 4
#define       SPHINX_SENSOR_LIMITS_HI_CRITICAL_LBN 128
#define       SPHINX_SENSOR_LIMITS_HI_CRITICAL_WIDTH 32
#define       SPHINX_SENSOR_LIMITS_HI_FATAL_OFST 20
#define       SPHINX_SENSOR_LIMITS_HI_FATAL_LEN 4
#define       SPHINX_SENSOR_LIMITS_HI_FATAL_LBN 160
#define       SPHINX_SENSOR_LIMITS_HI_FATAL_WIDTH 32

/* SPHINX_SENSOR_READING structuredef: This should be kept up to date with the
 * `reading` message in doc/riverhead/ipc/sphinx_sensor.proto.
 */
#define    SPHINX_SENSOR_READING_LEN 12
#define       SPHINX_SENSOR_READING_HANDLE_OFST 0
#define       SPHINX_SENSOR_READING_HANDLE_LEN 4
#define       SPHINX_SENSOR_READING_HANDLE_LBN 0
#define       SPHINX_SENSOR_READING_HANDLE_WIDTH 32
#define       SPHINX_SENSOR_READING_VALUE_OFST 4
#define       SPHINX_SENSOR_READING_VALUE_LEN 4
#define       SPHINX_SENSOR_READING_VALUE_LBN 32
#define       SPHINX_SENSOR_READING_VALUE_WIDTH 32
/* SPHINX_SENSOR_STATE enum */
#define       SPHINX_SENSOR_READING_STATE_OFST 8
#define       SPHINX_SENSOR_READING_STATE_LEN 4
#define       SPHINX_SENSOR_READING_STATE_LBN 64
#define       SPHINX_SENSOR_READING_STATE_WIDTH 32

/* EFTEST_SCHED_CREDIT_CHECK_ERROR structuredef */
#define    EFTEST_SCHED_CREDIT_CHECK_ERROR_LEN 8
/* Node type with bad credit count */
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_NODE_TYPE_OFST 0
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_NODE_TYPE_LEN 1
/* enum: Dest node */
#define          EFTEST_SCHED_CREDIT_CHECK_ERROR_DEST 0x0
/* enum: Source node */
#define          EFTEST_SCHED_CREDIT_CHECK_ERROR_SOURCE 0x1
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_NODE_TYPE_LBN 0
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_NODE_TYPE_WIDTH 8
/* Level of node in scheduler hierarchy */
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_NODE_LEVEL_OFST 1
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_NODE_LEVEL_LEN 1
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_NODE_LEVEL_LBN 8
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_NODE_LEVEL_WIDTH 8
/* Node index */
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_NODE_INDEX_OFST 2
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_NODE_INDEX_LEN 2
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_NODE_INDEX_LBN 16
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_NODE_INDEX_WIDTH 16
/* The actual credit value the node had */
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_CREDIT_VALUE_OFST 4
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_CREDIT_VALUE_LEN 4
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_CREDIT_VALUE_LBN 32
#define       EFTEST_SCHED_CREDIT_CHECK_ERROR_CREDIT_VALUE_WIDTH 32

/* EFTEST_RHL_BARRIERS_TEST_ACTION structuredef: A command used as part of the
 * RHL barriers test.
 */
#define    EFTEST_RHL_BARRIERS_TEST_ACTION_LEN 16
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_TYPE_OFST 0
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_TYPE_LEN 4
#define          EFTEST_RHL_BARRIERS_TEST_ACTION_COMMAND 0x1 /* enum */
#define          EFTEST_RHL_BARRIERS_TEST_ACTION_BARRIER 0x2 /* enum */
#define          EFTEST_RHL_BARRIERS_TEST_ACTION_SLEEP 0x3 /* enum */
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_TYPE_LBN 0
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_TYPE_WIDTH 32
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_COMMAND_DELAY_US_OFST 4
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_COMMAND_DELAY_US_LEN 4
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_COMMAND_DELAY_US_LBN 32
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_COMMAND_DELAY_US_WIDTH 32
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_COMMAND_TAGS_OFST 8
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_COMMAND_TAGS_LEN 4
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_COMMAND_TAGS_LBN 64
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_COMMAND_TAGS_WIDTH 32
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_BARRIER_TAGS_OFST 4
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_BARRIER_TAGS_LEN 4
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_BARRIER_TAGS_LBN 32
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_BARRIER_TAGS_WIDTH 32
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_SLEEP_DELAY_US_OFST 4
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_SLEEP_DELAY_US_LEN 4
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_SLEEP_DELAY_US_LBN 32
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_SLEEP_DELAY_US_WIDTH 32
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_RESERVED_OFST 4
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_RESERVED_LEN 12
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_RESERVED_LBN 32
#define       EFTEST_RHL_BARRIERS_TEST_ACTION_RESERVED_WIDTH 96

/* TEST_FEATURES_LAYOUT structuredef: Defines the actual layout of fields in
 * the data returned by MC_CMD_GET_TEST_FEATURES which are treated as opaque in
 * the public YML. NOTE that MC_CMD_GET_TEST_FEATURES is available in
 * production firmware, so this structure must NOT contain any information that
 * has security or confidentiality implications.
 */
#define    TEST_FEATURES_LAYOUT_LEN 1
/* The basic DUT type */
#define       TEST_FEATURES_LAYOUT_DUT_TYPE_OFST 0
#define       TEST_FEATURES_LAYOUT_DUT_TYPE_LEN 1
/* enum: the DUT is real hardware (ASIC or Softnic FPGA image) */
#define          TEST_FEATURES_LAYOUT_DUT_TYPE_HW 0x0
/* enum: the DUT is a pure C model */
#define          TEST_FEATURES_LAYOUT_DUT_TYPE_CMOD 0x1
/* enum: the DUT is an RTL cosimulation with a C model CPU */
#define          TEST_FEATURES_LAYOUT_DUT_TYPE_COSIM_CCPU 0x2
/* enum: the DUT is an RTL cosimulation including the CPU */
#define          TEST_FEATURES_LAYOUT_DUT_TYPE_COSIM_RTLCPU 0x3
/* enum: the DUT is a palladium emulator */
#define          TEST_FEATURES_LAYOUT_DUT_TYPE_PALLADIUM 0x4
#define       TEST_FEATURES_LAYOUT_DUT_TYPE_LBN 0
#define       TEST_FEATURES_LAYOUT_DUT_TYPE_WIDTH 8


/***********************************/
/* MC_CMD_EFTEST_OP
 * Multiplexed MCDI call for eftest operations
 */
#define MC_CMD_EFTEST_OP 0xaf

/* MC_CMD_EFTEST_OP_IN msgrequest */
#define    MC_CMD_EFTEST_OP_IN_LENMIN 4
#define    MC_CMD_EFTEST_OP_IN_LENMAX 252
#define    MC_CMD_EFTEST_OP_IN_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_OP_IN_LEN(num) (4+4*(num))
#define    MC_CMD_EFTEST_OP_IN_EFTEST_ARGS_NUM(len) (((len)-4)/4)
/* identifies the test */
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ID_LEN 1
/* enum: event generating test */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_EVENT_TEST 0x0
/* enum: sample use of infrastructure */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_SAMPLE 0x1
/* enum: periodic stalling of the rx datapath. */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_RX_STALL 0x2
/* enum: Packet memory operations supporting snapper */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PM 0x3
/* enum: MC MIPS interrupt tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_IRQ_TEST 0x4
/* enum: MC PDMA tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PDMA_TEST 0x5
/* enum: MC EXPROM tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_EXPROM 0x6
/* enum: Get the eftest-specific features of the DUT */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_DUT_FEATURES 0x7
/* enum: MC filter tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_FILTER 0x8
/* enum: MC MC2MC communications tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_MC2MC_TEST 0x9
/* enum: CNTAG functionality tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_CNTAG_TEST 0xa
/* enum: Config for Speed, Loopback, Macsec. */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PORT_SETTINGS 0xb
/* enum: Parser-dispatcher directed tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PD_TEST 0xc
/* enum: LTR tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_LTR_TEST 0xd
/* enum: OBFF tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_OBFF_TEST 0xe
/* enum: Get the clock ratio (useful for pacer tests) */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_CLOCK_RATIO 0xf
/* enum: PCIE Power Management tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_POWER_MGMT 0x10
/* enum: MC PIO buffer tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PIOTEST 0x11
/* enum: CSR access test */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_CSR_ACCESS 0x12
/* enum: MC doorbell stress test */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_MC_DOORBELL_STRESS 0x13
/* enum: MC TLP stress test */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_TLP_STRESS 0x14
/* enum: MC miscellaneous tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_KITCHEN_SINK 0x15
/* enum: Packet Edit tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PE 0x16
/* enum: BIU tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_BIU_TEST 0x17
/* enum: Buffer table init for bad descriptor tests with ECC enabled */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_BUFTBL_INIT 0x18
/* enum: Stressful pdma tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PDMA_STRESS 0x19
/* enum: Config for LED Mode, Src, Freq. */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_LED_SETTINGS 0x1a
/* enum: ECC AER signaling */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_ECC_AER 0x1b
/* enum: RMON operations */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_RMON 0x1c
/* enum: TX DPCPU test settings */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_TXDPCPU 0x1d
/* enum: ECC test settings */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_ECC_TEST 0x1e
/* enum: RX DPCPU test settings */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_RXDPCPU 0x1f
/* enum: PCIE error monitoring operations */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PCIE_MONITOR 0x20
/* enum: UART testing */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_UART 0x21
/* enum: SMC tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_SMC 0x22
/* enum: Port mode operations */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PORT_MODE 0x23
/* enum: SPI DMA tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_SPI_DMA 0x24
/* enum: Tests for new MIPS instructions */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_MIPS_INSNS 0x25
/* enum: Test support for the EF100 switch */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_EF100_SWITCH 0x26
/* enum: Support for setting up and testing the SFFF */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_SFFF 0x27
/* enum: Tests for the OTP storage */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_OTP_NVRAM 0x28
/* enum: Tests for medford XIP support */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_XIP 0x29
/* enum: Support for setting up VI allocation */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_VI_ALLOC 0x2a
/* enum: Tests for Medford CCOM registers */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_CCOM 0x2b
/* enum: Test support for EVB framework */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_EVB 0x2c
/* enum: Control the network egress port interface flow. */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_EF100_NET_EPI_FLOW_CTL 0x2d
/* enum: Directed test for bug41963 */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_BUG41963 0x2e
/* enum: Control the medford traffic generator */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_HWPKTGEN 0x2f
/* enum: Tests for MC JTAG interface */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_JTAG 0x30
/* enum: Support for setting up and testing the pacer */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PACER 0x31
/* enum: Stop the DPCPU polling thread. A reboot will be needed to restart it
 */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_STOP_DPCPU_THREAD 0x32
/* enum: Report the expected and actual frequencies for each clock in the
 * system
 */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_CHECK_CLOCKS 0x33
/* enum: CTPIO test support */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_CTPIO 0x34
/* enum: FLR completion nofication via host memory buffers */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_FLR_COMPLETION_NOTIFICATION 0x35
/* enum: Control RXDP firmware which introduces delays */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_SLOW_RXFW 0x36
/* enum: Assorted VDM tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_VDM 0x37
/* enum: Medford2 TSA feature tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_TSA 0x38
/* enum: FastPD configuration (medford2 only) */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_FASTPD 0x39
/* enum: Test satellite CPU memories */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_MEM_TEST 0x3a
/* enum: Dynamic port configuration operations */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_DYNAMIC_PORT_CONFIG 0x3b
/* enum: Access to the internals of MaxPayload and MaxReadRequest calculation
 */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_MP_MRR 0x3c
/* enum: PTM tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PTM 0x3d
/* enum: EVQ Phase tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_EVQ_PHASE 0x3e
/* enum: PTP tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PTP 0x3f
/* enum: Get port errors (NP_ALERT_REG2) (medford2 only) */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PORT_ERRORS 0x40
/* enum: PCIE HW performance monitors */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_HW_PERF_MON 0x41
/* enum: Control port MACs */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_MAC_CONTROL 0x42
/* enum: CTPIO reconfiguration agitator tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_CRAGIT 0x43
/* enum: Probemux tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PBMX 0x44
/* enum: Control TXDP firmware which introduces delays */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_SLOW_TXFW 0x45
/* enum: For now just allows to toggle the error forwarding settings in the
 * PCIe core
 */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PCIE_TEST 0x46
/* enum: Stress krserdes */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_KRSERDES_STRESS 0x47
/* enum: Manage eftest threads */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_THREAD_MGMT 0x48
/* enum: Test SPHINX endpoints on the Riverhead architecture. */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_SPHINX 0x49
/* enum: NMC filter tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_FILTER_RHEAD 0x4a
/* enum: Configure event merging */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_EVENT_MERGE 0x4b
/* enum: Toggle MAC drain */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_MAC_DRAIN_RHEAD 0x4c
/* enum: Configure TX on Rhead */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_CONF_TX_RHEAD 0x4d
/* enum: Riverhead scheduler tests */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_SCHED_RHEAD 0x4e
/* enum: Riverhead packet generator control */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_RHEAD_PKTGEN 0x4f
/* enum: Riverhead rx cache-line padding control */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_RX_END_PADDING 0x50
/* enum: Test Riverhead target handler register */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD 0x51
/* enum: Configure descriptor cache size on Riverhead */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_DC_SIZE 0x52
/* enum: Exercise the RiverHeadLink */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_RHL 0x53
/* enum: Exercise partial reconfiguration support */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_PR 0x54
/* enum: Test MAE support */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_MAE 0x55
/* enum: Control of FSDB dumping (cosim only) */
#define          MC_CMD_EFTEST_OP_IN_EFTEST_FSDB_CTRL 0x56
/* the operation requested (interpretation is test-specific) */
#define       MC_CMD_EFTEST_OP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_OP_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_OP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_OP_IN_EFTEST_OP_RSVD_LEN 2
/* arguments specific to the test and operation */
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ARGS_OFST 4
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ARGS_LEN 4
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ARGS_MINNUM 0
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ARGS_MAXNUM 62
#define       MC_CMD_EFTEST_OP_IN_EFTEST_ARGS_MAXNUM_MCDI2 254

/* MC_CMD_EFTEST_OP_OUT msgresponse */
#define    MC_CMD_EFTEST_OP_OUT_LEN 0

/* MC_CMD_EVENT_TEST_MSG_IN msgrequest */
#define    MC_CMD_EVENT_TEST_MSG_IN_LEN 32
/* identifies the test */
#define       MC_CMD_EVENT_TEST_MSG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_MSG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_MSG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_MSG_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_MSG_IN_EVENT_TEST_MSG 0x0
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_MSG_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_MSG_IN_EFTEST_OP_RSVD_LEN 2
/* the event queue to test */
#define       MC_CMD_EVENT_TEST_MSG_IN_EVENT_QUEUE_OFST 4
#define       MC_CMD_EVENT_TEST_MSG_IN_EVENT_QUEUE_LEN 4
/* the bottom 32 bits of the event */
#define       MC_CMD_EVENT_TEST_MSG_IN_EVENT_LO_OFST 8
#define       MC_CMD_EVENT_TEST_MSG_IN_EVENT_LO_LEN 4
/* the bottom 32 bits of the event */
#define       MC_CMD_EVENT_TEST_MSG_IN_EVENT_HI_OFST 12
#define       MC_CMD_EVENT_TEST_MSG_IN_EVENT_HI_LEN 4
#define       MC_CMD_EVENT_TEST_MSG_IN_ITERATIONS_OFST 16
#define       MC_CMD_EVENT_TEST_MSG_IN_ITERATIONS_LEN 4
#define       MC_CMD_EVENT_TEST_MSG_IN_INCREMENT_LO_OFST 20
#define       MC_CMD_EVENT_TEST_MSG_IN_INCREMENT_LO_LEN 4
#define       MC_CMD_EVENT_TEST_MSG_IN_INCREMENT_HI_OFST 24
#define       MC_CMD_EVENT_TEST_MSG_IN_INCREMENT_HI_LEN 4
#define       MC_CMD_EVENT_TEST_MSG_IN_SCHEDULE_PERIOD_OFST 28
#define       MC_CMD_EVENT_TEST_MSG_IN_SCHEDULE_PERIOD_LEN 4

/* MC_CMD_EVENT_TEST_MSG_OUT msgresponse */
#define    MC_CMD_EVENT_TEST_MSG_OUT_LEN 4
/* pointer to thread structure */
#define       MC_CMD_EVENT_TEST_MSG_OUT_THREAD_OFST 0
#define       MC_CMD_EVENT_TEST_MSG_OUT_THREAD_LEN 4

/* MC_CMD_EVENT_TEST_MSG_POLL_IN msgrequest */
#define    MC_CMD_EVENT_TEST_MSG_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_MSG_POLL_IN_EVENT_TEST_MSG_POLL 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to poll */
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_THREAD_OFST 4
#define       MC_CMD_EVENT_TEST_MSG_POLL_IN_THREAD_LEN 4

/* MC_CMD_EVENT_TEST_MSG_POLL_OUT msgresponse */
#define    MC_CMD_EVENT_TEST_MSG_POLL_OUT_LEN 4
/* count of number of times backpressure occurs */
#define       MC_CMD_EVENT_TEST_MSG_POLL_OUT_BACKPRESSURE_COUNT_OFST 0
#define       MC_CMD_EVENT_TEST_MSG_POLL_OUT_BACKPRESSURE_COUNT_LEN 4

/* MC_CMD_EVENT_TEST_IREG_IN msgrequest */
#define    MC_CMD_EVENT_TEST_IREG_IN_LEN 32
/* identifies the test */
#define       MC_CMD_EVENT_TEST_IREG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_IREG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_IREG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_IREG_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_IREG_IN_EVENT_TEST_IREG 0x2
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_IREG_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_IREG_IN_EFTEST_OP_RSVD_LEN 2
/* the event queue to test */
#define       MC_CMD_EVENT_TEST_IREG_IN_EVENT_QUEUE_OFST 4
#define       MC_CMD_EVENT_TEST_IREG_IN_EVENT_QUEUE_LEN 4
/* the bottom 32 bits of the event */
#define       MC_CMD_EVENT_TEST_IREG_IN_EVENT_LO_OFST 8
#define       MC_CMD_EVENT_TEST_IREG_IN_EVENT_LO_LEN 4
/* the bottom 32 bits of the event */
#define       MC_CMD_EVENT_TEST_IREG_IN_EVENT_HI_OFST 12
#define       MC_CMD_EVENT_TEST_IREG_IN_EVENT_HI_LEN 4
#define       MC_CMD_EVENT_TEST_IREG_IN_ITERATIONS_OFST 16
#define       MC_CMD_EVENT_TEST_IREG_IN_ITERATIONS_LEN 4
#define       MC_CMD_EVENT_TEST_IREG_IN_INCREMENT_LO_OFST 20
#define       MC_CMD_EVENT_TEST_IREG_IN_INCREMENT_LO_LEN 4
#define       MC_CMD_EVENT_TEST_IREG_IN_INCREMENT_HI_OFST 24
#define       MC_CMD_EVENT_TEST_IREG_IN_INCREMENT_HI_LEN 4
#define       MC_CMD_EVENT_TEST_IREG_IN_SCHEDULE_PERIOD_OFST 28
#define       MC_CMD_EVENT_TEST_IREG_IN_SCHEDULE_PERIOD_LEN 4

/* MC_CMD_EVENT_TEST_IREG_OUT msgresponse */
#define    MC_CMD_EVENT_TEST_IREG_OUT_LEN 4
#define       MC_CMD_EVENT_TEST_IREG_OUT_THREAD_OFST 0
#define       MC_CMD_EVENT_TEST_IREG_OUT_THREAD_LEN 4

/* MC_CMD_EVENT_TEST_IREG_POLL_IN msgrequest */
#define    MC_CMD_EVENT_TEST_IREG_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_IREG_POLL_IN_EVENT_TEST_IREG_POLL 0x3
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to poll */
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_THREAD_OFST 4
#define       MC_CMD_EVENT_TEST_IREG_POLL_IN_THREAD_LEN 4

/* MC_CMD_EVENT_IREG_POLL_OUT msgresponse */
#define    MC_CMD_EVENT_IREG_POLL_OUT_LEN 0

/* MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN msgrequest */
#define    MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_LENMIN 8
#define    MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_LENMAX 252
#define    MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_LENMAX_MCDI2 1020
#define    MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_LEN(num) (4+4*(num))
#define    MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMANDS_NUM(len) (((len)-4)/4)
/* identifies the test */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EFTEST_OP_LEN 1
/* enum: run the basic test asynchronously */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_ASYNC 0x4
/* enum: run the basic test synchronously */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_SYNC 0x6
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EFTEST_OP_RSVD_LEN 2
/* list of commands */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMANDS_OFST 4
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMANDS_LEN 4
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMANDS_MINNUM 1
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMANDS_MAXNUM 62
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMANDS_MAXNUM_MCDI2 254
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_OP_OFST 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_OP_LBN 30
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_OP_WIDTH 2
/* enum: configuration */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG 0x0
/* enum: sleep/spin */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_DELAY 0x1
/* enum: loop control */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_LOOP 0x2
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_SUBOP_OFST 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_SUBOP_LBN 27
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_SUBOP_WIDTH 3
/* enum: configure merge parameters */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_MERGE_CONFIG 0x0
/* enum: enable merging for evq */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_MERGE_ENABLE 0x1
/* enum: disable merging for evq */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_MERGE_DISABLE 0x2
/* enum: flush merge block for evq */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_MERGE_FLUSH 0x3
/* enum: enable cut through for evq */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_CUT_THRU_ENABLE 0x4
/* enum: enable cut through for evq without flushing rxdp */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_CUT_THRU_ENABLE_IDLE 0x5
/* enum: disable cut through for evq */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_CUT_THRU_DISABLE 0x6
/* enum: store paramter values to be used by a subsequent config op. */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_CONFIG_SUBOP_STORE_PARAMS 0x7
/* enum: spin */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_DELAY_SUBOP_USPIN 0x0
/* enum: sleep */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_DELAY_SUBOP_USLEEP 0x1
/* enum: declare start of loop */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_LOOP_SUBOP_START 0x0
/* enum: declare end of loop */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_OP_LOOP_SUBOP_END 0x1
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_BLK_OFST 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_BLK_LBN 0
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_BLK_WIDTH 2
/* enum: Huntington only */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_MERGE_BLK_RX 0x0
/* enum: Medford only */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_MERGE_BLK_RX0 0x0
/* enum: Medford only */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_MERGE_BLK_RX1 0x3
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_MERGE_BLK_TX0 0x1 /* enum */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_COMMAND_MERGE_BLK_TX1 0x2 /* enum */
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_EN_OFST 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_EN_LBN 2
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_EN_WIDTH 1
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_MAX_OFST 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_MAX_LBN 3
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_MAX_WIDTH 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_TIMER_PRESCALER_OFST 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_TIMER_PRESCALER_LBN 7
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_TIMER_PRESCALER_WIDTH 8
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_TIMER_TIMEOUT_OFST 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_TIMER_TIMEOUT_LBN 15
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_MERGE_CONFIG_TIMER_TIMEOUT_WIDTH 10
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_STORE_PARAMS_PARAMS_OFST 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_STORE_PARAMS_PARAMS_LBN 0
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_STORE_PARAMS_PARAMS_WIDTH 27
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_STORE_PARAMS_MERGE_CONFIG_TIMER_QEMPTY_TIMEOUT_OFST 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_STORE_PARAMS_MERGE_CONFIG_TIMER_QEMPTY_TIMEOUT_LBN 0
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_STORE_PARAMS_MERGE_CONFIG_TIMER_QEMPTY_TIMEOUT_WIDTH 10
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EVQ_IDX_OFST 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EVQ_IDX_LBN 2
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_EVQ_IDX_WIDTH 11
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_DELAY_US_OFST 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_DELAY_US_LBN 0
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_DELAY_US_WIDTH 24
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_LOOP_ITERATIONS_OFST 4
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_LOOP_ITERATIONS_LBN 0
#define        MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_IN_LOOP_ITERATIONS_WIDTH 24

/* MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_OUT msgresponse */
#define    MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_OUT_LEN 4
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_OUT_THREAD_OFST 0
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_RUN_OUT_THREAD_LEN 4

/* MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN msgrequest */
#define    MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL 0x5
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to poll */
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_THREAD_OFST 4
#define       MC_CMD_EVENT_TEST_CUT_THRU_MERGE_PARAMS_POLL_IN_THREAD_LEN 4

/* MC_CMD_EVENT_CUT_THRU_MERGE_PARAMS_POLL_OUT msgresponse */
#define    MC_CMD_EVENT_CUT_THRU_MERGE_PARAMS_POLL_OUT_LEN 0

/* MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN msgrequest */
#define    MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_LEN 20
/* identifies the test */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EVENT_TEST_STRESS_EV_TABLE 0x7
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EFTEST_OP_RSVD_LEN 2
/* which table to stress */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_TARGET_TBL_OFST 4
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_TARGET_TBL_LEN 4
/* enum: stress the EV_PTR_TBL table */
#define          MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_TARGET_EV_PTR_TBL 0x0
/* enum: stress the EV_TIMER_TBL table */
#define          MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_TARGET_EV_TMR_TBL 0x1
/* the event queue to test */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EVENT_QUEUE_OFST 8
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_EVENT_QUEUE_LEN 4
/* number of iterations to run */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_ITERATIONS_OFST 12
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_ITERATIONS_LEN 4
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_SCHEDULE_PERIOD_OFST 16
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_IN_SCHEDULE_PERIOD_LEN 4

/* MC_CMD_EVENT_TEST_STRESS_EV_TABLE_OUT msgresponse */
#define    MC_CMD_EVENT_TEST_STRESS_EV_TABLE_OUT_LEN 4
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_OUT_THREAD_OFST 0
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_OUT_THREAD_LEN 4

/* MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN msgrequest */
#define    MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EVENT_TEST_STRESS_EV_TABLE_POLL 0x8
/* align the arguments to 32 bits */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to poll */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_THREAD_OFST 4
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_IN_THREAD_LEN 4

/* MC_CMD_EVQ_PHASE_GET_EN_IN msgrequest */
#define    MC_CMD_EVQ_PHASE_GET_EN_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EVQ_PHASE_GET_EN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVQ_PHASE_GET_EN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVQ_PHASE_GET_EN_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVQ_PHASE_GET_EN_IN_EFTEST_OP_LEN 1
/* enum: Get the state of the EVQ phase feature enable, M2 only */
#define          MC_CMD_EVQ_PHASE_GET_EN_IN_EVQ_PHASE_GET_EN 0x0
/* align the arguments to 32 bits */
#define       MC_CMD_EVQ_PHASE_GET_EN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVQ_PHASE_GET_EN_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EVQ_PHASE_GET_EVQ_PHASE_EN_OUT msgrequest: The current setting, 0 for
 * off, 1 for on
 */
#define    MC_CMD_EVQ_PHASE_GET_EVQ_PHASE_EN_OUT_LEN 4
#define       MC_CMD_EVQ_PHASE_GET_EVQ_PHASE_EN_OUT_SETTING_OFST 0
#define       MC_CMD_EVQ_PHASE_GET_EVQ_PHASE_EN_OUT_SETTING_LEN 4

/* MC_CMD_EVQ_PHASE_SET_EN_IN msgrequest */
#define    MC_CMD_EVQ_PHASE_SET_EN_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EVQ_PHASE_SET_EN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EVQ_PHASE_SET_EN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EVQ_PHASE_SET_EN_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EVQ_PHASE_SET_EN_IN_EFTEST_OP_LEN 1
/* enum: Set the state of the EVQ phase feature enable to on or off, M2 only */
#define          MC_CMD_EVQ_PHASE_SET_EN_IN_EVQ_PHASE_SET_EN 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_EVQ_PHASE_SET_EN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EVQ_PHASE_SET_EN_IN_EFTEST_OP_RSVD_LEN 2
/* The desired setting, 0 for off, 1 for on */
#define       MC_CMD_EVQ_PHASE_SET_EN_IN_SETTING_OFST 4
#define       MC_CMD_EVQ_PHASE_SET_EN_IN_SETTING_LEN 4

/* MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_OUT msgresponse */
#define    MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_OUT_LEN 4
/* test run result (0 if ok, non-zero in case of failure) */
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_OUT_RESULT_OFST 0
#define       MC_CMD_EVENT_TEST_STRESS_EV_TABLE_POLL_OUT_RESULT_LEN 4

/* MC_CMD_INTR_TEST_STRESS_TABLE_IN msgrequest */
#define    MC_CMD_INTR_TEST_STRESS_TABLE_IN_LEN 28
/* identifies the test */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_INTR_TEST_STRESS_TABLE_IN_INTR_TEST_STRESS_TABLE 0x9
/* align the arguments to 32 bits */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_EFTEST_OP_RSVD_LEN 2
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_TARGET_TBL_OFST 4
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_TARGET_TBL_LEN 4
#define          MC_CMD_INTR_TEST_STRESS_TABLE_IN_TARGET_TBL_MSIX 0x0 /* enum */
#define          MC_CMD_INTR_TEST_STRESS_TABLE_IN_TARGET_TBL_PF2MSIX 0x1 /* enum */
#define          MC_CMD_INTR_TEST_STRESS_TABLE_IN_TARGET_TBL_VI2FUNC 0x2 /* enum */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_DO_WRITES_OFST 8
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_DO_WRITES_LEN 4
/* Area offset within target table */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_OFFSET_OFST 12
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_OFFSET_LEN 4
/* Area size */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_SIZE_OFST 16
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_SIZE_LEN 4
/* number of iterations to run */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_ITERATIONS_OFST 20
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_ITERATIONS_LEN 4
/* number of iteration to reschedule after */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_SCHEDULE_PERIOD_OFST 24
#define       MC_CMD_INTR_TEST_STRESS_TABLE_IN_SCHEDULE_PERIOD_LEN 4

/* MC_CMD_INTR_TEST_STRESS_TABLE_OUT msgresponse */
#define    MC_CMD_INTR_TEST_STRESS_TABLE_OUT_LEN 4
#define       MC_CMD_INTR_TEST_STRESS_TABLE_OUT_THREAD_OFST 0
#define       MC_CMD_INTR_TEST_STRESS_TABLE_OUT_THREAD_LEN 4

/* MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN msgrequest */
#define    MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_INTR_TEST_STRESS_TABLE_POLL 0xa
/* align the arguments to 32 bits */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to poll */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_THREAD_OFST 4
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_IN_THREAD_LEN 4

/* MC_CMD_INTR_TEST_STRESS_TABLE_POLL_OUT msgresponse */
#define    MC_CMD_INTR_TEST_STRESS_TABLE_POLL_OUT_LEN 4
/* test run result (0 if ok, non-zero in case of failure) */
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_OUT_RESULT_OFST 0
#define       MC_CMD_INTR_TEST_STRESS_TABLE_POLL_OUT_RESULT_LEN 4

/* MC_CMD_EFTEST_SAMPLE_IN msgrequest */
#define    MC_CMD_EFTEST_SAMPLE_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_SAMPLE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SAMPLE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SAMPLE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SAMPLE_IN_EFTEST_OP_LEN 1
/* enum: Setup. */
#define          MC_CMD_EFTEST_SAMPLE_IN_SAMPLE_SETUP 0x0
/* enum: Work. */
#define          MC_CMD_EFTEST_SAMPLE_IN_SAMPLE_WORK 0x1
/* enum: Poll. */
#define          MC_CMD_EFTEST_SAMPLE_IN_SAMPLE_POLL 0x2
/* enum: Setup. */
#define          MC_CMD_EFTEST_SAMPLE_IN_SAMPLE_PAUSE 0x3
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SAMPLE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SAMPLE_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_SAMPLE_OUT msgresponse */
#define    MC_CMD_EFTEST_SAMPLE_OUT_LEN 0

/* MC_CMD_EFTEST_SAMPLE_SETUP_IN msgrequest */
#define    MC_CMD_EFTEST_SAMPLE_SETUP_IN_LENMIN 8
#define    MC_CMD_EFTEST_SAMPLE_SETUP_IN_LENMAX 252
#define    MC_CMD_EFTEST_SAMPLE_SETUP_IN_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SAMPLE_SETUP_IN_LEN(num) (4+4*(num))
#define    MC_CMD_EFTEST_SAMPLE_SETUP_IN_ITEMS_NUM(len) (((len)-4)/4)
/* identifies the test */
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_EFTEST_OP_LEN 1
/* enum: Setup. */
#define          MC_CMD_EFTEST_SAMPLE_SETUP_IN_SAMPLE_SETUP 0x0
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_EFTEST_OP_RSVD_LEN 2
/* 32-bit values */
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_ITEMS_OFST 4
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_ITEMS_LEN 4
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_ITEMS_MINNUM 1
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_ITEMS_MAXNUM 62
#define       MC_CMD_EFTEST_SAMPLE_SETUP_IN_ITEMS_MAXNUM_MCDI2 254

/* MC_CMD_EFTEST_SAMPLE_SETUP_OUT msgresponse */
#define    MC_CMD_EFTEST_SAMPLE_SETUP_OUT_LEN 4
/* opaque thread handle */
#define       MC_CMD_EFTEST_SAMPLE_SETUP_OUT_THREAD_OFST 0
#define       MC_CMD_EFTEST_SAMPLE_SETUP_OUT_THREAD_LEN 4

/* MC_CMD_EFTEST_SAMPLE_WORK_IN msgrequest */
#define    MC_CMD_EFTEST_SAMPLE_WORK_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_EFTEST_OP_LEN 1
/* enum: Work. */
#define          MC_CMD_EFTEST_SAMPLE_WORK_IN_SAMPLE_WORK 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_EFTEST_OP_RSVD_LEN 2
/* opaque thread handle */
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_THREAD_OFST 4
#define       MC_CMD_EFTEST_SAMPLE_WORK_IN_THREAD_LEN 4

/* MC_CMD_EFTEST_SAMPLE_POLL_IN msgrequest */
#define    MC_CMD_EFTEST_SAMPLE_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_EFTEST_OP_LEN 1
/* enum: Poll. */
#define          MC_CMD_EFTEST_SAMPLE_POLL_IN_SAMPLE_POLL 0x2
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* opaque thread handle */
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_THREAD_OFST 4
#define       MC_CMD_EFTEST_SAMPLE_POLL_IN_THREAD_LEN 4

/* MC_CMD_EFTEST_SAMPLE_POLL_OUT msgresponse */
#define    MC_CMD_EFTEST_SAMPLE_POLL_OUT_LENMIN 4
#define    MC_CMD_EFTEST_SAMPLE_POLL_OUT_LENMAX 252
#define    MC_CMD_EFTEST_SAMPLE_POLL_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SAMPLE_POLL_OUT_LEN(num) (4+4*(num))
#define    MC_CMD_EFTEST_SAMPLE_POLL_OUT_ITEMS_NUM(len) (((len)-4)/4)
#define       MC_CMD_EFTEST_SAMPLE_POLL_OUT_STATUS_OFST 0
#define       MC_CMD_EFTEST_SAMPLE_POLL_OUT_STATUS_LEN 4
#define        MC_CMD_EFTEST_SAMPLE_POLL_OUT_BUSY_OFST 0
#define        MC_CMD_EFTEST_SAMPLE_POLL_OUT_BUSY_LBN 31
#define        MC_CMD_EFTEST_SAMPLE_POLL_OUT_BUSY_WIDTH 1
/* 32-bit values */
#define       MC_CMD_EFTEST_SAMPLE_POLL_OUT_ITEMS_OFST 4
#define       MC_CMD_EFTEST_SAMPLE_POLL_OUT_ITEMS_LEN 4
#define       MC_CMD_EFTEST_SAMPLE_POLL_OUT_ITEMS_MINNUM 0
#define       MC_CMD_EFTEST_SAMPLE_POLL_OUT_ITEMS_MAXNUM 62
#define       MC_CMD_EFTEST_SAMPLE_POLL_OUT_ITEMS_MAXNUM_MCDI2 254

/* MC_CMD_EFTEST_SAMPLE_PAUSE_IN msgrequest */
#define    MC_CMD_EFTEST_SAMPLE_PAUSE_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_EFTEST_OP_LEN 1
/* enum: Setup. */
#define          MC_CMD_EFTEST_SAMPLE_PAUSE_IN_SAMPLE_PAUSE 0x3
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_EFTEST_OP_RSVD_LEN 2
/* timeout value, us */
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_TIMEOUT_US_OFST 4
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_TIMEOUT_US_LEN 4
/* opaque value to return */
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_OPAQUE_OFST 8
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_IN_OPAQUE_LEN 4

/* MC_CMD_EFTEST_SAMPLE_PAUSE_OUT msgresponse */
#define    MC_CMD_EFTEST_SAMPLE_PAUSE_OUT_LEN 4
/* opaque value passed in */
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_OUT_OPAQUE_OFST 0
#define       MC_CMD_EFTEST_SAMPLE_PAUSE_OUT_OPAQUE_LEN 4

/* MC_CMD_RX_STALL_START_IN msgrequest */
#define    MC_CMD_RX_STALL_START_IN_LEN 56
/* identifies the test */
#define       MC_CMD_RX_STALL_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_RX_STALL_START_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_RX_STALL_START_IN_EFEST_OP_OFST 1
#define       MC_CMD_RX_STALL_START_IN_EFEST_OP_LEN 1
/* enum: Start periodic pausing of RXDP datapath. */
#define          MC_CMD_RX_STALL_START_IN_RXDP 0x0
/* enum: Start periodic pausing of a PM vfifo */
#define          MC_CMD_RX_STALL_START_IN_VFIFO 0x2
/* align the arguments to 32 bits */
#define       MC_CMD_RX_STALL_START_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_RX_STALL_START_IN_EFTEST_OP_RSVD_LEN 2
/* The initial delay before the RX datapath is turned off (in microseconds). */
#define       MC_CMD_RX_STALL_START_IN_INITIAL_DELAY_US_OFST 4
#define       MC_CMD_RX_STALL_START_IN_INITIAL_DELAY_US_LEN 4
/* Periodically disable the RX datapath for this period (in microseconds). */
#define       MC_CMD_RX_STALL_START_IN_OFF_PERIOD_US_OFST 8
#define       MC_CMD_RX_STALL_START_IN_OFF_PERIOD_US_LEN 4
/* Periodically re-enable the RX datapath for this period (in microseconds). */
#define       MC_CMD_RX_STALL_START_IN_ON_PERIOD_US_OFST 12
#define       MC_CMD_RX_STALL_START_IN_ON_PERIOD_US_LEN 4
/* Number of times the RX datapath will be disabled before the test completes.
 */
#define       MC_CMD_RX_STALL_START_IN_DISABLE_COUNT_OFST 16
#define       MC_CMD_RX_STALL_START_IN_DISABLE_COUNT_LEN 4
/* If MC scheduling causes the on/off period to overrun by this value, then
 * STOP_OUT.STATUS will be set to ETIME.
 */
#define       MC_CMD_RX_STALL_START_IN_ERROR_US_OFST 20
#define       MC_CMD_RX_STALL_START_IN_ERROR_US_LEN 4
/* Bottom 32bits of the dma address of a dword in host memory. If the test
 * thread reports an error the status will be DMAd into this address. STOP must
 * still be executed.
 */
#define       MC_CMD_RX_STALL_START_IN_STATUS_ADDR_LO_OFST 24
#define       MC_CMD_RX_STALL_START_IN_STATUS_ADDR_LO_LEN 4
/* Top 32bits of the dma address of a dword in host memory. If the test thread
 * reports an error the the status will be DMAd into this address. STOP must
 * still be executed.
 */
#define       MC_CMD_RX_STALL_START_IN_STATUS_ADDR_HI_OFST 28
#define       MC_CMD_RX_STALL_START_IN_STATUS_ADDR_HI_LEN 4
/* Mask of vfifos to pause/unpaused. Only appropriate when OP=VFIFO */
#define       MC_CMD_RX_STALL_START_IN_VFIFO_MASK_OFST 32
#define       MC_CMD_RX_STALL_START_IN_VFIFO_MASK_LEN 4
/* Mask of priorities on IPI0 whose vfifos must be paused/unpaused. Only
 * appropriate when OP=VFIFO
 */
#define       MC_CMD_RX_STALL_START_IN_IPI0_PRIO_MASK_OFST 36
#define       MC_CMD_RX_STALL_START_IN_IPI0_PRIO_MASK_LEN 4
/* Mask of priorities on IPI1 whose vfifos must be paused/unpaused. Only
 * appropriate when OP=VFIFO
 */
#define       MC_CMD_RX_STALL_START_IN_IPI1_PRIO_MASK_OFST 40
#define       MC_CMD_RX_STALL_START_IN_IPI1_PRIO_MASK_LEN 4
/* Mask of priorities on IPI2 whose vfifos must be paused/unpaused. Only
 * appropriate when OP=VFIFO
 */
#define       MC_CMD_RX_STALL_START_IN_IPI2_PRIO_MASK_OFST 44
#define       MC_CMD_RX_STALL_START_IN_IPI2_PRIO_MASK_LEN 4
/* Mask of priorities on IPI3 whose vfifos must be paused/unpaused. Only
 * appropriate when OP=VFIFO
 */
#define       MC_CMD_RX_STALL_START_IN_IPI3_PRIO_MASK_OFST 48
#define       MC_CMD_RX_STALL_START_IN_IPI3_PRIO_MASK_LEN 4
/* Mask of priorities on IPI4 whose vfifos must be paused/unpaused. Only
 * appropriate when OP=VFIFO
 */
#define       MC_CMD_RX_STALL_START_IN_IPI4_PRIO_MASK_OFST 52
#define       MC_CMD_RX_STALL_START_IN_IPI4_PRIO_MASK_LEN 4

/* MC_CMD_RX_STALL_START_OUT msgresponse */
#define    MC_CMD_RX_STALL_START_OUT_LEN 4
/* pointer to thread structure */
#define       MC_CMD_RX_STALL_START_OUT_THREAD_OFST 0
#define       MC_CMD_RX_STALL_START_OUT_THREAD_LEN 4

/* MC_CMD_RX_STALL_STOP_IN msgrequest */
#define    MC_CMD_RX_STALL_STOP_IN_LEN 8
/* identifies the test */
#define       MC_CMD_RX_STALL_STOP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_RX_STALL_STOP_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_RX_STALL_STOP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_RX_STALL_STOP_IN_EFTEST_OP_LEN 1
/* enum: Stop periodic pausing of the datapath. */
#define          MC_CMD_RX_STALL_STOP_IN_CMD 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_RX_STALL_STOP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_RX_STALL_STOP_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to stop */
#define       MC_CMD_RX_STALL_STOP_IN_THREAD_OFST 4
#define       MC_CMD_RX_STALL_STOP_IN_THREAD_LEN 4

/* MC_CMD_RX_STALL_STOP_OUT msgresponse */
#define    MC_CMD_RX_STALL_STOP_OUT_LEN 8
/* Return code of test thread. */
#define       MC_CMD_RX_STALL_STOP_OUT_STATUS_OFST 0
#define       MC_CMD_RX_STALL_STOP_OUT_STATUS_LEN 4
/* Number of times the RX datapath was stopped during the test. */
#define       MC_CMD_RX_STALL_STOP_OUT_DISABLE_COUNT_OFST 4
#define       MC_CMD_RX_STALL_STOP_OUT_DISABLE_COUNT_LEN 4

/* MC_CMD_PM_IN msgrequest */
#define    MC_CMD_PM_IN_LEN 40
/* identifies the test */
#define       MC_CMD_PM_IN_EFTEST_ID_OFST 0
#define       MC_CMD_PM_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_PM_IN_EFTEST_OP_OFST 1
#define       MC_CMD_PM_IN_EFTEST_OP_LEN 1
/* enum: Enable the specified vfifo */
#define          MC_CMD_PM_IN_VFIFO_ENABLE 0x0
/* enum: Disable the specified vfifo */
#define          MC_CMD_PM_IN_VFIFO_DISABLE 0x1
/* enum: Reserve PM buffers for snapper vfifo */
#define          MC_CMD_PM_IN_RESERVE_BUFFERS 0x2
/* enum: Set MAKE_VFIFO_EMPTY=1 for the specified vfifo */
#define          MC_CMD_PM_IN_MAKE_VFIFO_EMPTY 0x3
/* enum: Set MAKE_VFIFO_EMPTY=0 for the specified vfifo */
#define          MC_CMD_PM_IN_MAKE_VFIFO_NOT_EMPTY 0x4
#define          MC_CMD_PM_IN_FC 0x5 /* enum */
/* enum: Execute pm.unit.link_unlink test */
#define          MC_CMD_PM_IN_TEST_LISTS 0x6
/* enum: Read config for snapper in a single MCDI op */
#define          MC_CMD_PM_IN_READ_CONFIG 0x7
/* enum: Set IPI timing parameters */
#define          MC_CMD_PM_IN_TIMING 0x8
/* enum: Read egress arbiter state */
#define          MC_CMD_PM_IN_READ_ARBITER_STATE 0x9
/* enum: Read state for snapper in a pair of MCDI ops */
#define          MC_CMD_PM_IN_READ_STATE1 0xa
/* enum: Read state for snapper in a pair of MCDI ops */
#define          MC_CMD_PM_IN_READ_STATE2 0xb
/* enum: Reset the PM, in particular the arbiter counters */
#define          MC_CMD_PM_IN_RESET 0xc
/* enum: Configure cut-thru mode */
#define          MC_CMD_PM_IN_CUT_THRU 0xd
/* align the arguments to 32 bits */
#define       MC_CMD_PM_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_PM_IN_EFTEST_OP_RSVD_LEN 2
/* Index of VFIFO to enable/disable */
#define       MC_CMD_PM_IN_VFIFO_INDEX_OFST 4
#define       MC_CMD_PM_IN_VFIFO_INDEX_LEN 4
/* Total number of PM buffers reserved exclusively for snapper vfifos */
#define       MC_CMD_PM_IN_RESERVED_BUFFER_COUNT_OFST 4
#define       MC_CMD_PM_IN_RESERVED_BUFFER_COUNT_LEN 4
/* Bitmask of priorities that should be split into separate vfifos */
#define       MC_CMD_PM_IN_VFIFO_PRIO_MASK_OFST 4
#define       MC_CMD_PM_IN_VFIFO_PRIO_MASK_LEN 4
/* If non-zero then QBB is enabled, if 2 then pause/discard thresholds are too
 * low
 */
#define       MC_CMD_PM_IN_QBB_ENABLED_OFST 8
#define       MC_CMD_PM_IN_QBB_ENABLED_LEN 4
/* Bitmask of priorities that should cause PFC frames to be transmitted and the
 * TXDP backpressured
 */
#define       MC_CMD_PM_IN_PAUSE_QBB_XOFF_MASK_OFST 12
#define       MC_CMD_PM_IN_PAUSE_QBB_XOFF_MASK_LEN 4
/* If non-zero then legacy XOFF frames may be transmitted and the TXDP
 * backpressured.
 */
#define       MC_CMD_PM_IN_PAUSE_LEGACY_XOFF_OFST 12
#define       MC_CMD_PM_IN_PAUSE_LEGACY_XOFF_LEN 4
/* MM arbiter delay for non-IPI sources. See PM docs. */
#define       MC_CMD_PM_IN_ARBITER_DELAY_OFST 4
#define       MC_CMD_PM_IN_ARBITER_DELAY_LEN 4
/* IPI add buffer threshold. See PM docs. */
#define       MC_CMD_PM_IN_ADD_BUFFER_THRESHOLD_OFST 8
#define       MC_CMD_PM_IN_ADD_BUFFER_THRESHOLD_LEN 4
/* IPI discard threshold. See PM docs. */
#define       MC_CMD_PM_IN_DISCARD_THRESHOLD_OFST 12
#define       MC_CMD_PM_IN_DISCARD_THRESHOLD_LEN 4
/* Minimum private pool allowance in Qbb mode. */
#define       MC_CMD_PM_IN_MIN_PRIVATE_POOL_QBB_OFST 16
#define       MC_CMD_PM_IN_MIN_PRIVATE_POOL_QBB_LEN 4
/* Maximum common pool allowance in Qbb mode. */
#define       MC_CMD_PM_IN_MAX_COMMON_POOL_QBB_OFST 20
#define       MC_CMD_PM_IN_MAX_COMMON_POOL_QBB_LEN 4
/* EPI arbiter priority */
#define       MC_CMD_PM_IN_EPI_PRIORITY_OFST 24
#define       MC_CMD_PM_IN_EPI_PRIORITY_LEN 4
/* Enable IPI backpressure */
#define       MC_CMD_PM_IN_BACKPRESSURE_ENABLE_OFST 28
#define       MC_CMD_PM_IN_BACKPRESSURE_ENABLE_LEN 4
/* Enable cut-thru */
#define       MC_CMD_PM_IN_CUT_THRU_ENABLE_OFST 32
#define       MC_CMD_PM_IN_CUT_THRU_ENABLE_LEN 4
/* Force cut-thru */
#define       MC_CMD_PM_IN_CUT_THRU_OVERRIDE_OFST 36
#define       MC_CMD_PM_IN_CUT_THRU_OVERRIDE_LEN 4

/* MC_CMD_PM_OUT msgresponse */
#define    MC_CMD_PM_OUT_LEN 456
#define       MC_CMD_PM_OUT_IPI_0_PRIO2VFIFO_OFST 0
#define       MC_CMD_PM_OUT_IPI_0_PRIO2VFIFO_LEN 4
#define       MC_CMD_PM_OUT_IPI_0_PRIO2VFIFO_NUM 8
#define       MC_CMD_PM_OUT_IPI_1_PRIO2VFIFO_OFST 32
#define       MC_CMD_PM_OUT_IPI_1_PRIO2VFIFO_LEN 4
#define       MC_CMD_PM_OUT_IPI_1_PRIO2VFIFO_NUM 8
#define       MC_CMD_PM_OUT_IPI_2_PRIO2VFIFO_OFST 64
#define       MC_CMD_PM_OUT_IPI_2_PRIO2VFIFO_LEN 4
#define       MC_CMD_PM_OUT_IPI_2_PRIO2VFIFO_NUM 8
#define       MC_CMD_PM_OUT_IPI_3_PRIO2VFIFO_OFST 96
#define       MC_CMD_PM_OUT_IPI_3_PRIO2VFIFO_LEN 4
#define       MC_CMD_PM_OUT_IPI_3_PRIO2VFIFO_NUM 8
#define       MC_CMD_PM_OUT_IPI_4_PRIO2VFIFO_OFST 128
#define       MC_CMD_PM_OUT_IPI_4_PRIO2VFIFO_LEN 4
#define       MC_CMD_PM_OUT_IPI_4_PRIO2VFIFO_NUM 8
#define       MC_CMD_PM_OUT_MM_MINIMUM_PRIVATE_POOL_OFST 160
#define       MC_CMD_PM_OUT_MM_MINIMUM_PRIVATE_POOL_LEN 4
#define       MC_CMD_PM_OUT_MM_MINIMUM_PRIVATE_POOL_NUM 32
#define       MC_CMD_PM_OUT_MM_MAXIMUM_MEMORY_OFST 288
#define       MC_CMD_PM_OUT_MM_MAXIMUM_MEMORY_LEN 4
#define       MC_CMD_PM_OUT_MM_MAXIMUM_MEMORY_NUM 32
#define       MC_CMD_PM_OUT_IPI_0_ADD_BUFFER_THR_OFST 416
#define       MC_CMD_PM_OUT_IPI_0_ADD_BUFFER_THR_LEN 4
#define       MC_CMD_PM_OUT_IPI_1_ADD_BUFFER_THR_OFST 420
#define       MC_CMD_PM_OUT_IPI_1_ADD_BUFFER_THR_LEN 4
#define       MC_CMD_PM_OUT_IPI_2_ADD_BUFFER_THR_OFST 424
#define       MC_CMD_PM_OUT_IPI_2_ADD_BUFFER_THR_LEN 4
#define       MC_CMD_PM_OUT_IPI_3_ADD_BUFFER_THR_OFST 428
#define       MC_CMD_PM_OUT_IPI_3_ADD_BUFFER_THR_LEN 4
#define       MC_CMD_PM_OUT_IPI_4_ADD_BUFFER_THR_OFST 432
#define       MC_CMD_PM_OUT_IPI_4_ADD_BUFFER_THR_LEN 4
#define       MC_CMD_PM_OUT_IPI_0_PKT_DISCARD_THR_OFST 436
#define       MC_CMD_PM_OUT_IPI_0_PKT_DISCARD_THR_LEN 4
#define       MC_CMD_PM_OUT_IPI_1_PKT_DISCARD_THR_OFST 440
#define       MC_CMD_PM_OUT_IPI_1_PKT_DISCARD_THR_LEN 4
#define       MC_CMD_PM_OUT_IPI_2_PKT_DISCARD_THR_OFST 444
#define       MC_CMD_PM_OUT_IPI_2_PKT_DISCARD_THR_LEN 4
#define       MC_CMD_PM_OUT_IPI_3_PKT_DISCARD_THR_OFST 448
#define       MC_CMD_PM_OUT_IPI_3_PKT_DISCARD_THR_LEN 4
#define       MC_CMD_PM_OUT_IPI_4_PKT_DISCARD_THR_OFST 452
#define       MC_CMD_PM_OUT_IPI_4_PKT_DISCARD_THR_LEN 4

/* MC_CMD_PM_STATE1_OUT msgresponse */
#define    MC_CMD_PM_STATE1_OUT_LEN 640
#define       MC_CMD_PM_STATE1_OUT_VFIFO_INGR_STATE_OFST 0
#define       MC_CMD_PM_STATE1_OUT_VFIFO_INGR_STATE_LEN 4
#define       MC_CMD_PM_STATE1_OUT_VFIFO_INGR_STATE_NUM 32
#define       MC_CMD_PM_STATE1_OUT_VFIFO_EGR_STATE_OFST 128
#define       MC_CMD_PM_STATE1_OUT_VFIFO_EGR_STATE_LEN 4
#define       MC_CMD_PM_STATE1_OUT_VFIFO_EGR_STATE_NUM 32
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_WORD_CNTR_OFST 256
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_WORD_CNTR_LEN 4
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_WORD_CNTR_NUM 32
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_PKT_CNTR_OFST 384
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_PKT_CNTR_LEN 4
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_PKT_CNTR_NUM 32
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_ST_PKT_CNTR_OFST 512
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_ST_PKT_CNTR_LEN 4
#define       MC_CMD_PM_STATE1_OUT_FC_VFIFO_ST_PKT_CNTR_NUM 32

/* MC_CMD_PM_STATE2_OUT msgresponse */
#define    MC_CMD_PM_STATE2_OUT_LEN 772
#define       MC_CMD_PM_STATE2_OUT_MM_BUFFER_OFST 0
#define       MC_CMD_PM_STATE2_OUT_MM_BUFFER_LEN 4
#define       MC_CMD_PM_STATE2_OUT_MM_BUFFER_NUM 128
#define       MC_CMD_PM_STATE2_OUT_MM_LINKED_LIST_OFST 512
#define       MC_CMD_PM_STATE2_OUT_MM_LINKED_LIST_LEN 4
#define       MC_CMD_PM_STATE2_OUT_MM_LINKED_LIST_NUM 65

/* MC_CMD_IRQ_TEST_IN msgrequest */
#define    MC_CMD_IRQ_TEST_IN_LEN 8
/* identifies the test */
#define       MC_CMD_IRQ_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_IRQ_TEST_IN_EFTEST_ID_LEN 1
/* MC IRQ test-specific operation */
#define       MC_CMD_IRQ_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_IRQ_TEST_IN_EFTEST_OP_LEN 1
/* enum: cop0 read write. */
#define          MC_CMD_IRQ_TEST_IN_COP0_READ_WRITE 0x0
/* enum: Shadow REG select */
#define          MC_CMD_IRQ_TEST_IN_SHADOW_REG_SELECT 0x1
/* enum: Wakeup timer. */
#define          MC_CMD_IRQ_TEST_IN_WAKEUP_TIMER 0x2
/* enum: Timer IRQ. */
#define          MC_CMD_IRQ_TEST_IN_TIMER_IRQ 0x3
/* enum: Timer wait. */
#define          MC_CMD_IRQ_TEST_IN_TIMER_WAIT 0x4
/* enum: IRQ disable. */
#define          MC_CMD_IRQ_TEST_IN_IRQ_DISABLE 0x5
/* enum: IRQ branch. */
#define          MC_CMD_IRQ_TEST_IN_IRQ_BRANCH 0x6
/* enum: IRQ HW MSG. */
#define          MC_CMD_IRQ_TEST_IN_IRQ_HWMSG 0x7
/* enum: IRQ Async run. */
#define          MC_CMD_IRQ_TEST_IN_IRQ_ASYNC_RUN 0x8
/* enum: Illegal access. */
#define          MC_CMD_IRQ_TEST_IN_ILLEGAL_ACCESS 0x9
/* enum: Directed test for BUG60657. */
#define          MC_CMD_IRQ_TEST_IN_BUG60657 0xa
/* align the arguments to 32 bits */
#define       MC_CMD_IRQ_TEST_IN_EFTEST_PAD_OFST 2
#define       MC_CMD_IRQ_TEST_IN_EFTEST_PAD_LEN 2
/* operation-specific argument */
#define       MC_CMD_IRQ_TEST_IN_EFTEST_ARG_OFST 4
#define       MC_CMD_IRQ_TEST_IN_EFTEST_ARG_LEN 4

/* MC_CMD_EXPROM_MSG_IN msgrequest */
#define    MC_CMD_EXPROM_MSG_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EXPROM_MSG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EXPROM_MSG_IN_EFTEST_ID_LEN 1
/* EXPROM test-specific operation */
#define       MC_CMD_EXPROM_MSG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EXPROM_MSG_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EXPROM_MSG_IN_OPEN_MSG 0x0 /* enum */
#define          MC_CMD_EXPROM_MSG_IN_CLOSE_MSG 0x1 /* enum */
#define          MC_CMD_EXPROM_MSG_IN_POLL_MSG 0x2 /* enum */
#define          MC_CMD_EXPROM_MSG_IN_SETA_MSG 0x3 /* enum */
#define          MC_CMD_EXPROM_MSG_IN_SETI_MSG 0x4 /* enum */
#define          MC_CMD_EXPROM_MSG_IN_SETP_MSG 0x5 /* enum */
/* align the next field to 32 bits */
#define       MC_CMD_EXPROM_MSG_IN_PAD_OFST 2
#define       MC_CMD_EXPROM_MSG_IN_PAD_LEN 2
/* This is the first parameter */
#define       MC_CMD_EXPROM_MSG_IN_PARAMETER_ONE_OFST 4
#define       MC_CMD_EXPROM_MSG_IN_PARAMETER_ONE_LEN 4

/* MC_CMD_EXPROM_MSG_OUT msgresponse: indexed by enum_packet_test_rc */
#define    MC_CMD_EXPROM_MSG_OUT_LENMIN 4
#define    MC_CMD_EXPROM_MSG_OUT_LENMAX 252
#define    MC_CMD_EXPROM_MSG_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EXPROM_MSG_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EXPROM_MSG_OUT_TEST_RESULTS_NUM(len) (((len)-0)/4)
#define       MC_CMD_EXPROM_MSG_OUT_TEST_RESULTS_OFST 0
#define       MC_CMD_EXPROM_MSG_OUT_TEST_RESULTS_LEN 4
#define       MC_CMD_EXPROM_MSG_OUT_TEST_RESULTS_MINNUM 1
#define       MC_CMD_EXPROM_MSG_OUT_TEST_RESULTS_MAXNUM 63
#define       MC_CMD_EXPROM_MSG_OUT_TEST_RESULTS_MAXNUM_MCDI2 255

/* MC_CMD_PDMA_TEST_IN msgrequest */
#define    MC_CMD_PDMA_TEST_IN_LENMIN 8
#define    MC_CMD_PDMA_TEST_IN_LENMAX 252
#define    MC_CMD_PDMA_TEST_IN_LENMAX_MCDI2 1020
#define    MC_CMD_PDMA_TEST_IN_LEN(num) (4+4*(num))
#define    MC_CMD_PDMA_TEST_IN_TEST_VARIANTS_NUM(len) (((len)-4)/4)
/* identifies the test */
#define       MC_CMD_PDMA_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_PDMA_TEST_IN_EFTEST_ID_LEN 1
/* PDMA test-specific operation */
#define       MC_CMD_PDMA_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_PDMA_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_PDMA_TEST_IN_GET_STATE 0x0 /* enum */
#define          MC_CMD_PDMA_TEST_IN_MEMTEST 0x1 /* enum */
#define          MC_CMD_PDMA_TEST_IN_BUFCONF 0x2 /* enum */
#define          MC_CMD_PDMA_TEST_IN_LOOPINIT 0x3 /* enum */
#define          MC_CMD_PDMA_TEST_IN_LOOPBACK 0x4 /* enum */
#define          MC_CMD_PDMA_TEST_IN_LISTEN 0x5 /* enum */
#define          MC_CMD_PDMA_TEST_IN_CLEANUP 0x6 /* enum */
#define          MC_CMD_PDMA_TEST_IN_RECEIVEINIT 0x7 /* enum */
#define          MC_CMD_PDMA_TEST_IN_RECEIVEEXEC 0x8 /* enum */
#define          MC_CMD_PDMA_TEST_IN_TXDRAIN 0x9 /* enum */
#define          MC_CMD_PDMA_TEST_IN_INTERLEAVE 0xa /* enum */
/* align the next field to 32 bits */
#define       MC_CMD_PDMA_TEST_IN_PAD_OFST 2
#define       MC_CMD_PDMA_TEST_IN_PAD_LEN 2
/* indexed by enum pdma_test_variant */
#define       MC_CMD_PDMA_TEST_IN_TEST_VARIANTS_OFST 4
#define       MC_CMD_PDMA_TEST_IN_TEST_VARIANTS_LEN 4
#define       MC_CMD_PDMA_TEST_IN_TEST_VARIANTS_MINNUM 1
#define       MC_CMD_PDMA_TEST_IN_TEST_VARIANTS_MAXNUM 62
#define       MC_CMD_PDMA_TEST_IN_TEST_VARIANTS_MAXNUM_MCDI2 254

/* MC_CMD_PDMA_TEST_OUT msgresponse: indexed by enum_packet_test_rc */
#define    MC_CMD_PDMA_TEST_OUT_LENMIN 4
#define    MC_CMD_PDMA_TEST_OUT_LENMAX 252
#define    MC_CMD_PDMA_TEST_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_PDMA_TEST_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_PDMA_TEST_OUT_TEST_RESULTS_NUM(len) (((len)-0)/4)
#define       MC_CMD_PDMA_TEST_OUT_TEST_RESULTS_OFST 0
#define       MC_CMD_PDMA_TEST_OUT_TEST_RESULTS_LEN 4
#define       MC_CMD_PDMA_TEST_OUT_TEST_RESULTS_MINNUM 1
#define       MC_CMD_PDMA_TEST_OUT_TEST_RESULTS_MAXNUM 63
#define       MC_CMD_PDMA_TEST_OUT_TEST_RESULTS_MAXNUM_MCDI2 255

/* MC_CMD_MACSEC_TEST_IN msgrequest */
#define    MC_CMD_MACSEC_TEST_IN_LENMIN 8
#define    MC_CMD_MACSEC_TEST_IN_LENMAX 252
#define    MC_CMD_MACSEC_TEST_IN_LENMAX_MCDI2 1020
#define    MC_CMD_MACSEC_TEST_IN_LEN(num) (4+4*(num))
#define    MC_CMD_MACSEC_TEST_IN_TEST_VARIANTS_NUM(len) (((len)-4)/4)
/* identifies the test */
#define       MC_CMD_MACSEC_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_MACSEC_TEST_IN_EFTEST_ID_LEN 1
/* MACSEC test-specific operation */
#define       MC_CMD_MACSEC_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_MACSEC_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_MACSEC_TEST_IN_BYPASS_EXTERNAL_TX 0x0 /* enum */
#define          MC_CMD_MACSEC_TEST_IN_BYPASS_INTERNAL_TX 0x1 /* enum */
#define          MC_CMD_MACSEC_TEST_IN_BYPASS_EXTERNAL_RX 0x2 /* enum */
#define          MC_CMD_MACSEC_TEST_IN_BYPASS_INTERNAL_RX 0x3 /* enum */
#define          MC_CMD_MACSEC_TEST_IN_READ_INTERRUPT_BITS 0x4 /* enum */
#define       MC_CMD_MACSEC_TEST_IN_PORT_LBN 16
#define       MC_CMD_MACSEC_TEST_IN_PORT_WIDTH 1
#define       MC_CMD_MACSEC_TEST_IN_ONOFF_LBN 17
#define       MC_CMD_MACSEC_TEST_IN_ONOFF_WIDTH 1
/* align the next field to 32 bits */
#define       MC_CMD_MACSEC_TEST_IN_PAD_LBN 18
#define       MC_CMD_MACSEC_TEST_IN_PAD_WIDTH 14
/* indexed by enum pdma_test_variant */
#define       MC_CMD_MACSEC_TEST_IN_TEST_VARIANTS_OFST 4
#define       MC_CMD_MACSEC_TEST_IN_TEST_VARIANTS_LEN 4
#define       MC_CMD_MACSEC_TEST_IN_TEST_VARIANTS_MINNUM 1
#define       MC_CMD_MACSEC_TEST_IN_TEST_VARIANTS_MAXNUM 62
#define       MC_CMD_MACSEC_TEST_IN_TEST_VARIANTS_MAXNUM_MCDI2 254

/* MC_CMD_MACSEC_TEST_OUT msgresponse: indexed by enum_packet_test_rc */
#define    MC_CMD_MACSEC_TEST_OUT_LENMIN 4
#define    MC_CMD_MACSEC_TEST_OUT_LENMAX 252
#define    MC_CMD_MACSEC_TEST_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_MACSEC_TEST_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_MACSEC_TEST_OUT_TEST_RESULTS_NUM(len) (((len)-0)/4)
#define       MC_CMD_MACSEC_TEST_OUT_TEST_RESULTS_OFST 0
#define       MC_CMD_MACSEC_TEST_OUT_TEST_RESULTS_LEN 4
#define       MC_CMD_MACSEC_TEST_OUT_TEST_RESULTS_MINNUM 1
#define       MC_CMD_MACSEC_TEST_OUT_TEST_RESULTS_MAXNUM 63
#define       MC_CMD_MACSEC_TEST_OUT_TEST_RESULTS_MAXNUM_MCDI2 255

/* MC_CMD_FILTER_ALLOC_IN msgrequest */
#define    MC_CMD_FILTER_ALLOC_IN_LEN 92
/* identifies the test */
#define       MC_CMD_FILTER_ALLOC_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_ALLOC_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_ALLOC_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_ALLOC_IN_EFEST_OP_LEN 1
/* enum: Allocate the first available rule of the specified type */
#define          MC_CMD_FILTER_ALLOC_IN_ALLOC 0x0
/* enum: Allocate a specific rule id if available */
#define          MC_CMD_FILTER_ALLOC_IN_ALLOC_ID 0x1
/* enum: Check whether a rule is allocated */
#define          MC_CMD_FILTER_ALLOC_IN_IS_ALLOCATED 0x2
/* enum: Free an allocation rule */
#define          MC_CMD_FILTER_ALLOC_IN_FREE 0x3
/* enum: Lock all filter rules */
#define          MC_CMD_FILTER_ALLOC_IN_EXCLUSIVE_LOCK 0x4
/* enum: Free exclusive lock */
#define          MC_CMD_FILTER_ALLOC_IN_EXCLUSIVE_FREE 0x5
/* enum: Free all rules allocated by the firmware */
#define          MC_CMD_FILTER_ALLOC_IN__FREE_FW_ALLOCATED 0x6
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_ALLOC_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_ALLOC_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_ALLOC_IN_PORT_OFST 4
#define       MC_CMD_FILTER_ALLOC_IN_PORT_LEN 4
/* enum: LAN0 */
#define          MC_CMD_FILTER_ALLOC_IN_PORT0 0x0
/* enum: LAN1 */
#define          MC_CMD_FILTER_ALLOC_IN_PORT1 0x1
/* enum: NCSI */
#define          MC_CMD_FILTER_ALLOC_IN_NCSI 0x2
/* enum: RXDP (for the calling function) */
#define          MC_CMD_FILTER_ALLOC_IN_RXDP 0x3
/* enum: LAN2 (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_PORT2 0x4
/* enum: LAN3 (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_PORT3 0x5
/* enum: MCTP (Medford only, reserved, purpose TBD) */
#define          MC_CMD_FILTER_ALLOC_IN_MCTP 0x6
/* enum: RXDP0 */
#define          MC_CMD_FILTER_ALLOC_IN_RXDP0 0x7
/* enum: RXDP1 (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_RXDP1 0x8
/* The requested rule id (for OP==ALLOC_ID) */
#define       MC_CMD_FILTER_ALLOC_IN_RULE_ID_OFST 8
#define       MC_CMD_FILTER_ALLOC_IN_RULE_ID_LEN 4
/* The filter type (for OP==ALLOC || OP==ALLOC_ID) */
#define       MC_CMD_FILTER_ALLOC_IN_TYPE_OFST 12
#define       MC_CMD_FILTER_ALLOC_IN_TYPE_LEN 4
/* enum: FILTER_TYPE_STRUCTURED */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_STRUCTURED 0x0
/* enum: FILTER_TYPE_MAC_VLAN */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_MAC_VLAN 0x1
/* enum: FILTER_TYPE_MULTICAST_VLAN */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_MULTICAST_VLAN 0x2
/* enum: FILTER_TYPE_PROMISCUOUS */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_PROMISCUOUS 0x10
/* enum: FILTER_TYPE_SRC_MAC */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_SRC_MAC 0x12
/* enum: FILTER_TYPE_DST_MAC */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_DST_MAC 0x13
/* enum: FILTER_TYPE_BROADCAST */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_BROADCAST 0x14
/* enum: FILTER_TYPE_MULTICAST */
#define          MC_CMD_FILTER_ALLOC_IN_FILTER_TYPE_MULTICAST 0x15
/* Destination to which all received packets should be sent (for OP==ALLOC ||
 * OP==ALLOC_ID || OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_PORT_OFST 16
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_PORT_LEN 4
/* enum: source */
#define          MC_CMD_FILTER_ALLOC_IN_SRC 0x10
/* enum: none */
#define          MC_CMD_FILTER_ALLOC_IN_NONE -0x1
/*            Other enum values, see field(s): */
/*               MC_CMD_FILTER_ALLOC_IN/PORT */
/* Destination to which all received packets should be sent (for OP==ALLOC ||
 * OP==ALLOC_ID || OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_MACADDR_OFST 20
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_MACADDR_LEN 6
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_SRC_OFST 26
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_SRC_LEN 1
/* enum: RX0 */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX0 0x0
/* enum: RX1 */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX1 0x1
/* enum: RX2 */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX2 0x2
/* enum: RX3 */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX3 0x3
/* enum: RX0_MC (Huntington only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX0_MC 0x4
/* enum: RX1_MC (Huntington only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX1_MC 0x5
/* enum: RX2_MC (Huntington only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX2_MC 0x6
/* enum: RX3_MC (Huntington only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_RX3_MC 0x7
/* enum: TX0 */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX0 0x8
/* enum: TX1 */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX1 0x9
/* enum: TX2 (Huntington only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX2 0xa
/* enum: TX3 (Huntington only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX3 0xb
/* enum: MC_VTBL0 (Huntington only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_MC_VTBL0 0xe
/* enum: MC_VTBL1 (Huntington only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_MC_VTBL1 0xf
/* enum: Leave the value as received */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_SRC 0x10
/* enum: Translate 0/1/2/3 to 4/5/6/7 (Huntington) / 28/29/30/31 (Medford) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_FWD 0x11
/* enum: TX0_ALT0 (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX0_ALT0 0x15
/* enum: TX0_ALT1 (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX0_ALT1 0x16
/* enum: TX0_ALT2 (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX0_ALT2 0x17
/* enum: TX1_ALT0 (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX1_ALT0 0x19
/* enum: TX1_ALT1 (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX1_ALT1 0x1a
/* enum: TX1_ALT2 (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_TX1_ALT2 0x1b
/* enum: MC (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_MC 0x1c
/* enum: MC_ALT0 (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_MC_ALT0 0x1d
/* enum: MC_ALT1 (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_MC_ALT1 0x1e
/* enum: MC_ALT2 (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_SRC_MC_ALT2 0x1f
/* alignment */
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_MACADDR_RSVD_OFST 27
#define       MC_CMD_FILTER_ALLOC_IN_ECHO_MACADDR_RSVD_LEN 1
/* Number of expected destination mac addresses (for OP==ALLOC || OP==ALLOC_ID
 * || OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR_COUNT_OFST 28
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR_COUNT_LEN 4
/* Expected destination mac address 0 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR0_OFST 32
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR0_LEN 6
/* Expected destination mac address 1 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR1_OFST 38
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR1_LEN 6
/* Expected destination mac address 2 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR2_OFST 44
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR2_LEN 6
/* Expected destination mac address 3 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR3_OFST 50
#define       MC_CMD_FILTER_ALLOC_IN_EXP_DST_MACADDR3_LEN 6
/* Number of expected source mac addresses (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR_COUNT_OFST 56
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR_COUNT_LEN 4
/* Expected source mac address 0 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR0_OFST 60
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR0_LEN 6
/* Expected source mac address 1 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR1_OFST 66
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR1_LEN 6
/* Expected source mac address 2 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR2_OFST 72
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR2_LEN 6
/* Expected source mac address 3 (for OP==ALLOC || OP==ALLOC_ID ||
 * OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR3_OFST 78
#define       MC_CMD_FILTER_ALLOC_IN_EXP_SRC_MACADDR3_LEN 6
/* Expected filter info (for OP==ALLOC || OP==ALLOC_ID || OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_FLTR_OFST 84
#define       MC_CMD_FILTER_ALLOC_IN_EXP_FLTR_LEN 2
/* enum: Set the EXP_FLTR value automatically */
#define          MC_CMD_FILTER_ALLOC_IN_EXP_FLTR_AUTO 0x400
/* alignment */
#define       MC_CMD_FILTER_ALLOC_IN_EXP_FLTR_RSVD_OFST 86
#define       MC_CMD_FILTER_ALLOC_IN_EXP_FLTR_RSVD_LEN 2
#define       MC_CMD_FILTER_ALLOC_IN_EXP_FLAGS_OFST 88
#define       MC_CMD_FILTER_ALLOC_IN_EXP_FLAGS_LEN 4
#define        MC_CMD_FILTER_ALLOC_IN_FLAG_DST_MACADDR_MATCH_OFST 88
#define        MC_CMD_FILTER_ALLOC_IN_FLAG_DST_MACADDR_MATCH_LBN 0
#define        MC_CMD_FILTER_ALLOC_IN_FLAG_DST_MACADDR_MATCH_WIDTH 1
#define        MC_CMD_FILTER_ALLOC_IN_FLAG_SRC_MACADDR_MATCH_OFST 88
#define        MC_CMD_FILTER_ALLOC_IN_FLAG_SRC_MACADDR_MATCH_LBN 1
#define        MC_CMD_FILTER_ALLOC_IN_FLAG_SRC_MACADDR_MATCH_WIDTH 1
#define        MC_CMD_FILTER_ALLOC_IN_FLAG_FLTR_MATCH_EXACT_OFST 88
#define        MC_CMD_FILTER_ALLOC_IN_FLAG_FLTR_MATCH_EXACT_LBN 2
#define        MC_CMD_FILTER_ALLOC_IN_FLAG_FLTR_MATCH_EXACT_WIDTH 1
#define        MC_CMD_FILTER_ALLOC_IN_FLAG_FLTR_MATCH_ALL_OFST 88
#define        MC_CMD_FILTER_ALLOC_IN_FLAG_FLTR_MATCH_ALL_LBN 3
#define        MC_CMD_FILTER_ALLOC_IN_FLAG_FLTR_MATCH_ALL_WIDTH 1
#define        MC_CMD_FILTER_ALLOC_IN_DROP_DST_MACADDR_MATCH_OFST 88
#define        MC_CMD_FILTER_ALLOC_IN_DROP_DST_MACADDR_MATCH_LBN 4
#define        MC_CMD_FILTER_ALLOC_IN_DROP_DST_MACADDR_MATCH_WIDTH 1
#define        MC_CMD_FILTER_ALLOC_IN_DROP_SRC_MACADDR_MATCH_OFST 88
#define        MC_CMD_FILTER_ALLOC_IN_DROP_SRC_MACADDR_MATCH_LBN 5
#define        MC_CMD_FILTER_ALLOC_IN_DROP_SRC_MACADDR_MATCH_WIDTH 1
#define        MC_CMD_FILTER_ALLOC_IN_DROP_FLTR_MATCH_EXACT_OFST 88
#define        MC_CMD_FILTER_ALLOC_IN_DROP_FLTR_MATCH_EXACT_LBN 6
#define        MC_CMD_FILTER_ALLOC_IN_DROP_FLTR_MATCH_EXACT_WIDTH 1
#define        MC_CMD_FILTER_ALLOC_IN_DROP_FLTR_MATCH_ALL_OFST 88
#define        MC_CMD_FILTER_ALLOC_IN_DROP_FLTR_MATCH_ALL_LBN 7
#define        MC_CMD_FILTER_ALLOC_IN_DROP_FLTR_MATCH_ALL_WIDTH 1
#define        MC_CMD_FILTER_ALLOC_IN_CNTXT_OFST 88
#define        MC_CMD_FILTER_ALLOC_IN_CNTXT_LBN 8
#define        MC_CMD_FILTER_ALLOC_IN_CNTXT_WIDTH 4
#define          MC_CMD_FILTER_ALLOC_IN_ZERO 0x0 /* enum */
/* enum: Filter bits from the MAC filters (Huntington only). */
#define          MC_CMD_FILTER_ALLOC_IN_FLTR 0x1
#define          MC_CMD_FILTER_ALLOC_IN_FINFO_SRC_DST 0x2 /* enum */
/* enum: (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_FINFO_WRD1 0x3
/* enum: (Medford only) */
#define          MC_CMD_FILTER_ALLOC_IN_FINFO_WRD2 0x4
#define          MC_CMD_FILTER_ALLOC_IN_FINFO_WRD3 0x5 /* enum */
/* enum: (Huntington only) */
#define          MC_CMD_FILTER_ALLOC_IN_TS_LO 0x6
/* enum: (Huntington only) */
#define          MC_CMD_FILTER_ALLOC_IN_TS_MD 0x7
/* enum: (Huntington only) */
#define          MC_CMD_FILTER_ALLOC_IN_TS_HI 0x8

/* MC_CMD_FILTER_ALLOC_OUT msgresponse */
#define    MC_CMD_FILTER_ALLOC_OUT_LEN 4
/* The allocated rule_id. negative means failure (for OP==ALLOC || OP==ALLOC_ID
 * || OP==EXCLUSIVE_LOCK)
 */
#define       MC_CMD_FILTER_ALLOC_OUT_RULE_ID_OFST 0
#define       MC_CMD_FILTER_ALLOC_OUT_RULE_ID_LEN 4
/* Non-zero means allocated (for OP==IS_ALLOCATED) */
#define       MC_CMD_FILTER_ALLOC_OUT_ALLOCATED_OFST 0
#define       MC_CMD_FILTER_ALLOC_OUT_ALLOCATED_LEN 4

/* MC_CMD_FILTER_SET_MATCH_EXACT_IN msgrequest */
#define    MC_CMD_FILTER_SET_MATCH_EXACT_IN_LEN 16
/* identifies the test */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EFEST_OP_LEN 1
/* enum: Set a mac/vlan filter */
#define          MC_CMD_FILTER_SET_MATCH_EXACT_IN_SET_MATCH_EXACT 0x7
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_PORT_OFST 4
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_RULE_ID_OFST 8
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_RULE_ID_LEN 4
/* Exact match */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EXACT_OFST 12
#define       MC_CMD_FILTER_SET_MATCH_EXACT_IN_EXACT_LEN 4

/* MC_CMD_FILTER_SET_MATCH_EXACT_OUT msgresponse */
#define    MC_CMD_FILTER_SET_MATCH_EXACT_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_MATCH_EXACT_OUT_STATUS_OFST 0
#define       MC_CMD_FILTER_SET_MATCH_EXACT_OUT_STATUS_LEN 4

/* MC_CMD_FILTER_SET_STRUCTURED_IN msgrequest */
#define    MC_CMD_FILTER_SET_STRUCTURED_IN_LEN 332
/* identifies the test */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_EFEST_OP_LEN 1
/* enum: Set a structured filter */
#define          MC_CMD_FILTER_SET_STRUCTURED_IN_SET_STRUCTURED 0x8
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_PORT_OFST 4
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_RULE_ID_OFST 8
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_RULE_ID_LEN 4
/* mode */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_MODE_OFST 12
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_MODE_LEN 4
/* enum: Simple */
#define          MC_CMD_FILTER_SET_STRUCTURED_IN_MODE_SIMPLE 0x0
/* enum: Layered */
#define          MC_CMD_FILTER_SET_STRUCTURED_IN_MODE_LAYERED 0x1
/* l2_ofst */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L2_OFST_OFST 16
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L2_OFST_LEN 2
/* l2_size */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L2_SIZE_OFST 18
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L2_SIZE_LEN 2
/* l2_MASK */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L2_MASK_OFST 20
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L2_MASK_LEN 16
/* l3_ofst */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L3_OFST_OFST 36
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L3_OFST_LEN 2
/* l3_size */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L3_SIZE_OFST 38
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L3_SIZE_LEN 2
/* l3_MASK */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L3_MASK_OFST 40
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L3_MASK_LEN 16
/* l4_ofst */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L4_OFST_OFST 56
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L4_OFST_LEN 2
/* l4_size */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L4_SIZE_OFST 58
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L4_SIZE_LEN 2
/* l4_MASK */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L4_MASK_OFST 60
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_L4_MASK_LEN 16
/* vals */
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_VALS_OFST 76
#define       MC_CMD_FILTER_SET_STRUCTURED_IN_VALS_LEN 256

/* MC_CMD_FILTER_SET_STRUCTURED_OUT msgresponse */
#define    MC_CMD_FILTER_SET_STRUCTURED_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_STRUCTURED_OUT_STATUS_OFST 0
#define       MC_CMD_FILTER_SET_STRUCTURED_OUT_STATUS_LEN 4

/* MC_CMD_FILTER_SET_MAC_VLAN_IN msgrequest */
#define    MC_CMD_FILTER_SET_MAC_VLAN_IN_LEN 26
/* identifies the test */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_EFEST_OP_LEN 1
/* enum: Set a mac/vlan filter */
#define          MC_CMD_FILTER_SET_MAC_VLAN_IN_SET_MAC_VLAN 0x9
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_PORT_OFST 4
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_RULE_ID_OFST 8
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_RULE_ID_LEN 4
/* destination mac address */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_DST_MACADDR_OFST 12
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_DST_MACADDR_LEN 6
/* align vlan_match_enable to 32 bits */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_DST_MACADDR_RSVD_OFST 18
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_DST_MACADDR_RSVD_LEN 2
/* vlan_match_enable */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_VLAN_MATCH_ENABLE_OFST 20
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_VLAN_MATCH_ENABLE_LEN 4
/* vlan */
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_VLAN_OFST 24
#define       MC_CMD_FILTER_SET_MAC_VLAN_IN_VLAN_LEN 2
/* enum: No VLAN tag */
#define          MC_CMD_FILTER_SET_MAC_VLAN_IN_VLAN_NONE 0x1000

/* MC_CMD_FILTER_SET_MAC_VLAN_OUT msgresponse */
#define    MC_CMD_FILTER_SET_MAC_VLAN_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_MAC_VLAN_OUT_STATUS_OFST 0
#define       MC_CMD_FILTER_SET_MAC_VLAN_OUT_STATUS_LEN 4

/* MC_CMD_FILTER_SET_MULTICAST_VLAN_IN msgrequest */
#define    MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_LEN 18
/* identifies the test */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_EFEST_OP_LEN 1
/* enum: Set a multicast/vlan filter */
#define          MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_SET_MULTICAST_VLAN 0xa
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_PORT_OFST 4
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_RULE_ID_OFST 8
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_RULE_ID_LEN 4
/* vlan_match_enable */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_VLAN_MATCH_ENABLE_OFST 12
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_VLAN_MATCH_ENABLE_LEN 4
/* vlan */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_VLAN_OFST 16
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_VLAN_LEN 2
/* enum: No VLAN tag */
#define          MC_CMD_FILTER_SET_MULTICAST_VLAN_IN_VLAN_NONE 0x1000

/* MC_CMD_FILTER_SET_MULTICAST_VLAN_OUT msgresponse */
#define    MC_CMD_FILTER_SET_MULTICAST_VLAN_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_OUT_STATUS_OFST 0
#define       MC_CMD_FILTER_SET_MULTICAST_VLAN_OUT_STATUS_LEN 4

/* MC_CMD_FILTER_SET_PROMISCUOUS_IN msgrequest */
#define    MC_CMD_FILTER_SET_PROMISCUOUS_IN_LEN 12
/* identifies the test */
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_EFEST_OP_LEN 1
/* enum: Set a promiscuous filter */
#define          MC_CMD_FILTER_SET_PROMISCUOUS_IN_SET_PROMISCUOUS 0xb
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_PORT_OFST 4
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_RULE_ID_OFST 8
#define       MC_CMD_FILTER_SET_PROMISCUOUS_IN_RULE_ID_LEN 4

/* MC_CMD_FILTER_SET_PROMISCUOUS_OUT msgresponse */
#define    MC_CMD_FILTER_SET_PROMISCUOUS_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_PROMISCUOUS_OUT_STATUS_OFST 0
#define       MC_CMD_FILTER_SET_PROMISCUOUS_OUT_STATUS_LEN 4

/* MC_CMD_FILTER_SET_SRC_MAC_IN msgrequest */
#define    MC_CMD_FILTER_SET_SRC_MAC_IN_LEN 18
/* identifies the test */
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_EFEST_OP_LEN 1
/* enum: Set a mac/vlan filter */
#define          MC_CMD_FILTER_SET_SRC_MAC_IN_SET_SRC_MAC 0xc
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_PORT_OFST 4
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_RULE_ID_OFST 8
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_RULE_ID_LEN 4
/* source mac address */
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_MACADDR_OFST 12
#define       MC_CMD_FILTER_SET_SRC_MAC_IN_MACADDR_LEN 6

/* MC_CMD_FILTER_SET_SRC_MAC_OUT msgresponse */
#define    MC_CMD_FILTER_SET_SRC_MAC_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_SRC_MAC_OUT_STATUS_OFST 0
#define       MC_CMD_FILTER_SET_SRC_MAC_OUT_STATUS_LEN 4

/* MC_CMD_FILTER_SET_DST_MAC_IN msgrequest */
#define    MC_CMD_FILTER_SET_DST_MAC_IN_LEN 18
/* identifies the test */
#define       MC_CMD_FILTER_SET_DST_MAC_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_DST_MAC_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_DST_MAC_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_DST_MAC_IN_EFEST_OP_LEN 1
/* enum: Set a mac/vlan filter */
#define          MC_CMD_FILTER_SET_DST_MAC_IN_SET_DST_MAC 0xd
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_DST_MAC_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_DST_MAC_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_DST_MAC_IN_PORT_OFST 4
#define       MC_CMD_FILTER_SET_DST_MAC_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_DST_MAC_IN_RULE_ID_OFST 8
#define       MC_CMD_FILTER_SET_DST_MAC_IN_RULE_ID_LEN 4
/* destination mac address */
#define       MC_CMD_FILTER_SET_DST_MAC_IN_MACADDR_OFST 12
#define       MC_CMD_FILTER_SET_DST_MAC_IN_MACADDR_LEN 6

/* MC_CMD_FILTER_SET_DST_MAC_OUT msgresponse */
#define    MC_CMD_FILTER_SET_DST_MAC_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_DST_MAC_OUT_STATUS_OFST 0
#define       MC_CMD_FILTER_SET_DST_MAC_OUT_STATUS_LEN 4

/* MC_CMD_FILTER_SET_BROADCAST_IN msgrequest */
#define    MC_CMD_FILTER_SET_BROADCAST_IN_LEN 12
/* identifies the test */
#define       MC_CMD_FILTER_SET_BROADCAST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_BROADCAST_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_BROADCAST_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_BROADCAST_IN_EFEST_OP_LEN 1
/* enum: Set a promiscuous filter */
#define          MC_CMD_FILTER_SET_BROADCAST_IN_SET_BROADCAST 0xe
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_BROADCAST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_BROADCAST_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_BROADCAST_IN_PORT_OFST 4
#define       MC_CMD_FILTER_SET_BROADCAST_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_BROADCAST_IN_RULE_ID_OFST 8
#define       MC_CMD_FILTER_SET_BROADCAST_IN_RULE_ID_LEN 4

/* MC_CMD_FILTER_SET_BROADCAST_OUT msgresponse */
#define    MC_CMD_FILTER_SET_BROADCAST_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_BROADCAST_OUT_STATUS_OFST 0
#define       MC_CMD_FILTER_SET_BROADCAST_OUT_STATUS_LEN 4

/* MC_CMD_FILTER_SET_MULTICAST_IN msgrequest */
#define    MC_CMD_FILTER_SET_MULTICAST_IN_LEN 12
/* identifies the test */
#define       MC_CMD_FILTER_SET_MULTICAST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_SET_MULTICAST_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_SET_MULTICAST_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_SET_MULTICAST_IN_EFEST_OP_LEN 1
/* enum: Set a promiscuous filter */
#define          MC_CMD_FILTER_SET_MULTICAST_IN_SET_MULTICAST 0xf
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_SET_MULTICAST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_SET_MULTICAST_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_SET_MULTICAST_IN_PORT_OFST 4
#define       MC_CMD_FILTER_SET_MULTICAST_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_SET_MULTICAST_IN_RULE_ID_OFST 8
#define       MC_CMD_FILTER_SET_MULTICAST_IN_RULE_ID_LEN 4

/* MC_CMD_FILTER_SET_MULTICAST_OUT msgresponse */
#define    MC_CMD_FILTER_SET_MULTICAST_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_SET_MULTICAST_OUT_STATUS_OFST 0
#define       MC_CMD_FILTER_SET_MULTICAST_OUT_STATUS_LEN 4

/* MC_CMD_FILTER_ENABLE_IN msgrequest */
#define    MC_CMD_FILTER_ENABLE_IN_LEN 12
/* identifies the test */
#define       MC_CMD_FILTER_ENABLE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_ENABLE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_ENABLE_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_ENABLE_IN_EFEST_OP_LEN 1
/* enum: Enable */
#define          MC_CMD_FILTER_ENABLE_IN_ENABLE 0x10
/* enum: Disable */
#define          MC_CMD_FILTER_ENABLE_IN_DISABLE 0x11
/* enum: Enabled */
#define          MC_CMD_FILTER_ENABLE_IN_IS_ENABLED 0x12
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_ENABLE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_ENABLE_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_ENABLE_IN_PORT_OFST 4
#define       MC_CMD_FILTER_ENABLE_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_ENABLE_IN_RULE_ID_OFST 8
#define       MC_CMD_FILTER_ENABLE_IN_RULE_ID_LEN 4

/* MC_CMD_FILTER_ENABLE_OUT msgresponse */
#define    MC_CMD_FILTER_ENABLE_OUT_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_ENABLE_OUT_STATUS_OFST 0
#define       MC_CMD_FILTER_ENABLE_OUT_STATUS_LEN 4
/* Non-zero means failure */
#define       MC_CMD_FILTER_ENABLE_OUT_ENABLED_OFST 0
#define       MC_CMD_FILTER_ENABLE_OUT_ENABLED_LEN 4

/* MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN msgrequest */
#define    MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_LEN 80
/* identifies the test */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_EFEST_OP_LEN 1
/* enum: Write a structured hw filter */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_WRITE_HW_FILTER_STRUCTURED 0x13
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_PORT_OFST 4
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_FILTER_IDX_OFST 8
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_FILTER_IDX_LEN 4
/* mode */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_MODE_OFST 12
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_MODE_LEN 4
/* enum: Simple */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_MODE_SIMPLE 0x0
/* enum: Layered */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_MODE_LAYERED 0x1
/* key0 */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_KEY0_OFST 16
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_KEY0_LEN 2
/* key1 */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_KEY1_OFST 18
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_KEY1_LEN 2
/* l2_size */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L2_SIZE_OFST 20
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L2_SIZE_LEN 2
/* align the mask to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L2_SIZE_RSVD_OFST 22
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L2_SIZE_RSVD_LEN 2
/* l2_MASK */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L2_MASK_OFST 24
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L2_MASK_LEN 16
/* l3_size */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L3_SIZE_OFST 40
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L3_SIZE_LEN 2
/* align the mask to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L3_SIZE_RSVD_OFST 42
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L3_SIZE_RSVD_LEN 2
/* l3_mask */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L3_MASK_OFST 44
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L3_MASK_LEN 16
/* l4_size */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L4_SIZE_OFST 60
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L4_SIZE_LEN 2
/* align the mask to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L4_SIZE_RSVD_OFST 62
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L4_SIZE_RSVD_LEN 2
/* l4_mask */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L4_MASK_OFST 64
#define       MC_CMD_FILTER_WRITE_HW_FILTER_STRUCTURED_IN_L4_MASK_LEN 16

/* MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN msgrequest */
#define    MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_LEN 12
/* identifies the test */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_EFEST_OP_LEN 1
/* enum: Write the initial crc value */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_WRITE_HW_FILTER_VLAN_CRC_INIT 0x14
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_PORT_OFST 4
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_PORT_LEN 4
/* The initial crc value */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_CRC_INIT_OFST 8
#define       MC_CMD_FILTER_WRITE_HW_FILTER_VLAN_CRC_INIT_IN_CRC_INIT_LEN 4

/* MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN msgrequest */
#define    MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_LEN 22
/* identifies the test */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_EFEST_OP_LEN 1
/* enum: Write a mac/vlan hw filter */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_WRITE_HW_FILTER_MAC_VLAN 0x15
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_PORT_OFST 4
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_FILTER_IDX_OFST 8
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_FILTER_IDX_LEN 4
/* enable */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_ENABLE_OFST 12
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_ENABLE_LEN 4
/* tagged_hash_mode */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_TAGGED_HASH_MODE_OFST 16
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_TAGGED_HASH_MODE_LEN 4
/* key */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_KEY_OFST 20
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_KEY_LEN 2
/* enum: No VLAN tag */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_VLAN_NONE 0x1000
/* enum: Don't care placeholder */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_MAC_VLAN_IN_VLAN_DONT_CARE 0x2000

/* MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN msgrequest */
#define    MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_LEN 22
/* identifies the test */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_EFEST_OP_OFST 1
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_EFEST_OP_LEN 1
/* enum: Write a multicast/vlan hw filter */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_WRITE_HW_FILTER_MULTICAST_VLAN 0x16
/* align the arguments to 32 bits */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_PORT_OFST 4
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_PORT_LEN 4
/* The requested filter id */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_FILTER_IDX_OFST 8
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_FILTER_IDX_LEN 4
/* enable */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_ENABLE_OFST 12
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_ENABLE_LEN 4
/* vlan_match_enable */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_VLAN_MATCH_ENABLE_OFST 16
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_VLAN_MATCH_ENABLE_LEN 4
/* vlan */
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_VLAN_OFST 20
#define       MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_VLAN_LEN 2
/* enum: No VLAN tag */
#define          MC_CMD_FILTER_WRITE_HW_FILTER_MULTICAST_VLAN_IN_VLAN_NONE 0x1000

/* MC_CMD_MC2MC_TEST_IN msgrequest */
#define    MC_CMD_MC2MC_TEST_IN_LEN 4
/* identifies the test */
#define       MC_CMD_MC2MC_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_MC2MC_TEST_IN_EFTEST_ID_LEN 1
/* MC2MC test-specific operation */
#define       MC_CMD_MC2MC_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_MC2MC_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_MC2MC_TEST_IN_GPIO_HANDSHAKE 0x0 /* enum */
/* align the next field to 32 bits */
#define       MC_CMD_MC2MC_TEST_IN_PAD_OFST 2
#define       MC_CMD_MC2MC_TEST_IN_PAD_LEN 2

/* MC_CMD_CNTAG_TEST_IN msgrequest */
#define    MC_CMD_CNTAG_TEST_IN_LEN 4
/* identifies the test */
#define       MC_CMD_CNTAG_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_CNTAG_TEST_IN_EFTEST_ID_LEN 1
/* CNTAG test-specific operation */
#define       MC_CMD_CNTAG_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_CNTAG_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_CNTAG_TEST_IN_CNTAG_OFF 0x0 /* enum */
#define          MC_CMD_CNTAG_TEST_IN_CNTAG_ON 0x1 /* enum */
/* The affected QID (NOTE that this needs to be already INITed) */
#define       MC_CMD_CNTAG_TEST_IN_QID_OFST 2
#define       MC_CMD_CNTAG_TEST_IN_QID_LEN 2

/* MC_CMD_PD_TEST_IN msgrequest */
#define    MC_CMD_PD_TEST_IN_LEN 28
/* identifies the test */
#define       MC_CMD_PD_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_PD_TEST_IN_EFTEST_ID_LEN 1
/* PD test-specific operation */
#define       MC_CMD_PD_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_PD_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_PD_TEST_IN_SPAM_VECTOR_TABLE_OFF 0x0 /* enum */
#define          MC_CMD_PD_TEST_IN_SPAM_VECTOR_TABLE_ON 0x1 /* enum */
#define          MC_CMD_PD_TEST_IN_SAVE_VECTOR_TABLE 0x2 /* enum */
#define          MC_CMD_PD_TEST_IN_RESTORE_VECTOR_TABLE 0x3 /* enum */
#define          MC_CMD_PD_TEST_IN_APPLY_LUE_PARAM_TWEAK 0x4 /* enum */
#define          MC_CMD_PD_TEST_IN_PER_PORT_HR_CONFIG_ON 0x5 /* enum */
#define          MC_CMD_PD_TEST_IN_PER_PORT_HR_CONFIG_OFF 0x6 /* enum */
#define          MC_CMD_PD_TEST_IN_LUE_FORCED_DEPTH 0x7 /* enum */
#define          MC_CMD_PD_TEST_IN_SPAM_EXC_REQ_OFF 0x8 /* enum */
#define          MC_CMD_PD_TEST_IN_SPAM_EXC_REQ_ON 0x9 /* enum */
#define          MC_CMD_PD_TEST_IN_ENGINE_LOOPBACK_HACK_ON 0xa /* enum */
#define          MC_CMD_PD_TEST_IN_ENGINE_LOOPBACK_HACK_OFF 0xb /* enum */
#define          MC_CMD_PD_TEST_IN_LUE_MEM_TEST 0xc /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_PD_TEST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_PD_TEST_IN_EFTEST_OP_RSVD_LEN 2
/* Whirlpool rounds for fast hash (RX PD), or 0xffffffff for default */
#define       MC_CMD_PD_TEST_IN_RX_WHASH_FAST_CYCLES_OFST 4
#define       MC_CMD_PD_TEST_IN_RX_WHASH_FAST_CYCLES_LEN 4
/* Whirlpool rounds for slow hash (RX PD), or 0xffffffff for default */
#define       MC_CMD_PD_TEST_IN_RX_WHASH_SLOW_CYCLES_OFST 8
#define       MC_CMD_PD_TEST_IN_RX_WHASH_SLOW_CYCLES_LEN 4
/* Whirlpool rounds for fast hash (TX PD), or 0xffffffff for default */
#define       MC_CMD_PD_TEST_IN_TX_WHASH_FAST_CYCLES_OFST 12
#define       MC_CMD_PD_TEST_IN_TX_WHASH_FAST_CYCLES_LEN 4
/* Whirlpool rounds for slow hash (TX PD), or 0xffffffff for default */
#define       MC_CMD_PD_TEST_IN_TX_WHASH_SLOW_CYCLES_OFST 16
#define       MC_CMD_PD_TEST_IN_TX_WHASH_SLOW_CYCLES_LEN 4
/* LUE max hops, or 0xffffffff for default */
#define       MC_CMD_PD_TEST_IN_LUE_MAX_HOPS_OFST 20
#define       MC_CMD_PD_TEST_IN_LUE_MAX_HOPS_LEN 4
/* LUE match request almost-full cycle threshold, or 0xffffffff for default */
#define       MC_CMD_PD_TEST_IN_LUE_AF_FIFO_THRESHOLD_OFST 24
#define       MC_CMD_PD_TEST_IN_LUE_AF_FIFO_THRESHOLD_LEN 4

/* MC_CMD_PORT_SETTINGS_IN msgrequest */
#define    MC_CMD_PORT_SETTINGS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_PORT_SETTINGS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_PORT_SETTINGS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_PORT_SETTINGS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_PORT_SETTINGS_IN_EFTEST_OP_LEN 1
/* enum: Deprecated */
#define          MC_CMD_PORT_SETTINGS_IN_APPLY 0x0
/* enum: Apply misc MAC/PCS settings */
#define          MC_CMD_PORT_SETTINGS_IN_APPLY_MISC 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_PORT_SETTINGS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_PORT_SETTINGS_IN_EFTEST_OP_RSVD_LEN 2
#define       MC_CMD_PORT_SETTINGS_IN_FLAGS_OFST 4
#define       MC_CMD_PORT_SETTINGS_IN_FLAGS_LEN 4
#define        MC_CMD_PORT_SETTINGS_IN_CRC_APPEND_OFST 4
#define        MC_CMD_PORT_SETTINGS_IN_CRC_APPEND_LBN 0
#define        MC_CMD_PORT_SETTINGS_IN_CRC_APPEND_WIDTH 1
#define        MC_CMD_PORT_SETTINGS_IN_CRC_FORWARD_OFST 4
#define        MC_CMD_PORT_SETTINGS_IN_CRC_FORWARD_LBN 1
#define        MC_CMD_PORT_SETTINGS_IN_CRC_FORWARD_WIDTH 1
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_333_OFST 4
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_333_LBN 2
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_333_WIDTH 1
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_625_OFST 4
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_625_LBN 3
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_625_WIDTH 1
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_714_OFST 4
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_714_LBN 4
#define        MC_CMD_PORT_SETTINGS_IN_PCSCLK_714_WIDTH 1

/* MC_CMD_PORT_LINK_CONTROL_IN msgrequest */
#define    MC_CMD_PORT_LINK_CONTROL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_PORT_LINK_CONTROL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_PORT_LINK_CONTROL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_PORT_LINK_CONTROL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_PORT_LINK_CONTROL_IN_EFTEST_OP_LEN 1
/* enum: MAC/PCS link control */
#define          MC_CMD_PORT_LINK_CONTROL_IN_LINK_CONTROL 0x2
/* align the arguments to 32 bits */
#define       MC_CMD_PORT_LINK_CONTROL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_PORT_LINK_CONTROL_IN_EFTEST_OP_RSVD_LEN 2
/* Link mode */
#define       MC_CMD_PORT_LINK_CONTROL_IN_MODE_OFST 4
#define       MC_CMD_PORT_LINK_CONTROL_IN_MODE_LEN 4
#define          MC_CMD_PORT_LINK_CONTROL_IN_LINK_UP 0x0 /* enum */
#define          MC_CMD_PORT_LINK_CONTROL_IN_LINK_DOWN_LOWPOWER 0x1 /* enum */
#define          MC_CMD_PORT_LINK_CONTROL_IN_LINK_DOWN_LOS 0x2 /* enum */
#define          MC_CMD_PORT_LINK_CONTROL_IN_LINK_DOWN_LOCAL_FAULT 0x3 /* enum */
#define          MC_CMD_PORT_LINK_CONTROL_IN_LINK_DOWN_REMOTE_FAULT 0x4 /* enum */

/* MC_CMD_PORT_FAKE_PERST_IN msgrequest */
#define    MC_CMD_PORT_FAKE_PERST_IN_LEN 8
/* identifies the test */
#define       MC_CMD_PORT_FAKE_PERST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_PORT_FAKE_PERST_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_PORT_FAKE_PERST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_PORT_FAKE_PERST_IN_EFTEST_OP_LEN 1
/* enum: Fake nPERST assert control */
#define          MC_CMD_PORT_FAKE_PERST_IN_FAKE_PERST 0x3
/* align the arguments to 32 bits */
#define       MC_CMD_PORT_FAKE_PERST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_PORT_FAKE_PERST_IN_EFTEST_OP_RSVD_LEN 2
#define       MC_CMD_PORT_FAKE_PERST_IN_ASSERT_OFST 4
#define       MC_CMD_PORT_FAKE_PERST_IN_ASSERT_LEN 4
#define        MC_CMD_PORT_FAKE_PERST_IN_ASSERT_TX_OFST 4
#define        MC_CMD_PORT_FAKE_PERST_IN_ASSERT_TX_LBN 0
#define        MC_CMD_PORT_FAKE_PERST_IN_ASSERT_TX_WIDTH 1
#define        MC_CMD_PORT_FAKE_PERST_IN_ASSERT_RX_OFST 4
#define        MC_CMD_PORT_FAKE_PERST_IN_ASSERT_RX_LBN 1
#define        MC_CMD_PORT_FAKE_PERST_IN_ASSERT_RX_WIDTH 1

/* MC_CMD_LED_SETTINGS_IN msgrequest */
#define    MC_CMD_LED_SETTINGS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_LED_SETTINGS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_LED_SETTINGS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_LED_SETTINGS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_LED_SETTINGS_IN_EFTEST_OP_LEN 1
/* enum: Apply the supplied settings */
#define          MC_CMD_LED_SETTINGS_IN_APPLY 0x0
/* LEDs are numbered 0-7. */
#define       MC_CMD_LED_SETTINGS_IN_LED_NUMBER_OFST 2
#define       MC_CMD_LED_SETTINGS_IN_LED_NUMBER_LEN 1
#define       MC_CMD_LED_SETTINGS_IN_LED_MODE_OFST 3
#define       MC_CMD_LED_SETTINGS_IN_LED_MODE_LEN 1
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_ALWAYS_OFF 0x0 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_ALWAYS_ON 0x1 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_INACT_OFF_ACT_ON 0x2 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_INACT_OFF_ACT_FLASH 0x3 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_INACT_ON_ACT_FLASH 0x4 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_INACT_OFF_TX_FLASH 0x5 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_INACT_OFF_RX_FLASH 0x6 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDMODE_ALWAYS_FLASH 0x7 /* enum */
#define       MC_CMD_LED_SETTINGS_IN_LED_SOURCE_OFST 4
#define       MC_CMD_LED_SETTINGS_IN_LED_SOURCE_LEN 1
#define          MC_CMD_LED_SETTINGS_IN_LEDSRC_LOWSPEED 0x0 /* enum */
#define          MC_CMD_LED_SETTINGS_IN_LEDSRC_HIGHSPEED 0x1 /* enum */
/* 8-bit value specifying the LED flash sample frequency (if enabled). */
#define       MC_CMD_LED_SETTINGS_IN_LED_SAMPLE_FREQUENCY_OFST 5
#define       MC_CMD_LED_SETTINGS_IN_LED_SAMPLE_FREQUENCY_LEN 1
/* 16-bit value specifying the LED flashing frequency (if enabled). */
#define       MC_CMD_LED_SETTINGS_IN_LED_FLASH_FREQUENCY_OFST 6
#define       MC_CMD_LED_SETTINGS_IN_LED_FLASH_FREQUENCY_LEN 2

/* MC_CMD_LED_PORT_ACT_LEDS_IN msgrequest */
#define    MC_CMD_LED_PORT_ACT_LEDS_IN_LEN 12
/* identifies the test */
#define       MC_CMD_LED_PORT_ACT_LEDS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_LED_PORT_ACT_LEDS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_LED_PORT_ACT_LEDS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_LED_PORT_ACT_LEDS_IN_EFTEST_OP_LEN 1
/* enum: Set activity LED mapping for a port */
#define          MC_CMD_LED_PORT_ACT_LEDS_IN_SET 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_LED_PORT_ACT_LEDS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_LED_PORT_ACT_LEDS_IN_EFTEST_OP_RSVD_LEN 2
/* Logical port number */
#define       MC_CMD_LED_PORT_ACT_LEDS_IN_PORT_NUMBER_OFST 4
#define       MC_CMD_LED_PORT_ACT_LEDS_IN_PORT_NUMBER_LEN 4
/* Bitmask of port activity LEDs */
#define       MC_CMD_LED_PORT_ACT_LEDS_IN_LED_MASK_OFST 8
#define       MC_CMD_LED_PORT_ACT_LEDS_IN_LED_MASK_LEN 4

/* MC_CMD_LED_COUNTERS_IN msgrequest */
#define    MC_CMD_LED_COUNTERS_IN_LEN 2
/* identifies the test */
#define       MC_CMD_LED_COUNTERS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_LED_COUNTERS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_LED_COUNTERS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_LED_COUNTERS_IN_EFTEST_OP_LEN 1
/* enum: Read LED debug trigger counters */
#define          MC_CMD_LED_COUNTERS_IN_GET 0x2

/* MC_CMD_LED_COUNTERS_OUT msgrequest */
#define    MC_CMD_LED_COUNTERS_OUT_LEN 64
#define       MC_CMD_LED_COUNTERS_OUT_COUNTERS_OFST 0
#define       MC_CMD_LED_COUNTERS_OUT_COUNTERS_LEN 4
#define       MC_CMD_LED_COUNTERS_OUT_COUNTERS_NUM 16

/* MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN msgrequest */
#define    MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_EFTEST_OP_LEN 1
/* enum: Send LTR message. */
#define          MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_SEND_MSG 0x0
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_PAD_OFST 2
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_PAD_LEN 2
/* LTR message latency value */
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_LATENCY_OFST 4
#define       MC_CMD_EFTEST_LTR_TEST_SEND_MSG_IN_LATENCY_LEN 4

/* MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN msgrequest */
#define    MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN_EFTEST_OP_LEN 1
/* enum: Get current OBFF state. */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_IN_GET_STATE 0x0

/* MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT msgrequest */
#define    MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_LEN 2
/* OBFF state */
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_STATE_OFST 0
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_STATE_LEN 1
/* enum: system is in idle low power state */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_IDLE 0x0
/* enum: system memory path available for device memory read/write */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_OBFF 0x1
/* enum: system fully active for all device actions */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_CPU_ACTIVE 0x2
/* enum: OBFF state is not initialised */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_INIT 0x3
/* OBFF mode */
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_MODE_OFST 1
#define       MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_MODE_LEN 1
/* enum: OBFF is disabled */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_DISABLE 0x0
/* enum: OBFF is enabled using MSG variation A */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_ENABLE_MSGA 0x1
/* enum: OBFF is enabled using MSG variation A */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_ENABLE_MSGB 0x2
/* enum: OBFF is enabled using WAKE signaling */
#define          MC_CMD_EFTEST_OBFF_TEST_GET_STATE_OUT_ENABLE_WAKE 0x3

/* MC_CMD_CLOCK_RATIO_IN msgrequest */
#define    MC_CMD_CLOCK_RATIO_IN_LEN 8
/* identifies the test */
#define       MC_CMD_CLOCK_RATIO_IN_EFTEST_ID_OFST 0
#define       MC_CMD_CLOCK_RATIO_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_CLOCK_RATIO_IN_EFTEST_OP_OFST 1
#define       MC_CMD_CLOCK_RATIO_IN_EFTEST_OP_LEN 1
/* enum: Get current clock ratio */
#define          MC_CMD_CLOCK_RATIO_IN_GET_RATIO 0x0
/* enum: Get current clock ratio */
#define          MC_CMD_CLOCK_RATIO_IN_SET_RATIO 0x1
/* enum: Set Rhodium G0 clock (Medford Rhodium only) */
#define          MC_CMD_CLOCK_RATIO_IN_SET_RHODIUM_G0 0x2
/* enum: Set Protium G0 clock (Medford Protium only) */
#define          MC_CMD_CLOCK_RATIO_IN_SET_PROTIUM_G0 0x3
/* enum: Get DUT-time speeds of port types */
#define          MC_CMD_CLOCK_RATIO_IN_GET_PORT_SPEEDS 0x4
/* align the arguments to 32 bits */
#define       MC_CMD_CLOCK_RATIO_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_CLOCK_RATIO_IN_EFTEST_OP_RSVD_LEN 2
/* Clock ratio */
#define       MC_CMD_CLOCK_RATIO_IN_RATIO_OFST 4
#define       MC_CMD_CLOCK_RATIO_IN_RATIO_LEN 2
/* Rhodium/Protium G0 clock in Hz */
#define       MC_CMD_CLOCK_RATIO_IN_G0_HZ_OFST 4
#define       MC_CMD_CLOCK_RATIO_IN_G0_HZ_LEN 4

/* MC_CMD_CLOCK_RATIO_EXT_IN msgrequest */
#define    MC_CMD_CLOCK_RATIO_EXT_IN_LEN 12
/* identifies the test */
#define       MC_CMD_CLOCK_RATIO_EXT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_CLOCK_RATIO_EXT_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_CLOCK_RATIO_EXT_IN_EFTEST_OP_OFST 1
#define       MC_CMD_CLOCK_RATIO_EXT_IN_EFTEST_OP_LEN 1
/*            Enum values, see field(s): */
/*               MC_CMD_CLOCK_RATIO_IN/EFTEST_OP */
/* align the arguments to 32 bits */
#define       MC_CMD_CLOCK_RATIO_EXT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_CLOCK_RATIO_EXT_IN_EFTEST_OP_RSVD_LEN 2
/* Clock ratio */
#define       MC_CMD_CLOCK_RATIO_EXT_IN_RATIO_OFST 4
#define       MC_CMD_CLOCK_RATIO_EXT_IN_RATIO_LEN 2
/* Rhodium/Protium G0 clock in Hz */
#define       MC_CMD_CLOCK_RATIO_EXT_IN_G0_HZ_OFST 4
#define       MC_CMD_CLOCK_RATIO_EXT_IN_G0_HZ_LEN 4
/* Divider between G0 and Fast Clock (Protium only) */
#define       MC_CMD_CLOCK_RATIO_EXT_IN_CAKE_MODE_OFST 8
#define       MC_CMD_CLOCK_RATIO_EXT_IN_CAKE_MODE_LEN 4
/* Divider between G0 and Fast Clock (Rhodium only) */
#define       MC_CMD_CLOCK_RATIO_EXT_IN_G0_DIV_OFST 8
#define       MC_CMD_CLOCK_RATIO_EXT_IN_G0_DIV_LEN 4

/* MC_CMD_CLOCK_RATIO_OUT msgrequest */
#define    MC_CMD_CLOCK_RATIO_OUT_LEN 2
/* Clock ratio */
#define       MC_CMD_CLOCK_RATIO_OUT_RATIO_OFST 0
#define       MC_CMD_CLOCK_RATIO_OUT_RATIO_LEN 2

/* MC_CMD_CLOCK_RATIO_PORT_SPEEDS_OUT msgresponse */
#define    MC_CMD_CLOCK_RATIO_PORT_SPEEDS_OUT_LEN 12
/* 1G DUT-time port speed in Mbps */
#define       MC_CMD_CLOCK_RATIO_PORT_SPEEDS_OUT_SPEED_1G_OFST 0
#define       MC_CMD_CLOCK_RATIO_PORT_SPEEDS_OUT_SPEED_1G_LEN 4
/* 10G DUT-time port speed in Mbps */
#define       MC_CMD_CLOCK_RATIO_PORT_SPEEDS_OUT_SPEED_10G_OFST 4
#define       MC_CMD_CLOCK_RATIO_PORT_SPEEDS_OUT_SPEED_10G_LEN 4
/* 25G DUT-time port speed in Mbps */
#define       MC_CMD_CLOCK_RATIO_PORT_SPEEDS_OUT_SPEED_25G_OFST 8
#define       MC_CMD_CLOCK_RATIO_PORT_SPEEDS_OUT_SPEED_25G_LEN 4

/* MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN msgrequest */
#define    MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_LEN 8
/* identifies the test */
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_EFTEST_ID_OFST 0
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_EFTEST_OP_OFST 1
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_EFTEST_OP_LEN 1
/* enum: Raise a power management event */
#define          MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_RAISE_PME 0x0
/* align the arguments to 32 bits */
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_EFTEST_OP_RSVD_LEN 2
/* The physical function number for which a power management event should be
 * raised
 */
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_PF_OFST 4
#define       MC_CMD_POWER_MGMT_TEST_RAISE_PME_IN_PF_LEN 4

/* MC_CMD_POWER_MGMT_TEST_START_LOG_IN msgrequest */
#define    MC_CMD_POWER_MGMT_TEST_START_LOG_IN_LEN 2
/* identifies the test */
#define       MC_CMD_POWER_MGMT_TEST_START_LOG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_POWER_MGMT_TEST_START_LOG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_POWER_MGMT_TEST_START_LOG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_POWER_MGMT_TEST_START_LOG_IN_EFTEST_OP_LEN 1
/* enum: Start logging thread to log dstate and lstate changes */
#define          MC_CMD_POWER_MGMT_TEST_START_LOG_IN_START_LOG 0x1

/* MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN msgrequest */
#define    MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN_LEN 2
/* identifies the test */
#define       MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN_EFTEST_OP_LEN 1
/* enum: Stop logging thread */
#define          MC_CMD_POWER_MGMT_TEST_STOP_LOG_IN_STOP_LOG 0x2

/* MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN msgrequest */
#define    MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_LEN 8
/* identifies the test */
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_EFTEST_OP_LEN 1
/* enum: Get the DStates of the PFs */
#define          MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_GET_DSTATE_LOG 0x3
/* align the arguments to 32 bits */
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_EFTEST_OP_RSVD_LEN 2
/* The physical function number for which the log is requested */
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_PF_OFST 4
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_IN_PF_LEN 4

/* MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT msgresponse */
#define    MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_LENMIN 5
#define    MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_LENMAX 252
#define    MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_LEN(num) (4+1*(num))
#define    MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_DSTATES_NUM(len) (((len)-4)/1)
/* Number of dstate entries in log */
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_NUM_ENTRIES_OFST 0
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_NUM_ENTRIES_LEN 4
/* Table of state entries */
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_DSTATES_OFST 4
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_DSTATES_LEN 1
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_DSTATES_MINNUM 1
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_DSTATES_MAXNUM 248
#define       MC_CMD_POWER_MGMT_TEST_GET_DSTATE_LOG_OUT_DSTATES_MAXNUM_MCDI2 1016

/* MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN msgrequest */
#define    MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN_LEN 2
/* identifies the test */
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN_EFTEST_OP_LEN 1
/* enum: Get a log of the link state transitions */
#define          MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_IN_GET_LSTATE_LOG 0x4

/* MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT msgresponse */
#define    MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LENMIN 5
#define    MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LENMAX 252
#define    MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LEN(num) (4+1*(num))
#define    MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LSTATES_NUM(len) (((len)-4)/1)
/* Number of link state entries in log */
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_NUM_ENTRIES_OFST 0
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_NUM_ENTRIES_LEN 4
/* Table of state entries */
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LSTATES_OFST 4
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LSTATES_LEN 1
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LSTATES_MINNUM 1
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LSTATES_MAXNUM 248
#define       MC_CMD_POWER_MGMT_TEST_GET_LSTATE_LOG_OUT_LSTATES_MAXNUM_MCDI2 1016

/* MC_CMD_PIOTEST_MSG_IN msgrequest */
#define    MC_CMD_PIOTEST_MSG_IN_LEN 8
/* identifies the test */
#define       MC_CMD_PIOTEST_MSG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_PIOTEST_MSG_IN_EFTEST_ID_LEN 1
/* PIOTEST test-specific operation */
#define       MC_CMD_PIOTEST_MSG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_PIOTEST_MSG_IN_EFTEST_OP_LEN 1
#define          MC_CMD_PIOTEST_MSG_IN_OPEN_MSG 0x0 /* enum */
#define          MC_CMD_PIOTEST_MSG_IN_CLOSE_MSG 0x1 /* enum */
#define          MC_CMD_PIOTEST_MSG_IN_POLL_MSG 0x2 /* enum */
/* align the next field to 32 bits */
#define       MC_CMD_PIOTEST_MSG_IN_PAD_OFST 2
#define       MC_CMD_PIOTEST_MSG_IN_PAD_LEN 2
/* This is the first parameter */
#define       MC_CMD_PIOTEST_MSG_IN_PARAMETER_ONE_OFST 4
#define       MC_CMD_PIOTEST_MSG_IN_PARAMETER_ONE_LEN 4

/* MC_CMD_PIOTEST_MSG_OUT msgresponse: indexed by enum_packet_test_rc */
#define    MC_CMD_PIOTEST_MSG_OUT_LENMIN 4
#define    MC_CMD_PIOTEST_MSG_OUT_LENMAX 252
#define    MC_CMD_PIOTEST_MSG_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_PIOTEST_MSG_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_PIOTEST_MSG_OUT_TEST_RESULTS_NUM(len) (((len)-0)/4)
#define       MC_CMD_PIOTEST_MSG_OUT_TEST_RESULTS_OFST 0
#define       MC_CMD_PIOTEST_MSG_OUT_TEST_RESULTS_LEN 4
#define       MC_CMD_PIOTEST_MSG_OUT_TEST_RESULTS_MINNUM 1
#define       MC_CMD_PIOTEST_MSG_OUT_TEST_RESULTS_MAXNUM 63
#define       MC_CMD_PIOTEST_MSG_OUT_TEST_RESULTS_MAXNUM_MCDI2 255

/* MC_CMD_CSR_ACCESS_START_IN msgrequest */
#define    MC_CMD_CSR_ACCESS_START_IN_LEN 28
/* identifies the test */
#define       MC_CMD_CSR_ACCESS_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_CSR_ACCESS_START_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_CSR_ACCESS_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_CSR_ACCESS_START_IN_EFTEST_OP_LEN 1
#define          MC_CMD_CSR_ACCESS_START_IN_STOP 0x0 /* enum */
#define          MC_CMD_CSR_ACCESS_START_IN_START_READ 0x1 /* enum */
#define          MC_CMD_CSR_ACCESS_START_IN_START_WRITE 0x2 /* enum */
#define          MC_CMD_CSR_ACCESS_START_IN_START_WRITE_READ 0x3 /* enum */
#define          MC_CMD_CSR_ACCESS_START_IN_START_WRITE_SAFE 0x4 /* enum */
#define          MC_CMD_CSR_ACCESS_START_IN_TABLE_SCAN 0x5 /* enum */
#define          MC_CMD_CSR_ACCESS_START_IN_START_CTPIO_READ 0x6 /* enum */
/* Align next field to 32bits */
#define       MC_CMD_CSR_ACCESS_START_IN_PAD_OFST 2
#define       MC_CMD_CSR_ACCESS_START_IN_PAD_LEN 2
/* In DPCPU clk cycles */
#define       MC_CMD_CSR_ACCESS_START_IN_START_DELAY_OFST 4
#define       MC_CMD_CSR_ACCESS_START_IN_START_DELAY_LEN 4
/* Zero means until stopped. Only space in response for 4 read values */
#define       MC_CMD_CSR_ACCESS_START_IN_RPT_COUNT_OFST 8
#define       MC_CMD_CSR_ACCESS_START_IN_RPT_COUNT_LEN 4
/* In DPCPU clk cycles. Setting bit 15 forces the use of a PRNG to generate the
 * values. Bits 14-11 control the number of bits used from the PRNG to generate
 * the delay. Bits 15-0 provide the initial seed.
 */
#define       MC_CMD_CSR_ACCESS_START_IN_GAP_DELAY_OFST 12
#define       MC_CMD_CSR_ACCESS_START_IN_GAP_DELAY_LEN 4
/* Register data to write. Only valid in write/write-read. */
#define       MC_CMD_CSR_ACCESS_START_IN_DATA_OFST 16
#define       MC_CMD_CSR_ACCESS_START_IN_DATA_LEN 4
/* Register address. */
#define       MC_CMD_CSR_ACCESS_START_IN_ADDRESS_OFST 20
#define       MC_CMD_CSR_ACCESS_START_IN_ADDRESS_LEN 4
/* Address increment */
#define       MC_CMD_CSR_ACCESS_START_IN_STEP_OFST 24
#define       MC_CMD_CSR_ACCESS_START_IN_STEP_LEN 4

/* MC_CMD_CSR_ACCESS_STOP_IN msgrequest */
#define    MC_CMD_CSR_ACCESS_STOP_IN_LEN 2
/* identifies the test */
#define       MC_CMD_CSR_ACCESS_STOP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_CSR_ACCESS_STOP_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_CSR_ACCESS_STOP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_CSR_ACCESS_STOP_IN_EFTEST_OP_LEN 1
#define          MC_CMD_CSR_ACCESS_STOP_IN_STOP_RETURN_RESULT 0x0 /* enum */

/* MC_CMD_CSR_ACCESS_STOP_OUT msgresponse */
#define    MC_CMD_CSR_ACCESS_STOP_OUT_LEN 28
#define       MC_CMD_CSR_ACCESS_STOP_OUT_STATUS_OFST 0
#define       MC_CMD_CSR_ACCESS_STOP_OUT_STATUS_LEN 4
#define          MC_CMD_CSR_ACCESS_STOP_OUT_STATUS_BUSY 0x8000000 /* enum */
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_COUNT_OFST 4
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_COUNT_LEN 4
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_VAL_1_OFST 8
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_VAL_1_LEN 4
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_VAL_2_OFST 12
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_VAL_2_LEN 4
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_VAL_3_OFST 16
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_VAL_3_LEN 4
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_VAL_4_OFST 20
#define       MC_CMD_CSR_ACCESS_STOP_OUT_READ_VAL_4_LEN 4
#define       MC_CMD_CSR_ACCESS_STOP_OUT_ADDRESS_OFST 24
#define       MC_CMD_CSR_ACCESS_STOP_OUT_ADDRESS_LEN 4

/* MC_CMD_CSR_ACCESS_TABLE_SCAN_IN msgrequest */
#define    MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_LEN 20
/* identifies the test */
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_EFTEST_OP_OFST 1
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_EFTEST_OP_LEN 1
#define          MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_TABLE_SCAN 0x5 /* enum */
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_PAD_OFST 2
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_PAD_LEN 2
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_START_ADDRESS_OFST 4
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_START_ADDRESS_LEN 4
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_STEP_OFST 8
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_STEP_LEN 4
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_COUNT_OFST 12
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_COUNT_LEN 4
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_MASK_OFST 16
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_IN_MASK_LEN 4

/* MC_CMD_CSR_ACCESS_TABLE_SCAN_OUT msgresponse */
#define    MC_CMD_CSR_ACCESS_TABLE_SCAN_OUT_LEN 4
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_OUT_RESULT_OFST 0
#define       MC_CMD_CSR_ACCESS_TABLE_SCAN_OUT_RESULT_LEN 4

/* MC_CMD_MC_DOORBELL_STRESS_IN msgrequest */
#define    MC_CMD_MC_DOORBELL_STRESS_IN_LEN 2
/* identifies the test */
#define       MC_CMD_MC_DOORBELL_STRESS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_MC_DOORBELL_STRESS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_MC_DOORBELL_STRESS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_MC_DOORBELL_STRESS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_MC_DOORBELL_STRESS_IN_START 0x0 /* enum */
#define          MC_CMD_MC_DOORBELL_STRESS_IN_STOP 0x1 /* enum */

/* MC_CMD_TLP_STRESS_IN msgrequest */
#define    MC_CMD_TLP_STRESS_IN_LEN 28
/* identifies the test */
#define       MC_CMD_TLP_STRESS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_TLP_STRESS_IN_EFTEST_ID_LEN 1
/* the operation requested. Note that 3 is used by MC_CMD_TLP_STRESS_POLL_IN */
#define       MC_CMD_TLP_STRESS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_TLP_STRESS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_TLP_STRESS_IN_READ 0x0 /* enum */
#define          MC_CMD_TLP_STRESS_IN_WRITE 0x1 /* enum */
#define          MC_CMD_TLP_STRESS_IN_READ_WRITE 0x2 /* enum */
#define          MC_CMD_TLP_STRESS_IN_READ_WRITE_HOG 0x4 /* enum */
#define          MC_CMD_TLP_STRESS_IN_READ_VERIFY 0x5 /* enum */
#define          MC_CMD_TLP_STRESS_IN_READ_HOG_VERIFY 0x6 /* enum */
/* Align next field to 32bits */
#define       MC_CMD_TLP_STRESS_IN_PAD_OFST 2
#define       MC_CMD_TLP_STRESS_IN_PAD_LEN 2
/* Number of iterations */
#define       MC_CMD_TLP_STRESS_IN_ITERATIONS_OFST 4
#define       MC_CMD_TLP_STRESS_IN_ITERATIONS_LEN 4
/* TLP length */
#define       MC_CMD_TLP_STRESS_IN_LEN_OFST 8
#define       MC_CMD_TLP_STRESS_IN_LEN_LEN 4
/* Buffer address in host memory for reads (low 32 bits) */
#define       MC_CMD_TLP_STRESS_IN_RADDR_LO_OFST 12
#define       MC_CMD_TLP_STRESS_IN_RADDR_LO_LEN 4
/* Buffer address in host memory for reads (high 32 bits) */
#define       MC_CMD_TLP_STRESS_IN_RADDR_HI_OFST 16
#define       MC_CMD_TLP_STRESS_IN_RADDR_HI_LEN 4
/* Buffer address in host memory for writes (low 32 bits) */
#define       MC_CMD_TLP_STRESS_IN_WADDR_LO_OFST 20
#define       MC_CMD_TLP_STRESS_IN_WADDR_LO_LEN 4
/* Buffer address in host memory for writes (high 32 bits) */
#define       MC_CMD_TLP_STRESS_IN_WADDR_HI_OFST 24
#define       MC_CMD_TLP_STRESS_IN_WADDR_HI_LEN 4

/* MC_CMD_TLP_STRESS_OUT msgresponse */
#define    MC_CMD_TLP_STRESS_OUT_LEN 4
/* Pointer to thread structure */
#define       MC_CMD_TLP_STRESS_OUT_THREAD_OFST 0
#define       MC_CMD_TLP_STRESS_OUT_THREAD_LEN 4

/* MC_CMD_TLP_STRESS_POLL_IN msgrequest */
#define    MC_CMD_TLP_STRESS_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_TLP_STRESS_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_TLP_STRESS_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_TLP_STRESS_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_TLP_STRESS_POLL_IN_EFTEST_OP_LEN 1
#define          MC_CMD_TLP_STRESS_POLL_IN_POLL 0x3 /* enum */
/* Align next field to 32bits */
#define       MC_CMD_TLP_STRESS_POLL_IN_PAD_OFST 2
#define       MC_CMD_TLP_STRESS_POLL_IN_PAD_LEN 2
/* Pointer to thread structure */
#define       MC_CMD_TLP_STRESS_POLL_IN_THREAD_OFST 4
#define       MC_CMD_TLP_STRESS_POLL_IN_THREAD_LEN 4

/* MC_CMD_TLP_STRESS_POLL_OUT msgresponse */
#define    MC_CMD_TLP_STRESS_POLL_OUT_LEN 12
/* Test result */
#define       MC_CMD_TLP_STRESS_POLL_OUT_RC_OFST 0
#define       MC_CMD_TLP_STRESS_POLL_OUT_RC_LEN 4
/* Number of successful TLP transactions */
#define       MC_CMD_TLP_STRESS_POLL_OUT_SUCCESS_OFST 4
#define       MC_CMD_TLP_STRESS_POLL_OUT_SUCCESS_LEN 4
/* Number of failed TLP transactions (only for reads) */
#define       MC_CMD_TLP_STRESS_POLL_OUT_FAIL_OFST 8
#define       MC_CMD_TLP_STRESS_POLL_OUT_FAIL_LEN 4

/* MC_CMD_KITCHEN_SINK_IN msgrequest */
#define    MC_CMD_KITCHEN_SINK_IN_LEN 2
/* identifies the test */
#define       MC_CMD_KITCHEN_SINK_IN_EFTEST_ID_OFST 0
#define       MC_CMD_KITCHEN_SINK_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_KITCHEN_SINK_IN_EFTEST_OP_OFST 1
#define       MC_CMD_KITCHEN_SINK_IN_EFTEST_OP_LEN 1
#define          MC_CMD_KITCHEN_SINK_IN_RT_TIMER 0x0 /* enum */
#define          MC_CMD_KITCHEN_SINK_IN_WATCHDOG 0x1 /* enum */

/* MC_CMD_EFTEST_PE_INSTALL_IN msgrequest */
#define    MC_CMD_EFTEST_PE_INSTALL_IN_LENMIN 20
#define    MC_CMD_EFTEST_PE_INSTALL_IN_LENMAX 252
#define    MC_CMD_EFTEST_PE_INSTALL_IN_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_PE_INSTALL_IN_LEN(num) (16+4*(num))
#define    MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_NUM(len) (((len)-16)/4)
/* identifies the test */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PE_INSTALL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PE_INSTALL_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PE_INSTALL_IN_PE_INSTALL 0x0 /* enum */
/* Align next field to 32bits */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_PAD_OFST 2
#define       MC_CMD_EFTEST_PE_INSTALL_IN_PAD_LEN 2
#define          MC_CMD_EFTEST_PE_INSTALL_IN_PE_REQ_MAX_TX 0xe /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_PE_REQ_MAX_RX 0xe /* enum */
/* 1 - TX, 0 - RX */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_TX_OFST 4
#define       MC_CMD_EFTEST_PE_INSTALL_IN_TX_LEN 4
/* TX when TX_SRC is HOST and RX when RX_DST in HOST: absolute dmaq; TX when
 * TX_SRC is SFFF: sfff_destination_id (relative to TXDP specified by
 * TXDP0/TXDP1); RX when RX_DST is P0 or P1: sfff_destination_id (relative to
 * TXDP specified by P0/P1)
 */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_DMAQ_OR_SFFF_DEST_ID_OFST 8
#define       MC_CMD_EFTEST_PE_INSTALL_IN_DMAQ_OR_SFFF_DEST_ID_LEN 2
#define       MC_CMD_EFTEST_PE_INSTALL_IN_TX_SRC_OR_RX_DST_OFST 10
#define       MC_CMD_EFTEST_PE_INSTALL_IN_TX_SRC_OR_RX_DST_LEN 2
#define          MC_CMD_EFTEST_PE_INSTALL_IN_TX_SRC_HOST 0x0 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_TX_SRC_SFFF_TXDP0 0x1 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_TX_SRC_SFFF_TXDP1 0x2 /* enum */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_DUMMY2_OFST 10
#define       MC_CMD_EFTEST_PE_INSTALL_IN_DUMMY2_LEN 2
/* enum: Backward compatability with older snapper; don't use. */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_RX_DST_BACKWARD_COMPATIBILTY 0x0
#define          MC_CMD_EFTEST_PE_INSTALL_IN_RX_DST_HOST 0x8 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_RX_DST_MC 0x4 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_RX_DST_P0 0x2 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_RX_DST_P1 0x1 /* enum */
/* Instruction count */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_COUNT_OFST 12
#define       MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_COUNT_LEN 4
/* Instructions */
#define       MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_OFST 16
#define       MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_LEN 4
#define       MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_MINNUM 0
#define       MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_MAXNUM 59
#define       MC_CMD_EFTEST_PE_INSTALL_IN_INSTR_MAXNUM_MCDI2 251
#define        MC_CMD_EFTEST_PE_INSTALL_IN_IMM1_OFST 16
#define        MC_CMD_EFTEST_PE_INSTALL_IN_IMM1_LBN 0
#define        MC_CMD_EFTEST_PE_INSTALL_IN_IMM1_WIDTH 3
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_LOAD_OR_OVERWRITE 0x0 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_LOAD_OR_ADD 0x1 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_LOAD_OR_AND 0x5 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_DELETE_OR_INSERT_FRONT 0x2 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_DELETE_OR_INSERT_BACK 0x3 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_DEFAULT_TX 0x0 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_INSRT_MODE_DEFAULT_RX 0x2 /* enum */
#define        MC_CMD_EFTEST_PE_INSTALL_IN_DUMMY_OFST 16
#define        MC_CMD_EFTEST_PE_INSTALL_IN_DUMMY_LBN 0
#define        MC_CMD_EFTEST_PE_INSTALL_IN_DUMMY_WIDTH 3
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_SOP 0x0 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_L3 0x1 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_L4 0x2 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_PLD 0x3 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_INNER_L3 0x4 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_INNER_L4 0x5 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_INNER_PLD 0x6 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_ALGN_MODE_DEFAULT 0x0 /* enum */
#define        MC_CMD_EFTEST_PE_INSTALL_IN_DUMMIER_OFST 16
#define        MC_CMD_EFTEST_PE_INSTALL_IN_DUMMIER_LBN 0
#define        MC_CMD_EFTEST_PE_INSTALL_IN_DUMMIER_WIDTH 3
#define          MC_CMD_EFTEST_PE_INSTALL_IN_IMM1_COLLECT_NOW 0x0 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_IMM1_DEFER_COLLECT 0x1 /* enum */
#define        MC_CMD_EFTEST_PE_INSTALL_IN_DUMMIEST_OFST 16
#define        MC_CMD_EFTEST_PE_INSTALL_IN_DUMMIEST_LBN 0
#define        MC_CMD_EFTEST_PE_INSTALL_IN_DUMMIEST_WIDTH 3
#define          MC_CMD_EFTEST_PE_INSTALL_IN_IMM1_COLLECT_RD1 0x0 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_IMM1_COLLECT_RD2 0x1 /* enum */
#define        MC_CMD_EFTEST_PE_INSTALL_IN_OP_OFST 16
#define        MC_CMD_EFTEST_PE_INSTALL_IN_OP_LBN 4
#define        MC_CMD_EFTEST_PE_INSTALL_IN_OP_WIDTH 4
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_NOP 0x0 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_LD1_ACC 0x1 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_LD1_IGN 0x2 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_ST1_ACC 0x3 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_ST1_IMM 0x4 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_LD_CLCT 0x5 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_PE_CSUM_IMM 0x6 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_LD2_ACC 0x9 /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_LD2_IGN 0xa /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_ST2_ACC 0xb /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_ST2_IMM 0xc /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_INSRT_MODE 0xd /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_ALGN_MODE 0xe /* enum */
#define          MC_CMD_EFTEST_PE_INSTALL_IN_OP_RTN 0xf /* enum */
#define        MC_CMD_EFTEST_PE_INSTALL_IN_OFST_OFST 16
#define        MC_CMD_EFTEST_PE_INSTALL_IN_OFST_LBN 8
#define        MC_CMD_EFTEST_PE_INSTALL_IN_OFST_WIDTH 8
#define        MC_CMD_EFTEST_PE_INSTALL_IN_IMM2_OFST 16
#define        MC_CMD_EFTEST_PE_INSTALL_IN_IMM2_LBN 16
#define        MC_CMD_EFTEST_PE_INSTALL_IN_IMM2_WIDTH 16

/* MC_CMD_EFTEST_PE_INSTALL_OUT msgresponse */
#define    MC_CMD_EFTEST_PE_INSTALL_OUT_LEN 4
/* HANDLE */
#define       MC_CMD_EFTEST_PE_INSTALL_OUT_HANDLE_OFST 0
#define       MC_CMD_EFTEST_PE_INSTALL_OUT_HANDLE_LEN 4
#define          MC_CMD_EFTEST_PE_INSTALL_OUT_HANDLE_NULL 0xdeadbeef /* enum */

/* MC_CMD_EFTEST_PE_UNINSTALL_IN msgrequest */
#define    MC_CMD_EFTEST_PE_UNINSTALL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PE_UNINSTALL_IN_PE_UNINSTALL 0x1 /* enum */
/* Align next field to 32bits */
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_PAD_OFST 2
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_PAD_LEN 2
/* HANDLE */
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_HANDLE_OFST 4
#define       MC_CMD_EFTEST_PE_UNINSTALL_IN_HANDLE_LEN 4

/* MC_CMD_BIU_TEST_IN msgrequest */
#define    MC_CMD_BIU_TEST_IN_LEN 24
/* identifies the test */
#define       MC_CMD_BIU_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_BIU_TEST_IN_EFTEST_ID_LEN 1
/* PD test-specific operation */
#define       MC_CMD_BIU_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_BIU_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_BIU_TEST_IN_TABLE_AGITATOR_OFF 0x0 /* enum */
#define          MC_CMD_BIU_TEST_IN_TABLE_AGITATOR_ON 0x1 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_BIU_TEST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_BIU_TEST_IN_EFTEST_OP_RSVD_LEN 2
/* PF to use when writing to tables */
#define       MC_CMD_BIU_TEST_IN_PF_OFST 4
#define       MC_CMD_BIU_TEST_IN_PF_LEN 4
/* VF to use when writing to tables */
#define       MC_CMD_BIU_TEST_IN_VF_OFST 8
#define       MC_CMD_BIU_TEST_IN_VF_LEN 4
/* Interrupt vector to use when writing to tables */
#define       MC_CMD_BIU_TEST_IN_INTVEC_OFST 12
#define       MC_CMD_BIU_TEST_IN_INTVEC_LEN 4
/* Function number to use when writing to tables */
#define       MC_CMD_BIU_TEST_IN_FNUM_OFST 16
#define       MC_CMD_BIU_TEST_IN_FNUM_LEN 4
/* VI (absolute) to use when writing to tables */
#define       MC_CMD_BIU_TEST_IN_VI_OFST 20
#define       MC_CMD_BIU_TEST_IN_VI_LEN 4

/* MC_CMD_BUFTBL_INIT_IN msgrequest */
#define    MC_CMD_BUFTBL_INIT_IN_LEN 4
/* identifies the test */
#define       MC_CMD_BUFTBL_INIT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_BUFTBL_INIT_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_BUFTBL_INIT_IN_EFTEST_OP_OFST 1
#define       MC_CMD_BUFTBL_INIT_IN_EFTEST_OP_LEN 1
#define          MC_CMD_BUFTBL_INIT_IN_BUFTBL_INIT 0x0 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_BUFTBL_INIT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_BUFTBL_INIT_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PDMA_STRESS_INIT_IN msgrequest */
#define    MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_LEN 56
/* identifies the test */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_INIT 0x0 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_EFTEST_OP_RSVD_LEN 2
/* The requested port */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_PORT_OFST 4
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_PORT_LEN 4
/*            Enum values, see field(s): */
/*               MC_CMD_FILTER_ALLOC_IN/PORT */
/* The source field to put in the FIW */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_SRC_OFST 8
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_SRC_LEN 4
/*            Enum values, see field(s): */
/*               MC_CMD_FILTER_ALLOC_IN/ECHO_SRC */
/* Destination mac */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DST_MACADDR_OFST 12
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DST_MACADDR_LEN 6
/* align */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DST_MACADDR_RSVD_OFST 18
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DST_MACADDR_RSVD_LEN 2
/* Destination mac */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_SRC_MACADDR_OFST 20
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_SRC_MACADDR_LEN 6
/* align */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_SRC_MACADDR_RSVD_OFST 26
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_SRC_MACADDR_RSVD_LEN 2
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_FLAGS_OFST 28
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_USE_FC_OFST 28
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_USE_FC_LBN 0
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_USE_FC_WIDTH 1
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DONT_BLOCK_PDMA_THREAD_OFST 28
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DONT_BLOCK_PDMA_THREAD_LBN 1
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_DONT_BLOCK_PDMA_THREAD_WIDTH 1
/* Min packet size */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MIN_FRAME_LEN_OFST 32
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MIN_FRAME_LEN_LEN 4
/* Max packet size */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MAX_FRAME_LEN_OFST 36
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MAX_FRAME_LEN_LEN 4
/* Start IP ID */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_START_IP_ID_OFST 40
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_START_IP_ID_LEN 4
/* Total number of packets to send */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_COUNT_OFST 44
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_COUNT_LEN 4
/* Total number of packets to send */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_BATCH_OFST 48
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_BATCH_LEN 4
/* Stress pdma memory from the mcpu */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_OFST 52
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_LEN 4
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_LD_OFST 52
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_LD_LBN 0
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_LD_WIDTH 1
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_ST_OFST 52
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_ST_LBN 1
#define        MC_CMD_EFTEST_PDMA_STRESS_INIT_IN_MCPU_STRESS_ST_WIDTH 1

/* MC_CMD_EFTEST_PDMA_STRESS_INIT_OUT msgresponse */
#define    MC_CMD_EFTEST_PDMA_STRESS_INIT_OUT_LEN 4
/* thread handle */
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_OUT_HANDLE_OFST 0
#define       MC_CMD_EFTEST_PDMA_STRESS_INIT_OUT_HANDLE_LEN 4

/* MC_CMD_EFTEST_PDMA_STRESS_START_IN msgrequest */
#define    MC_CMD_EFTEST_PDMA_STRESS_START_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PDMA_STRESS_START_IN_START 0x1 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_EFTEST_OP_RSVD_LEN 2
/* thread handle */
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_HANDLE_OFST 4
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_HANDLE_LEN 4
/* thread handle */
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_FC_RSVD_OFST 8
#define       MC_CMD_EFTEST_PDMA_STRESS_START_IN_FC_RSVD_LEN 4

/* MC_CMD_EFTEST_PDMA_STRESS_POLL_IN msgrequest */
#define    MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_POLL 0x2 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* thread handle */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_HANDLE_OFST 4
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_HANDLE_LEN 4
/* thread handle */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_FC_RSVD_OFST 8
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_IN_FC_RSVD_LEN 4

/* MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT msgresponse */
#define    MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT_LEN 12
/* thread still active */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT_ACTIVE_OFST 0
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT_ACTIVE_LEN 4
/* next packet no to be sent */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT_PKT_NO_OFST 4
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT_PKT_NO_LEN 4
/* current usage of fc allocation */
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT_FC_USED_OFST 8
#define       MC_CMD_EFTEST_PDMA_STRESS_POLL_OUT_FC_USED_LEN 4

/* MC_CMD_EFTEST_PDMA_STRESS_FINI_IN msgrequest */
#define    MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_FINI 0x3 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_EFTEST_OP_RSVD_LEN 2
/* thread handle */
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_HANDLE_OFST 4
#define       MC_CMD_EFTEST_PDMA_STRESS_FINI_IN_HANDLE_LEN 4

/* MC_CMD_EFTEST_ECC_AER_IN msgrequest */
#define    MC_CMD_EFTEST_ECC_AER_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_ECC_AER_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_ECC_AER_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_ECC_AER_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_ECC_AER_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_ECC_AER_IN_INJECT_NONE 0x0 /* enum */
#define          MC_CMD_EFTEST_ECC_AER_IN_INJECT_UNCORR 0x1 /* enum */

/* MC_CMD_EFTEST_RMON_SET_SCRATCH_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_SET_SCRATCH 0x0 /* enum */
/* The RMON level of the new stats block to associate with the port. */
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_RMON_LEVEL_OFST 4
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_RMON_LEVEL_LEN 4
#define          MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_RMON_LEVEL_NONE 0x0 /* enum */
#define          MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_RMON_LEVEL_CLASS 0x1 /* enum */
#define          MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_RMON_LEVEL_SUPER_CLASS 0x2 /* enum */
/* The index of the new stats block to associate with the port. */
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_RMON_INDEX_OFST 8
#define       MC_CMD_EFTEST_RMON_SET_SCRATCH_IN_RMON_INDEX_LEN 4

/* MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_RX_UP_CONV_STATS 0x1 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_PORT_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_PORT_LBN 0
#define        MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_PORT_WIDTH 16
#define        MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_RX_UP_CONV_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_RX_IPI_STATS 0x2 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_VFIFO_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_VFIFO_LBN 0
#define        MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_VFIFO_WIDTH 16
#define        MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_RX_IPI_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_RX_IPI_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_RX_IPI_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_RX_IPI_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_RX_IPI_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_RX_IPI_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_RX_IPI_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_RX_IPI_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_IPI_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_RX_IPI_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_RX_IPI_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_RX_IPI_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_RX_CLASS_STATS 0x3 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_CLASS_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_CLASS_LBN 0
#define        MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_CLASS_WIDTH 16
#define        MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_RX_CLASS_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_RX_CLASS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_RX_CLASS_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_RX_CLASS_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_RX_CLASS_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_RX_CLASS_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_RX_CLASS_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_RX_CLASS_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_CLASS_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_RX_CLASS_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_RX_CLASS_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_RX_CLASS_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_RX_SUPER_CLASS_STATS 0x4 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_SUPER_CLASS_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_SUPER_CLASS_LBN 0
#define        MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_SUPER_CLASS_WIDTH 16
#define        MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_RX_CLASS_DROPS_STATS 0x5 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_CLASS_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_CLASS_LBN 0
#define        MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_CLASS_WIDTH 16
#define        MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_RX_CLASS_DROPS_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_RX_SUPER_CLASS_DROPS_STATS 0x6 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_SUPER_CLASS_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_SUPER_CLASS_LBN 0
#define        MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_SUPER_CLASS_WIDTH 16
#define        MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_RX_SUPER_CLASS_DROPS_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_RX_ERRORS_STATS 0x7 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_QID_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_QID_LBN 0
#define        MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_QID_WIDTH 16
#define        MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_RX_ERRORS_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_RX_OVERFLOW_STATS 0x8 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_CLASS_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_CLASS_LBN 0
#define        MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_CLASS_WIDTH 16
#define        MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_RX_OVERFLOW_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_TX_CLASS_STATS 0x9 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_CLASS_OFST 4
#define        MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_CLASS_LBN 0
#define        MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_CLASS_WIDTH 16
#define        MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_TX_CLASS_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_TX_CLASS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_TX_CLASS_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_TX_CLASS_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_TX_CLASS_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_TX_CLASS_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_TX_CLASS_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_TX_CLASS_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_CLASS_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_TX_CLASS_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_TX_CLASS_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_TX_CLASS_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_TX_SUPER_CLASS_STATS 0xa /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_SUPER_CLASS_OFST 4
#define        MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_SUPER_CLASS_LBN 0
#define        MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_SUPER_CLASS_WIDTH 16
#define        MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_TX_SUPER_CLASS_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_TX_NOWHERE_STATS 0xb /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_CLASS_OFST 4
#define        MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_CLASS_LBN 0
#define        MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_CLASS_WIDTH 16
#define        MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_TX_NOWHERE_QBB_STATS 0xc /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_PRIORITY_OFST 4
#define        MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_PRIORITY_LBN 0
#define        MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_PRIORITY_WIDTH 16
#define        MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_TX_NOWHERE_QBB_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_TX_ERRORS_STATS 0xd /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_QID_OFST 4
#define        MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_QID_LBN 0
#define        MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_QID_WIDTH 16
#define        MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_TX_ERRORS_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_TX_OVERFLOW_STATS 0xe /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_CLASS_OFST 4
#define        MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_CLASS_LBN 0
#define        MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_CLASS_WIDTH 16
#define        MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_TX_OVERFLOW_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_RX_ADD_QID_TO_CLASS 0xf /* enum */
/* class */
#define       MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_CLASS_OFST 4
#define       MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_CLASS_LEN 4
/* qid */
#define       MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_QID_OFST 8
#define       MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_QID_LEN 4
/* flags */
#define       MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_FLAGS_OFST 12
#define       MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_SUPER_CLASS_OFST 12
#define        MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_SUPER_CLASS_LBN 0
#define        MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_SUPER_CLASS_WIDTH 4
#define        MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_PE_DELTA_OFST 12
#define        MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_PE_DELTA_LBN 4
#define        MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_PE_DELTA_WIDTH 4
#define        MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_MTU_OFST 12
#define        MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_MTU_LBN 8
#define        MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_IN_MTU_WIDTH 14

/* MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_RX_ADD_QID_TO_CLASS_OUT_LEN 0

/* MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_TX_ADD_QID_TO_CLASS 0x10 /* enum */
/* class */
#define       MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_CLASS_OFST 4
#define       MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_CLASS_LEN 4
/* qid */
#define       MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_QID_OFST 8
#define       MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_QID_LEN 4
/* flags */
#define       MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_FLAGS_OFST 12
#define       MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_SUPER_CLASS_OFST 12
#define        MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_SUPER_CLASS_LBN 0
#define        MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_SUPER_CLASS_WIDTH 4
#define        MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_PE_DELTA_OFST 12
#define        MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_PE_DELTA_LBN 4
#define        MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_PE_DELTA_WIDTH 4
#define        MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_MTU_OFST 12
#define        MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_MTU_LBN 8
#define        MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_IN_MTU_WIDTH 14

/* MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_TX_ADD_QID_TO_CLASS_OUT_LEN 0

/* MC_CMD_EFTEST_RMON_ALLOC_CLASS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_ALLOC_CLASS_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_ALLOC_CLASS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_ALLOC_CLASS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_ALLOC_CLASS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_ALLOC_CLASS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_ALLOC_CLASS_IN_ALLOC_CLASS 0x11 /* enum */

/* MC_CMD_EFTEST_RMON_ALLOC_CLASS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_ALLOC_CLASS_OUT_LEN 4
/* class */
#define       MC_CMD_EFTEST_RMON_ALLOC_CLASS_OUT_CLASS_OFST 0
#define       MC_CMD_EFTEST_RMON_ALLOC_CLASS_OUT_CLASS_LEN 4

/* MC_CMD_EFTEST_RMON_ALLOC_SUPER_CLASS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_ALLOC_SUPER_CLASS_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_ALLOC_SUPER_CLASS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_ALLOC_SUPER_CLASS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_ALLOC_SUPER_CLASS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_ALLOC_SUPER_CLASS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_ALLOC_SUPER_CLASS_IN_ALLOC_SUPER_CLASS 0x12 /* enum */

/* MC_CMD_EFTEST_RMON_ALLOC_SUPER_CLASS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_ALLOC_SUPER_CLASS_OUT_LEN 4
/* super_class */
#define       MC_CMD_EFTEST_RMON_ALLOC_SUPER_CLASS_OUT_SUPER_CLASS_OFST 0
#define       MC_CMD_EFTEST_RMON_ALLOC_SUPER_CLASS_OUT_SUPER_CLASS_LEN 4

/* MC_CMD_EFTEST_RMON_DEALLOC_CLASS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_DEALLOC_CLASS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_DEALLOC_CLASS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_DEALLOC_CLASS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_DEALLOC_CLASS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_DEALLOC_CLASS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_DEALLOC_CLASS_IN_DEALLOC_CLASS 0x13 /* enum */
/* class */
#define       MC_CMD_EFTEST_RMON_DEALLOC_CLASS_IN_CLASS_OFST 4
#define       MC_CMD_EFTEST_RMON_DEALLOC_CLASS_IN_CLASS_LEN 4

/* MC_CMD_EFTEST_RMON_DEALLOC_CLASS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_DEALLOC_CLASS_OUT_LEN 0

/* MC_CMD_EFTEST_RMON_DEALLOC_SUPER_CLASS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_DEALLOC_SUPER_CLASS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_DEALLOC_SUPER_CLASS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_DEALLOC_SUPER_CLASS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_DEALLOC_SUPER_CLASS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_DEALLOC_SUPER_CLASS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_DEALLOC_SUPER_CLASS_IN_DEALLOC_SUPER_CLASS 0x14 /* enum */
/* super_class */
#define       MC_CMD_EFTEST_RMON_DEALLOC_SUPER_CLASS_IN_SUPER_CLASS_OFST 4
#define       MC_CMD_EFTEST_RMON_DEALLOC_SUPER_CLASS_IN_SUPER_CLASS_LEN 4

/* MC_CMD_EFTEST_RMON_DEALLOC_SUPER_CLASS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_DEALLOC_SUPER_CLASS_OUT_LEN 0

/* MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_IN_COLLECT_CLASS_STATS 0x15 /* enum */
/* The port id associated with the vport/pport at which to collect class stats
 */
#define       MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_IN_PORT_ID_OFST 4
#define       MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_IN_PORT_ID_LEN 4

/* MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_OUT_LEN 4
/* class */
#define       MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_OUT_CLASS_OFST 0
#define       MC_CMD_EFTEST_RMON_COLLECT_CLASS_STATS_OUT_CLASS_LEN 4

/* MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_IN_COLLECT_SUPER_CLASS_STATS 0x16 /* enum */
/* The port id associated with the vport/pport at which to collect class stats
 */
#define       MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_IN_PORT_ID_OFST 4
#define       MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_IN_PORT_ID_LEN 4

/* MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_OUT_LEN 4
/* super_class */
#define       MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_OUT_SUPER_CLASS_OFST 0
#define       MC_CMD_EFTEST_RMON_COLLECT_SUPER_CLASS_STATS_OUT_SUPER_CLASS_LEN 4

/* MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_MC_INGRESS_STATS 0x17 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_PORT_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_PORT_LBN 0
#define        MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_PORT_WIDTH 16
#define        MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_MC_EGRESS0_STATS 0x18 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_UNUSED_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_UNUSED_LBN 0
#define        MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_UNUSED_WIDTH 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_MC_EGRESS0_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_MC_EGRESS1_STATS 0x19 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_UNUSED_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_UNUSED_LBN 0
#define        MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_UNUSED_WIDTH 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_MC_EGRESS1_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_MC_EGRESS2_STATS 0x1a /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_UNUSED_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_UNUSED_LBN 0
#define        MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_UNUSED_WIDTH 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_MC_EGRESS2_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_MC_EGRESS3_STATS 0x1b /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_UNUSED_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_UNUSED_LBN 0
#define        MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_UNUSED_WIDTH 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_MC_EGRESS3_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_MC_EGRESS_RX0_STATS 0x1c /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_UNUSED_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_UNUSED_LBN 0
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_UNUSED_WIDTH 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX0_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_MC_EGRESS_RX1_STATS 0x1d /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_UNUSED_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_UNUSED_LBN 0
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_UNUSED_WIDTH 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_RX1_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_MC_EGRESS_NCSI_STATS 0x1e /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_UNUSED_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_UNUSED_LBN 0
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_UNUSED_WIDTH 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_NCSI_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_MC_INGRESS_BUCKETS_STATS 0x1f /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_UNUSED_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_UNUSED_LBN 0
#define        MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_UNUSED_WIDTH 16
#define        MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_MC_INGRESS_BUCKETS_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_MC_EGRESS_BUCKETS_STATS 0x20 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_UNUSED_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_UNUSED_LBN 0
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_UNUSED_WIDTH 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_BUCKETS_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_MC_EGRESS_VLAN_STATS 0x21 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_UNUSED_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_UNUSED_LBN 0
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_UNUSED_WIDTH 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_MC_EGRESS_VLAN_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_END_COLLECT_CLASS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_END_COLLECT_CLASS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_END_COLLECT_CLASS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_END_COLLECT_CLASS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_END_COLLECT_CLASS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_END_COLLECT_CLASS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_END_COLLECT_CLASS_STATS_IN_END_COLLECT_CLASS_STATS 0x22 /* enum */
/* The port id associated with the vport/pport at which to stop collecting
 * class stats
 */
#define       MC_CMD_EFTEST_RMON_END_COLLECT_CLASS_STATS_IN_PORT_ID_OFST 4
#define       MC_CMD_EFTEST_RMON_END_COLLECT_CLASS_STATS_IN_PORT_ID_LEN 4

/* MC_CMD_EFTEST_RMON_END_COLLECT_CLASS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_END_COLLECT_CLASS_STATS_OUT_LEN 0

/* MC_CMD_EFTEST_RMON_END_COLLECT_SUPER_CLASS_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_END_COLLECT_SUPER_CLASS_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_END_COLLECT_SUPER_CLASS_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_END_COLLECT_SUPER_CLASS_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_END_COLLECT_SUPER_CLASS_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_END_COLLECT_SUPER_CLASS_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_END_COLLECT_SUPER_CLASS_STATS_IN_END_COLLECT_SUPER_CLASS_STATS 0x23 /* enum */
/* The port id associated with the vport/pport at which to stop collecting
 * class stats
 */
#define       MC_CMD_EFTEST_RMON_END_COLLECT_SUPER_CLASS_STATS_IN_PORT_ID_OFST 4
#define       MC_CMD_EFTEST_RMON_END_COLLECT_SUPER_CLASS_STATS_IN_PORT_ID_LEN 4

/* MC_CMD_EFTEST_RMON_END_COLLECT_SUPER_CLASS_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_END_COLLECT_SUPER_CLASS_STATS_OUT_LEN 0

/* MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_RX_SFFF_STATS 0x24 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_RESERVED_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_RESERVED_LBN 0
#define        MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_RESERVED_WIDTH 16
#define        MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_RX_SFFF_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_RX_SFFF_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_RX_SFFF_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_RX_SFFF_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_RX_SFFF_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_RX_SFFF_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_RX_SFFF_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_RX_SFFF_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_SFFF_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_RX_SFFF_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_RX_SFFF_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_RX_SFFF_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_RMON_RX_MC_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_RX_MC_STATS 0x25 /* enum */
/* flags */
#define       MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_RESERVED_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_RESERVED_LBN 0
#define        MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_RESERVED_WIDTH 16
#define        MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_RST_OFST 4
#define        MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_RST_LBN 16
#define        MC_CMD_EFTEST_RMON_RX_MC_STATS_IN_RST_WIDTH 1

/* MC_CMD_EFTEST_RMON_RX_MC_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_RMON_RX_MC_STATS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RMON_RX_MC_STATS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RMON_RX_MC_STATS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RMON_RX_MC_STATS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RMON_RX_MC_STATS_OUT_BUFFER_NUM(len) (((len)-0)/4)
/* Array of stats */
#define       MC_CMD_EFTEST_RMON_RX_MC_STATS_OUT_BUFFER_OFST 0
#define       MC_CMD_EFTEST_RMON_RX_MC_STATS_OUT_BUFFER_LEN 4
#define       MC_CMD_EFTEST_RMON_RX_MC_STATS_OUT_BUFFER_MINNUM 1
#define       MC_CMD_EFTEST_RMON_RX_MC_STATS_OUT_BUFFER_MAXNUM 63
#define       MC_CMD_EFTEST_RMON_RX_MC_STATS_OUT_BUFFER_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_TXDPCPU_IN msgrequest */
#define    MC_CMD_EFTEST_TXDPCPU_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_TXDPCPU_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TXDPCPU_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TXDPCPU_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TXDPCPU_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_TXDPCPU_IN_SET_MIN_FILL 0x0 /* enum */
#define          MC_CMD_EFTEST_TXDPCPU_IN_SET_TS_MODE 0x1 /* enum */
#define          MC_CMD_EFTEST_TXDPCPU_IN_EVENT_GEN 0x2 /* enum */

/* MC_CMD_EFTEST_TXDPCPU_OUT msgresponse */
#define    MC_CMD_EFTEST_TXDPCPU_OUT_LEN 0

/* MC_CMD_EFTEST_TXDPCPU_SET_MIN_FILL_IN msgrequest */
#define    MC_CMD_EFTEST_TXDPCPU_SET_MIN_FILL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_TXDPCPU_SET_MIN_FILL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TXDPCPU_SET_MIN_FILL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TXDPCPU_SET_MIN_FILL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TXDPCPU_SET_MIN_FILL_IN_EFTEST_OP_LEN 1
/* The min_fill value to use, or 0 to use the default. */
#define       MC_CMD_EFTEST_TXDPCPU_SET_MIN_FILL_IN_MIN_FILL_OFST 4
#define       MC_CMD_EFTEST_TXDPCPU_SET_MIN_FILL_IN_MIN_FILL_LEN 4

/* MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN msgrequest */
#define    MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN_EFTEST_OP_LEN 1
/* The TXQ on which to set timestamp mode */
#define       MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN_TARGET_TXQ_OFST 4
#define       MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN_TARGET_TXQ_LEN 4
/* The timestamp mode to select */
#define       MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN_TS_MODE_OFST 8
#define       MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN_TS_MODE_LEN 4
#define          MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN_TS_MODE_DEFAULT 0x0 /* enum */
#define          MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN_TS_MODE_TXDP 0x1 /* enum */
#define          MC_CMD_EFTEST_TXDPCPU_SET_TS_MODE_IN_TS_MODE_MAC 0x2 /* enum */

/* MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN msgrequest */
#define    MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_LEN 36
/* identifies the test */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_EFTEST_OP_LEN 1
/* Various flags */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_FLAG_GET_OFST 4
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_FLAG_GET_LBN 0
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_FLAG_GET_WIDTH 1
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_FLAG_SET_OFST 4
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_FLAG_SET_LBN 1
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_FLAG_SET_WIDTH 1
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_FLAG_FIXUP_OFST 4
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_FLAG_FIXUP_LBN 2
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_FLAG_FIXUP_WIDTH 1
/* The TXDP to query/modify */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_TXDP_OFST 8
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_TXDP_LEN 4
/* The EVQ to receive events */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_TARGET_EVQ_OFST 12
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_TARGET_EVQ_LEN 4
/* The low 32 bits of the event */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_EVENT_LO_OFST 16
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_EVENT_LO_LEN 4
/* The high 32 bits of the event */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_EVENT_HI_OFST 20
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_EVENT_HI_LEN 4
/* The number of events to send per batch, 0 to disable */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_BATCH_SIZE_OFST 24
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_BATCH_SIZE_LEN 4
/* The time between batches */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_BATCH_PERIOD_OFST 28
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_BATCH_PERIOD_LEN 4
/* Increment in ESF_DZ_TX_DESCR_INDX between events. */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_DESCR_INDX_INCR_OFST 32
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_IN_DESCR_INDX_INCR_LEN 4

/* MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT msgresponse */
#define    MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_LEN 28
/* Indicates which flags are supported. */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_SUPPORTED_FLAGS_OFST 0
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_SUPPORTED_FLAGS_LEN 4
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_SUPPORTED_FLAG_GET_OFST 0
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_SUPPORTED_FLAG_GET_LBN 0
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_SUPPORTED_FLAG_GET_WIDTH 1
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_SUPPORTED_FLAG_SET_OFST 0
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_SUPPORTED_FLAG_SET_LBN 1
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_SUPPORTED_FLAG_SET_WIDTH 1
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_SUPPORTED_FLAG_FIXUP_OFST 0
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_SUPPORTED_FLAG_FIXUP_LBN 2
#define        MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_SUPPORTED_FLAG_FIXUP_WIDTH 1
/* The EVQ to receive events, -1 to disable */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_TARGET_EVQ_OFST 4
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_TARGET_EVQ_LEN 4
/* The low 32 bits of the event */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_EVENT_LO_OFST 8
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_EVENT_LO_LEN 4
/* The high 32 bits of the event */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_EVENT_HI_OFST 12
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_EVENT_HI_LEN 4
/* The number of events to send per batch */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_BATCH_SIZE_OFST 16
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_BATCH_SIZE_LEN 4
/* The time between batches */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_BATCH_PERIOD_OFST 20
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_BATCH_PERIOD_LEN 4
/* Increment in ESF_DZ_TX_DESCR_INDX between events. */
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_DESCR_INDX_INCR_OFST 24
#define       MC_CMD_EFTEST_TXDPCPU_EVENT_GEN_OUT_DESCR_INDX_INCR_LEN 4

/* MC_CMD_EFTEST_ECC_TEST_IN msgrequest */
#define    MC_CMD_EFTEST_ECC_TEST_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_ECC_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_ECC_TEST_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_ECC_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_ECC_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_ECC_TEST_IN_SET_ERROR_LIMIT 0x0 /* enum */
#define          MC_CMD_EFTEST_ECC_TEST_IN_SET_ERR_THRESH_REG 0x1 /* enum */
#define          MC_CMD_EFTEST_ECC_TEST_IN_SET_ERR_FORCE_BITS 0x2 /* enum */
#define          MC_CMD_EFTEST_ECC_TEST_IN_DISABLE_FORCE_ERR 0x3 /* enum */
#define          MC_CMD_EFTEST_ECC_TEST_IN_GET_STATUS 0x4 /* enum */
#define          MC_CMD_EFTEST_ECC_TEST_IN_GET_ERROR_STAT 0x5 /* enum */
/* enum: Turn off normal ECC processing by the firmware */
#define          MC_CMD_EFTEST_ECC_TEST_IN_ACQUIRE_ECC_PERIPHERAL 0x6
/* enum: Turn on normal ECC processing by the firmware */
#define          MC_CMD_EFTEST_ECC_TEST_IN_RELEASE_ECC_PERIPHERAL 0x7
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_ECC_TEST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_ECC_TEST_IN_EFTEST_OP_RSVD_LEN 2
/* Limit of ECC error (use for ECC_TEST_SET_ERROR_LIMIT) */
#define       MC_CMD_EFTEST_ECC_TEST_IN_ERROR_LIMIT_OFST 4
#define       MC_CMD_EFTEST_ECC_TEST_IN_ERROR_LIMIT_LEN 4
/* New value of ERR_THRESH_REH (use for ECC_TEST_SET_ERR_THRESH_REG) */
#define       MC_CMD_EFTEST_ECC_TEST_IN_ERR_THRESH_REG_OFST 4
#define       MC_CMD_EFTEST_ECC_TEST_IN_ERR_THRESH_REG_LEN 4
/* Cleanup statistic or regisetr after read value */
#define       MC_CMD_EFTEST_ECC_TEST_IN_CLEAN_OFST 4
#define       MC_CMD_EFTEST_ECC_TEST_IN_CLEAN_LEN 4
/* New value of ECC_ERROR_FORCE */
#define       MC_CMD_EFTEST_ECC_TEST_IN_ECC_FORCE_OFST 4
#define       MC_CMD_EFTEST_ECC_TEST_IN_ECC_FORCE_LEN 4
/* New value of PAR_FORCE */
#define       MC_CMD_EFTEST_ECC_TEST_IN_PAR_FORCE_OFST 8
#define       MC_CMD_EFTEST_ECC_TEST_IN_PAR_FORCE_LEN 4
/* New value of PAR_FORCE2 */
#define       MC_CMD_EFTEST_ECC_TEST_IN_PAR_FORCE2_OFST 12
#define       MC_CMD_EFTEST_ECC_TEST_IN_PAR_FORCE2_LEN 4

/* MC_CMD_EFTEST_ECC_TEST_OUT msgresponse */
#define    MC_CMD_EFTEST_ECC_TEST_OUT_LEN 28
/* Value of register ECC_ERR_SRC_REGi (in stat acculated value) */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ECC_ERROR_SRC_OFST 0
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ECC_ERROR_SRC_LEN 4
/* Value of register ECC_ERR_FATAL_REG (in stat acculated value) */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ECC_FATAL_SRC_OFST 4
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ECC_FATAL_SRC_LEN 4
/* Value of register ECC_PAR_ERR_REG (in stat acculated value) */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_PAR_ERROR_SRC_OFST 8
#define       MC_CMD_EFTEST_ECC_TEST_OUT_PAR_ERROR_SRC_LEN 4
/* Value register ALRT_REG of the first reading (no stat). */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ALRT_VALUE_OFST 12
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ALRT_VALUE_LEN 4
/* Value register ALRT_REG of the second reading (no stat). */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ALRT_CLEAN_OFST 16
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ALRT_CLEAN_LEN 4
/* Count handling a ECC_ERROR in NIC */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ECC_ERROR_CNT_OFST 12
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ECC_ERROR_CNT_LEN 4
/* Count handling a ECC_FATAL in NIC */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ECC_FATAL_CNT_OFST 16
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ECC_FATAL_CNT_LEN 4
/* Count handling a PAR_ERROR in NIC */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_PAR_ERROR_CNT_OFST 20
#define       MC_CMD_EFTEST_ECC_TEST_OUT_PAR_ERROR_CNT_LEN 4
/* Current value of error limit */
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ERROR_LIMIT_OFST 24
#define       MC_CMD_EFTEST_ECC_TEST_OUT_ERROR_LIMIT_LEN 4

/* MC_CMD_EFTEST_RXDPCPU_IN msgrequest */
#define    MC_CMD_EFTEST_RXDPCPU_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_RXDPCPU_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RXDPCPU_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_RXDPCPU_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RXDPCPU_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_RXDPCPU_IN_ADD_DESCRIPTOR 0x0 /* enum */
/* Queue ID */
#define       MC_CMD_EFTEST_RXDPCPU_IN_QID_OFST 4
#define       MC_CMD_EFTEST_RXDPCPU_IN_QID_LEN 4
/* Descriptor to add to the RX cache */
#define       MC_CMD_EFTEST_RXDPCPU_IN_DESCRIPTOR_OFST 8
#define       MC_CMD_EFTEST_RXDPCPU_IN_DESCRIPTOR_LEN 8
#define       MC_CMD_EFTEST_RXDPCPU_IN_DESCRIPTOR_LO_OFST 8
#define       MC_CMD_EFTEST_RXDPCPU_IN_DESCRIPTOR_HI_OFST 12

/* MC_CMD_EFTEST_DUT_FEATURES_IN msgrequest */
#define    MC_CMD_EFTEST_DUT_FEATURES_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_DUT_FEATURES_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_DUT_FEATURES_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_DUT_FEATURES_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_DUT_FEATURES_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_DUT_FEATURES_IN_GET_FEATURES 0x0 /* enum */

/* MC_CMD_EFTEST_DUT_FEATURES_OUT msgresponse */
#define    MC_CMD_EFTEST_DUT_FEATURES_OUT_LEN 4
/* Compiled-in DUT features */
#define       MC_CMD_EFTEST_DUT_FEATURES_OUT_DUT_FEATURES_OFST 0
#define       MC_CMD_EFTEST_DUT_FEATURES_OUT_DUT_FEATURES_LEN 4
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PM_PRESENT_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PM_PRESENT_LBN 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PM_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REALMC_PRESENT_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REALMC_PRESENT_LBN 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REALMC_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_FIRST_PKT_PM_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_FIRST_PKT_PM_LBN 2
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_FIRST_PKT_PM_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_LUE_PRESENT_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_LUE_PRESENT_LBN 3
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_LUE_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_PKT_PREFIX_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_PKT_PREFIX_LBN 4
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_PKT_PREFIX_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_CHECKSUMS_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_CHECKSUMS_LBN 5
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_CHECKSUMS_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PTP_SECOND_TIMER_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PTP_SECOND_TIMER_LBN 6
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PTP_SECOND_TIMER_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REAL_NETWORK_PORT_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REAL_NETWORK_PORT_LBN 7
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REAL_NETWORK_PORT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PPP_PRESENT_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PPP_PRESENT_LBN 8
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PPP_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_RMON_PRESENT_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_RMON_PRESENT_LBN 9
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_RMON_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REAL_PCIE_CORE_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REAL_PCIE_CORE_LBN 10
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_REAL_PCIE_CORE_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_DPCPU_PRESENT_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_DPCPU_PRESENT_LBN 11
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_DPCPU_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_CMODEL_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_CMODEL_LBN 12
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_CMODEL_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PM_URGENCY_VISIBLE_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PM_URGENCY_VISIBLE_LBN 13
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PM_URGENCY_VISIBLE_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PD_PRESENT_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PD_PRESENT_LBN 14
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PD_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_PKT_PREFIX_VLAN_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_PKT_PREFIX_VLAN_LBN 15
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_NO_PKT_PREFIX_VLAN_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_1_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_1_LBN 16
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_1_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_2_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_2_LBN 17
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_2_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_3_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_3_LBN 18
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_3_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_4_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_4_LBN 19
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_INCLUDES_EFTESTS_GROUP_4_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PCIE_MONITOR_PRESENT_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PCIE_MONITOR_PRESENT_LBN 20
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PCIE_MONITOR_PRESENT_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_TX_STRIPING_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_TX_STRIPING_LBN 21
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_TX_STRIPING_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PCIE_X2_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PCIE_X2_LBN 22
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PCIE_X2_WIDTH 1
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PCIE_X4_OFST 0
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PCIE_X4_LBN 23
#define        MC_CMD_EFTEST_DUT_FEATURES_OUT_PCIE_X4_WIDTH 1
/* First word of flags. */
#define       MC_CMD_EFTEST_DUT_FEATURES_OUT_FLAGS1_OFST 0
#define       MC_CMD_EFTEST_DUT_FEATURES_OUT_FLAGS1_LEN 4

/* MC_CMD_EFTEST_FILTER_RHEAD_IN msgrequest */
#define    MC_CMD_EFTEST_FILTER_RHEAD_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_FILTER_RHEAD_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FILTER_RHEAD_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FILTER_RHEAD_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FILTER_RHEAD_IN_EFTEST_OP_LEN 1
/* enum: Start or stop the thread which periodically insert/remove MAC filters
 */
#define          MC_CMD_EFTEST_FILTER_RHEAD_IN_AGITATOR_MAC 0x0

/* MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_IN msgrequest */
#define    MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_IN_EFTEST_OP_LEN 1
/* Start or stop the MC thread. */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_IN_OP_OFST 4
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_IN_OP_LEN 4
/* enum: Start MC thread */
#define          MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_IN_OP_START 0x0
/* enum: Stop MC thread */
#define          MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_IN_OP_STOP 0x1

/* MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OUT msgresponse */
#define    MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OUT_LEN 0

/* MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN msgrequest */
#define    MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_LEN 26
/* identifies the test */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_EFTEST_OP_LEN 1
/* Start or stop the MC thread. */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_OP_OFST 4
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_OP_LEN 4
/* enum: Start MC thread */
#define          MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_OP_START 0x0
/* enum: Stop MC thread */
#define          MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_OP_STOP 0x1
/* Delay between batches, microseconds. */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_DELAY_US_OFST 8
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_DELAY_US_LEN 4
/* receive queue handle (for multiple queue modes, this is the base queue) */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_RX_QUEUE_OFST 12
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_RX_QUEUE_LEN 4
/* Filters number to use in agitator */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_FILTERS_OFST 16
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_FILTERS_LEN 4
/* Destination MAC address to match (as bytes in network order). This address
 * and FILTERS are used to set range of consecutive MAC addresses.
 */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_DST_MAC_OFST 20
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_START_IN_DST_MAC_LEN 6

/* MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_STOP_IN msgrequest */
#define    MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_STOP_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_STOP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_STOP_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_STOP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_STOP_IN_EFTEST_OP_LEN 1
/* Start or stop the MC thread. */
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_STOP_IN_OP_OFST 4
#define       MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_STOP_IN_OP_LEN 4
/* enum: Start MC thread */
#define          MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_STOP_IN_OP_START 0x0
/* enum: Stop MC thread */
#define          MC_CMD_EFTEST_FILTER_RHEAD_AGITATOR_MAC_OP_STOP_IN_OP_STOP 0x1

/* MC_CMD_EFTEST_PCIE_MONITOR_IN msgrequest */
#define    MC_CMD_EFTEST_PCIE_MONITOR_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_PCIE_MONITOR_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PCIE_MONITOR_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PCIE_MONITOR_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PCIE_MONITOR_IN_EFTEST_OP_LEN 1
/* enum: Enable counting and clearing of PCIE errors and link retrains */
#define          MC_CMD_EFTEST_PCIE_MONITOR_IN_START 0x0
/* enum: Disable counting of PCIE errors and restore normal operation */
#define          MC_CMD_EFTEST_PCIE_MONITOR_IN_STOP 0x1
/* enum: Read PCIE monitor counters */
#define          MC_CMD_EFTEST_PCIE_MONITOR_IN_READ 0x2
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PCIE_MONITOR_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PCIE_MONITOR_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PCIE_MONITOR_OUT msgresponse */
#define    MC_CMD_EFTEST_PCIE_MONITOR_OUT_LEN 328
/* Number of LTSSM transitions that have occurred */
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_LTSSM_TRANSITIONS_OFST 0
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_LTSSM_TRANSITIONS_LEN 4
/* Number of PHY link up/down transitions that have occurred */
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_PHY_LINK_STATE_TRANSITIONS_OFST 4
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_PHY_LINK_STATE_TRANSITIONS_LEN 4
/* Error counts for each PCIE lane */
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_LANE_ERRORS_OFST 8
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_LANE_ERRORS_LEN 4
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_LANE_ERRORS_NUM 32
/* Error counts for each bit in the AER uncorrectable error status register */
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_AER_UNCORRECTABLE_ERRORS_OFST 136
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_AER_UNCORRECTABLE_ERRORS_LEN 4
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_AER_UNCORRECTABLE_ERRORS_NUM 32
/* Error counts for each bit in the AER correctable error status register */
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_AER_CORRECTABLE_ERRORS_OFST 264
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_AER_CORRECTABLE_ERRORS_LEN 4
#define       MC_CMD_EFTEST_PCIE_MONITOR_OUT_AER_CORRECTABLE_ERRORS_NUM 16

/* MC_CMD_EFTEST_UART_IN msgrequest */
#define    MC_CMD_EFTEST_UART_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_UART_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_UART_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_UART_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_UART_IN_EFTEST_OP_LEN 1
/* enum: loopback test on uart0 */
#define          MC_CMD_EFTEST_UART_IN_UART0_LOOPBACK 0x0
/* enum: loopback test on uart1 */
#define          MC_CMD_EFTEST_UART_IN_UART1_LOOPBACK 0x1

/* MC_CMD_EFTEST_SMC_STRESS_START_IN msgrequest */
#define    MC_CMD_EFTEST_SMC_STRESS_START_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_SMC_STRESS_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SMC_STRESS_START_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_SMC_STRESS_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SMC_STRESS_START_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_SMC_STRESS_START_IN_STRESS_START 0x0 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SMC_STRESS_START_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SMC_STRESS_START_IN_EFTEST_OP_RSVD_LEN 2
/* Owner id (VI relative number) */
#define       MC_CMD_EFTEST_SMC_STRESS_START_IN_OWNER_ID_OFST 4
#define       MC_CMD_EFTEST_SMC_STRESS_START_IN_OWNER_ID_LEN 4
/* number of iterations to run */
#define       MC_CMD_EFTEST_SMC_STRESS_START_IN_ITERATIONS_OFST 8
#define       MC_CMD_EFTEST_SMC_STRESS_START_IN_ITERATIONS_LEN 4
/* number of iteration to reschedule after */
#define       MC_CMD_EFTEST_SMC_STRESS_START_IN_SCHEDULE_PERIOD_OFST 12
#define       MC_CMD_EFTEST_SMC_STRESS_START_IN_SCHEDULE_PERIOD_LEN 4

/* MC_CMD_EFTEST_SMC_STRESS_START_OUT msgresponse */
#define    MC_CMD_EFTEST_SMC_STRESS_START_OUT_LEN 4
#define       MC_CMD_EFTEST_SMC_STRESS_START_OUT_THREAD_OFST 0
#define       MC_CMD_EFTEST_SMC_STRESS_START_OUT_THREAD_LEN 4

/* MC_CMD_EFTEST_SMC_STRESS_POLL_IN msgrequest */
#define    MC_CMD_EFTEST_SMC_STRESS_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_SMC_STRESS_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SMC_STRESS_POLL_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_SMC_STRESS_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SMC_STRESS_POLL_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_SMC_STRESS_POLL_IN_STRESS_POLL 0x1 /* enum */
#define       MC_CMD_EFTEST_SMC_STRESS_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SMC_STRESS_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* pointer to thread structure to poll */
#define       MC_CMD_EFTEST_SMC_STRESS_POLL_IN_THREAD_OFST 4
#define       MC_CMD_EFTEST_SMC_STRESS_POLL_IN_THREAD_LEN 4

/* MC_CMD_EFTEST_SMC_STRESS_POLL_OUT msgresponse */
#define    MC_CMD_EFTEST_SMC_STRESS_POLL_OUT_LEN 4
#define       MC_CMD_EFTEST_SMC_STRESS_POLL_OUT_RESULT_OFST 0
#define       MC_CMD_EFTEST_SMC_STRESS_POLL_OUT_RESULT_LEN 4

/* MC_CMD_EFTEST_PORT_MODE_INFO_IN msgrequest */
#define    MC_CMD_EFTEST_PORT_MODE_INFO_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_PORT_MODE_INFO_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PORT_MODE_INFO_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PORT_MODE_INFO_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PORT_MODE_INFO_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PORT_MODE_INFO_IN_GET 0x0 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PORT_MODE_INFO_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PORT_MODE_INFO_IN_EFTEST_OP_RSVD_LEN 2
/* Port mode */
#define       MC_CMD_EFTEST_PORT_MODE_INFO_IN_MODE_OFST 4
#define       MC_CMD_EFTEST_PORT_MODE_INFO_IN_MODE_LEN 4

/* MC_CMD_EFTEST_PORT_MODE_INFO_OUT msgresponse */
#define    MC_CMD_EFTEST_PORT_MODE_INFO_OUT_LENMIN 20
#define    MC_CMD_EFTEST_PORT_MODE_INFO_OUT_LENMAX 244
#define    MC_CMD_EFTEST_PORT_MODE_INFO_OUT_LENMAX_MCDI2 1012
#define    MC_CMD_EFTEST_PORT_MODE_INFO_OUT_LEN(num) (4+16*(num))
#define    MC_CMD_EFTEST_PORT_MODE_INFO_OUT_PORT_ENTRIES_NUM(len) (((len)-4)/16)
/* Number of ports */
#define       MC_CMD_EFTEST_PORT_MODE_INFO_OUT_PORT_COUNT_OFST 0
#define       MC_CMD_EFTEST_PORT_MODE_INFO_OUT_PORT_COUNT_LEN 4
/* Port info, laid out as PORT_CONFIG_ENTRY */
#define       MC_CMD_EFTEST_PORT_MODE_INFO_OUT_PORT_ENTRIES_OFST 4
#define       MC_CMD_EFTEST_PORT_MODE_INFO_OUT_PORT_ENTRIES_LEN 16
#define       MC_CMD_EFTEST_PORT_MODE_INFO_OUT_PORT_ENTRIES_MINNUM 1
#define       MC_CMD_EFTEST_PORT_MODE_INFO_OUT_PORT_ENTRIES_MAXNUM 15
#define       MC_CMD_EFTEST_PORT_MODE_INFO_OUT_PORT_ENTRIES_MAXNUM_MCDI2 63

/* MC_CMD_EFTEST_PORT_MODE_GET_IN msgrequest */
#define    MC_CMD_EFTEST_PORT_MODE_GET_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_PORT_MODE_GET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PORT_MODE_GET_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PORT_MODE_GET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PORT_MODE_GET_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PORT_MODE_GET_IN_GET 0x1 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PORT_MODE_GET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PORT_MODE_GET_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PORT_MODE_GET_OUT msgresponse */
#define    MC_CMD_EFTEST_PORT_MODE_GET_OUT_LEN 4
/* Current mode */
#define       MC_CMD_EFTEST_PORT_MODE_GET_OUT_MODE_OFST 0
#define       MC_CMD_EFTEST_PORT_MODE_GET_OUT_MODE_LEN 4

/* MC_CMD_EFTEST_PORT_MODE_SET_IN msgrequest */
#define    MC_CMD_EFTEST_PORT_MODE_SET_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_PORT_MODE_SET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PORT_MODE_SET_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PORT_MODE_SET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PORT_MODE_SET_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PORT_MODE_SET_IN_SET 0x2 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PORT_MODE_SET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PORT_MODE_SET_IN_EFTEST_OP_RSVD_LEN 2
/* Port mode */
#define       MC_CMD_EFTEST_PORT_MODE_SET_IN_MODE_OFST 4
#define       MC_CMD_EFTEST_PORT_MODE_SET_IN_MODE_LEN 4
/* If nonzero, don't do TX striping */
#define       MC_CMD_EFTEST_PORT_MODE_SET_IN_FORCE_DISABLE_TX_STRIPING_OFST 8
#define       MC_CMD_EFTEST_PORT_MODE_SET_IN_FORCE_DISABLE_TX_STRIPING_LEN 4
/* If nonzero, go through the change machinery even if the new port mode is the
 * same as the old
 */
#define       MC_CMD_EFTEST_PORT_MODE_SET_IN_FORCE_CHANGE_OFST 12
#define       MC_CMD_EFTEST_PORT_MODE_SET_IN_FORCE_CHANGE_LEN 4

/* MC_CMD_EFTEST_ALL_PORT_MODE_INFO_IN msgrequest */
#define    MC_CMD_EFTEST_ALL_PORT_MODE_INFO_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_ALL_PORT_MODE_INFO_IN_GET 0x3 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT msgresponse */
#define    MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT_LENMIN 36
#define    MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT_LENMAX 228
#define    MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT_LENMAX_MCDI2 996
#define    MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT_LEN(num) (4+32*(num))
#define    MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT_MODE_ENTRIES_NUM(len) (((len)-4)/32)
/* Bitmask of port modes available on the board (indexed by TLV_PORT_MODE_*) */
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT_MODES_OFST 0
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT_MODES_LEN 4
/* Mode info, laid out as PORT_MODE_ENTRY - one entry for each bit set in MODES
 * bitmask, ordered lowest to highest available mode (lowest to highest bit
 * set)
 */
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT_MODE_ENTRIES_OFST 4
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT_MODE_ENTRIES_LEN 32
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT_MODE_ENTRIES_MINNUM 1
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT_MODE_ENTRIES_MAXNUM 7
#define       MC_CMD_EFTEST_ALL_PORT_MODE_INFO_OUT_MODE_ENTRIES_MAXNUM_MCDI2 31

/* MC_CMD_EFTEST_LOGICAL_PORTS_INFO_IN msgrequest */
#define    MC_CMD_EFTEST_LOGICAL_PORTS_INFO_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_LOGICAL_PORTS_INFO_IN_GET 0x0 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT msgrequest */
#define    MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT_LENMIN 8
#define    MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT_LENMAX 252
#define    MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT_LEN(num) (4+4*(num))
#define    MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT_PORT_ENTRIES_NUM(len) (((len)-4)/4)
/* Number of logical ports */
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT_PORT_COUNT_OFST 0
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT_PORT_COUNT_LEN 4
/* Port info, laid out as LOGICAL_PORT_ENTRY */
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT_PORT_ENTRIES_OFST 4
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT_PORT_ENTRIES_LEN 4
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT_PORT_ENTRIES_MINNUM 1
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT_PORT_ENTRIES_MAXNUM 62
#define       MC_CMD_EFTEST_LOGICAL_PORTS_INFO_OUT_PORT_ENTRIES_MAXNUM_MCDI2 254

/* MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_IN msgrequest */
#define    MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_IN_GET 0x1 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT msgrequest */
#define    MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT_LENMIN 36
#define    MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT_LENMAX 228
#define    MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT_LENMAX_MCDI2 996
#define    MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT_LEN(num) (4+32*(num))
#define    MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT_PORT_ENTRIES_NUM(len) (((len)-4)/32)
/* Number of logical ports */
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT_PORT_COUNT_OFST 0
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT_PORT_COUNT_LEN 4
/* Port info, laid out as PHYSICAL_PORT_ENTRY */
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT_PORT_ENTRIES_OFST 4
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT_PORT_ENTRIES_LEN 32
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT_PORT_ENTRIES_MINNUM 1
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT_PORT_ENTRIES_MAXNUM 7
#define       MC_CMD_EFTEST_PHYSICAL_PORTS_INFO_OUT_PORT_ENTRIES_MAXNUM_MCDI2 31

/* MC_CMD_EFTEST_PORT_MAPPING_SET_IN msgrequest */
#define    MC_CMD_EFTEST_PORT_MAPPING_SET_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PORT_MAPPING_SET_IN_SET 0x2 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_EFTEST_OP_RSVD_LEN 2
/* Logical port number */
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_LOGICAL_NUMBER_OFST 4
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_LOGICAL_NUMBER_LEN 1
/* Physical port number */
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_PHYSICAL_NUMBER_OFST 5
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_PHYSICAL_NUMBER_LEN 1
/*            Enum values, see field(s): */
/*               PORT_MAPPING_ENTRY/PHYSICAL_NUMBER */
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_RXDP_OFST 6
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_RXDP_LEN 1
/*            Enum values, see field(s): */
/*               PORT_CONFIG_ENTRY/RXDP */
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_TXDP_OFST 7
#define       MC_CMD_EFTEST_PORT_MAPPING_SET_IN_TXDP_LEN 1
/*            Enum values, see field(s): */
/*               PORT_CONFIG_ENTRY/RXDP */

/* MC_CMD_EFTEST_PORT_MAPPING_GET_IN msgrequest */
#define    MC_CMD_EFTEST_PORT_MAPPING_GET_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_PORT_MAPPING_GET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PORT_MAPPING_GET_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PORT_MAPPING_GET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PORT_MAPPING_GET_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PORT_MAPPING_GET_IN_GET 0x3 /* enum */

/* MC_CMD_EFTEST_PORT_MAPPING_GET_OUT msgrequest */
#define    MC_CMD_EFTEST_PORT_MAPPING_GET_OUT_LENMIN 8
#define    MC_CMD_EFTEST_PORT_MAPPING_GET_OUT_LENMAX 252
#define    MC_CMD_EFTEST_PORT_MAPPING_GET_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_PORT_MAPPING_GET_OUT_LEN(num) (4+4*(num))
#define    MC_CMD_EFTEST_PORT_MAPPING_GET_OUT_MAPPING_ENTRIES_NUM(len) (((len)-4)/4)
/* Number of logical ports */
#define       MC_CMD_EFTEST_PORT_MAPPING_GET_OUT_PORT_COUNT_OFST 0
#define       MC_CMD_EFTEST_PORT_MAPPING_GET_OUT_PORT_COUNT_LEN 4
/* Port mapping, laid out as PORT_MAPPING_ENTRY */
#define       MC_CMD_EFTEST_PORT_MAPPING_GET_OUT_MAPPING_ENTRIES_OFST 4
#define       MC_CMD_EFTEST_PORT_MAPPING_GET_OUT_MAPPING_ENTRIES_LEN 4
#define       MC_CMD_EFTEST_PORT_MAPPING_GET_OUT_MAPPING_ENTRIES_MINNUM 1
#define       MC_CMD_EFTEST_PORT_MAPPING_GET_OUT_MAPPING_ENTRIES_MAXNUM 62
#define       MC_CMD_EFTEST_PORT_MAPPING_GET_OUT_MAPPING_ENTRIES_MAXNUM_MCDI2 254

/* MC_CMD_EFTEST_SPI_DMA_IN msgrequest */
#define    MC_CMD_EFTEST_SPI_DMA_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_SPI_DMA_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SPI_DMA_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_SPI_DMA_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SPI_DMA_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_SPI_DMA_IN_DMA_SIMPLE 0x0 /* enum */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SPI_DMA_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SPI_DMA_IN_EFTEST_OP_RSVD_LEN 2
/* Flash address to DMA from (ignored for SIMPLE) */
#define       MC_CMD_EFTEST_SPI_DMA_IN_FLASH_ADDR_OFST 4
#define       MC_CMD_EFTEST_SPI_DMA_IN_FLASH_ADDR_LEN 4
/* IMEM address to DMA to (ignored for SIMPLE) */
#define       MC_CMD_EFTEST_SPI_DMA_IN_IMEM_ADDR_OFST 8
#define       MC_CMD_EFTEST_SPI_DMA_IN_IMEM_ADDR_LEN 4
/* transfer length (ignored for SIMPLE) */
#define       MC_CMD_EFTEST_SPI_DMA_IN_LEN_OFST 12
#define       MC_CMD_EFTEST_SPI_DMA_IN_LEN_LEN 4

/* MC_CMD_EFTEST_SPI_DMA_OUT msgresponse */
#define    MC_CMD_EFTEST_SPI_DMA_OUT_LEN 4
#define       MC_CMD_EFTEST_SPI_DMA_OUT_RESULT_OFST 0
#define       MC_CMD_EFTEST_SPI_DMA_OUT_RESULT_LEN 4

/* MC_CMD_EFTEST_MIPS_INSNS_IN msgrequest */
#define    MC_CMD_EFTEST_MIPS_INSNS_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_MIPS_INSNS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_MIPS_INSNS_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_MIPS_INSNS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_MIPS_INSNS_IN_EFTEST_OP_LEN 1
/* enum: test the MUL instruction */
#define          MC_CMD_EFTEST_MIPS_INSNS_IN_INSN_MUL 0x0
/* enum: test CLO and CLZ */
#define          MC_CMD_EFTEST_MIPS_INSNS_IN_INSN_CLO_CLZ 0x1
/* enum: test EXT and INS */
#define          MC_CMD_EFTEST_MIPS_INSNS_IN_INSN_EXT_INS 0x2
/* enum: test that CLO and CLZ have the expected performance (medford2 only) */
#define          MC_CMD_EFTEST_MIPS_INSNS_IN_INSN_CLO_CLZ_SPEED 0x3
/* enum: test MULTU\MFHI\MFLO instructions (medford2 only) */
#define          MC_CMD_EFTEST_MIPS_INSNS_IN_INSN_MULTU 0x4
/* enum: test MULT\MFHI\MFLO instructions (medford2 only) */
#define          MC_CMD_EFTEST_MIPS_INSNS_IN_INSN_MULT 0x5
/* enum: test MTLO/MTHI/MFLO/MFHI instructions (medford2 only) */
#define          MC_CMD_EFTEST_MIPS_INSNS_IN_INSN_LOAD 0x6
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_MIPS_INSNS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_MIPS_INSNS_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_MIPS_INSNS_OUT msgresponse */
#define    MC_CMD_EFTEST_MIPS_INSNS_OUT_LEN 4
#define       MC_CMD_EFTEST_MIPS_INSNS_OUT_RESULT_OFST 0
#define       MC_CMD_EFTEST_MIPS_INSNS_OUT_RESULT_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_IN_EFTEST_OP_LEN 1
/* enum: Check buffer state after a test */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_BUFFER_CHECK 0x0
/* enum: Set a TXQ's target VFIFOs */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_SET_TX_MAP 0x1
/* enum: Find needed vFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_VFIFO_FIND 0x2
/* enum: Initialise and start a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_VFIFO_SETUP 0x3
/* enum: Tear down a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_VFIFO_TEARDOWN 0x4
/* enum: Repeatedly set up and tear down a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_VFIFO_AGITATE 0x5
/* enum: Enable and disable inputs to the eng_epi arbiters */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_ENG_EPI_VFIFO_ENABLE 0x6
/* enum: Start or stop the thread which toggles the inputs to the eng_epi
 * arbiters
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_ENG_EPI_VFIFO_TOGGLE 0x7
/* enum: Ask the NIC which VFIFOs are reserved for testing purposes. */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_GET_RESERVED_VFIFOS 0x8
/* enum: Turn VFIFO egress on/off. */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_VFIFO_EGRESS 0x9
/* enum: Find all VFIFOs attached to a given (ipi, epi) pair. */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_VFIFO_FIND_ALL 0xa
/* enum: Retrieve parameters for a single VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_VFIFO_QUERY 0xb
/* enum: Enable/disable cut-through mode */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_SET_CUT_THROUGH 0xc
/* enum: Adjust switch configuration for testing purposes */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_SET_TEST_MODE 0xd
/* enum: Start or stop the thread which reads the ENG_EPI and NET_EPI VFIFO
 * XON/XOFF registers.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_EPI_VFIFO_XONXOFF_READ_AGITATOR 0xe
/* enum: Create a common pool */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_COMMON_POOL_CREATE 0xf
/* enum: Destroy a common pool */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_COMMON_POOL_DESTROY 0x10
/* enum: Wipe out all switch configuration, optionally setting up the default
 * configuration.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_CLEAR_CONFIGURATION 0x11
/* enum: Configure the switch arbiter settings. Currently just sets the net
 * mode.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_CONFIGURE_ARBITER 0x12
/* enum: Make the current configuration ready to pass traffic. Programs FC
 * thresholds and configures pacer.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_APPLY_CONFIGURATION 0x13
/* enum: Outputs all the common pool and vfifo configuration. */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_GET_CONFIGURATION 0x14
/* enum: Set up switch bypass (medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_CONFIGURE_RX_BYPASS 0x15
/* enum: Set port FastPD mode (Medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_CONFIGURE_FASTPD_MODE 0x16
/* enum: Get port FastPD mode (Medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_GET_FASTPD_MODE 0x17
/* enum: Start or stop the thread which periodically toggles the FastPD mode on
 * the given port (Medford2 only).
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR 0x18
/* enum: Start or stop the thread which periodically toggles drain on/off on
 * the given port.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR 0x19
/* enum: Start or stop the thread which periodically reconfigure the steer
 * thresh of FastPD-capable packets (Medford2 only).
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR 0x1a
/* enum: Enable (or disable) round robin rx balancing on the port (medford2
 * only)
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_SET_ROUND_ROBIN_RX_BALANCING 0x1b
/* enum: Start or stop the thread which periodically reprograms the net epi
 * arbiter (medford2 only)
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_IN_CONFIGURE_NET_EPI_ARBITER_AGITATOR 0x1c
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_EF100_SWITCH_OUT msgresponse */
#define    MC_CMD_EFTEST_EF100_SWITCH_OUT_LEN 0

/* MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_LEN 20
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_EFTEST_OP_LEN 1
/* enum: Check buffer state after a test */
#define          MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_BUFFER_CHECK 0x0
/* enum: Set a TXQ's target VFIFOs */
#define          MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_SET_TX_MAP 0x0
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_EFTEST_OP_RSVD_LEN 2
/* Queue ID */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_TXQID_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_TXQID_LEN 4
/* Queue ID */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_NET_VF_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_NET_VF_LEN 4
/* Queue ID */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_HOST_VF_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_HOST_VF_LEN 4
/* Port number */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_PORT_NUM_OFST 16
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TX_MAP_IN_PORT_NUM_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_LEN 24
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_EFTEST_OP_RSVD_LEN 2
/* Source */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_SRC_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_SRC_LEN 4
/* enum: Network */
#define          MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_NET 0x1
/* enum: Engine */
#define          MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_ENG 0x2
/* Interface number */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_IPI_NUM_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_IPI_NUM_LEN 4
/* Destination */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_DST_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_DST_LEN 4
/* enum: Network */
/*               MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_NET 0x1 */
/* enum: Engine */
/*               MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_ENG 0x2 */
/* Interface number */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_EPI_NUM_OFST 16
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_EPI_NUM_LEN 4
/* Associated qbb priority */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_QBB_PRIORITY_OFST 20
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_IN_QBB_PRIORITY_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_OUT msgresponse */
#define    MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_OUT_LEN 8
/* VFIFO number */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_OUT_VFIFO_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_OUT_VFIFO_LEN 4
/* Common pool number use by this VFIFO */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_OUT_CP_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_OUT_CP_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_LEN 48
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_EFTEST_OP_RSVD_LEN 2
/* VFIFO number */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_VFIFO_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_VFIFO_LEN 4
/* enum: Firmware chooses a free vFifo number */
#define          MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_ANY -0x1
/* 1 = net_ipi, 2 = eng_ipi */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_IPI_SIDE_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_IPI_SIDE_LEN 4
/* 0 to 3 */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_IPI_NUM_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_IPI_NUM_LEN 4
/* 1 = net_ipi, 2 = eng_ipi */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_EPI_SIDE_OFST 16
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_EPI_SIDE_LEN 4
/* 0 to 3 */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_EPI_NUM_OFST 20
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_EPI_NUM_LEN 4
/* Common pool to allocate buffers from */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_CP_OFST 24
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_CP_LEN 4
/* Cut-through threshold */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_CT_THRESH_OFST 28
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_CT_THRESH_LEN 4
/* 0 = store & forward, 1 = cut through */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_TX_MODE_OFST 32
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_TX_MODE_LEN 4
/* eng_epi arbiter weight */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_FRR_WEIGHT_OFST 36
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_FRR_WEIGHT_LEN 4
/* Pause priority (for net EPI) */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_PRI_OFST 40
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_PRI_LEN 1
/* enum: Don't point the upconverter at this VFIFO; for testing purposes */
#define          MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_NONE 0x8
/* If set, also use this vFifo for priority PRI+1 when programming the
 * upconverters
 */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_PRI_SHARED_OFST 41
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_PRI_SHARED_LEN 1
/* Padding */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_RSVD_LBN 335
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_RSVD_WIDTH 17
/* Number of iterations to execute (VFIFO_AGITATE only) */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_ITERATIONS_OFST 44
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_IN_ITERATIONS_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_OUT msgresponse */
#define    MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_OUT_LEN 4
/* VFIFO number */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_OUT_VFIFO_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_SETUP_OUT_VFIFO_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_VFIFO_TEARDOWN_IN msgrequest: Note that this
 * operation already exists, but uses the same structure as VFIFO_SETUP, which
 * is kind of silly because all it really needs is the vfifo number. The
 * current teardown code doesn't assume that the vFifo is empty, but does
 * assume that we aren't going to add any more packets to it. Removing this
 * assumption is nontrivial - the vFifos that a TXQ will use are chosen when
 * that TXQ is created, so we'll need to iterate over active TXQs and either
 * disable/flush them or tell them to use a different vFifo.
 */
#define    MC_CMD_EFTEST_EF100_SWITCH_VFIFO_TEARDOWN_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_TEARDOWN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_TEARDOWN_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_TEARDOWN_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_TEARDOWN_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_TEARDOWN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_TEARDOWN_IN_EFTEST_OP_RSVD_LEN 2
/* VFIFO number */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_TEARDOWN_IN_VFIFO_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_TEARDOWN_IN_VFIFO_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_LEN 24
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_EFTEST_OP_RSVD_LEN 2
/* ENG_EPI port (0 or 1; corresponds to RXDP instance) */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_EPI_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_EPI_LEN 4
/* Which inputs to enable */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_ENABLE_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_ENABLE_LEN 8
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_ENABLE_LO_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_ENABLE_HI_OFST 12
/* Which inputs to disable */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_DISABLE_OFST 16
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_DISABLE_LEN 8
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_DISABLE_LO_OFST 16
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_ENABLE_IN_DISABLE_HI_OFST 20

/* MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_LEN 32
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_EFTEST_OP_RSVD_LEN 2
/* Start or stop the MC thread. */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_OP_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_OP_LEN 4
/* enum: Start MC thread */
#define          MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_OP_START 0x0
/* enum: Stop MC thread */
#define          MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_OP_STOP 0x1
/* ENG_EPI port (0 or 1 - corresponds to RXDP instance, 2 for both RXDPs) */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_EPI_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_EPI_LEN 4
/* VFIFO(s) to toggle. */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_VFIFOS_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_VFIFOS_LEN 8
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_VFIFOS_LO_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_VFIFOS_HI_OFST 16
/* How long to keep VFIFO(s) enabled, microseconds. */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_ON_PERIOD_OFST 20
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_ON_PERIOD_LEN 4
/* How long to keep VFIFO(s) diabled, microseconds. */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_OFF_PERIOD_OFST 24
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_OFF_PERIOD_LEN 4
/* Port number, or -1 for all ports on this RXDP */
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_PORT_OFST 28
#define       MC_CMD_EFTEST_EF100_SWITCH_ENG_EPI_VFIFO_TOGGLE_IN_PORT_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT msgresponse */
#define    MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT_LEN 80
/* The first ENG_EPI (0-63) VFIFO that snapper can use, or 64 if none are
 * reserved.
 */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT_ENG_VFIFO_BASE_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT_ENG_VFIFO_BASE_LEN 4
/* The first NET_EPI (64-127) VFIFO that snapper can use, or 128 if none are
 * reserved.
 */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT_NET_VFIFO_BASE_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT_NET_VFIFO_BASE_LEN 4
/* Value of EMCR_MEMORY_MODULE_COMMON_POOL_RAM_SELECT register */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT_RAM_SELECT_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT_RAM_SELECT_LEN 4
/* Value of EMCR_SWITCH_FC_CP_KIND register */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT_CP_KIND_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT_CP_KIND_LEN 4
/* Array to store the number of buffers assigned to each of common pools. */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT_NUM_BUFS_PER_POOL_OFST 16
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT_NUM_BUFS_PER_POOL_LEN 4
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_RESERVED_VFIFOS_OUT_NUM_BUFS_PER_POOL_NUM 16

/* MC_CMD_EFTEST_EF100_SWITCH_VFIFO_EGRESS_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_VFIFO_EGRESS_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_EGRESS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_EGRESS_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_EGRESS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_EGRESS_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_EGRESS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_EGRESS_IN_EFTEST_OP_RSVD_LEN 2
/* VFIFO id */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_EGRESS_IN_VID_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_EGRESS_IN_VID_LEN 4
/* Egress turned ON/OFF */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_EGRESS_IN_ON_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_EGRESS_IN_ON_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_LEN 20
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_EFTEST_OP_RSVD_LEN 2
/* Source */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_SRC_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_SRC_LEN 4
/* enum: Network */
#define          MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_NET 0x1
/* enum: Engine */
#define          MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_ENG 0x2
/* Interface number */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_IPI_NUM_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_IPI_NUM_LEN 4
/* Destination */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_DST_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_DST_LEN 4
/* enum: Network */
/*               MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_NET 0x1 */
/* enum: Engine */
/*               MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_ENG 0x2 */
/* Interface number */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_EPI_NUM_OFST 16
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_IN_EPI_NUM_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_OUT msgresponse */
#define    MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_OUT_LEN 264
/* VFIFO number or -1 */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_OUT_VFIFO_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_OUT_VFIFO_LEN 4
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_OUT_VFIFO_NUM 33
/* VFIFO priority or -1 */
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_OUT_PRIO_OFST 132
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_OUT_PRIO_LEN 4
#define       MC_CMD_EFTEST_EF100_SWITCH_VFIFO_FIND_ALL_OUT_PRIO_NUM 33

/* MC_CMD_EFTEST_EF100_SWITCH_SET_CUT_THROUGH_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_SET_CUT_THROUGH_IN_LEN 20
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_CUT_THROUGH_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_CUT_THROUGH_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_CUT_THROUGH_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_CUT_THROUGH_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_CUT_THROUGH_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_CUT_THROUGH_IN_EFTEST_OP_RSVD_LEN 2
/* For each VFIFO, 1 to enable cut-through mode or 0 to disable */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_CUT_THROUGH_IN_ENABLE_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_CUT_THROUGH_IN_ENABLE_LEN 16

/* MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_EFTEST_OP_RSVD_LEN 2
/* Which test-specific configuration to select. */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_TEST_MODE_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_TEST_MODE_LEN 4
/* enum: Use production configuration (no test-specific adjustments) */
#define          MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_PRODUCTION 0x0
/* enum: Assign most net-egr buffers to the loopback path */
#define          MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_LOOPBACK 0x1
/* enum: Test Qbb with a broken transmitter that ignores XOFFs */
#define          MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_QBB_BROKEN 0x2
/* enum: Test Qbb with preemptive discard enabled */
#define          MC_CMD_EFTEST_EF100_SWITCH_SET_TEST_MODE_IN_QBB_DISCARD 0x3

/* MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT msgresponse */
#define    MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_LEN 4
#define       MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_RESULT_OFST 0
#define       MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_RESULT_LEN 4
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_MULTI_BUFFS_ON_IDLE_VF 0x1 /* enum */
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_BUFF_ON_DISABLED_VF 0x2 /* enum */
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_NO_BUFF_ON_ENABLED_VF 0x4 /* enum */
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_CP_EXCESS_BUFFS 0x8 /* enum */
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_CP_MISSING_BUFFS 0x10 /* enum */
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_SW_EXCESS_BUFFS 0x20 /* enum */
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_SW_MISSING_BUFFS 0x40 /* enum */
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_FA_URGENCY_ERROR 0x80 /* enum */
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_VF_WORD_CNTR_NONZERO 0x100 /* enum */
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_VF_PKT_CNTR_NONZERO 0x200 /* enum */
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_VF_PKT_START_CNTR_NONZERO 0x400 /* enum */
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_VF_ADV_WORD_CNTR_NONZERO 0x800 /* enum */
#define          MC_CMD_EFTEST_EF100_BUFFER_CHECK_OUT_PF_WORD_CNTR_NONZERO 0x1000 /* enum */

/* MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_EFTEST_OP_RSVD_LEN 2
/* Start or stop the MC thread. */
#define       MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_OP_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_OP_LEN 4
/* enum: Start MC thread */
#define          MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_OP_START 0x0
/* enum: Stop MC thread */
#define          MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_OP_STOP 0x1
/* Delay between read iterations, microseconds. */
#define       MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_DELAY_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_EPI_VFIFO_XONXOFF_READ_AGITATOR_IN_DELAY_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_LEN 20
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_EFTEST_OP_LEN 1
/* enum: Check buffer state after a test */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_BUFFER_CHECK 0x0
/* enum: Set a TXQ's target VFIFOs */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_SET_TX_MAP 0x1
/* enum: Find needed vFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_VFIFO_FIND 0x2
/* enum: Initialise and start a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_VFIFO_SETUP 0x3
/* enum: Tear down a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_VFIFO_TEARDOWN 0x4
/* enum: Repeatedly set up and tear down a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_VFIFO_AGITATE 0x5
/* enum: Enable and disable inputs to the eng_epi arbiters */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_ENG_EPI_VFIFO_ENABLE 0x6
/* enum: Start or stop the thread which toggles the inputs to the eng_epi
 * arbiters
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_ENG_EPI_VFIFO_TOGGLE 0x7
/* enum: Ask the NIC which VFIFOs are reserved for testing purposes. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_GET_RESERVED_VFIFOS 0x8
/* enum: Turn VFIFO egress on/off. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_VFIFO_EGRESS 0x9
/* enum: Find all VFIFOs attached to a given (ipi, epi) pair. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_VFIFO_FIND_ALL 0xa
/* enum: Retrieve parameters for a single VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_VFIFO_QUERY 0xb
/* enum: Enable/disable cut-through mode */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_SET_CUT_THROUGH 0xc
/* enum: Adjust switch configuration for testing purposes */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_SET_TEST_MODE 0xd
/* enum: Start or stop the thread which reads the ENG_EPI and NET_EPI VFIFO
 * XON/XOFF registers.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_EPI_VFIFO_XONXOFF_READ_AGITATOR 0xe
/* enum: Create a common pool */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_COMMON_POOL_CREATE 0xf
/* enum: Destroy a common pool */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_COMMON_POOL_DESTROY 0x10
/* enum: Wipe out all switch configuration, optionally setting up the default
 * configuration.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_CLEAR_CONFIGURATION 0x11
/* enum: Configure the switch arbiter settings. Currently just sets the net
 * mode.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_CONFIGURE_ARBITER 0x12
/* enum: Make the current configuration ready to pass traffic. Programs FC
 * thresholds and configures pacer.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_APPLY_CONFIGURATION 0x13
/* enum: Outputs all the common pool and vfifo configuration. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_GET_CONFIGURATION 0x14
/* enum: Set up switch bypass (medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_CONFIGURE_RX_BYPASS 0x15
/* enum: Set port FastPD mode (Medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_CONFIGURE_FASTPD_MODE 0x16
/* enum: Get port FastPD mode (Medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_GET_FASTPD_MODE 0x17
/* enum: Start or stop the thread which periodically toggles the FastPD mode on
 * the given port (Medford2 only).
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR 0x18
/* enum: Start or stop the thread which periodically toggles drain on/off on
 * the given port.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR 0x19
/* enum: Start or stop the thread which periodically reconfigure the steer
 * thresh of FastPD-capable packets (Medford2 only).
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR 0x1a
/* enum: Enable (or disable) round robin rx balancing on the port (medford2
 * only)
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_SET_ROUND_ROBIN_RX_BALANCING 0x1b
/* enum: Start or stop the thread which periodically reprograms the net epi
 * arbiter (medford2 only)
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_CONFIGURE_NET_EPI_ARBITER_AGITATOR 0x1c
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_EFTEST_OP_RSVD_LEN 2
/* Start or stop the MC thread. */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_OP_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_OP_LEN 4
/* enum: Start MC thread */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_OP_START 0x0
/* enum: Stop MC thread */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_OP_STOP 0x1
/* Port to configure */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_PORT_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_PORT_LEN 4
/* Delay between read iterations, microseconds. */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_DELAY_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_DELAY_LEN 4
/* Which FastPD modes to include. */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_MODE_MASK_OFST 16
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_MODE_MASK_LEN 4
#define        MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_MODE_SOFT_ALL_OFST 16
#define        MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_MODE_SOFT_ALL_LBN 0
#define        MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_MODE_SOFT_ALL_WIDTH 1
#define        MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_MODE_FAST_ALL_OFST 16
#define        MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_MODE_FAST_ALL_LBN 1
#define        MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_MODE_FAST_ALL_WIDTH 1
#define        MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_MODE_FAST_SUPPORTED_OFST 16
#define        MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_MODE_FAST_SUPPORTED_LBN 2
#define        MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR_IN_MODE_FAST_SUPPORTED_WIDTH 1

/* MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_EFTEST_OP_LEN 1
/* enum: Check buffer state after a test */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_BUFFER_CHECK 0x0
/* enum: Set a TXQ's target VFIFOs */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_SET_TX_MAP 0x1
/* enum: Find needed vFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_VFIFO_FIND 0x2
/* enum: Initialise and start a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_VFIFO_SETUP 0x3
/* enum: Tear down a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_VFIFO_TEARDOWN 0x4
/* enum: Repeatedly set up and tear down a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_VFIFO_AGITATE 0x5
/* enum: Enable and disable inputs to the eng_epi arbiters */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_ENG_EPI_VFIFO_ENABLE 0x6
/* enum: Start or stop the thread which toggles the inputs to the eng_epi
 * arbiters
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_ENG_EPI_VFIFO_TOGGLE 0x7
/* enum: Ask the NIC which VFIFOs are reserved for testing purposes. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_GET_RESERVED_VFIFOS 0x8
/* enum: Turn VFIFO egress on/off. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_VFIFO_EGRESS 0x9
/* enum: Find all VFIFOs attached to a given (ipi, epi) pair. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_VFIFO_FIND_ALL 0xa
/* enum: Retrieve parameters for a single VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_VFIFO_QUERY 0xb
/* enum: Enable/disable cut-through mode */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_SET_CUT_THROUGH 0xc
/* enum: Adjust switch configuration for testing purposes */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_SET_TEST_MODE 0xd
/* enum: Start or stop the thread which reads the ENG_EPI and NET_EPI VFIFO
 * XON/XOFF registers.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_EPI_VFIFO_XONXOFF_READ_AGITATOR 0xe
/* enum: Create a common pool */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_COMMON_POOL_CREATE 0xf
/* enum: Destroy a common pool */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_COMMON_POOL_DESTROY 0x10
/* enum: Wipe out all switch configuration, optionally setting up the default
 * configuration.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_CLEAR_CONFIGURATION 0x11
/* enum: Configure the switch arbiter settings. Currently just sets the net
 * mode.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_CONFIGURE_ARBITER 0x12
/* enum: Make the current configuration ready to pass traffic. Programs FC
 * thresholds and configures pacer.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_APPLY_CONFIGURATION 0x13
/* enum: Outputs all the common pool and vfifo configuration. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_GET_CONFIGURATION 0x14
/* enum: Set up switch bypass (medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_CONFIGURE_RX_BYPASS 0x15
/* enum: Set port FastPD mode (Medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_CONFIGURE_FASTPD_MODE 0x16
/* enum: Get port FastPD mode (Medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_GET_FASTPD_MODE 0x17
/* enum: Start or stop the thread which periodically toggles the FastPD mode on
 * the given port (Medford2 only).
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR 0x18
/* enum: Start or stop the thread which periodically toggles drain on/off on
 * the given port.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR 0x19
/* enum: Start or stop the thread which periodically reconfigure the steer
 * thresh of FastPD-capable packets (Medford2 only).
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR 0x1a
/* enum: Enable (or disable) round robin rx balancing on the port (medford2
 * only)
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_SET_ROUND_ROBIN_RX_BALANCING 0x1b
/* enum: Start or stop the thread which periodically reprograms the net epi
 * arbiter (medford2 only)
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_CONFIGURE_NET_EPI_ARBITER_AGITATOR 0x1c
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_EFTEST_OP_RSVD_LEN 2
/* Start or stop the MC thread. */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_OP_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_OP_LEN 4
/* enum: Start MC thread */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_OP_START 0x0
/* enum: Stop MC thread */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_OP_STOP 0x1
/* Port to configure */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_PORT_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_PORT_LEN 4
/* Delay between read iterations, microseconds. */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_DELAY_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR_IN_DELAY_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_LEN 48
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_EFTEST_OP_LEN 1
/* enum: Check buffer state after a test */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_BUFFER_CHECK 0x0
/* enum: Set a TXQ's target VFIFOs */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_SET_TX_MAP 0x1
/* enum: Find needed vFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_VFIFO_FIND 0x2
/* enum: Initialise and start a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_VFIFO_SETUP 0x3
/* enum: Tear down a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_VFIFO_TEARDOWN 0x4
/* enum: Repeatedly set up and tear down a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_VFIFO_AGITATE 0x5
/* enum: Enable and disable inputs to the eng_epi arbiters */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_ENG_EPI_VFIFO_ENABLE 0x6
/* enum: Start or stop the thread which toggles the inputs to the eng_epi
 * arbiters
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_ENG_EPI_VFIFO_TOGGLE 0x7
/* enum: Ask the NIC which VFIFOs are reserved for testing purposes. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_GET_RESERVED_VFIFOS 0x8
/* enum: Turn VFIFO egress on/off. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_VFIFO_EGRESS 0x9
/* enum: Find all VFIFOs attached to a given (ipi, epi) pair. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_VFIFO_FIND_ALL 0xa
/* enum: Retrieve parameters for a single VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_VFIFO_QUERY 0xb
/* enum: Enable/disable cut-through mode */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_SET_CUT_THROUGH 0xc
/* enum: Adjust switch configuration for testing purposes */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_SET_TEST_MODE 0xd
/* enum: Start or stop the thread which reads the ENG_EPI and NET_EPI VFIFO
 * XON/XOFF registers.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_EPI_VFIFO_XONXOFF_READ_AGITATOR 0xe
/* enum: Create a common pool */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_COMMON_POOL_CREATE 0xf
/* enum: Destroy a common pool */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_COMMON_POOL_DESTROY 0x10
/* enum: Wipe out all switch configuration, optionally setting up the default
 * configuration.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_CLEAR_CONFIGURATION 0x11
/* enum: Configure the switch arbiter settings. Currently just sets the net
 * mode.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_CONFIGURE_ARBITER 0x12
/* enum: Make the current configuration ready to pass traffic. Programs FC
 * thresholds and configures pacer.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_APPLY_CONFIGURATION 0x13
/* enum: Outputs all the common pool and vfifo configuration. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_GET_CONFIGURATION 0x14
/* enum: Set up switch bypass (medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_CONFIGURE_RX_BYPASS 0x15
/* enum: Set port FastPD mode (Medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_CONFIGURE_FASTPD_MODE 0x16
/* enum: Get port FastPD mode (Medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_GET_FASTPD_MODE 0x17
/* enum: Start or stop the thread which periodically toggles the FastPD mode on
 * the given port (Medford2 only).
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR 0x18
/* enum: Start or stop the thread which periodically toggles drain on/off on
 * the given port.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR 0x19
/* enum: Start or stop the thread which periodically reconfigure the steer
 * thresh of FastPD-capable packets (Medford2 only).
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR 0x1a
/* enum: Enable (or disable) round robin rx balancing on the port (medford2
 * only)
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_SET_ROUND_ROBIN_RX_BALANCING 0x1b
/* enum: Start or stop the thread which periodically reprograms the net epi
 * arbiter (medford2 only)
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_CONFIGURE_NET_EPI_ARBITER_AGITATOR 0x1c
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_EFTEST_OP_RSVD_LEN 2
/* Delay between read iterations, microseconds. */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_DELAY_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_DELAY_LEN 4
/* Start or stop the MC thread. */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_OP_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_OP_LEN 4
/* enum: Start MC thread */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_OP_START 0x0
/* enum: Stop MC thread */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_OP_STOP 0x1
/* Datapath to configure: 0, 1. */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_DATAPATH_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_DATAPATH_LEN 4
/* Minimum limit of steering threshold */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_STEER_THRESH_MIN_OFST 16
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_STEER_THRESH_MIN_LEN 4
/* Maximum limit of steering threshold */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_STEER_THRESH_MAX_OFST 20
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_STEER_THRESH_MAX_LEN 4
/* Proportion of STEER_ALWAYS_BACK occurrence */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_RAND_ALWAYS_PROB_OFST 24
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_RAND_ALWAYS_PROB_LEN 4
/* Proportion of STEER_NEVER_BACK occurrence */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_RAND_NEVER_PROB_OFST 28
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_RAND_NEVER_PROB_LEN 4
/* Proportion of exponential distribution from the minimum limit */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_RAND_EXP_MIN_PROB_OFST 32
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_RAND_EXP_MIN_PROB_LEN 4
/* Proportion of exponential distribution from the maximum limit */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_RAND_EXP_MAX_PROB_OFST 36
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_RAND_EXP_MAX_PROB_LEN 4
/* Proportion of uniform distribution */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_RAND_UNIFORM_PROB_OFST 40
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_RAND_UNIFORM_PROB_LEN 4
/* 0 if receiving a legacy packet should reset the counter, 1 if not. */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_IGNORE_LEGACY_PACKETS_OFST 44
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR_IN_IGNORE_LEGACY_PACKETS_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_LEN 28
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_EFTEST_OP_RSVD_LEN 2
/* Which common pool to create (0-15) */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_CP_ID_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_CP_ID_LEN 4
/* enum: Firmware chooses a free ID */
#define          MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_ANY -0x1
/* 1 = net_ipi, 2 = eng_ipi */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_IPI_SIDE_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_IPI_SIDE_LEN 4
/* 0 to 3 */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_IPI_NUM_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_IPI_NUM_LEN 4
/* 1 = net_epi, 2 = eng_epi */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_EPI_SIDE_OFST 16
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_EPI_SIDE_LEN 4
/* 0 to 3 */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_EPI_NUM_OFST 20
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_EPI_NUM_LEN 4
/* Number of buffers to allocate to this pool */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_NUM_BUFS_OFST 24
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_IN_NUM_BUFS_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_OUT msgresponse */
#define    MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_OUT_LEN 4
/* Common pool ID for pool that was created */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_OUT_CP_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_CREATE_OUT_CP_ID_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_DESTROY_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_DESTROY_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_DESTROY_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_DESTROY_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_DESTROY_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_DESTROY_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_DESTROY_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_DESTROY_IN_EFTEST_OP_RSVD_LEN 2
/* Which common pool to destroy (0-15) */
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_DESTROY_IN_CP_ID_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_COMMON_POOL_DESTROY_IN_CP_ID_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_CLEAR_CONFIGURATION_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_CLEAR_CONFIGURATION_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_CLEAR_CONFIGURATION_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_CLEAR_CONFIGURATION_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_CLEAR_CONFIGURATION_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_CLEAR_CONFIGURATION_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_CLEAR_CONFIGURATION_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_CLEAR_CONFIGURATION_IN_EFTEST_OP_RSVD_LEN 2
/* Whether to return the switch to its default configuration */
#define       MC_CMD_EFTEST_EF100_SWITCH_CLEAR_CONFIGURATION_IN_RESTORE_DEFAULT_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_CLEAR_CONFIGURATION_IN_RESTORE_DEFAULT_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN_EFTEST_OP_RSVD_LEN 2
/* Net mode to program switch to */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN_NET_MODE_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN_NET_MODE_LEN 4
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN_NET_MODE_4x10G 0x0 /* enum */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN_NET_MODE_40G_2x10G 0x1 /* enum */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_ARBITER_IN_NET_MODE_2x40G 0x2 /* enum */

/* MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN_EFTEST_OP_RSVD_LEN 2
/* How to return the data */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN_OUTPUT_METHOD_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN_OUTPUT_METHOD_LEN 4
#define          MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN_OUTPUT_UART_ONLY 0x0 /* enum */
#define          MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN_OUTPUT_MCDI_ONLY 0x1 /* enum */
#define          MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_IN_OUTPUT_BOTH 0x2 /* enum */

/* MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT msgresponse */
#define    MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_LEN 356
/* Is vFifo i enabled */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_ENA_LBN 0
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_ENA_WIDTH 1
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_ENA_NUM 128
/* vFifo i ipi side. 1 = net_ipi, 2 = eng_ipi */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_IPI_SIDE_LBN 128
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_IPI_SIDE_WIDTH 2
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_IPI_SIDE_NUM 128
/* vFifo i ingress num (0 to 3) */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_IPI_NUM_LBN 384
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_IPI_NUM_WIDTH 2
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_IPI_NUM_NUM 128
/* vFifo i epi side. 1 = net_epi, 2 = eng_epi */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_EPI_SIDE_LBN 640
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_EPI_SIDE_WIDTH 2
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_EPI_SIDE_NUM 128
/* vFifo i egress num (0 to 3) */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_EPI_NUM_LBN 896
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_EPI_NUM_WIDTH 2
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_EPI_NUM_NUM 128
/* vFifo i common pool id */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_CP_ID_LBN 1152
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_CP_ID_WIDTH 4
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_CP_ID_NUM 128
/* vFifo i priority */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_PRIO_LBN 1664
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_PRIO_WIDTH 4
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_PRIO_NUM 128
/* vFifo i priority shared */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_PRIO_SHARED_LBN 2176
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_PRIO_SHARED_WIDTH 1
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_PRIO_SHARED_NUM 128
/* vFifo i is ultra-low-latency */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_ULL_LBN 2304
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_ULL_WIDTH 1
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_VF_ULL_NUM 128
/* Is common pool i enabled */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_ENA_LBN 2432
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_ENA_WIDTH 1
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_ENA_NUM 16
/* CP i ipi side. 1 = net_ipi, 2 = eng_ipi */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_IPI_SIDE_LBN 2448
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_IPI_SIDE_WIDTH 2
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_IPI_SIDE_NUM 16
/* CP i ipi num */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_IPI_NUM_LBN 2480
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_IPI_NUM_WIDTH 2
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_IPI_NUM_NUM 16
/* CP i epi side. 1 = net_epi, 2 = eng_epi */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_EPI_SIDE_LBN 2512
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_EPI_SIDE_WIDTH 2
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_EPI_SIDE_NUM 16
/* CP i epi num */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_EPI_NUM_LBN 2544
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_EPI_NUM_WIDTH 2
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_EPI_NUM_NUM 16
/* CP i number of buffers allocated */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_NUM_BUFS_OFST 322
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_NUM_BUFS_LEN 2
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_NUM_BUFS_NUM 16
/* CP i is for ULL */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_ULL_LBN 2832
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_ULL_WIDTH 1
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_CONFIGURATION_OUT_CP_ULL_NUM 16

/* MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_LEN 48
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_EFTEST_OP_RSVD_LEN 2
/* Enable channel 0 */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_CHN_ENABLE0_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_CHN_ENABLE0_LEN 4
/* Enable channel 1 */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_CHN_ENABLE1_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_CHN_ENABLE1_LEN 4
/* Channel 0 size is (256 >> DPWR_SHIFT0) */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_DPWR_SHIFT0_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_DPWR_SHIFT0_LEN 4
/* Channel 1 size is (256 >> DPWR_SHIFT1) */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_DPWR_SHIFT1_OFST 16
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_DPWR_SHIFT1_LEN 4
/* Channel 0 start address (in 32-byte words) in switch memory */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_MEM_START_ADDR0_OFST 20
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_MEM_START_ADDR0_LEN 4
/* Channel 1 start address (in 32-byte words) in switch memory */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_MEM_START_ADDR1_OFST 24
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_MEM_START_ADDR1_LEN 4
/* If set, use flow control settings from this mcdi call instead of the default
 */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_OVERRIDE_FLOW_CONTROL_OFST 28
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_OVERRIDE_FLOW_CONTROL_LEN 4
/* Fifo 0 level to assert XOFF (if OVERRIDE_FLOW_CONTROL is set) */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_XOFF_ASSERT_THRESH0_OFST 32
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_XOFF_ASSERT_THRESH0_LEN 4
/* Fifo 1 level to assert XOFF (if OVERRIDE_FLOW_CONTROL is set) */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_XOFF_ASSERT_THRESH1_OFST 36
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_XOFF_ASSERT_THRESH1_LEN 4
/* Fifo 0 level to deassert XOFF (if OVERRIDE_FLOW_CONTROL is set) */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_XOFF_DEASSERT_THRESH0_OFST 40
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_XOFF_DEASSERT_THRESH0_LEN 4
/* Fifo 1 level to deassert XOFF (if OVERRIDE_FLOW_CONTROL is set) */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_XOFF_DEASSERT_THRESH1_OFST 44
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_RX_BYPASS_IN_XOFF_DEASSERT_THRESH1_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_EFTEST_OP_RSVD_LEN 2
/* Port to configure */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_PORT_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_PORT_LEN 4
/* Desired mode */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_MODE_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_MODE_LEN 4
/* enum: All packets to the SoftPD */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_FASTPD_MODE_SOFT_ALL 0x0
/* enum: All packets to the FastPD */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_FASTPD_MODE_FAST_ALL 0x1
/* enum: Supported packet types to the FastPD; everything else to the SoftPD */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE_FASTPD_MODE_FAST_SUPPORTED 0x2

/* MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_IN_EFTEST_OP_RSVD_LEN 2
/* Port to configure */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_IN_PORT_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_IN_PORT_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_OUT msgresponse */
#define    MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_OUT_LEN 4
/* Current mode */
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_OUT_MODE_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_GET_FASTPD_MODE_OUT_MODE_LEN 4
/*            Enum values, see field(s): */
/*               MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_FASTPD_MODE/MODE */

/* MC_CMD_EFTEST_EF100_SWITCH_SET_ROUND_ROBIN_RX_BALANCING_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_SET_ROUND_ROBIN_RX_BALANCING_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_ROUND_ROBIN_RX_BALANCING_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_ROUND_ROBIN_RX_BALANCING_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_ROUND_ROBIN_RX_BALANCING_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_ROUND_ROBIN_RX_BALANCING_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_ROUND_ROBIN_RX_BALANCING_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_ROUND_ROBIN_RX_BALANCING_IN_EFTEST_OP_RSVD_LEN 2
/* Enable or disable round robin balancing */
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_ROUND_ROBIN_RX_BALANCING_IN_ENABLE_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_SET_ROUND_ROBIN_RX_BALANCING_IN_ENABLE_LEN 4

/* MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_EFTEST_OP_LEN 1
/* enum: Check buffer state after a test */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_BUFFER_CHECK 0x0
/* enum: Set a TXQ's target VFIFOs */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_SET_TX_MAP 0x1
/* enum: Find needed vFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_VFIFO_FIND 0x2
/* enum: Initialise and start a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_VFIFO_SETUP 0x3
/* enum: Tear down a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_VFIFO_TEARDOWN 0x4
/* enum: Repeatedly set up and tear down a VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_VFIFO_AGITATE 0x5
/* enum: Enable and disable inputs to the eng_epi arbiters */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_ENG_EPI_VFIFO_ENABLE 0x6
/* enum: Start or stop the thread which toggles the inputs to the eng_epi
 * arbiters
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_ENG_EPI_VFIFO_TOGGLE 0x7
/* enum: Ask the NIC which VFIFOs are reserved for testing purposes. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_GET_RESERVED_VFIFOS 0x8
/* enum: Turn VFIFO egress on/off. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_VFIFO_EGRESS 0x9
/* enum: Find all VFIFOs attached to a given (ipi, epi) pair. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_VFIFO_FIND_ALL 0xa
/* enum: Retrieve parameters for a single VFIFO */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_VFIFO_QUERY 0xb
/* enum: Enable/disable cut-through mode */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_SET_CUT_THROUGH 0xc
/* enum: Adjust switch configuration for testing purposes */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_SET_TEST_MODE 0xd
/* enum: Start or stop the thread which reads the ENG_EPI and NET_EPI VFIFO
 * XON/XOFF registers.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_EPI_VFIFO_XONXOFF_READ_AGITATOR 0xe
/* enum: Create a common pool */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_COMMON_POOL_CREATE 0xf
/* enum: Destroy a common pool */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_COMMON_POOL_DESTROY 0x10
/* enum: Wipe out all switch configuration, optionally setting up the default
 * configuration.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_CLEAR_CONFIGURATION 0x11
/* enum: Configure the switch arbiter settings. Currently just sets the net
 * mode.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_CONFIGURE_ARBITER 0x12
/* enum: Make the current configuration ready to pass traffic. Programs FC
 * thresholds and configures pacer.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_APPLY_CONFIGURATION 0x13
/* enum: Outputs all the common pool and vfifo configuration. */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_GET_CONFIGURATION 0x14
/* enum: Set up switch bypass (medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_CONFIGURE_RX_BYPASS 0x15
/* enum: Set port FastPD mode (Medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_CONFIGURE_FASTPD_MODE 0x16
/* enum: Get port FastPD mode (Medford2 only) */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_GET_FASTPD_MODE 0x17
/* enum: Start or stop the thread which periodically toggles the FastPD mode on
 * the given port (Medford2 only).
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_CONFIGURE_FASTPD_MODE_TOGGLE_AGITATOR 0x18
/* enum: Start or stop the thread which periodically toggles drain on/off on
 * the given port.
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_CONFIGURE_MAC_DRAIN_TOGGLE_AGITATOR 0x19
/* enum: Start or stop the thread which periodically reconfigure the steer
 * thresh of FastPD-capable packets (Medford2 only).
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_CONFIGURE_FASTPD_STEER_THRESH_AGITATOR 0x1a
/* enum: Enable (or disable) round robin rx balancing on the port (medford2
 * only)
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_SET_ROUND_ROBIN_RX_BALANCING 0x1b
/* enum: Start or stop the thread which periodically reprograms the net epi
 * arbiter (medford2 only)
 */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_CONFIGURE_NET_EPI_ARBITER_AGITATOR 0x1c
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_EFTEST_OP_RSVD_LEN 2
/* Start or stop the MC thread. */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_OP_OFST 4
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_OP_LEN 4
/* enum: Start MC thread */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_OP_START 0x0
/* enum: Stop MC thread */
#define          MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_OP_STOP 0x1
/* Number of times to reprogram in a batch */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_ITERATIONS_OFST 8
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_ITERATIONS_LEN 4
/* Delay between batches, microseconds. */
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_DELAY_OFST 12
#define       MC_CMD_EFTEST_EF100_SWITCH_CONFIGURE_NET_EPI_ARBITER_AGITATOR_IN_DELAY_LEN 4

/* MC_CMD_EFTEST_SFFF_IN msgrequest */
#define    MC_CMD_EFTEST_SFFF_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_SFFF_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SFFF_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_SFFF_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SFFF_IN_EFTEST_OP_LEN 1
/* enum: Allocate buffers for use by SFFF */
#define          MC_CMD_EFTEST_SFFF_IN_ALLOC_BUFS 0x0
/* enum: Free buffers allocated for use by SFFF */
#define          MC_CMD_EFTEST_SFFF_IN_FREE_BUFS 0x1
/* enum: Allocate a SFFF destination entry */
#define          MC_CMD_EFTEST_SFFF_IN_ALLOC_DEST 0x2
/* enum: Allocate a SFFF destination entry */
#define          MC_CMD_EFTEST_SFFF_IN_FREE_DEST 0x3
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SFFF_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SFFF_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_SFFF_OUT msgresponse */
#define    MC_CMD_EFTEST_SFFF_OUT_LEN 0

/* MC_CMD_EFTEST_SFFF_ALLOC_BUFS_IN msgrequest */
#define    MC_CMD_EFTEST_SFFF_ALLOC_BUFS_IN_LEN 12
/* Identifies the test */
#define       MC_CMD_EFTEST_SFFF_ALLOC_BUFS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SFFF_ALLOC_BUFS_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_SFFF_ALLOC_BUFS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SFFF_ALLOC_BUFS_IN_EFTEST_OP_LEN 1
/* Padding to align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SFFF_ALLOC_BUFS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SFFF_ALLOC_BUFS_IN_EFTEST_OP_RSVD_LEN 2
/* Target TXDP, 0 or 1 */
#define       MC_CMD_EFTEST_SFFF_ALLOC_BUFS_IN_TXDP_OFST 4
#define       MC_CMD_EFTEST_SFFF_ALLOC_BUFS_IN_TXDP_LEN 4
/* The number of buffers to allocate */
#define       MC_CMD_EFTEST_SFFF_ALLOC_BUFS_IN_COUNT_OFST 8
#define       MC_CMD_EFTEST_SFFF_ALLOC_BUFS_IN_COUNT_LEN 4

/* MC_CMD_EFTEST_SFFF_ALLOC_BUFS_OUT msgresponse */
#define    MC_CMD_EFTEST_SFFF_ALLOC_BUFS_OUT_LEN 0

/* MC_CMD_EFTEST_SFFF_FREE_BUFS_IN msgrequest */
#define    MC_CMD_EFTEST_SFFF_FREE_BUFS_IN_LEN 12
/* Identifies the test */
#define       MC_CMD_EFTEST_SFFF_FREE_BUFS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SFFF_FREE_BUFS_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_SFFF_FREE_BUFS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SFFF_FREE_BUFS_IN_EFTEST_OP_LEN 1
/* Padding to align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SFFF_FREE_BUFS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SFFF_FREE_BUFS_IN_EFTEST_OP_RSVD_LEN 2
/* Target TXDP, 0 or 1 */
#define       MC_CMD_EFTEST_SFFF_FREE_BUFS_IN_TXDP_OFST 4
#define       MC_CMD_EFTEST_SFFF_FREE_BUFS_IN_TXDP_LEN 4
/* The number of buffers to free */
#define       MC_CMD_EFTEST_SFFF_FREE_BUFS_IN_COUNT_OFST 8
#define       MC_CMD_EFTEST_SFFF_FREE_BUFS_IN_COUNT_LEN 4

/* MC_CMD_EFTEST_SFFF_FREE_BUFS_OUT msgresponse */
#define    MC_CMD_EFTEST_SFFF_FREE_BUFS_OUT_LEN 0

/* MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN msgrequest */
#define    MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_LEN 20
/* Identifies the test */
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_EFTEST_OP_LEN 1
/* Padding to align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_EFTEST_OP_RSVD_LEN 2
/* Target TXDP, 0 or 1. */
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_TXDP_OFST 4
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_TXDP_LEN 4
/* The target port number. */
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_PORT_NUM_OFST 8
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_PORT_NUM_LEN 4
/* Various flags fields */
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_FLAGS_OFST 12
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_SEND_TO_MAC_OFST 12
#define        MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_SEND_TO_MAC_LBN 0
#define        MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_SEND_TO_MAC_WIDTH 1
#define        MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_SEND_TO_RX_OFST 12
#define        MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_SEND_TO_RX_LBN 1
#define        MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_SEND_TO_RX_WIDTH 1
/* The port ID associated with the v-adaptor which should contain this SFFF
 * destination.
 */
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_PORT_ID_OFST 16
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_IN_PORT_ID_LEN 4

/* MC_CMD_EFTEST_SFFF_ALLOC_DEST_OUT msgresponse */
#define    MC_CMD_EFTEST_SFFF_ALLOC_DEST_OUT_LEN 4
/* Identifies the SFFF destination number. This is used in the RX_QUEUE field
 * in RX filters with RX_DEST set to RX_DEST_TX0 or RX_DEST_TX1. It is also
 * used in the FREE_DEST operation.
 */
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_OUT_DEST_ID_OFST 0
#define       MC_CMD_EFTEST_SFFF_ALLOC_DEST_OUT_DEST_ID_LEN 4

/* MC_CMD_EFTEST_SFFF_FREE_DEST_IN msgrequest */
#define    MC_CMD_EFTEST_SFFF_FREE_DEST_IN_LEN 12
/* Identifies the test */
#define       MC_CMD_EFTEST_SFFF_FREE_DEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SFFF_FREE_DEST_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_SFFF_FREE_DEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SFFF_FREE_DEST_IN_EFTEST_OP_LEN 1
/* Padding to align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SFFF_FREE_DEST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SFFF_FREE_DEST_IN_EFTEST_OP_RSVD_LEN 2
/* Target TXDP, 0 or 1. */
#define       MC_CMD_EFTEST_SFFF_FREE_DEST_IN_TXDP_OFST 4
#define       MC_CMD_EFTEST_SFFF_FREE_DEST_IN_TXDP_LEN 4
/* The SFFF destination number returned by the ALLOC_DEST operation. */
#define       MC_CMD_EFTEST_SFFF_FREE_DEST_IN_DEST_ID_OFST 8
#define       MC_CMD_EFTEST_SFFF_FREE_DEST_IN_DEST_ID_LEN 4

/* MC_CMD_EFTEST_SFFF_FREE_DEST_OUT msgresponse */
#define    MC_CMD_EFTEST_SFFF_FREE_DEST_OUT_LEN 0

/* MC_CMD_EFTEST_OTP_NVRAM_IN msgrequest */
#define    MC_CMD_EFTEST_OTP_NVRAM_IN_LENMIN 12
#define    MC_CMD_EFTEST_OTP_NVRAM_IN_LENMAX 252
#define    MC_CMD_EFTEST_OTP_NVRAM_IN_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_OTP_NVRAM_IN_LEN(num) (12+4*(num))
#define    MC_CMD_EFTEST_OTP_NVRAM_IN_DATA_NUM(len) (((len)-12)/4)
/* identifies the test */
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_EFTEST_OP_LEN 1
/* enum: Read data as bytes from specified BIT address */
#define          MC_CMD_EFTEST_OTP_NVRAM_IN_READ_BYTES 0x0
/* enum: Write data provided, starting at BIT address specified */
#define          MC_CMD_EFTEST_OTP_NVRAM_IN_WRITE_BITS 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_EFTEST_OP_RSVD_LEN 2
/* Bit address of operation */
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_ADDR_OFST 4
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_ADDR_LEN 4
/* number of bytes to read or write */
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_COUNT_OFST 8
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_COUNT_LEN 4
/* data to write (for WRITE_BITS) */
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_DATA_OFST 12
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_DATA_LEN 4
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_DATA_MINNUM 0
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_DATA_MAXNUM 60
#define       MC_CMD_EFTEST_OTP_NVRAM_IN_DATA_MAXNUM_MCDI2 252

/* MC_CMD_EFTEST_OTP_NVRAM_OUT msgresponse */
#define    MC_CMD_EFTEST_OTP_NVRAM_OUT_LENMIN 0
#define    MC_CMD_EFTEST_OTP_NVRAM_OUT_LENMAX 252
#define    MC_CMD_EFTEST_OTP_NVRAM_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_OTP_NVRAM_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_OTP_NVRAM_OUT_DATA_NUM(len) (((len)-0)/4)
/* data read (for READ_BYTES) */
#define       MC_CMD_EFTEST_OTP_NVRAM_OUT_DATA_OFST 0
#define       MC_CMD_EFTEST_OTP_NVRAM_OUT_DATA_LEN 4
#define       MC_CMD_EFTEST_OTP_NVRAM_OUT_DATA_MINNUM 0
#define       MC_CMD_EFTEST_OTP_NVRAM_OUT_DATA_MAXNUM 63
#define       MC_CMD_EFTEST_OTP_NVRAM_OUT_DATA_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_XIP_IN msgrequest */
#define    MC_CMD_EFTEST_XIP_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_XIP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_XIP_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_XIP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_XIP_IN_EFTEST_OP_LEN 1
/* enum: Check we can run a small fragment of XIP code */
#define          MC_CMD_EFTEST_XIP_IN_XIP_TRIVIAL 0x0
/* enum: Check handling of jumps at the end of blocks */
#define          MC_CMD_EFTEST_XIP_IN_XIP_END_BLOCK_JUMP 0x1
/* enum: Check that running a small piece of code with correct CMAC and auth on
 * works
 */
#define          MC_CMD_EFTEST_XIP_IN_XIP_TRIVIAL_AUTHGOOD 0x2
/* enum: Check that running a small piece of code with incorrect CMAC and auth
 * on fails as expected
 */
#define          MC_CMD_EFTEST_XIP_IN_XIP_TRIVIAL_AUTHBAD 0x3
/* enum: Test CMAC calculation in DMA mode */
#define          MC_CMD_EFTEST_XIP_IN_DMA_CMAC_TEST 0x4
/* enum: Test CMAC calculation in FW mode */
#define          MC_CMD_EFTEST_XIP_IN_FW_CMAC_TEST 0x5
/* enum: Test CMAC calculation in DMA mode using NIST test vector rather than
 * CMAC calculated by our tools
 */
#define          MC_CMD_EFTEST_XIP_IN_DMA_NIST_CMAC_TEST 0x6
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_XIP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_XIP_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_XIP_DMA_CMAC_IN msgrequest */
#define    MC_CMD_EFTEST_XIP_DMA_CMAC_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_XIP_DMA_CMAC_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_XIP_DMA_CMAC_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_XIP_DMA_CMAC_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_XIP_DMA_CMAC_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_XIP_DMA_CMAC_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_XIP_DMA_CMAC_IN_EFTEST_OP_RSVD_LEN 2
/* Key length to use */
#define       MC_CMD_EFTEST_XIP_DMA_CMAC_IN_KEYLEN_OFST 4
#define       MC_CMD_EFTEST_XIP_DMA_CMAC_IN_KEYLEN_LEN 4
/* size of data to CMAC */
#define       MC_CMD_EFTEST_XIP_DMA_CMAC_IN_BLOCKSIZE_OFST 8
#define       MC_CMD_EFTEST_XIP_DMA_CMAC_IN_BLOCKSIZE_LEN 4

/* MC_CMD_EFTEST_XIP_OUT msgresponse */
#define    MC_CMD_EFTEST_XIP_OUT_LEN 0

/* MC_CMD_EFTEST_VI_ALLOC_IN msgrequest */
#define    MC_CMD_EFTEST_VI_ALLOC_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_VI_ALLOC_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_VI_ALLOC_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_VI_ALLOC_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_VI_ALLOC_IN_EFTEST_OP_LEN 1
/* enum: Configure VI allocation */
#define          MC_CMD_EFTEST_VI_ALLOC_IN_VI_ALLOC_CONFIGURE 0x0
/* enum: Restore VI allocation */
#define          MC_CMD_EFTEST_VI_ALLOC_IN_VI_ALLOC_RESTORE 0x1
/* align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_VI_ALLOC_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_VI_ALLOC_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN msgrequest */
#define    MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_LEN 20
/* identifies the test */
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_EFTEST_OP_LEN 1
/* enum: Configure VI allocation */
#define          MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_VI_ALLOC_CONFIGURE 0x0
/* enum: Restore VI allocation */
#define          MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_VI_ALLOC_RESTORE 0x1
/* align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_EFTEST_OP_RSVD_LEN 2
/* The port number to modify. */
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_PORT_NUM_OFST 4
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_PORT_NUM_LEN 4
/* The new base VI number for the port. */
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_VI_BASE_OFST 8
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_VI_BASE_LEN 4
/* The number of VIs associated with the port. */
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_VI_COUNT_OFST 12
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_VI_COUNT_LEN 4
/* The shift applied to VI indexes. */
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_VI_SHIFT_OFST 16
#define       MC_CMD_EFTEST_VI_ALLOC_CONFIGURE_IN_VI_SHIFT_LEN 4

/* MC_CMD_EFTEST_VI_ALLOC_RESTORE_IN msgrequest */
#define    MC_CMD_EFTEST_VI_ALLOC_RESTORE_IN_LEN 8
/* The port number to restore. Set to 0xffffffff for all ports. */
#define       MC_CMD_EFTEST_VI_ALLOC_RESTORE_IN_PORT_NUM_OFST 4
#define       MC_CMD_EFTEST_VI_ALLOC_RESTORE_IN_PORT_NUM_LEN 4

/* MC_CMD_EFTEST_VI_ALLOC_OUT msgresponse */
#define    MC_CMD_EFTEST_VI_ALLOC_OUT_LEN 0

/* MC_CMD_EFTEST_CCOM_IN msgrequest */
#define    MC_CMD_EFTEST_CCOM_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_CCOM_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CCOM_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_CCOM_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CCOM_IN_EFTEST_OP_LEN 1
/* enum: Walking ones test across all CCOM outputs */
#define          MC_CMD_EFTEST_CCOM_IN_CCOM_MANUAL 0x0

/* MC_CMD_EFTEST_CCOM_OUT msgresponse */
#define    MC_CMD_EFTEST_CCOM_OUT_LEN 0

/* MC_CMD_EFTEST_EVB msgrequest */
#define    MC_CMD_EFTEST_EVB_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_EVB_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EVB_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EVB_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EVB_EFTEST_OP_LEN 1
/* enum: Attempt to destroy everything downstream of an evb port, then unassign
 * it
 */
#define          MC_CMD_EFTEST_EVB_EVB_PORT_RESET 0x0
/* enum: As per EVB_PORT_RESET, but each free/unassign is performed as the
 * owner of the object in question
 */
#define          MC_CMD_EFTEST_EVB_EVB_PORT_RESET_AS_OWNER 0x1
/* enum: Create the default vSwitch on a pport */
#define          MC_CMD_EFTEST_EVB_EVB_PORT_CREATE_DEFAULT_VSWITCH 0x2
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_EVB_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EVB_EFTEST_OP_RSVD_LEN 2
/* The port ID associated to be reset */
#define       MC_CMD_EFTEST_EVB_PORT_ID_OFST 4
#define       MC_CMD_EFTEST_EVB_PORT_ID_LEN 4

/* MC_CMD_EFTEST_EVB_OUT msgresponse */
#define    MC_CMD_EFTEST_EVB_OUT_LEN 0

/* MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN msgrequest */
#define    MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN_EFTEST_OP_LEN 1
/* enum: Enable all VFIFOs on network egress port interface. */
#define          MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN_XON 0x0
/* enum: Disable all VFIFOs on network egress port interface. */
#define          MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN_XOFF 0x1
/* enum: Return all VFIFOs on network egress port interface to normal
 * operation.
 */
#define          MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN_NORMAL 0x2
/* align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN_EFTEST_OP_RSVD_LEN 2
/* The external port number of network egress port interface to modify. */
#define       MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN_PORT_NUM_OFST 4
#define       MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_IN_PORT_NUM_LEN 4

/* MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_OUT msgresponse */
#define    MC_CMD_EFTEST_EF100_NET_EPI_FLOW_CTL_OUT_LEN 0

/* MC_CMD_EFTEST_BUG41963_IN msgrequest */
#define    MC_CMD_EFTEST_BUG41963_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_BUG41963_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_BUG41963_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_BUG41963_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_BUG41963_IN_EFTEST_OP_LEN 1
/* enum: Run the directed test */
#define          MC_CMD_EFTEST_BUG41963_IN_OP_RUN 0x0
/* align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_BUG41963_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_BUG41963_IN_EFTEST_OP_RSVD_LEN 2
/* Flags to control which operations to perform */
#define       MC_CMD_EFTEST_BUG41963_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_BUG41963_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_BUG41963_IN_IRQ_SCREAM_OFST 4
#define        MC_CMD_EFTEST_BUG41963_IN_IRQ_SCREAM_LBN 0
#define        MC_CMD_EFTEST_BUG41963_IN_IRQ_SCREAM_WIDTH 1
#define        MC_CMD_EFTEST_BUG41963_IN_IRQ_DISABLE_OFST 4
#define        MC_CMD_EFTEST_BUG41963_IN_IRQ_DISABLE_LBN 1
#define        MC_CMD_EFTEST_BUG41963_IN_IRQ_DISABLE_WIDTH 1
#define        MC_CMD_EFTEST_BUG41963_IN_WDOG_DISABLE_OFST 4
#define        MC_CMD_EFTEST_BUG41963_IN_WDOG_DISABLE_LBN 2
#define        MC_CMD_EFTEST_BUG41963_IN_WDOG_DISABLE_WIDTH 1
#define        MC_CMD_EFTEST_BUG41963_IN_LOG_C0_EPC_OFST 4
#define        MC_CMD_EFTEST_BUG41963_IN_LOG_C0_EPC_LBN 3
#define        MC_CMD_EFTEST_BUG41963_IN_LOG_C0_EPC_WIDTH 1
#define        MC_CMD_EFTEST_BUG41963_IN_SPIN_MODE_OFST 4
#define        MC_CMD_EFTEST_BUG41963_IN_SPIN_MODE_LBN 8
#define        MC_CMD_EFTEST_BUG41963_IN_SPIN_MODE_WIDTH 8

/* MC_CMD_EFTEST_BUG41963_OUT msgresponse */
#define    MC_CMD_EFTEST_BUG41963_OUT_LEN 0

/* MC_CMD_EFTEST_HWPKTGEN_INIT_IN msgrequest */
#define    MC_CMD_EFTEST_HWPKTGEN_INIT_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_HWPKTGEN_INIT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_HWPKTGEN_INIT_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_HWPKTGEN_INIT_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_HWPKTGEN_INIT_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_HWPKTGEN_INIT_IN_INIT 0x0 /* enum */
/* align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_HWPKTGEN_INIT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_HWPKTGEN_INIT_IN_EFTEST_OP_RSVD_LEN 2
/* Generator instance to use */
#define       MC_CMD_EFTEST_HWPKTGEN_INIT_IN_ID_OFST 4
#define       MC_CMD_EFTEST_HWPKTGEN_INIT_IN_ID_LEN 4
/* Number of bytes to clear the control vectors for */
#define       MC_CMD_EFTEST_HWPKTGEN_INIT_IN_DATA_SIZE_OFST 8
#define       MC_CMD_EFTEST_HWPKTGEN_INIT_IN_DATA_SIZE_LEN 4

/* MC_CMD_EFTEST_HWPKTGEN_INIT_OUT msgresponse */
#define    MC_CMD_EFTEST_HWPKTGEN_INIT_OUT_LEN 0

/* MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN msgrequest */
#define    MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_LEN 20
/* identifies the test */
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_CREATE_PACKET 0x1 /* enum */
/* align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_EFTEST_OP_RSVD_LEN 2
/* Generator instance to use */
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_ID_OFST 4
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_ID_LEN 4
/* Byte offset of start of packet. Must be multiple of 16/32 for 10G/40G. */
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_OFFSET_OFST 8
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_OFFSET_LEN 4
/* Length of packet in bytes */
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_LENGTH_OFST 12
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_LENGTH_LEN 4
/* Error flags for packet */
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_ERRORS_OFST 16
#define       MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_IN_ERRORS_LEN 4

/* MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_OUT msgresponse */
#define    MC_CMD_EFTEST_HWPKTGEN_CREATE_PACKET_OUT_LEN 0

/* MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN msgrequest */
#define    MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_LEN 144
/* identifies the test */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_EDIT_PACKET 0x2 /* enum */
/* align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_EFTEST_OP_RSVD_LEN 2
/* Generator instance to use */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_ID_OFST 4
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_ID_LEN 4
/* Byte offset of start of edit. Must be multiple of 4 */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_OFFSET_OFST 8
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_OFFSET_LEN 4
/* Length of edit in bytes (max 128). Must be a multiple of 4 */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_LENGTH_OFST 12
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_LENGTH_LEN 4
/* New packet data */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_DATA_OFST 16
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_IN_DATA_LEN 128

/* MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_OUT msgresponse */
#define    MC_CMD_EFTEST_HWPKTGEN_EDIT_PACKET_OUT_LEN 0

/* MC_CMD_EFTEST_HWPKTGEN_START_IN msgrequest */
#define    MC_CMD_EFTEST_HWPKTGEN_START_IN_LEN 20
/* identifies the test */
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_HWPKTGEN_START_IN_START 0x3 /* enum */
/* align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_EFTEST_OP_RSVD_LEN 2
/* Generator instance to use */
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_ID_OFST 4
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_ID_LEN 4
/* Number of bytes of data to include in loop. Must be multiple of 16/32 for
 * 10G/40G.
 */
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_DATA_SIZE_OFST 8
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_DATA_SIZE_LEN 4
/* Number of times to loop. */
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_FRAME_COUNT_OFST 12
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_FRAME_COUNT_LEN 4
/* Data injection rate (0=1x, 1=1/2x, 2=1/4x switch clock) */
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_SAMPLING_RATE_OFST 16
#define       MC_CMD_EFTEST_HWPKTGEN_START_IN_SAMPLING_RATE_LEN 4

/* MC_CMD_EFTEST_HWPKTGEN_START_OUT msgresponse */
#define    MC_CMD_EFTEST_HWPKTGEN_START_OUT_LEN 0

/* MC_CMD_EFTEST_HWPKTGEN_POLL_IN msgrequest */
#define    MC_CMD_EFTEST_HWPKTGEN_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_HWPKTGEN_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_HWPKTGEN_POLL_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_HWPKTGEN_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_HWPKTGEN_POLL_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_HWPKTGEN_POLL_IN_POLL 0x4 /* enum */
/* align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_HWPKTGEN_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_HWPKTGEN_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* Generator instance to use */
#define       MC_CMD_EFTEST_HWPKTGEN_POLL_IN_ID_OFST 4
#define       MC_CMD_EFTEST_HWPKTGEN_POLL_IN_ID_LEN 4

/* MC_CMD_EFTEST_HWPKTGEN_POLL_OUT msgresponse */
#define    MC_CMD_EFTEST_HWPKTGEN_POLL_OUT_LEN 4
/* Number of times left to loop */
#define       MC_CMD_EFTEST_HWPKTGEN_POLL_OUT_REMAINING_COUNT_OFST 0
#define       MC_CMD_EFTEST_HWPKTGEN_POLL_OUT_REMAINING_COUNT_LEN 4

/* MC_CMD_EFTEST_HWPKTGEN_STOP_IN msgrequest */
#define    MC_CMD_EFTEST_HWPKTGEN_STOP_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_HWPKTGEN_STOP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_HWPKTGEN_STOP_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_HWPKTGEN_STOP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_HWPKTGEN_STOP_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_HWPKTGEN_STOP_IN_STOP 0x5 /* enum */
/* align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_HWPKTGEN_STOP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_HWPKTGEN_STOP_IN_EFTEST_OP_RSVD_LEN 2
/* Generator instance to use */
#define       MC_CMD_EFTEST_HWPKTGEN_STOP_IN_ID_OFST 4
#define       MC_CMD_EFTEST_HWPKTGEN_STOP_IN_ID_LEN 4

/* MC_CMD_EFTEST_HWPKTGEN_STOP_OUT msgresponse */
#define    MC_CMD_EFTEST_HWPKTGEN_STOP_OUT_LEN 0

/* MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN msgrequest */
#define    MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_LEN 20
/* identifies the test */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_EDIT_CONTROL 0x6 /* enum */
/* align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_EFTEST_OP_RSVD_LEN 2
/* Generator instance to use */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_ID_OFST 4
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_ID_LEN 4
/* First control word offset */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_OFFSET_OFST 8
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_OFFSET_LEN 4
/* Number of words to edit */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_LENGTH_OFST 12
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_LENGTH_LEN 4
/* Word value to set */
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_VALUE_OFST 16
#define       MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_IN_VALUE_LEN 4

/* MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_OUT msgresponse */
#define    MC_CMD_EFTEST_HWPKTGEN_EDIT_CONTROL_OUT_LEN 0

/* MC_CMD_EFTEST_JTAG_MBIST_IN msgrequest */
#define    MC_CMD_EFTEST_JTAG_MBIST_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_JTAG_MBIST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_JTAG_MBIST_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_JTAG_MBIST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_JTAG_MBIST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_JTAG_MBIST_IN_MBIST 0x0 /* enum */

/* MC_CMD_EFTEST_JTAG_MBIST_OUT msgresponse */
#define    MC_CMD_EFTEST_JTAG_MBIST_OUT_LEN 4
/* Test result (0 = success) */
#define       MC_CMD_EFTEST_JTAG_MBIST_OUT_RESULT_OFST 0
#define       MC_CMD_EFTEST_JTAG_MBIST_OUT_RESULT_LEN 4

/* MC_CMD_EFTEST_JTAG_TAP_IN msgrequest */
#define    MC_CMD_EFTEST_JTAG_TAP_IN_LEN 2
/* identifies the test */
#define       MC_CMD_EFTEST_JTAG_TAP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_JTAG_TAP_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_JTAG_TAP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_JTAG_TAP_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_JTAG_TAP_IN_TAP 0x1 /* enum */

/* MC_CMD_EFTEST_JTAG_TAP_OUT msgresponse */
#define    MC_CMD_EFTEST_JTAG_TAP_OUT_LEN 8
/* Test result (0 = success) */
#define       MC_CMD_EFTEST_JTAG_TAP_OUT_RESULT_OFST 0
#define       MC_CMD_EFTEST_JTAG_TAP_OUT_RESULT_LEN 4
/* Instruction tapped out */
#define       MC_CMD_EFTEST_JTAG_TAP_OUT_VALUE_OFST 4
#define       MC_CMD_EFTEST_JTAG_TAP_OUT_VALUE_LEN 4

/* MC_CMD_EFTEST_PACER_IN msgrequest */
#define    MC_CMD_EFTEST_PACER_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_PACER_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PACER_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PACER_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PACER_IN_EFTEST_OP_LEN 1
/* enum: Set and/or get the pacer parameters */
#define          MC_CMD_EFTEST_PACER_IN_ADJUST_PARAMS 0x0
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PACER_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PACER_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PACER_OUT msgresponse */
#define    MC_CMD_EFTEST_PACER_OUT_LEN 0

/* MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN msgrequest */
#define    MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_LEN 24
/* identifies the test */
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_EFTEST_ID_LEN 1
/* Test-specific operation */
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_EFTEST_OP_RSVD_LEN 2
/* The TXDP number of the pacer to adjust */
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_TXDP_NUM_OFST 4
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_TXDP_NUM_LEN 4
/* Flags to control which operations to perform. */
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_FLAGS_OFST 8
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_FLAG_SET_ALERT_MASK_DELAY_OFST 8
#define        MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_FLAG_SET_ALERT_MASK_DELAY_LBN 0
#define        MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_FLAG_SET_ALERT_MASK_DELAY_WIDTH 1
#define        MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_FLAG_SET_ALERT_MASK_THRESHOLD_OFST 8
#define        MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_FLAG_SET_ALERT_MASK_THRESHOLD_LBN 1
#define        MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_FLAG_SET_ALERT_MASK_THRESHOLD_WIDTH 1
#define        MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_FLAG_SET_SNOOPER_THRESHOLD_OFST 8
#define        MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_FLAG_SET_SNOOPER_THRESHOLD_LBN 2
#define        MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_FLAG_SET_SNOOPER_THRESHOLD_WIDTH 1
/* The new mask delay value to use. See SF-112428-TC for details. */
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_ALERT_MASK_DELAY_OFST 12
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_ALERT_MASK_DELAY_LEN 4
/* The new mask threshold value to use. See SF-112428-TC for details. */
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_ALERT_MASK_THRESHOLD_OFST 16
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_ALERT_MASK_THRESHOLD_LEN 4
/* The new snoop threshold value to use. See SF-112428-TC for details. */
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_SNOOPER_THRESHOLD_OFST 20
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_IN_SNOOPER_THRESHOLD_LEN 4

/* MC_CMD_EFTEST_PACER_ADJUST_PARAMS_OUT msgresponse */
#define    MC_CMD_EFTEST_PACER_ADJUST_PARAMS_OUT_LEN 24
/* The old mask delay value in use. See SF-112428-TC for details. */
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_OUT_ALERT_MASK_DELAY_OFST 12
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_OUT_ALERT_MASK_DELAY_LEN 4
/* The old mask threshold value in use. See SF-112428-TC for details. */
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_OUT_ALERT_MASK_THRESHOLD_OFST 16
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_OUT_ALERT_MASK_THRESHOLD_LEN 4
/* The old snoop threshold value in use. See SF-112428-TC for details. */
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_OUT_SNOOPER_THRESHOLD_OFST 20
#define       MC_CMD_EFTEST_PACER_ADJUST_PARAMS_OUT_SNOOPER_THRESHOLD_LEN 4

/* MC_CMD_EFTEST_CHECK_CLOCKS_IN msgrequest */
#define    MC_CMD_EFTEST_CHECK_CLOCKS_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_CHECK_CLOCKS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CHECK_CLOCKS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CHECK_CLOCKS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CHECK_CLOCKS_IN_EFTEST_OP_LEN 1
/* enum: run the basic test */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_IN_CHECK_CLOCKS 0x0
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_CHECK_CLOCKS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CHECK_CLOCKS_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_CHECK_CLOCKS_OUT msgresponse */
#define    MC_CMD_EFTEST_CHECK_CLOCKS_OUT_LENMIN 16
#define    MC_CMD_EFTEST_CHECK_CLOCKS_OUT_LENMAX 240
#define    MC_CMD_EFTEST_CHECK_CLOCKS_OUT_LENMAX_MCDI2 1008
#define    MC_CMD_EFTEST_CHECK_CLOCKS_OUT_LEN(num) (0+16*(num))
#define    MC_CMD_EFTEST_CHECK_CLOCKS_OUT_DATA_NUM(len) (((len)-0)/16)
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_DATA_OFST 0
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_DATA_LEN 16
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_DATA_MINNUM 1
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_DATA_MAXNUM 15
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_DATA_MAXNUM_MCDI2 63
/* The clock we're testing */
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_SOURCE_ID_OFST 0
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_SOURCE_ID_LEN 4
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_XTAL_20MHZ 0x0 /* enum */
/* enum: 10GHz / 100 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_100MHZ 0x20
/* enum: 10GHz / 30 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_333MHZ 0x21
/* enum: 10GHz / 26 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_384MHZ 0x22
/* enum: 10GHz / 24 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_417MHZ 0x23
/* enum: 10GHz / 22 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_454MHZ 0x24
/* enum: 10GHz / 20 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_500MHZ 0x25
/* enum: 10GHz / 19 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_526MHZ 0x26
/* enum: 10GHz / 18 (Medford A0/A1 only) */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_555MHZ 0x27
/* enum: 10GHz / 17 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_588MHZ 0x28
/* enum: 10GHz / 16 (Medford A0/A1 only) */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_625MHZ 0x29
/* enum: 10GHz / 15 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_666MHZ 0x2a
/* enum: 10GHz / 14 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_714MHZ 0x2b
/* enum: 10GHz / 13.5 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_740MHZ 0x2c
/* enum: 10GHz / 13 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_769MHZ 0x2d
/* enum: 10GHz / 12.5 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_800MHZ 0x2e
/* enum: 10GHz / 12 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_833MHZ 0x2f
/* enum: 10GHz / 11.5 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_869MHZ 0x30
/* enum: 10GHz / 9 (Medford A2 only) */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_1111MHZ 0x31
/* enum: 10GHz / 8 (Medford A2 only) */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_FIXED_1250MHZ 0x32
/* enum: 10GHz / 30 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_333MHZ 0x40
/* enum: 10GHz / 16 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_625MHZ 0x41
/* enum: 10GHz / 15 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_666MHZ 0x42
/* enum: 10GHz / 14 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_714MHZ 0x43
/* enum: 10GHz / 13.5 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_740MHZ 0x44
/* enum: 10GHz / 13 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_769MHZ 0x45
/* enum: 10GHz / 12.5 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_800MHZ 0x46
/* enum: 10GHz / 12 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_833MHZ 0x47
/* enum: 10GHz / 11.5 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_869MHZ 0x48
/* enum: 10GHz / 11 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_909MHZ 0x49
/* enum: 10GHz / 10.5 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_952MHZ 0x4a
/* enum: 10GHz / 10 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_1000MHZ 0x4b
/* enum: 10GHz / 9.5 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_1052MHZ 0x4c
/* enum: 10GHz / 9 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_1111MHZ 0x4d
/* enum: 10GHz / 8.5 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_1176MHZ 0x4e
/* enum: 10GHz / 8 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_1250MHZ 0x4f
/* enum: 10GHz / 7.5 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_1333MHZ 0x50
/* enum: 10GHz / 7 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_1428MHZ 0x51
/* enum: 10GHz / 6.5 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_1538MHZ 0x52
/* enum: 10GHz / 6 */
#define          MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEDFORD_CCOM_CPUDIV_1666MHZ 0x53
/* The clock we used as an unimpeachable reference for our measurement. IDs are
 * per SOURCE_ID.
 */
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_REFERENCE_ID_OFST 4
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_REFERENCE_ID_LEN 4
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_EXPECTED_FREQUENCY_HZ_OFST 8
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_EXPECTED_FREQUENCY_HZ_LEN 4
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEASURED_FREQUENCY_HZ_OFST 12
#define       MC_CMD_EFTEST_CHECK_CLOCKS_OUT_MEASURED_FREQUENCY_HZ_LEN 4

/* MC_CMD_EFTEST_CTPIO_IN msgrequest */
#define    MC_CMD_EFTEST_CTPIO_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_CTPIO_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CTPIO_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CTPIO_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CTPIO_IN_EFTEST_OP_LEN 1
/* enum: Fetch CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_IN_GET_STATS 0x0
/* enum: Fetch and clear CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_IN_GET_STATS_CLEAR 0x1
/* enum: Set the VI to CTPIO stats bucket mapping for 1 or more VIs */
#define          MC_CMD_EFTEST_CTPIO_IN_MAP_VI_STATS 0x2
/* enum: Set the timeout parameters of CTPIO module */
#define          MC_CMD_EFTEST_CTPIO_IN_SET_TIMEOUT_PARAMS 0x3
/* enum: Set the parameters relating to underrun prediction */
#define          MC_CMD_EFTEST_CTPIO_IN_SET_UNDERRUN_PARAMS 0x4
/* enum: Set the VI window mode. Use one of TLV_BIU_VI_WINDOW_MODE_8K,16K,64K.
 * Note that this has no effect until the next host reboot.
 */
#define          MC_CMD_EFTEST_CTPIO_IN_SET_VI_WINDOW_MODE 0x5
/* enum: Get the hardware state for the specified VI */
#define          MC_CMD_EFTEST_CTPIO_IN_GET_VI_STATE 0x6
/* enum: Get the default values corresponding to SET_TIMEOUT_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_IN_GET_TIMEOUT_DEFAULTS 0x7
/* enum: Get the default values corresponding to SET_UNDERRUN_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_IN_GET_UNDERRUN_DEFAULTS 0x8
/* enum: Enable/disable user threshold for the specified port */
#define          MC_CMD_EFTEST_CTPIO_IN_SET_USER_THRESHOLD 0x9
/* enum: Restore default parameters for timeout, underrun and user threshold
 * and transfer control of cut-through settings from snapper back to firmware
 */
#define          MC_CMD_EFTEST_CTPIO_IN_RESTORE_DEFAULT_PARAMS 0xa
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_CTPIO_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CTPIO_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_CTPIO_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_CTPIO_STATS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_CTPIO_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CTPIO_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CTPIO_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CTPIO_STATS_IN_EFTEST_OP_LEN 1
/* enum: Fetch CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_STATS_IN_GET_STATS 0x0
/* enum: Fetch and clear CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_STATS_IN_GET_STATS_CLEAR 0x1
/* enum: Set the VI to CTPIO stats bucket mapping for 1 or more VIs */
#define          MC_CMD_EFTEST_CTPIO_STATS_IN_MAP_VI_STATS 0x2
/* enum: Set the timeout parameters of CTPIO module */
#define          MC_CMD_EFTEST_CTPIO_STATS_IN_SET_TIMEOUT_PARAMS 0x3
/* enum: Set the parameters relating to underrun prediction */
#define          MC_CMD_EFTEST_CTPIO_STATS_IN_SET_UNDERRUN_PARAMS 0x4
/* enum: Set the VI window mode. Use one of TLV_BIU_VI_WINDOW_MODE_8K,16K,64K.
 * Note that this has no effect until the next host reboot.
 */
#define          MC_CMD_EFTEST_CTPIO_STATS_IN_SET_VI_WINDOW_MODE 0x5
/* enum: Get the hardware state for the specified VI */
#define          MC_CMD_EFTEST_CTPIO_STATS_IN_GET_VI_STATE 0x6
/* enum: Get the default values corresponding to SET_TIMEOUT_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_STATS_IN_GET_TIMEOUT_DEFAULTS 0x7
/* enum: Get the default values corresponding to SET_UNDERRUN_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_STATS_IN_GET_UNDERRUN_DEFAULTS 0x8
/* enum: Enable/disable user threshold for the specified port */
#define          MC_CMD_EFTEST_CTPIO_STATS_IN_SET_USER_THRESHOLD 0x9
/* enum: Restore default parameters for timeout, underrun and user threshold
 * and transfer control of cut-through settings from snapper back to firmware
 */
#define          MC_CMD_EFTEST_CTPIO_STATS_IN_RESTORE_DEFAULT_PARAMS 0xa
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_CTPIO_STATS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CTPIO_STATS_IN_EFTEST_OP_RSVD_LEN 2
/* Bitmap of buckets to which the request applies */
#define       MC_CMD_EFTEST_CTPIO_STATS_IN_BUCKETS_OFST 4
#define       MC_CMD_EFTEST_CTPIO_STATS_IN_BUCKETS_LEN 4

/* MC_CMD_EFTEST_CTPIO_MAP_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_LENMIN 8
#define    MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_LENMAX 252
#define    MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_LEN(num) (8+4*(num))
#define    MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_MAPPING_NUM(len) (((len)-8)/4)
/* identifies the test */
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_EFTEST_OP_LEN 1
/*            Enum values, see field(s): */
/*               MC_CMD_EFTEST_CTPIO_IN/EFTEST_OP */
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_EFTEST_OP_RSVD_LEN 2
/* the number of VIs to map */
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_NUM_VIS_OFST 4
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_NUM_VIS_LEN 4
/* VI to bucket mapping, layed out as CTPIO_STATS_MAP */
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_MAPPING_OFST 8
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_MAPPING_LEN 4
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_MAPPING_MINNUM 0
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_MAPPING_MAXNUM 61
#define       MC_CMD_EFTEST_CTPIO_MAP_STATS_IN_MAPPING_MAXNUM_MCDI2 253

/* MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN msgrequest */
#define    MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_LEN 18
/* identifies the test */
#define       MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_EFTEST_OP_LEN 1
/* enum: Fetch CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_GET_STATS 0x0
/* enum: Fetch and clear CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_GET_STATS_CLEAR 0x1
/* enum: Set the VI to CTPIO stats bucket mapping for 1 or more VIs */
#define          MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_MAP_VI_STATS 0x2
/* enum: Set the timeout parameters of CTPIO module */
#define          MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_SET_TIMEOUT_PARAMS 0x3
/* enum: Set the parameters relating to underrun prediction */
#define          MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_SET_UNDERRUN_PARAMS 0x4
/* enum: Set the VI window mode. Use one of TLV_BIU_VI_WINDOW_MODE_8K,16K,64K.
 * Note that this has no effect until the next host reboot.
 */
#define          MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_SET_VI_WINDOW_MODE 0x5
/* enum: Get the hardware state for the specified VI */
#define          MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_GET_VI_STATE 0x6
/* enum: Get the default values corresponding to SET_TIMEOUT_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_GET_TIMEOUT_DEFAULTS 0x7
/* enum: Get the default values corresponding to SET_UNDERRUN_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_GET_UNDERRUN_DEFAULTS 0x8
/* enum: Enable/disable user threshold for the specified port */
#define          MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_SET_USER_THRESHOLD 0x9
/* enum: Restore default parameters for timeout, underrun and user threshold
 * and transfer control of cut-through settings from snapper back to firmware
 */
#define          MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_RESTORE_DEFAULT_PARAMS 0xa
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_EFTEST_OP_RSVD_LEN 2
/* The port number for which to set TIMEOUT_DISABLE */
#define       MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_PORTNUM_OFST 4
#define       MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_PORTNUM_LEN 4
/* Control flags (see below) */
#define       MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_FLAGS_OFST 8
#define       MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_TIMEOUT_DISABLE_OFST 8
#define        MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_TIMEOUT_DISABLE_LBN 0
#define        MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_TIMEOUT_DISABLE_WIDTH 1
/* The timeout value in clk_sys ticks. Note that this is GLOBAL rather than
 * per-port.
 */
#define       MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_TIMEOUT_VAL_OFST 16
#define       MC_CMD_EFTEST_CTPIO_SET_TIMEOUT_PARAMS_IN_TIMEOUT_VAL_LEN 2

/* MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN msgrequest */
#define    MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_LEN 25
/* identifies the test */
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_EFTEST_OP_LEN 1
/* enum: Fetch CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_GET_STATS 0x0
/* enum: Fetch and clear CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_GET_STATS_CLEAR 0x1
/* enum: Set the VI to CTPIO stats bucket mapping for 1 or more VIs */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_MAP_VI_STATS 0x2
/* enum: Set the timeout parameters of CTPIO module */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_SET_TIMEOUT_PARAMS 0x3
/* enum: Set the parameters relating to underrun prediction */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_SET_UNDERRUN_PARAMS 0x4
/* enum: Set the VI window mode. Use one of TLV_BIU_VI_WINDOW_MODE_8K,16K,64K.
 * Note that this has no effect until the next host reboot.
 */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_SET_VI_WINDOW_MODE 0x5
/* enum: Get the hardware state for the specified VI */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_GET_VI_STATE 0x6
/* enum: Get the default values corresponding to SET_TIMEOUT_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_GET_TIMEOUT_DEFAULTS 0x7
/* enum: Get the default values corresponding to SET_UNDERRUN_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_GET_UNDERRUN_DEFAULTS 0x8
/* enum: Enable/disable user threshold for the specified port */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_SET_USER_THRESHOLD 0x9
/* enum: Restore default parameters for timeout, underrun and user threshold
 * and transfer control of cut-through settings from snapper back to firmware
 */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_RESTORE_DEFAULT_PARAMS 0xa
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_EFTEST_OP_RSVD_LEN 2
/* The port number for which to set the per-port parameters */
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_PORTNUM_OFST 4
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_PORTNUM_LEN 4
/* Port speed */
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_PORTSPEED_OFST 8
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_PORTSPEED_LEN 1
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_SPEED_1G 0x0 /* enum */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_SPEED_10G 0x1 /* enum */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_SPEED_25G 0x2 /* enum */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_SPEED_40G 0x3 /* enum */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_SPEED_50G 0x4 /* enum */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_SPEED_100G 0x5 /* enum */
/* enum: retain existing setting */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_SPEED_UNCHANGED 0xff
/* Control flags (see below) */
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_FLAGS_OFST 16
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_UNDERRUN_DIS_OFST 16
#define        MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_UNDERRUN_DIS_LBN 0
#define        MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_UNDERRUN_DIS_WIDTH 1
#define        MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_C1_DIS_OFST 16
#define        MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_C1_DIS_LBN 1
#define        MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_C1_DIS_WIDTH 1
#define        MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_C2_DIS_OFST 16
#define        MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_C2_DIS_LBN 2
#define        MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_C2_DIS_WIDTH 1
/* Value of C2 in units of 32 bytes */
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_C2_VALUE_OFST 20
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_C2_VALUE_LEN 1
/* PCIe data rate. Note that this is GLOBAL rather than per-port. */
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_PCIE_RATE_OFST 24
#define       MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_PCIE_RATE_LEN 1
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_8Gbps 0x0 /* enum */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_16Gbps 0x1 /* enum */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_32Gbps 0x2 /* enum */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_64Gbps 0x3 /* enum */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_128Gbps 0x4 /* enum */
/* enum: retain existing setting */
#define          MC_CMD_EFTEST_CTPIO_SET_UNDERRUN_PARAMS_IN_RATE_UNCHANGED 0xff

/* MC_CMD_EFTEST_CTPIO_SET_VI_WINDOW_MODE_IN msgrequest */
#define    MC_CMD_EFTEST_CTPIO_SET_VI_WINDOW_MODE_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_CTPIO_SET_VI_WINDOW_MODE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CTPIO_SET_VI_WINDOW_MODE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CTPIO_SET_VI_WINDOW_MODE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CTPIO_SET_VI_WINDOW_MODE_IN_EFTEST_OP_LEN 1
/* VI window mode to apply. Use one of TLV_BIU_VI_WINDOW_MODE_8K,16K,64K. */
#define       MC_CMD_EFTEST_CTPIO_SET_VI_WINDOW_MODE_IN_MODE_OFST 4
#define       MC_CMD_EFTEST_CTPIO_SET_VI_WINDOW_MODE_IN_MODE_LEN 4

/* MC_CMD_EFTEST_CTPIO_GET_VI_STATE_IN msgrequest */
#define    MC_CMD_EFTEST_CTPIO_GET_VI_STATE_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_IN_EFTEST_OP_RSVD_LEN 2
/* The absolute VI number */
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_IN_VI_NUM_OFST 4
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_IN_VI_NUM_LEN 4

/* MC_CMD_EFTEST_CTPIO_SET_USER_THRESHOLD_IN msgrequest */
#define    MC_CMD_EFTEST_CTPIO_SET_USER_THRESHOLD_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_CTPIO_SET_USER_THRESHOLD_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CTPIO_SET_USER_THRESHOLD_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CTPIO_SET_USER_THRESHOLD_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CTPIO_SET_USER_THRESHOLD_IN_EFTEST_OP_LEN 1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_CTPIO_SET_USER_THRESHOLD_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CTPIO_SET_USER_THRESHOLD_IN_EFTEST_OP_RSVD_LEN 2
/* The internal port number */
#define       MC_CMD_EFTEST_CTPIO_SET_USER_THRESHOLD_IN_PORT_OFST 4
#define       MC_CMD_EFTEST_CTPIO_SET_USER_THRESHOLD_IN_PORT_LEN 4
/* Set to 1 to enable, 0 to disable */
#define       MC_CMD_EFTEST_CTPIO_SET_USER_THRESHOLD_IN_ENABLE_OFST 8
#define       MC_CMD_EFTEST_CTPIO_SET_USER_THRESHOLD_IN_ENABLE_LEN 4

/* MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN msgrequest */
#define    MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_EFTEST_OP_LEN 1
/* enum: Fetch CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_GET_STATS 0x0
/* enum: Fetch and clear CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_GET_STATS_CLEAR 0x1
/* enum: Set the VI to CTPIO stats bucket mapping for 1 or more VIs */
#define          MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_MAP_VI_STATS 0x2
/* enum: Set the timeout parameters of CTPIO module */
#define          MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_SET_TIMEOUT_PARAMS 0x3
/* enum: Set the parameters relating to underrun prediction */
#define          MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_SET_UNDERRUN_PARAMS 0x4
/* enum: Set the VI window mode. Use one of TLV_BIU_VI_WINDOW_MODE_8K,16K,64K.
 * Note that this has no effect until the next host reboot.
 */
#define          MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_SET_VI_WINDOW_MODE 0x5
/* enum: Get the hardware state for the specified VI */
#define          MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_GET_VI_STATE 0x6
/* enum: Get the default values corresponding to SET_TIMEOUT_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_GET_TIMEOUT_DEFAULTS 0x7
/* enum: Get the default values corresponding to SET_UNDERRUN_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_GET_UNDERRUN_DEFAULTS 0x8
/* enum: Enable/disable user threshold for the specified port */
#define          MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_SET_USER_THRESHOLD 0x9
/* enum: Restore default parameters for timeout, underrun and user threshold
 * and transfer control of cut-through settings from snapper back to firmware
 */
#define          MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_RESTORE_DEFAULT_PARAMS 0xa
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN msgrequest */
#define    MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_EFTEST_OP_LEN 1
/* enum: Fetch CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_GET_STATS 0x0
/* enum: Fetch and clear CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_GET_STATS_CLEAR 0x1
/* enum: Set the VI to CTPIO stats bucket mapping for 1 or more VIs */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_MAP_VI_STATS 0x2
/* enum: Set the timeout parameters of CTPIO module */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_SET_TIMEOUT_PARAMS 0x3
/* enum: Set the parameters relating to underrun prediction */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_SET_UNDERRUN_PARAMS 0x4
/* enum: Set the VI window mode. Use one of TLV_BIU_VI_WINDOW_MODE_8K,16K,64K.
 * Note that this has no effect until the next host reboot.
 */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_SET_VI_WINDOW_MODE 0x5
/* enum: Get the hardware state for the specified VI */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_GET_VI_STATE 0x6
/* enum: Get the default values corresponding to SET_TIMEOUT_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_GET_TIMEOUT_DEFAULTS 0x7
/* enum: Get the default values corresponding to SET_UNDERRUN_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_GET_UNDERRUN_DEFAULTS 0x8
/* enum: Enable/disable user threshold for the specified port */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_SET_USER_THRESHOLD 0x9
/* enum: Restore default parameters for timeout, underrun and user threshold
 * and transfer control of cut-through settings from snapper back to firmware
 */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_RESTORE_DEFAULT_PARAMS 0xa
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN msgrequest */
#define    MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_EFTEST_OP_LEN 1
/* enum: Fetch CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_GET_STATS 0x0
/* enum: Fetch and clear CTPIO statistics */
#define          MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_GET_STATS_CLEAR 0x1
/* enum: Set the VI to CTPIO stats bucket mapping for 1 or more VIs */
#define          MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_MAP_VI_STATS 0x2
/* enum: Set the timeout parameters of CTPIO module */
#define          MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_SET_TIMEOUT_PARAMS 0x3
/* enum: Set the parameters relating to underrun prediction */
#define          MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_SET_UNDERRUN_PARAMS 0x4
/* enum: Set the VI window mode. Use one of TLV_BIU_VI_WINDOW_MODE_8K,16K,64K.
 * Note that this has no effect until the next host reboot.
 */
#define          MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_SET_VI_WINDOW_MODE 0x5
/* enum: Get the hardware state for the specified VI */
#define          MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_GET_VI_STATE 0x6
/* enum: Get the default values corresponding to SET_TIMEOUT_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_GET_TIMEOUT_DEFAULTS 0x7
/* enum: Get the default values corresponding to SET_UNDERRUN_PARAMS */
#define          MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_GET_UNDERRUN_DEFAULTS 0x8
/* enum: Enable/disable user threshold for the specified port */
#define          MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_SET_USER_THRESHOLD 0x9
/* enum: Restore default parameters for timeout, underrun and user threshold
 * and transfer control of cut-through settings from snapper back to firmware
 */
#define          MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_RESTORE_DEFAULT_PARAMS 0xa
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_EFTEST_OP_RSVD_LEN 2
/* The port number for which to restore defaults */
#define       MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_PORTNUM_OFST 4
#define       MC_CMD_EFTEST_CTPIO_RESTORE_DEFAULT_PARAMS_IN_PORTNUM_LEN 4

/* MC_CMD_EFTEST_CTPIO_OUT msgresponse */
#define    MC_CMD_EFTEST_CTPIO_OUT_LEN 128
/* Number of successful CTPIO sends */
#define       MC_CMD_EFTEST_CTPIO_OUT_SUCCESS_OFST 0
#define       MC_CMD_EFTEST_CTPIO_OUT_SUCCESS_LEN 4
#define       MC_CMD_EFTEST_CTPIO_OUT_SUCCESS_NUM 8
/* Number of CTPIO sends that fell back to DMA */
#define       MC_CMD_EFTEST_CTPIO_OUT_FALLBACK_OFST 32
#define       MC_CMD_EFTEST_CTPIO_OUT_FALLBACK_LEN 4
#define       MC_CMD_EFTEST_CTPIO_OUT_FALLBACK_NUM 8
/* Number of CTPIO sends that were poisoned */
#define       MC_CMD_EFTEST_CTPIO_OUT_POISON_OFST 64
#define       MC_CMD_EFTEST_CTPIO_OUT_POISON_LEN 4
#define       MC_CMD_EFTEST_CTPIO_OUT_POISON_NUM 8
/* Number of CTPIO sends that were erased */
#define       MC_CMD_EFTEST_CTPIO_OUT_ERASE_OFST 96
#define       MC_CMD_EFTEST_CTPIO_OUT_ERASE_LEN 4
#define       MC_CMD_EFTEST_CTPIO_OUT_ERASE_NUM 8

/* MC_CMD_EFTEST_CTPIO_GET_VI_STATE_OUT msgresponse */
#define    MC_CMD_EFTEST_CTPIO_GET_VI_STATE_OUT_LEN 16
/* The producer index of the VI, as tracked by the hw */
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_OUT_PRODUCER_IDX_OFST 0
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_OUT_PRODUCER_IDX_LEN 4
/* The consumer index of the VI, as tracked by the hw */
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_OUT_CONSUMER_IDX_OFST 4
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_OUT_CONSUMER_IDX_LEN 4
/* The count of packets in flight, as tracked by the hw */
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_OUT_IN_FLIGHT_OFST 8
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_OUT_IN_FLIGHT_LEN 4
/* The per-VI state of the hardware */
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_OUT_HW_STATE_OFST 12
#define       MC_CMD_EFTEST_CTPIO_GET_VI_STATE_OUT_HW_STATE_LEN 4

/* MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_OUT msgresponse */
#define    MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_OUT_LEN 6
/* Control flags (see below) */
#define       MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_OUT_FLAGS_OFST 0
#define       MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_OUT_FLAGS_LEN 4
#define        MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_OUT_TIMEOUT_DISABLE_OFST 0
#define        MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_OUT_TIMEOUT_DISABLE_LBN 0
#define        MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_OUT_TIMEOUT_DISABLE_WIDTH 1
/* The timeout value in clk_sys ticks. */
#define       MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_OUT_TIMEOUT_VAL_OFST 4
#define       MC_CMD_EFTEST_CTPIO_GET_TIMEOUT_DEFAULTS_OUT_TIMEOUT_VAL_LEN 2

/* MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT msgresponse */
#define    MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_LEN 9
/* Control flags (see below) */
#define       MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_FLAGS_OFST 0
#define       MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_FLAGS_LEN 4
#define        MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_UNDERRUN_DIS_OFST 0
#define        MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_UNDERRUN_DIS_LBN 0
#define        MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_UNDERRUN_DIS_WIDTH 1
#define        MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_C1_DIS_OFST 0
#define        MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_C1_DIS_LBN 1
#define        MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_C1_DIS_WIDTH 1
#define        MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_C2_DIS_OFST 0
#define        MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_C2_DIS_LBN 2
#define        MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_C2_DIS_WIDTH 1
/* Value of C2 in units of 32 bytes */
#define       MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_C2_VALUE_OFST 4
#define       MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_C2_VALUE_LEN 1
/* PCIe data rate. */
#define       MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_PCIE_RATE_OFST 8
#define       MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_PCIE_RATE_LEN 1
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_8Gbps 0x0 /* enum */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_16Gbps 0x1 /* enum */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_32Gbps 0x2 /* enum */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_64Gbps 0x3 /* enum */
#define          MC_CMD_EFTEST_CTPIO_GET_UNDERRUN_DEFAULTS_OUT_128Gbps 0x4 /* enum */

/* MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_IN msgrequest: Notification of FLR
 * completion via host memory. See bug62413 comment
 */
#define    MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_IN_EFTEST_OP_LEN 1
/* enum: Begin FLR completion notification delivery by this function. These
 * completions will continue until MC reboot, PERST or until explictly ended
 * with FINI. They will not stop as a result of an FLR on this function.
 */
#define          MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_IN_INIT_NOTIFICATIONS 0x0
/* enum: End FLR completion notifications delivery by this function */
#define          MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_IN_FINI_NOTIFICATIONS 0x1
/* enum: Flush FLR completion notification for this function */
#define          MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_IN_FLUSH_NOTIFICATIONS 0x2
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_OUT msgresponse */
#define    MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_OUT_LEN 0

/* MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN msgrequest */
#define    MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_EFTEST_OP_LEN 1
/* enum: Begin FLR completion notification delivery by this function. These
 * completions will continue until MC reboot, PERST or until explictly ended
 * with FINI. They will not stop as a result of an FLR on this function.
 */
#define          MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_INIT_NOTIFICATIONS 0x0
/* enum: End FLR completion notifications delivery by this function */
#define          MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_FINI_NOTIFICATIONS 0x1
/* enum: Flush FLR completion notification for this function */
#define          MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_FLUSH_NOTIFICATIONS 0x2
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_EFTEST_OP_RSVD_LEN 2
/* DMA address of the buffer in host memory to which to deliver FLR completion
 * notifications. The buffer should be sized for 256 entries of each size 32
 * bits. The buffer must not span a 4GiB boundary.
 */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_BUFFER_DMA_ADDR_OFST 4
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_BUFFER_DMA_ADDR_LEN 8
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_BUFFER_DMA_ADDR_LO_OFST 4
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_IN_BUFFER_DMA_ADDR_HI_OFST 8

/* MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_OUT msgresponse */
#define    MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_INIT_OUT_LEN 0

/* MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_IN msgrequest */
#define    MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_IN_EFTEST_OP_LEN 1
/* enum: Begin FLR completion notification delivery by this function. These
 * completions will continue until MC reboot, PERST or until explictly ended
 * with FINI. They will not stop as a result of an FLR on this function.
 */
#define          MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_IN_INIT_NOTIFICATIONS 0x0
/* enum: End FLR completion notifications delivery by this function */
#define          MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_IN_FINI_NOTIFICATIONS 0x1
/* enum: Flush FLR completion notification for this function */
#define          MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_IN_FLUSH_NOTIFICATIONS 0x2
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_OUT msgresponse */
#define    MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FINI_OUT_LEN 0

/* MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_IN msgrequest */
#define    MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_IN_EFTEST_OP_LEN 1
/* enum: Begin FLR completion notification delivery by this function. These
 * completions will continue until MC reboot, PERST or until explictly ended
 * with FINI. They will not stop as a result of an FLR on this function.
 */
#define          MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_IN_INIT_NOTIFICATIONS 0x0
/* enum: End FLR completion notifications delivery by this function */
#define          MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_IN_FINI_NOTIFICATIONS 0x1
/* enum: Flush FLR completion notification for this function */
#define          MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_IN_FLUSH_NOTIFICATIONS 0x2
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_OUT msgresponse */
#define    MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_OUT_LEN 4
/* Non-zero if this function has been FLRed since the most recent of, PERST, MC
 * reboot, last time this MCDI command was called on this function. Zero
 * otherwise.
 */
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_OUT_FLR_PERFORMED_OFST 0
#define       MC_CMD_EFTEST_FLR_COMPLETION_NOTIFICATION_FLUSH_OUT_FLR_PERFORMED_LEN 4

/* MC_CMD_EFTEST_SLOW_RXFW_IN msgrequest: Control RXDP firmware which
 * introduces delays
 */
#define    MC_CMD_EFTEST_SLOW_RXFW_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_SLOW_RXFW_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SLOW_RXFW_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SLOW_RXFW_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SLOW_RXFW_IN_EFTEST_OP_LEN 1
/* enum: Set the global parameters for RX delays */
#define          MC_CMD_EFTEST_SLOW_RXFW_IN_SET_PARAMS 0x0
/* enum: Configure delays for a queue */
#define          MC_CMD_EFTEST_SLOW_RXFW_IN_CONFIGURE_QUEUE 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SLOW_RXFW_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SLOW_RXFW_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN msgrequest */
#define    MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_LEN 24
/* identifies the test */
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_EFTEST_OP_LEN 1
/* enum: Set the global parameters for RX delays */
#define          MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_SET_PARAMS 0x0
/* enum: Configure delays for a queue */
#define          MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_CONFIGURE_QUEUE 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_EFTEST_OP_RSVD_LEN 2
/* In periodic mode, delay 1/N packets */
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_PERIODIC_N_OFST 4
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_PERIODIC_N_LEN 4
/* In random chance mode, delay with probabilty 2^SHIFT / 65536 */
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_RANDOM_CHANCE_SHIFT_OFST 8
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_RANDOM_CHANCE_SHIFT_LEN 4
/* How many cycles to spin for with a long delay */
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_LONG_DELAY_OFST 12
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_LONG_DELAY_LEN 4
/* How many cycles to spin for with a short delay */
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_SHORT_DELAY_OFST 16
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_SHORT_DELAY_LEN 4
/* A random-length delay is up to 65536 / 2^SHIFT */
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_RANDOM_DELAY_SHIFT_OFST 20
#define       MC_CMD_EFTEST_SLOW_RXFW_SET_PARAMS_IN_RANDOM_DELAY_SHIFT_LEN 4

/* MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN msgrequest */
#define    MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_EFTEST_OP_LEN 1
/* enum: Set the global parameters for RX delays */
#define          MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_SET_PARAMS 0x0
/* enum: Configure delays for a queue */
#define          MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_CONFIGURE_QUEUE 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_EFTEST_OP_RSVD_LEN 2
/* Function-relative queue ID to configure */
#define       MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_QUEUE_ID_OFST 4
#define       MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_QUEUE_ID_LEN 4
/* The whole configuration */
#define       MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_CONFIGURATION_OFST 8
#define       MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_CONFIGURATION_LEN 4
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_OFST 8
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_LBN 8
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_WIDTH 4
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DOORBELL_OFST 8
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DOORBELL_LBN 4
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DOORBELL_WIDTH 4
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_PACKET_OFST 8
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_PACKET_LBN 0
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_PACKET_WIDTH 4
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_PACKET_DELAY_TYPE_OFST 8
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_PACKET_DELAY_TYPE_LBN 0
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_PACKET_DELAY_TYPE_WIDTH 2
/* enum: No delay */
#define          MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_NONE 0x0
/* enum: Randomly decide whether to delay (default probability 1/8) */
#define          MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_RANDOM 0x1
/* enum: Delay every N'th time (default N=10) */
#define          MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_PERIODIC 0x2
/* enum: Always delay */
#define          MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_ALWAYS 0x3
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_PACKET_DELAY_LENGTH_OFST 8
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_PACKET_DELAY_LENGTH_LBN 2
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_PACKET_DELAY_LENGTH_WIDTH 2
/* enum: Delay for a short (default 1000 cycles) time */
#define          MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_SHORT 0x0
/* enum: Delay for a long (default 10000 cycles) time */
#define          MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_LONG 0x1
/* enum: Delay for a random (default from 0-32767 cycles) time */
#define          MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_RANDOM 0x2
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DOORBELL_DELAY_TYPE_OFST 8
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DOORBELL_DELAY_TYPE_LBN 4
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DOORBELL_DELAY_TYPE_WIDTH 2
/* enum: No delay */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_NONE 0x0 */
/* enum: Randomly decide whether to delay (default probability 1/8) */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_RANDOM 0x1 */
/* enum: Delay every N'th time (default N=10) */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_PERIODIC 0x2 */
/* enum: Always delay */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_ALWAYS 0x3 */
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DOORBELL_DELAY_LENGTH_OFST 8
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DOORBELL_DELAY_LENGTH_LBN 6
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DOORBELL_DELAY_LENGTH_WIDTH 2
/* enum: Delay for a short (default 1000 cycles) time */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_SHORT 0x0 */
/* enum: Delay for a long (default 10000 cycles) time */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_LONG 0x1 */
/* enum: Delay for a random (default from 0-32767 cycles) time */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_RANDOM 0x2 */
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_DELAY_TYPE_OFST 8
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_DELAY_TYPE_LBN 8
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_DELAY_TYPE_WIDTH 2
/* enum: No delay */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_NONE 0x0 */
/* enum: Randomly decide whether to delay (default probability 1/8) */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_RANDOM 0x1 */
/* enum: Delay every N'th time (default N=10) */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_PERIODIC 0x2 */
/* enum: Always delay */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_ALWAYS 0x3 */
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_DELAY_LENGTH_OFST 8
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_DELAY_LENGTH_LBN 10
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_DELAY_LENGTH_WIDTH 2
/* enum: Delay for a short (default 1000 cycles) time */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_SHORT 0x0 */
/* enum: Delay for a long (default 10000 cycles) time */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_LONG 0x1 */
/* enum: Delay for a random (default from 0-32767 cycles) time */
/*               MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_RANDOM 0x2 */
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_PADDING_OFST 8
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_PADDING_LBN 12
#define        MC_CMD_EFTEST_SLOW_RXFW_CONFIGURE_QUEUE_IN_PADDING_WIDTH 20

/* MC_CMD_EFTEST_VDM_IN msgrequest */
#define    MC_CMD_EFTEST_VDM_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_VDM_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_VDM_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_VDM_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_VDM_IN_EFTEST_OP_LEN 1
/* enum: Set up a payloadless VDM test */
#define          MC_CMD_EFTEST_VDM_IN_PAYLOADLESS_START 0x0
/* enum: Query the payloadless VDMs seen by the MC */
#define          MC_CMD_EFTEST_VDM_IN_PAYLOADLESS_QUERY 0x1
/* enum: Stop the test */
#define          MC_CMD_EFTEST_VDM_IN_PAYLOADLESS_STOP 0x2
/* enum: Send some payloadless VDMs from the DUT */
#define          MC_CMD_EFTEST_VDM_IN_PAYLOADLESS_SEND 0x3
/* enum: Send some VDMs with payloads from the DUT */
#define          MC_CMD_EFTEST_VDM_IN_SEND_WITH_PAYLOAD 0x4
#define       MC_CMD_EFTEST_VDM_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_VDM_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_VDM_OUT msgresponse */
#define    MC_CMD_EFTEST_VDM_OUT_LEN 0

/* MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN msgrequest */
#define    MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_EFTEST_OP_LEN 1
/* enum: Set up a payloadless VDM test */
#define          MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_PAYLOADLESS_START 0x0
/* enum: Query the payloadless VDMs seen by the MC */
#define          MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_PAYLOADLESS_QUERY 0x1
/* enum: Stop the test */
#define          MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_PAYLOADLESS_STOP 0x2
/* enum: Send some payloadless VDMs from the DUT */
#define          MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_PAYLOADLESS_SEND 0x3
/* enum: Send some VDMs with payloads from the DUT */
#define          MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_SEND_WITH_PAYLOAD 0x4
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_EFTEST_OP_RSVD_LEN 2
/* Delay between polls on the MC thread */
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_DELAY_OFST 4
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_START_IN_DELAY_LEN 4

/* MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN msgrequest */
#define    MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_LEN 20
/* identifies the test */
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_EFTEST_OP_LEN 1
/* enum: Set up a payloadless VDM test */
#define          MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_PAYLOADLESS_START 0x0
/* enum: Query the payloadless VDMs seen by the MC */
#define          MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_PAYLOADLESS_QUERY 0x1
/* enum: Stop the test */
#define          MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_PAYLOADLESS_STOP 0x2
/* enum: Send some payloadless VDMs from the DUT */
#define          MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_PAYLOADLESS_SEND 0x3
/* enum: Send some VDMs with payloads from the DUT */
#define          MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_SEND_WITH_PAYLOAD 0x4
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_EFTEST_OP_RSVD_LEN 2
/* Number to send */
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_COUNT_OFST 4
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_COUNT_LEN 4
/* Data pattern to use */
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_PATTERN_OFST 8
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_PATTERN_LEN 4
/* What to put in the tag field. If in doubt use 0 */
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_TAG_OFST 12
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_TAG_LEN 4
/* what to put in the attrs field. If in doubt use 0 */
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_ATTRS_OFST 16
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_SEND_IN_ATTRS_LEN 4

/* MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN msgrequest */
#define    MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_EFTEST_OP_LEN 1
/* enum: Set up a payloadless VDM test */
#define          MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_PAYLOADLESS_START 0x0
/* enum: Query the payloadless VDMs seen by the MC */
#define          MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_PAYLOADLESS_QUERY 0x1
/* enum: Stop the test */
#define          MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_PAYLOADLESS_STOP 0x2
/* enum: Send some payloadless VDMs from the DUT */
#define          MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_PAYLOADLESS_SEND 0x3
/* enum: Send some VDMs with payloads from the DUT */
#define          MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_SEND_WITH_PAYLOAD 0x4
#define       MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_EFTEST_OP_RSVD_LEN 2
/* Number to send */
#define       MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_COUNT_OFST 4
#define       MC_CMD_EFTEST_VDM_SEND_WITH_PAYLOAD_IN_COUNT_LEN 4

/* MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT msgrequest */
#define    MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT_LENMIN 8
#define    MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT_LENMAX 252
#define    MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT_LEN(num) (4+4*(num))
#define    MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT_DATA_NUM(len) (((len)-4)/4)
/* The number of entries */
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT_NUM_VDMS_OFST 0
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT_NUM_VDMS_LEN 4
/* Captured VDM data */
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT_DATA_OFST 4
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT_DATA_LEN 4
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT_DATA_MINNUM 1
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT_DATA_MAXNUM 62
#define       MC_CMD_EFTEST_VDM_PAYLOADLESS_QUERY_OUT_DATA_MAXNUM_MCDI2 254

/* MC_CMD_EFTEST_TSA_IN msgrequest */
#define    MC_CMD_EFTEST_TSA_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_TSA_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TSA_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TSA_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TSA_IN_EFTEST_OP_LEN 1
/* enum: Poll the RF dump FIFOs */
#define          MC_CMD_EFTEST_TSA_IN_RF_DUMP_POLL 0x0
/* enum: Set up a rule. This is a version of MC_CMD_SET_SECURITY_RULE with
 * extra features for testing.
 */
#define          MC_CMD_EFTEST_TSA_IN_SET_RULE 0x1
/* enum: Read and optionally clear one or more LUE entry counters. */
#define          MC_CMD_EFTEST_TSA_IN_READ_HW_COUNTERS 0x2
/* enum: Set the TX / RX counting configuration */
#define          MC_CMD_EFTEST_TSA_IN_SET_COUNT_CONFIG 0x3
/* enum: Prime one or more LUE entry counters with a particular counter value
 * (e.g. for testing counter saturation)
 */
#define          MC_CMD_EFTEST_TSA_IN_PRIME_HW_COUNTERS 0x4
/* enum: Set the TX and RX DICPU TEST_CONTROL configuration for special
 * directed tests
 */
#define          MC_CMD_EFTEST_TSA_IN_SET_DICPU_TEST_CONTROL 0x5
/* enum: Clear the RF dump FIFO drop counters */
#define          MC_CMD_EFTEST_TSA_IN_RF_DUMP_CLEAR_COUNTERS 0x6
/* enum: Control the RF dump thread */
#define          MC_CMD_EFTEST_TSA_IN_RF_DUMP_THREAD_CTL 0x7
#define       MC_CMD_EFTEST_TSA_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_TSA_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_TSA_OUT msgresponse */
#define    MC_CMD_EFTEST_TSA_OUT_LEN 0

/* MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN msgrequest */
#define    MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_EFTEST_OP_LEN 1
/* enum: Poll the RF dump FIFOs */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_RF_DUMP_POLL 0x0
/* enum: Set up a rule. This is a version of MC_CMD_SET_SECURITY_RULE with
 * extra features for testing.
 */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_SET_RULE 0x1
/* enum: Read and optionally clear one or more LUE entry counters. */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_READ_HW_COUNTERS 0x2
/* enum: Set the TX / RX counting configuration */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_SET_COUNT_CONFIG 0x3
/* enum: Prime one or more LUE entry counters with a particular counter value
 * (e.g. for testing counter saturation)
 */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_PRIME_HW_COUNTERS 0x4
/* enum: Set the TX and RX DICPU TEST_CONTROL configuration for special
 * directed tests
 */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_SET_DICPU_TEST_CONTROL 0x5
/* enum: Clear the RF dump FIFO drop counters */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_RF_DUMP_CLEAR_COUNTERS 0x6
/* enum: Control the RF dump thread */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_RF_DUMP_THREAD_CTL 0x7
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_EFTEST_OP_RSVD_LEN 2
/* Instance to poll (0 or 1) */
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_INSTANCE_OFST 4
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN_INSTANCE_LEN 4

/* MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT msgresponse */
#define    MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_LENMIN 104
#define    MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_LENMAX 200
#define    MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_LENMAX_MCDI2 968
#define    MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_LEN(num) (8+96*(num))
#define    MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_ENTRY_NUM(len) (((len)-8)/96)
/* The current value of the dropped message counter (not reset) */
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_DROP_COUNTER_OFST 0
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_DROP_COUNTER_LEN 4
/* The number of entries returned in this poll */
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_NUM_ENTRIES_OFST 4
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_NUM_ENTRIES_LEN 4
/* Entries popped from the FIFO in order (96 bytes each). Some of this data
 * contains interesting packet fields when the dump has been triggered by a TSA
 * rule with the SAMPLE action bit set; see the TSA_SAMPLE_DUMP structure
 * elsewhere. For directed tests, the data is expected to contain specific data
 * patterns as described by the individial test cases.
 */
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_ENTRY_OFST 8
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_ENTRY_LEN 96
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_ENTRY_MINNUM 1
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_ENTRY_MAXNUM 2
#define       MC_CMD_EFTEST_TSA_RF_DUMP_POLL_OUT_ENTRY_MAXNUM_MCDI2 10

/* MC_CMD_EFTEST_TSA_SET_RULE_IN msgrequest */
#define    MC_CMD_EFTEST_TSA_SET_RULE_IN_LEN 96
/* identifies the test */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_EFTEST_OP_LEN 1
/* enum: Poll the RF dump FIFOs */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_RF_DUMP_POLL 0x0
/* enum: Set up a rule. This is a version of MC_CMD_SET_SECURITY_RULE with
 * extra features for testing.
 */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_SET_RULE 0x1
/* enum: Read and optionally clear one or more LUE entry counters. */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_READ_HW_COUNTERS 0x2
/* enum: Set the TX / RX counting configuration */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_SET_COUNT_CONFIG 0x3
/* enum: Prime one or more LUE entry counters with a particular counter value
 * (e.g. for testing counter saturation)
 */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_PRIME_HW_COUNTERS 0x4
/* enum: Set the TX and RX DICPU TEST_CONTROL configuration for special
 * directed tests
 */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_SET_DICPU_TEST_CONTROL 0x5
/* enum: Clear the RF dump FIFO drop counters */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_RF_DUMP_CLEAR_COUNTERS 0x6
/* enum: Control the RF dump thread */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_RF_DUMP_THREAD_CTL 0x7
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_EFTEST_OP_RSVD_LEN 2
/* fields to include in match criteria */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_FIELDS_OFST 4
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_FIELDS_LEN 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_IP_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_IP_LBN 0
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_IP_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_LOCAL_IP_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_LOCAL_IP_LBN 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_LOCAL_IP_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_MAC_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_MAC_LBN 2
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_MAC_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_PORT_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_PORT_LBN 3
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_PORT_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_LOCAL_MAC_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_LOCAL_MAC_LBN 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_LOCAL_MAC_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_LOCAL_PORT_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_LOCAL_PORT_LBN 5
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_LOCAL_PORT_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_ETHER_TYPE_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_ETHER_TYPE_LBN 6
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_ETHER_TYPE_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_INNER_VLAN_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_INNER_VLAN_LBN 7
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_INNER_VLAN_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_OUTER_VLAN_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_OUTER_VLAN_LBN 8
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_OUTER_VLAN_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_IP_PROTO_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_IP_PROTO_LBN 9
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_IP_PROTO_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_PHYSICAL_PORT_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_PHYSICAL_PORT_LBN 10
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_PHYSICAL_PORT_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_RESERVED_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_RESERVED_LBN 11
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_RESERVED_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_SUBNET_ID_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_SUBNET_ID_LBN 12
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_SUBNET_ID_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_PORTRANGE_ID_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_PORTRANGE_ID_LBN 13
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_REMOTE_PORTRANGE_ID_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_LOCAL_PORTRANGE_ID_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_LOCAL_PORTRANGE_ID_LBN 14
#define        MC_CMD_EFTEST_TSA_SET_RULE_IN_MATCH_LOCAL_PORTRANGE_ID_WIDTH 1
/* remote MAC address to match (as bytes in network order) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_REMOTE_MAC_OFST 8
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_REMOTE_MAC_LEN 6
/* remote port to match (as bytes in network order) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_REMOTE_PORT_OFST 14
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_REMOTE_PORT_LEN 2
/* local MAC address to match (as bytes in network order) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_LOCAL_MAC_OFST 16
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_LOCAL_MAC_LEN 6
/* local port to match (as bytes in network order) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_LOCAL_PORT_OFST 22
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_LOCAL_PORT_LEN 2
/* Ethernet type to match (as bytes in network order) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_ETHER_TYPE_OFST 24
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_ETHER_TYPE_LEN 2
/* Inner VLAN tag to match (as bytes in network order) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_INNER_VLAN_OFST 26
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_INNER_VLAN_LEN 2
/* Outer VLAN tag to match (as bytes in network order) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_OUTER_VLAN_OFST 28
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_OUTER_VLAN_LEN 2
/* IP protocol to match (in low byte; set high byte to 0) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_IP_PROTO_OFST 30
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_IP_PROTO_LEN 2
/* Physical port to match (as little-endian 32-bit value) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_PHYSICAL_PORT_OFST 32
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_PHYSICAL_PORT_LEN 4
/* Reserved; set to 0 */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_RESERVED_OFST 36
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_RESERVED_LEN 4
/* remote IP address to match (as bytes in network order; set last 12 bytes to
 * 0 for IPv4 address)
 */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_REMOTE_IP_OFST 40
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_REMOTE_IP_LEN 16
/* local IP address to match (as bytes in network order; set last 12 bytes to 0
 * for IPv4 address)
 */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_LOCAL_IP_OFST 56
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_LOCAL_IP_LEN 16
/* remote subnet ID to match (as little-endian 32-bit value); note that remote
 * subnets are matched by mapping the remote IP address to a "subnet ID" via a
 * data structure which must already have been configured using
 * MC_CMD_SUBNET_MAP_SET_NODE appropriately
 */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_REMOTE_SUBNET_ID_OFST 72
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_REMOTE_SUBNET_ID_LEN 4
/* remote portrange ID to match (as little-endian 32-bit value); note that
 * remote port ranges are matched by mapping the remote port to a "portrange
 * ID" via a data structure which must already have been configured using
 * MC_CMD_REMOTE_PORTRANGE_MAP_SET_TREE
 */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_REMOTE_PORTRANGE_ID_OFST 76
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_REMOTE_PORTRANGE_ID_LEN 4
/* local portrange ID to match (as little-endian 32-bit value); note that local
 * port ranges are matched by mapping the local port to a "portrange ID" via a
 * data structure which must already have been configured using
 * MC_CMD_LOCAL_PORTRANGE_MAP_SET_TREE
 */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_LOCAL_PORTRANGE_ID_OFST 80
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_LOCAL_PORTRANGE_ID_LEN 4
/* set the action for transmitted packets matching this rule */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_TX_ACTION_OFST 84
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_TX_ACTION_LEN 4
/* enum: make no decision */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_TX_ACTION_NONE 0x0
/* enum: decide to accept the packet */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_TX_ACTION_WHITELIST 0x1
/* enum: decide to drop the packet */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_TX_ACTION_BLACKLIST 0x2
/* enum: send copy of packet headers to MC (this action bit will not take
 * effect if specified on its own; it must be bitwise-ORed with either the
 * WHITELIST or BLACKLIST action)
 */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_TX_ACTION_SAMPLE 0x4
/* enum: do not change the current TX action */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_TX_ACTION_UNCHANGED 0xffffffff
/* set the action for received packets matching this rule */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_RX_ACTION_OFST 88
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_RX_ACTION_LEN 4
/* enum: make no decision */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_RX_ACTION_NONE 0x0
/* enum: decide to accept the packet */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_RX_ACTION_WHITELIST 0x1
/* enum: decide to drop the packet */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_RX_ACTION_BLACKLIST 0x2
/* enum: send copy of packet headers to MC (this action bit will not take
 * effect if specified on its own; it must be bitwise-ORed with either the
 * WHITELIST or BLACKLIST action)
 */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_RX_ACTION_SAMPLE 0x4
/* enum: do not change the current RX action */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_RX_ACTION_UNCHANGED 0xffffffff
/* counter ID to associate with this rule; explicit counter IDs may be
 * allocated using MC_CMD_SECURITY_RULE_COUNTER_ALLOC, or (for Medford2 only)
 * an implicit hardware counter may be used by specifying
 * MC_CMD_EFTEST_TSA_SET_RULE_IN_COUNTER_ID_HW.
 */
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_COUNTER_ID_OFST 92
#define       MC_CMD_EFTEST_TSA_SET_RULE_IN_COUNTER_ID_LEN 4
/* enum: special value for the null counter ID */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_COUNTER_ID_NONE 0x0
/* enum: special value to request use of hardware counter (Medford2 only) */
#define          MC_CMD_EFTEST_TSA_SET_RULE_IN_COUNTER_ID_HW 0xffffffff

/* MC_CMD_EFTEST_TSA_SET_RULE_OUT msgresponse */
#define    MC_CMD_EFTEST_TSA_SET_RULE_OUT_LEN 32
/* new reference count for uses of counter ID (for soft counters only) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_OUT_COUNTER_REFCNT_OFST 0
#define       MC_CMD_EFTEST_TSA_SET_RULE_OUT_COUNTER_REFCNT_LEN 4
/* constructed match bits for this rule (as a tracing aid only) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_OUT_LUE_MATCH_BITS_OFST 4
#define       MC_CMD_EFTEST_TSA_SET_RULE_OUT_LUE_MATCH_BITS_LEN 12
/* constructed discriminator bits for this rule (as a tracing aid only) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_OUT_LUE_DISCRIMINATOR_OFST 16
#define       MC_CMD_EFTEST_TSA_SET_RULE_OUT_LUE_DISCRIMINATOR_LEN 4
/* base location for probes for this rule (as a tracing aid only) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_OUT_LUE_PROBE_BASE_OFST 20
#define       MC_CMD_EFTEST_TSA_SET_RULE_OUT_LUE_PROBE_BASE_LEN 4
/* step for probes for this rule (as a tracing aid only) */
#define       MC_CMD_EFTEST_TSA_SET_RULE_OUT_LUE_PROBE_STEP_OFST 24
#define       MC_CMD_EFTEST_TSA_SET_RULE_OUT_LUE_PROBE_STEP_LEN 4
/* ID for reading back the counter if a hardware counter was requested */
#define       MC_CMD_EFTEST_TSA_SET_RULE_OUT_HW_COUNTER_ID_OFST 28
#define       MC_CMD_EFTEST_TSA_SET_RULE_OUT_HW_COUNTER_ID_LEN 4

/* MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN msgrequest */
#define    MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_LENMIN 16
#define    MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_LENMAX 252
#define    MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_LEN(num) (12+4*(num))
#define    MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_HW_COUNTER_ID_NUM(len) (((len)-12)/4)
/* identifies the test */
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_EFTEST_OP_LEN 1
/* enum: Poll the RF dump FIFOs */
#define          MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_RF_DUMP_POLL 0x0
/* enum: Set up a rule. This is a version of MC_CMD_SET_SECURITY_RULE with
 * extra features for testing.
 */
#define          MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_SET_RULE 0x1
/* enum: Read and optionally clear one or more LUE entry counters. */
#define          MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_READ_HW_COUNTERS 0x2
/* enum: Set the TX / RX counting configuration */
#define          MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_SET_COUNT_CONFIG 0x3
/* enum: Prime one or more LUE entry counters with a particular counter value
 * (e.g. for testing counter saturation)
 */
#define          MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_PRIME_HW_COUNTERS 0x4
/* enum: Set the TX and RX DICPU TEST_CONTROL configuration for special
 * directed tests
 */
#define          MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_SET_DICPU_TEST_CONTROL 0x5
/* enum: Clear the RF dump FIFO drop counters */
#define          MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_RF_DUMP_CLEAR_COUNTERS 0x6
/* enum: Control the RF dump thread */
#define          MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_RF_DUMP_THREAD_CTL 0x7
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_EFTEST_OP_RSVD_LEN 2
/* The number of counters to read */
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_NUM_COUNTERS_OFST 4
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_NUM_COUNTERS_LEN 4
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_FLAGS_OFST 8
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_CLEAR_OFST 8
#define        MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_CLEAR_LBN 0
#define        MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_CLEAR_WIDTH 1
/* Hardware counter ID, as returned by MC_CMD_EFTEST_TSA_SET_RULE */
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_HW_COUNTER_ID_OFST 12
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_HW_COUNTER_ID_LEN 4
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_HW_COUNTER_ID_MINNUM 1
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_HW_COUNTER_ID_MAXNUM 60
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_IN_HW_COUNTER_ID_MAXNUM_MCDI2 252

/* MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_OUT msgresponse */
#define    MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_OUT_LENMIN 4
#define    MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_OUT_LENMAX 252
#define    MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_OUT_COUNT_NUM(len) (((len)-0)/4)
/* The count(s) read from the counter(s), in the requested order */
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_OUT_COUNT_OFST 0
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_OUT_COUNT_LEN 4
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_OUT_COUNT_MINNUM 1
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_OUT_COUNT_MAXNUM 63
#define       MC_CMD_EFTEST_TSA_READ_HW_COUNTERS_OUT_COUNT_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN msgrequest */
#define    MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_EFTEST_OP_LEN 1
/* enum: Poll the RF dump FIFOs */
#define          MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_RF_DUMP_POLL 0x0
/* enum: Set up a rule. This is a version of MC_CMD_SET_SECURITY_RULE with
 * extra features for testing.
 */
#define          MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_SET_RULE 0x1
/* enum: Read and optionally clear one or more LUE entry counters. */
#define          MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_READ_HW_COUNTERS 0x2
/* enum: Set the TX / RX counting configuration */
#define          MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_SET_COUNT_CONFIG 0x3
/* enum: Prime one or more LUE entry counters with a particular counter value
 * (e.g. for testing counter saturation)
 */
#define          MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_PRIME_HW_COUNTERS 0x4
/* enum: Set the TX and RX DICPU TEST_CONTROL configuration for special
 * directed tests
 */
#define          MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_SET_DICPU_TEST_CONTROL 0x5
/* enum: Clear the RF dump FIFO drop counters */
#define          MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_RF_DUMP_CLEAR_COUNTERS 0x6
/* enum: Control the RF dump thread */
#define          MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_RF_DUMP_THREAD_CTL 0x7
#define       MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_EFTEST_OP_RSVD_LEN 2
#define       MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_TX_COUNT_EN_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_TX_COUNT_EN_LBN 0
#define        MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_TX_COUNT_EN_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_RX_COUNT_EN_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_RX_COUNT_EN_LBN 1
#define        MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_RX_COUNT_EN_WIDTH 1
#define        MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_ALWAYS_SEPARATE_TX_RX_RULES_OFST 4
#define        MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_ALWAYS_SEPARATE_TX_RX_RULES_LBN 2
#define        MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_IN_ALWAYS_SEPARATE_TX_RX_RULES_WIDTH 1

/* MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_OUT msgresponse */
#define    MC_CMD_EFTEST_TSA_SET_COUNT_CONFIG_OUT_LEN 0

/* MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN msgrequest */
#define    MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_LENMIN 16
#define    MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_LENMAX 252
#define    MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_LEN(num) (12+4*(num))
#define    MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_HW_COUNTER_ID_NUM(len) (((len)-12)/4)
/* identifies the test */
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_EFTEST_OP_LEN 1
/* enum: Poll the RF dump FIFOs */
#define          MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_RF_DUMP_POLL 0x0
/* enum: Set up a rule. This is a version of MC_CMD_SET_SECURITY_RULE with
 * extra features for testing.
 */
#define          MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_SET_RULE 0x1
/* enum: Read and optionally clear one or more LUE entry counters. */
#define          MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_READ_HW_COUNTERS 0x2
/* enum: Set the TX / RX counting configuration */
#define          MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_SET_COUNT_CONFIG 0x3
/* enum: Prime one or more LUE entry counters with a particular counter value
 * (e.g. for testing counter saturation)
 */
#define          MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_PRIME_HW_COUNTERS 0x4
/* enum: Set the TX and RX DICPU TEST_CONTROL configuration for special
 * directed tests
 */
#define          MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_SET_DICPU_TEST_CONTROL 0x5
/* enum: Clear the RF dump FIFO drop counters */
#define          MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_RF_DUMP_CLEAR_COUNTERS 0x6
/* enum: Control the RF dump thread */
#define          MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_RF_DUMP_THREAD_CTL 0x7
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_EFTEST_OP_RSVD_LEN 2
/* The number of counters to prime */
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_NUM_COUNTERS_OFST 4
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_NUM_COUNTERS_LEN 4
/* The counter value to prime the counters with */
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_COUNT_OFST 8
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_COUNT_LEN 4
/* Hardware counter ID, as returned by MC_CMD_EFTEST_TSA_SET_RULE */
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_HW_COUNTER_ID_OFST 12
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_HW_COUNTER_ID_LEN 4
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_HW_COUNTER_ID_MINNUM 1
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_HW_COUNTER_ID_MAXNUM 60
#define       MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_IN_HW_COUNTER_ID_MAXNUM_MCDI2 252

/* MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_OUT msgresponse */
#define    MC_CMD_EFTEST_TSA_PRIME_HW_COUNTERS_OUT_LEN 0

/* MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN msgrequest: Note that the
 * TEST_CONTROL configuration is intended for special directed tests only, and
 * cause global behaviour changes that may affect other tests. Tests which
 * change these MUST reconfigure them both back to 0 when the test is complete.
 */
#define    MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_EFTEST_OP_LEN 1
/* enum: Poll the RF dump FIFOs */
#define          MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_RF_DUMP_POLL 0x0
/* enum: Set up a rule. This is a version of MC_CMD_SET_SECURITY_RULE with
 * extra features for testing.
 */
#define          MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_SET_RULE 0x1
/* enum: Read and optionally clear one or more LUE entry counters. */
#define          MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_READ_HW_COUNTERS 0x2
/* enum: Set the TX / RX counting configuration */
#define          MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_SET_COUNT_CONFIG 0x3
/* enum: Prime one or more LUE entry counters with a particular counter value
 * (e.g. for testing counter saturation)
 */
#define          MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_PRIME_HW_COUNTERS 0x4
/* enum: Set the TX and RX DICPU TEST_CONTROL configuration for special
 * directed tests
 */
#define          MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_SET_DICPU_TEST_CONTROL 0x5
/* enum: Clear the RF dump FIFO drop counters */
#define          MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_RF_DUMP_CLEAR_COUNTERS 0x6
/* enum: Control the RF dump thread */
#define          MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_RF_DUMP_THREAD_CTL 0x7
#define       MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_EFTEST_OP_RSVD_LEN 2
/* TX DICPU TEST_CONTROL configuration. This is the raw 16-bit value written to
 * DICPU DMEM; the meanings of the bits are defined in the
 * TXDI_TEST_CONTROL_xxx constants elsewhere.
 */
#define       MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_TXDI_TEST_CONTROL_OFST 4
#define       MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_TXDI_TEST_CONTROL_LEN 2
/* RX DICPU TEST_CONTROL configuration. This is the raw 16-bit value written to
 * DICPU DMEM; the meanings of the bits are defined in the
 * RXDI_TEST_CONTROL_xxx constants elsewhere.
 */
#define       MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_RXDI_TEST_CONTROL_OFST 6
#define       MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_IN_RXDI_TEST_CONTROL_LEN 2

/* MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_OUT msgresponse */
#define    MC_CMD_EFTEST_TSA_SET_DICPU_TEST_CONTROL_OUT_LEN 0

/* MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN msgrequest */
#define    MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_EFTEST_OP_LEN 1
/* enum: Poll the RF dump FIFOs */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_RF_DUMP_POLL 0x0
/* enum: Set up a rule. This is a version of MC_CMD_SET_SECURITY_RULE with
 * extra features for testing.
 */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_SET_RULE 0x1
/* enum: Read and optionally clear one or more LUE entry counters. */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_READ_HW_COUNTERS 0x2
/* enum: Set the TX / RX counting configuration */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_SET_COUNT_CONFIG 0x3
/* enum: Prime one or more LUE entry counters with a particular counter value
 * (e.g. for testing counter saturation)
 */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_PRIME_HW_COUNTERS 0x4
/* enum: Set the TX and RX DICPU TEST_CONTROL configuration for special
 * directed tests
 */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_SET_DICPU_TEST_CONTROL 0x5
/* enum: Clear the RF dump FIFO drop counters */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_RF_DUMP_CLEAR_COUNTERS 0x6
/* enum: Control the RF dump thread */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_RF_DUMP_THREAD_CTL 0x7
#define       MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_EFTEST_OP_RSVD_LEN 2
#define       MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_FLAGS_OFST 4
#define       MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_CLEAR_DROP_COUNT_0_OFST 4
#define        MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_CLEAR_DROP_COUNT_0_LBN 0
#define        MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_CLEAR_DROP_COUNT_0_WIDTH 1
#define        MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_CLEAR_DROP_COUNT_1_OFST 4
#define        MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_CLEAR_DROP_COUNT_1_LBN 1
#define        MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_IN_CLEAR_DROP_COUNT_1_WIDTH 1

/* MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_OUT msgresponse */
#define    MC_CMD_EFTEST_TSA_RF_DUMP_CLEAR_COUNTERS_OUT_LEN 0

/* MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN msgrequest */
#define    MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_EFTEST_OP_LEN 1
/* enum: Poll the RF dump FIFOs */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_RF_DUMP_POLL 0x0
/* enum: Set up a rule. This is a version of MC_CMD_SET_SECURITY_RULE with
 * extra features for testing.
 */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_SET_RULE 0x1
/* enum: Read and optionally clear one or more LUE entry counters. */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_READ_HW_COUNTERS 0x2
/* enum: Set the TX / RX counting configuration */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_SET_COUNT_CONFIG 0x3
/* enum: Prime one or more LUE entry counters with a particular counter value
 * (e.g. for testing counter saturation)
 */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_PRIME_HW_COUNTERS 0x4
/* enum: Set the TX and RX DICPU TEST_CONTROL configuration for special
 * directed tests
 */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_SET_DICPU_TEST_CONTROL 0x5
/* enum: Clear the RF dump FIFO drop counters */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_RF_DUMP_CLEAR_COUNTERS 0x6
/* enum: Control the RF dump thread */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_RF_DUMP_THREAD_CTL 0x7
#define       MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_EFTEST_OP_RSVD_LEN 2
/* RF dump thread mode, which defaults to disabled. An active RF dump thread is
 * incompatible with the original polling scheme and so will break any tests
 * using MC_CMD_EFTEST_TSA_RF_DUMP_POLL_IN. Note that in the read-and-pop mode,
 * the content of the RF dump is read by the MC, but there is no mechanism for
 * delivering it to the host.
 */
#define       MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_MODE_OFST 4
#define       MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_MODE_LEN 4
/* enum: Disable the RF dump thread. */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_DISABLED 0x0
/* enum: Pop messages as fast as possible without reading any content. */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_POP_ONLY 0x1
/* enum: Read message content before popping. */
#define          MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_READ_AND_POP 0x2
/* Maximum number of pops (of both instances, if both are active) before
 * scheduling. Too high a value is likely to trip the watchdog.
 */
#define       MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_MAX_POPS_OFST 8
#define       MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_IN_MAX_POPS_LEN 4

/* MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_OUT msgresponse */
#define    MC_CMD_EFTEST_TSA_RF_DUMP_THREAD_CTL_OUT_LEN 0

/* MC_CMD_EFTEST_FASTPD_IN msgrequest */
#define    MC_CMD_EFTEST_FASTPD_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_FASTPD_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FASTPD_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FASTPD_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FASTPD_IN_EFTEST_OP_LEN 1
/* enum: Control whether RX events say whether the fastPD was used for a packet
 */
#define          MC_CMD_EFTEST_FASTPD_IN_SET_INDICATOR 0x0
/* enum: Configure the steering of fastPD-capable packets to the legacy PD */
#define          MC_CMD_EFTEST_FASTPD_IN_CONFIGURE_STEERING 0x1
/* enum: Retrieve the fastPD statistics. Read-clear counters will be cleared.
 */
#define          MC_CMD_EFTEST_FASTPD_IN_GET_STATS 0x2
/* enum: Control whether or not packet checks must complete before LUE requests
 * are issude by fastPD
 */
#define          MC_CMD_EFTEST_FASTPD_IN_SET_PACKET_CHECK_MODE 0x3
/* enum: Set or clear the fastPD validity check, if set only MAC/MAC+VLAN
 * lookups occur
 */
#define          MC_CMD_EFTEST_FASTPD_IN_SET_PACKET_VALIDITY_CHECK 0x4
/* enum: Set or clear the mode which reduces delay per packet, if set only
 * MAC/MAC+VLAN match requests occur
 */
#define          MC_CMD_EFTEST_FASTPD_IN_SET_LUE_MAC_ONLY 0x5
#define       MC_CMD_EFTEST_FASTPD_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_FASTPD_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN msgrequest */
#define    MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_EFTEST_OP_LEN 1
/* enum: Control whether RX events say whether the fastPD was used for a packet
 */
#define          MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_SET_INDICATOR 0x0
/* enum: Configure the steering of fastPD-capable packets to the legacy PD */
#define          MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_CONFIGURE_STEERING 0x1
/* enum: Retrieve the fastPD statistics. Read-clear counters will be cleared.
 */
#define          MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_GET_STATS 0x2
/* enum: Control whether or not packet checks must complete before LUE requests
 * are issude by fastPD
 */
#define          MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_SET_PACKET_CHECK_MODE 0x3
/* enum: Set or clear the fastPD validity check, if set only MAC/MAC+VLAN
 * lookups occur
 */
#define          MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_SET_PACKET_VALIDITY_CHECK 0x4
/* enum: Set or clear the mode which reduces delay per packet, if set only
 * MAC/MAC+VLAN match requests occur
 */
#define          MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_SET_LUE_MAC_ONLY 0x5
#define       MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_EFTEST_OP_RSVD_LEN 2
/* Which datapath (0/1) to configure */
#define       MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_DATAPATH_OFST 4
#define       MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_DATAPATH_LEN 4
/* Whether to enable the indicator */
#define       MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_INDICATOR_OFST 8
#define       MC_CMD_EFTEST_FASTPD_SET_INDICATOR_IN_INDICATOR_LEN 4

/* MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN msgrequest */
#define    MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_EFTEST_OP_LEN 1
/* enum: Control whether RX events say whether the fastPD was used for a packet
 */
#define          MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_SET_INDICATOR 0x0
/* enum: Configure the steering of fastPD-capable packets to the legacy PD */
#define          MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_CONFIGURE_STEERING 0x1
/* enum: Retrieve the fastPD statistics. Read-clear counters will be cleared.
 */
#define          MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_GET_STATS 0x2
/* enum: Control whether or not packet checks must complete before LUE requests
 * are issude by fastPD
 */
#define          MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_SET_PACKET_CHECK_MODE 0x3
/* enum: Set or clear the fastPD validity check, if set only MAC/MAC+VLAN
 * lookups occur
 */
#define          MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_SET_PACKET_VALIDITY_CHECK 0x4
/* enum: Set or clear the mode which reduces delay per packet, if set only
 * MAC/MAC+VLAN match requests occur
 */
#define          MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_SET_LUE_MAC_ONLY 0x5
#define       MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_EFTEST_OP_RSVD_LEN 2
/* Which datapath (0/1) to configure */
#define       MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_DATAPATH_OFST 4
#define       MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_DATAPATH_LEN 4
/* Number of fastPD packets redirected to legacy PD before pausing to steer
 * back. Some values are special.
 */
#define       MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_STEER_THRESH_OFST 8
#define       MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_STEER_THRESH_LEN 4
/* enum: Always pause rather than send a fastPD packet to legacy */
#define          MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_ALWAYS_STEER_BACK 0x0
/* enum: Never pause to allow a fastPD packet to be steered back */
#define          MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_NEVER_STEER_BACK 0xffff
/* 0 if receiving a legacy packet should reset the counter, 1 if not. */
#define       MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_IGNORE_LEGACY_PACKETS_OFST 12
#define       MC_CMD_EFTEST_FASTPD_CONFIGURE_STEERING_IN_IGNORE_LEGACY_PACKETS_LEN 4

/* MC_CMD_EFTEST_FASTPD_GET_STATS_IN msgrequest */
#define    MC_CMD_EFTEST_FASTPD_GET_STATS_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_IN_EFTEST_OP_LEN 1
/* enum: Control whether RX events say whether the fastPD was used for a packet
 */
#define          MC_CMD_EFTEST_FASTPD_GET_STATS_IN_SET_INDICATOR 0x0
/* enum: Configure the steering of fastPD-capable packets to the legacy PD */
#define          MC_CMD_EFTEST_FASTPD_GET_STATS_IN_CONFIGURE_STEERING 0x1
/* enum: Retrieve the fastPD statistics. Read-clear counters will be cleared.
 */
#define          MC_CMD_EFTEST_FASTPD_GET_STATS_IN_GET_STATS 0x2
/* enum: Control whether or not packet checks must complete before LUE requests
 * are issude by fastPD
 */
#define          MC_CMD_EFTEST_FASTPD_GET_STATS_IN_SET_PACKET_CHECK_MODE 0x3
/* enum: Set or clear the fastPD validity check, if set only MAC/MAC+VLAN
 * lookups occur
 */
#define          MC_CMD_EFTEST_FASTPD_GET_STATS_IN_SET_PACKET_VALIDITY_CHECK 0x4
/* enum: Set or clear the mode which reduces delay per packet, if set only
 * MAC/MAC+VLAN match requests occur
 */
#define          MC_CMD_EFTEST_FASTPD_GET_STATS_IN_SET_LUE_MAC_ONLY 0x5
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_IN_EFTEST_OP_RSVD_LEN 2
/* Which datapath to fetch stats for */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_IN_DATAPATH_OFST 4
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_IN_DATAPATH_LEN 4
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_IN_FLAGS_OFST 8
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_FASTPD_GET_STATS_IN_FLUSH_HIST_OFST 8
#define        MC_CMD_EFTEST_FASTPD_GET_STATS_IN_FLUSH_HIST_LBN 0
#define        MC_CMD_EFTEST_FASTPD_GET_STATS_IN_FLUSH_HIST_WIDTH 1

/* MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN msgrequest */
#define    MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_EFTEST_OP_LEN 1
/* enum: Control whether RX events say whether the fastPD was used for a packet
 */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_SET_INDICATOR 0x0
/* enum: Configure the steering of fastPD-capable packets to the legacy PD */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_CONFIGURE_STEERING 0x1
/* enum: Retrieve the fastPD statistics. Read-clear counters will be cleared.
 */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_GET_STATS 0x2
/* enum: Control whether or not packet checks must complete before LUE requests
 * are issude by fastPD
 */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_SET_PACKET_CHECK_MODE 0x3
/* enum: Set or clear the fastPD validity check, if set only MAC/MAC+VLAN
 * lookups occur
 */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_SET_PACKET_VALIDITY_CHECK 0x4
/* enum: Set or clear the mode which reduces delay per packet, if set only
 * MAC/MAC+VLAN match requests occur
 */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_SET_LUE_MAC_ONLY 0x5
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_EFTEST_OP_RSVD_LEN 2
/* Which datapath (0/1) to configure */
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_DATAPATH_OFST 4
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_DATAPATH_LEN 4
/* The selected mode */
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_MODE_OFST 8
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_MODE_LEN 4
/* enum: The packet validity checks block the issuing of LUE requests */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_PV_CHECK_BLOCKING 0x0
/* enum: LUE requests happen in parallel with packet validity checks */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_CHECK_MODE_IN_PV_CHECK_NONBLOCKING 0x1

/* MC_CMD_EFTEST_FASTPD_OUT msgresponse: Empty response to keep submessage
 * processing happy
 */
#define    MC_CMD_EFTEST_FASTPD_OUT_LEN 0

/* MC_CMD_EFTEST_FASTPD_GET_STATS_OUT msgresponse */
#define    MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_LEN 188
/* Counter of number of FastPD packets steered to LegacyPD processor. Not
 * cleared on read.
 */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FASTPD_PKT_STEER_CNT_OFST 0
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FASTPD_PKT_STEER_CNT_LEN 4
/* The number of times packet steering was changed between SoftPD and FastPD
 * engine, cleared on read.
 */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FASTPD_SWITCH_COUNT_OFST 4
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FASTPD_SWITCH_COUNT_LEN 4
/* Number of packets processed by fastPD, per port, cleared on read */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FAST_PD_PACKET_COUNTS_OFST 8
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FAST_PD_PACKET_COUNTS_LEN 8
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FAST_PD_PACKET_COUNTS_LO_OFST 8
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FAST_PD_PACKET_COUNTS_HI_OFST 12
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FAST_PD_PACKET_COUNTS_NUM 4
/* The number of times the history fifo overflow bit has been seen. Not cleared
 * on read.
 */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_HIST_FIFO_OFLOW_COUNT_OFST 40
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_HIST_FIFO_OFLOW_COUNT_LEN 4
/* Buckets of counts for consecutive packets processed by fastPD. Bucket 0
 * counts zeros, Bucket n covers [ 2**(n-1) , 2**n ). Cleared on read.
 */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FASTPD_COUNT_BUCKETS_OFST 44
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FASTPD_COUNT_BUCKETS_LEN 4
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FASTPD_COUNT_BUCKETS_NUM 16
/* Buckets of counts for consecutive packets processed by fastPD. Bucket 0
 * counts zeros, Bucket n covers [ 2**(n-1) , 2**n ). Cleared on read.
 */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_SOFTPD_COUNT_BUCKETS_OFST 108
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_SOFTPD_COUNT_BUCKETS_LEN 4
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_SOFTPD_COUNT_BUCKETS_NUM 16
/* Total of all the counts from HIST_FIFO_DATA that were for the fastPD.
 * Cleared on read.
 */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FASTPD_COUNTS_TOTAL_OFST 172
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FASTPD_COUNTS_TOTAL_LEN 4
/* Total of all the counts from HIST_FIFO_DATA that were for the softPD.
 * Cleared on read.
 */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_SOFTPD_COUNTS_TOTAL_OFST 176
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_SOFTPD_COUNTS_TOTAL_LEN 4
/* Number of times count from HIST_FIFO_DATA for the fastPD was maximum value.
 * Cleared on read.
 */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FASTPD_SATUR_COUNT_OFST 180
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_FASTPD_SATUR_COUNT_LEN 4
/* Number of times count from HIST_FIFO_DATA for the softPD was maximum value.
 * Cleared on read.
 */
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_SOFTPD_SATUR_COUNT_OFST 184
#define       MC_CMD_EFTEST_FASTPD_GET_STATS_OUT_SOFTPD_SATUR_COUNT_LEN 4

/* MC_CMD_EFTEST_MEM_TEST_IN msgrequest */
#define    MC_CMD_EFTEST_MEM_TEST_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_MEM_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_MEM_TEST_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_MEM_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_MEM_TEST_IN_EFTEST_OP_LEN 1
/* enum: Test dpcpu/dicpu memory */
#define          MC_CMD_EFTEST_MEM_TEST_IN_SATELLITE_TEST 0x0
/* enum: Test SMC memory */
#define          MC_CMD_EFTEST_MEM_TEST_IN_SMC_TEST 0x1
#define       MC_CMD_EFTEST_MEM_TEST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_MEM_TEST_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN msgrequest */
#define    MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_EFTEST_OP_LEN 1
/* enum: Test dpcpu/dicpu memory */
#define          MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_SATELLITE_TEST 0x0
/* enum: Test SMC memory */
#define          MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_SMC_TEST 0x1
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_EFTEST_OP_RSVD_LEN 2
/* Which CPUs to test the DMEM of (overlaps following bitfield) */
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_DMEM_TESTS_OFST 4
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_DMEM_TESTS_LEN 4
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDP0_DMEM_OFST 4
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDP0_DMEM_LBN 0
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDP0_DMEM_WIDTH 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDP1_DMEM_OFST 4
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDP1_DMEM_LBN 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDP1_DMEM_WIDTH 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDP0_DMEM_OFST 4
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDP0_DMEM_LBN 2
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDP0_DMEM_WIDTH 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDP1_DMEM_OFST 4
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDP1_DMEM_LBN 3
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDP1_DMEM_WIDTH 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDI0_DMEM_OFST 4
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDI0_DMEM_LBN 4
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDI0_DMEM_WIDTH 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDI1_DMEM_OFST 4
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDI1_DMEM_LBN 5
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDI1_DMEM_WIDTH 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDI_DMEM_OFST 4
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDI_DMEM_LBN 6
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDI_DMEM_WIDTH 1
/* Which CPUs to test the IMEM of (overlaps following bitfield) */
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_IMEM_TESTS_OFST 8
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_IMEM_TESTS_LEN 4
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDP0_IMEM_OFST 8
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDP0_IMEM_LBN 0
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDP0_IMEM_WIDTH 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDP1_IMEM_OFST 8
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDP1_IMEM_LBN 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDP1_IMEM_WIDTH 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDP0_IMEM_OFST 8
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDP0_IMEM_LBN 2
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDP0_IMEM_WIDTH 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDP1_IMEM_OFST 8
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDP1_IMEM_LBN 3
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDP1_IMEM_WIDTH 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDI0_IMEM_OFST 8
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDI0_IMEM_LBN 4
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDI0_IMEM_WIDTH 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDI1_IMEM_OFST 8
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDI1_IMEM_LBN 5
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_RXDI1_IMEM_WIDTH 1
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDI_IMEM_OFST 8
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDI_IMEM_LBN 6
#define        MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_IN_TXDI_IMEM_WIDTH 1

/* MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_OUT msgresponse */
#define    MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_OUT_LEN 12
/* Number of failing tests */
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_OUT_RESULT_OFST 0
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_OUT_RESULT_LEN 4
/* Bitfield of failed DMEM tests (same order as in input) */
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_OUT_DMEM_FAILURES_OFST 4
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_OUT_DMEM_FAILURES_LEN 4
/* Bitfield of failed IMEM tests (same order as in input) */
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_OUT_IMEM_FAILURES_OFST 8
#define       MC_CMD_EFTEST_MEM_TEST_SATELLITE_TEST_OUT_IMEM_FAILURES_LEN 4

/* MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN msgrequest */
#define    MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_EFTEST_OP_LEN 1
/* enum: Control whether RX events say whether the fastPD was used for a packet
 */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_SET_INDICATOR 0x0
/* enum: Configure the steering of fastPD-capable packets to the legacy PD */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_CONFIGURE_STEERING 0x1
/* enum: Retrieve the fastPD statistics. Read-clear counters will be cleared.
 */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_GET_STATS 0x2
/* enum: Control whether or not packet checks must complete before LUE requests
 * are issude by fastPD
 */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_SET_PACKET_CHECK_MODE 0x3
/* enum: Set or clear the fastPD validity check, if set only MAC/MAC+VLAN
 * lookups occur
 */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_SET_PACKET_VALIDITY_CHECK 0x4
/* enum: Set or clear the mode which reduces delay per packet, if set only
 * MAC/MAC+VLAN match requests occur
 */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_SET_LUE_MAC_ONLY 0x5
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_EFTEST_OP_RSVD_LEN 2
/* Which datapath (0/1) to configure */
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_DATAPATH_OFST 4
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_DATAPATH_LEN 4
/* Indicate if we want to set or clear the feature */
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_ENABLE_N_OFST 8
#define       MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_ENABLE_N_LEN 4
/* enum: This is the default value, all lookups will be done. */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_ENABLE 0x0
/* enum: Just MAC and VLAN lookups will be done. */
#define          MC_CMD_EFTEST_FASTPD_SET_PACKET_VALIDITY_CHECK_IN_DISABLE 0x1

/* MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN msgrequest */
#define    MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_EFTEST_OP_LEN 1
/* enum: Control whether RX events say whether the fastPD was used for a packet
 */
#define          MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_SET_INDICATOR 0x0
/* enum: Configure the steering of fastPD-capable packets to the legacy PD */
#define          MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_CONFIGURE_STEERING 0x1
/* enum: Retrieve the fastPD statistics. Read-clear counters will be cleared.
 */
#define          MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_GET_STATS 0x2
/* enum: Control whether or not packet checks must complete before LUE requests
 * are issude by fastPD
 */
#define          MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_SET_PACKET_CHECK_MODE 0x3
/* enum: Set or clear the fastPD validity check, if set only MAC/MAC+VLAN
 * lookups occur
 */
#define          MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_SET_PACKET_VALIDITY_CHECK 0x4
/* enum: Set or clear the mode which reduces delay per packet, if set only
 * MAC/MAC+VLAN match requests occur
 */
#define          MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_SET_LUE_MAC_ONLY 0x5
#define       MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_EFTEST_OP_RSVD_LEN 2
/* Which datapath (0/1) to configure */
#define       MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_DATAPATH_OFST 4
#define       MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_DATAPATH_LEN 4
/* The requested port */
#define       MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_PORT_OFST 8
#define       MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_PORT_LEN 4
/* Indicate if we want to set or clear the feature */
#define       MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_ENABLE_OFST 12
#define       MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_ENABLE_LEN 4
/* enum: This is the default value, all match requests will be done. */
#define          MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_DISABLE 0x0
/* enum: Just MAC and MAC+VLAN match requests will be done. */
#define          MC_CMD_EFTEST_FASTPD_SET_LUE_MAC_ONLY_IN_ENABLE 0x1

/* MC_CMD_EFTEST_MP_MRR_IN msgrequest */
#define    MC_CMD_EFTEST_MP_MRR_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_MP_MRR_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_MP_MRR_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_MP_MRR_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_MP_MRR_IN_EFTEST_OP_LEN 1
/* enum: Maybe set the masks that control which PFs contribute the device-wide
 * MP and MRR
 */
#define          MC_CMD_EFTEST_MP_MRR_IN_SET_MP_MRR 0x0
#define       MC_CMD_EFTEST_MP_MRR_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_MP_MRR_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN msgrequest */
#define    MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_EFTEST_OP_LEN 1
/* enum: Maybe set the masks that control which PFs contribute the device-wide
 * MP and MRR
 */
#define          MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_SET_MP_MRR 0x0
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_EFTEST_OP_RSVD_LEN 2
/* which masks to set */
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_SET_MASK_OFST 4
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_SET_MASK_LEN 4
#define        MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_SET_MP_OFST 4
#define        MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_SET_MP_LBN 0
#define        MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_SET_MP_WIDTH 1
#define        MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_SET_MRR_OFST 4
#define        MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_SET_MRR_LBN 1
#define        MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_SET_MRR_WIDTH 1
/* Masks indicating which PFs should contribute to the device-wide MaxPayload.
 * A value of 1 indicates that the PF does contribute. Don't care value if
 * SET_MP isn't set.
 */
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_MP_MASK_OFST 8
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_MP_MASK_LEN 4
/* As per MP_MASK, but for MaxReadRequest */
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_MRR_MASK_OFST 12
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_IN_MRR_MASK_LEN 4

/* MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_OUT msgresponse */
#define    MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_OUT_LEN 16
/* Mask indicating which PFs do contribute to the device-wide MaxPayload. A
 * value of 1 indicates that the PF does contribute.
 */
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_OUT_MP_MASK_OFST 0
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_OUT_MP_MASK_LEN 4
/* As per MP_MASK, but for MaxReadRequest */
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_OUT_MRR_MASK_OFST 4
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_OUT_MRR_MASK_LEN 4
/* The current device-wide MaxPayload */
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_OUT_MP_OFST 8
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_OUT_MP_LEN 4
/* The current device-wide MaxReadRequest */
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_OUT_MRR_OFST 12
#define       MC_CMD_EFTEST_MP_MRR_SET_MP_MRR_OUT_MRR_LEN 4

/* MC_CMD_EFTEST_PTM_IN msgrequest */
#define    MC_CMD_EFTEST_PTM_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_PTM_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PTM_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PTM_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PTM_IN_EFTEST_OP_LEN 1
/* enum: start */
#define          MC_CMD_EFTEST_PTM_IN_START 0x0
/* enum: query */
#define          MC_CMD_EFTEST_PTM_IN_QUERY 0x1
/* enum: stop */
#define          MC_CMD_EFTEST_PTM_IN_STOP 0x2
/* enum: start toggling test */
#define          MC_CMD_EFTEST_PTM_IN_START_TOGGLING 0x3
/* enum: PTM manual update request */
#define          MC_CMD_EFTEST_PTM_IN_UPDATE_REQ 0x4
#define       MC_CMD_EFTEST_PTM_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PTM_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PTM_QUERY_IN msgrequest */
#define    MC_CMD_EFTEST_PTM_QUERY_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_PTM_QUERY_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PTM_QUERY_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PTM_QUERY_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PTM_QUERY_IN_EFTEST_OP_LEN 1
/* enum: start */
#define          MC_CMD_EFTEST_PTM_QUERY_IN_START 0x0
/* enum: query */
#define          MC_CMD_EFTEST_PTM_QUERY_IN_QUERY 0x1
/* enum: stop */
#define          MC_CMD_EFTEST_PTM_QUERY_IN_STOP 0x2
/* enum: start toggling test */
#define          MC_CMD_EFTEST_PTM_QUERY_IN_START_TOGGLING 0x3
/* enum: PTM manual update request */
#define          MC_CMD_EFTEST_PTM_QUERY_IN_UPDATE_REQ 0x4
#define       MC_CMD_EFTEST_PTM_QUERY_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PTM_QUERY_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PTM_OUT msgresponse */
#define    MC_CMD_EFTEST_PTM_OUT_LEN 0

/* MC_CMD_EFTEST_PTM_QUERY_OUT msgresponse */
#define    MC_CMD_EFTEST_PTM_QUERY_OUT_LEN 12
/* requests */
#define       MC_CMD_EFTEST_PTM_QUERY_OUT_REQUESTS_OFST 0
#define       MC_CMD_EFTEST_PTM_QUERY_OUT_REQUESTS_LEN 4
/* responses */
#define       MC_CMD_EFTEST_PTM_QUERY_OUT_RESPONSES_OFST 4
#define       MC_CMD_EFTEST_PTM_QUERY_OUT_RESPONSES_LEN 4
/* insane responses */
#define       MC_CMD_EFTEST_PTM_QUERY_OUT_INSANE_RESPONSES_OFST 8
#define       MC_CMD_EFTEST_PTM_QUERY_OUT_INSANE_RESPONSES_LEN 4

/* MC_CMD_EFTEST_PTP_IN msgrequest */
#define    MC_CMD_EFTEST_PTP_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_PTP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PTP_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PTP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PTP_IN_EFTEST_OP_LEN 1
/* enum: Medford2 only. Configure the PTP peripherals for PPS testing. This is
 * used to configure the PTP peripherals to loop the PPS output of each to the
 * input of the other and to configure a non-standard Minor wrap value.
 */
#define          MC_CMD_EFTEST_PTP_IN_PPS_START 0x0
/* enum: Medford2 only. Stop the PPS test and reconfigure the PTP peripherals
 * back into normal mode of operation.
 */
#define          MC_CMD_EFTEST_PTP_IN_PPS_STOP 0x1
/* enum: Medford2 only. Read the times of the recent PPS input events */
#define          MC_CMD_EFTEST_PTP_IN_PPS_READ 0x2
/* enum: Medford2 only. Apply an offset to the clock when using a non-default
 * minor register limit for testing i.e. not the firmware default value.
 */
#define          MC_CMD_EFTEST_PTP_IN_APPLY_OFFSET 0x3
/* enum: Medford2 only. Get a snapshot of the PTM and PTP clocks taken at the
 * same point in time.
 */
#define          MC_CMD_EFTEST_PTP_IN_PTM_SNAPSHOT 0x4
#define       MC_CMD_EFTEST_PTP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PTP_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PTP_PPS_START_IN msgrequest */
#define    MC_CMD_EFTEST_PTP_PPS_START_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_PTP_PPS_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PTP_PPS_START_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PTP_PPS_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PTP_PPS_START_IN_EFTEST_OP_LEN 1
/* enum: Medford2 only. Configure the PTP peripherals for PPS testing. This is
 * used to configure the PTP peripherals to loop the PPS output of each to the
 * input of the other and to configure a non-standard Minor wrap value.
 */
#define          MC_CMD_EFTEST_PTP_PPS_START_IN_PPS_START 0x0
/* enum: Medford2 only. Stop the PPS test and reconfigure the PTP peripherals
 * back into normal mode of operation.
 */
#define          MC_CMD_EFTEST_PTP_PPS_START_IN_PPS_STOP 0x1
/* enum: Medford2 only. Read the times of the recent PPS input events */
#define          MC_CMD_EFTEST_PTP_PPS_START_IN_PPS_READ 0x2
/* enum: Medford2 only. Apply an offset to the clock when using a non-default
 * minor register limit for testing i.e. not the firmware default value.
 */
#define          MC_CMD_EFTEST_PTP_PPS_START_IN_APPLY_OFFSET 0x3
/* enum: Medford2 only. Get a snapshot of the PTM and PTP clocks taken at the
 * same point in time.
 */
#define          MC_CMD_EFTEST_PTP_PPS_START_IN_PTM_SNAPSHOT 0x4
#define       MC_CMD_EFTEST_PTP_PPS_START_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PTP_PPS_START_IN_EFTEST_OP_RSVD_LEN 2
/* Bitmask of control flags */
#define       MC_CMD_EFTEST_PTP_PPS_START_IN_CONTROL_OFST 4
#define       MC_CMD_EFTEST_PTP_PPS_START_IN_CONTROL_LEN 4
#define        MC_CMD_EFTEST_PTP_PPS_START_IN_PPS_LOOPBACK_OFST 4
#define        MC_CMD_EFTEST_PTP_PPS_START_IN_PPS_LOOPBACK_LBN 0
#define        MC_CMD_EFTEST_PTP_PPS_START_IN_PPS_LOOPBACK_WIDTH 1
#define        MC_CMD_EFTEST_PTP_PPS_START_IN_PPS_DAISYCHAIN_PERIPH0_OFST 4
#define        MC_CMD_EFTEST_PTP_PPS_START_IN_PPS_DAISYCHAIN_PERIPH0_LBN 1
#define        MC_CMD_EFTEST_PTP_PPS_START_IN_PPS_DAISYCHAIN_PERIPH0_WIDTH 1
#define        MC_CMD_EFTEST_PTP_PPS_START_IN_PPS_DAISYCHAIN_PERIPH1_OFST 4
#define        MC_CMD_EFTEST_PTP_PPS_START_IN_PPS_DAISYCHAIN_PERIPH1_LBN 2
#define        MC_CMD_EFTEST_PTP_PPS_START_IN_PPS_DAISYCHAIN_PERIPH1_WIDTH 1
/* Specifies the wrap point of the PTP minor register i.e. the value that will
 * be programmed into the PTP_MAXCOUNT_REG register of each peripheral.
 */
#define       MC_CMD_EFTEST_PTP_PPS_START_IN_MINOR_LIMIT_OFST 8
#define       MC_CMD_EFTEST_PTP_PPS_START_IN_MINOR_LIMIT_LEN 4

/* MC_CMD_EFTEST_PTP_PPS_READ_IN msgrequest */
#define    MC_CMD_EFTEST_PTP_PPS_READ_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_PTP_PPS_READ_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PTP_PPS_READ_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PTP_PPS_READ_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PTP_PPS_READ_IN_EFTEST_OP_LEN 1
/* enum: Medford2 only. Configure the PTP peripherals for PPS testing. This is
 * used to configure the PTP peripherals to loop the PPS output of each to the
 * input of the other and to configure a non-standard Minor wrap value.
 */
#define          MC_CMD_EFTEST_PTP_PPS_READ_IN_PPS_START 0x0
/* enum: Medford2 only. Stop the PPS test and reconfigure the PTP peripherals
 * back into normal mode of operation.
 */
#define          MC_CMD_EFTEST_PTP_PPS_READ_IN_PPS_STOP 0x1
/* enum: Medford2 only. Read the times of the recent PPS input events */
#define          MC_CMD_EFTEST_PTP_PPS_READ_IN_PPS_READ 0x2
/* enum: Medford2 only. Apply an offset to the clock when using a non-default
 * minor register limit for testing i.e. not the firmware default value.
 */
#define          MC_CMD_EFTEST_PTP_PPS_READ_IN_APPLY_OFFSET 0x3
/* enum: Medford2 only. Get a snapshot of the PTM and PTP clocks taken at the
 * same point in time.
 */
#define          MC_CMD_EFTEST_PTP_PPS_READ_IN_PTM_SNAPSHOT 0x4
#define       MC_CMD_EFTEST_PTP_PPS_READ_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PTP_PPS_READ_IN_EFTEST_OP_RSVD_LEN 2
/* Index of PTP peripheral */
#define       MC_CMD_EFTEST_PTP_PPS_READ_IN_PERIPH_ID_OFST 4
#define       MC_CMD_EFTEST_PTP_PPS_READ_IN_PERIPH_ID_LEN 4

/* MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN msgrequest */
#define    MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_LEN 24
/* identifies the test */
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_EFTEST_OP_LEN 1
/* enum: Medford2 only. Configure the PTP peripherals for PPS testing. This is
 * used to configure the PTP peripherals to loop the PPS output of each to the
 * input of the other and to configure a non-standard Minor wrap value.
 */
#define          MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_PPS_START 0x0
/* enum: Medford2 only. Stop the PPS test and reconfigure the PTP peripherals
 * back into normal mode of operation.
 */
#define          MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_PPS_STOP 0x1
/* enum: Medford2 only. Read the times of the recent PPS input events */
#define          MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_PPS_READ 0x2
/* enum: Medford2 only. Apply an offset to the clock when using a non-default
 * minor register limit for testing i.e. not the firmware default value.
 */
#define          MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_APPLY_OFFSET 0x3
/* enum: Medford2 only. Get a snapshot of the PTM and PTP clocks taken at the
 * same point in time.
 */
#define          MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_PTM_SNAPSHOT 0x4
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_EFTEST_OP_RSVD_LEN 2
/* Index of PTP peripheral */
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_PERIPH_ID_OFST 4
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_PERIPH_ID_LEN 4
/* Minor register limit to use when determining wrap. Use 0 to represent the
 * value 2^32.
 */
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_LIMIT_OFST 8
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_LIMIT_LEN 4
/* Adjustment minor value */
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_MINOR_OFST 12
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_MINOR_LEN 4
/* Adjustment major value (low part) */
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_MAJOR_LO_OFST 16
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_MAJOR_LO_LEN 4
/* Adjustment major value (high part) */
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_MAJOR_HI_OFST 20
#define       MC_CMD_EFTEST_PTP_APPLY_OFFSET_IN_MAJOR_HI_LEN 4

/* MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN msgrequest */
#define    MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_EFTEST_OP_LEN 1
/* enum: Medford2 only. Configure the PTP peripherals for PPS testing. This is
 * used to configure the PTP peripherals to loop the PPS output of each to the
 * input of the other and to configure a non-standard Minor wrap value.
 */
#define          MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_PPS_START 0x0
/* enum: Medford2 only. Stop the PPS test and reconfigure the PTP peripherals
 * back into normal mode of operation.
 */
#define          MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_PPS_STOP 0x1
/* enum: Medford2 only. Read the times of the recent PPS input events */
#define          MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_PPS_READ 0x2
/* enum: Medford2 only. Apply an offset to the clock when using a non-default
 * minor register limit for testing i.e. not the firmware default value.
 */
#define          MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_APPLY_OFFSET 0x3
/* enum: Medford2 only. Get a snapshot of the PTM and PTP clocks taken at the
 * same point in time.
 */
#define          MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_PTM_SNAPSHOT 0x4
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_EFTEST_OP_RSVD_LEN 2
/* Index of PTP peripheral */
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_PERIPH_ID_OFST 4
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_IN_PERIPH_ID_LEN 4

/* MC_CMD_EFTEST_PTP_OUT msgresponse */
#define    MC_CMD_EFTEST_PTP_OUT_LEN 0

/* MC_CMD_EFTEST_PTP_PPS_READ_OUT msgresponse */
#define    MC_CMD_EFTEST_PTP_PPS_READ_OUT_LENMIN 16
#define    MC_CMD_EFTEST_PTP_PPS_READ_OUT_LENMAX 244
#define    MC_CMD_EFTEST_PTP_PPS_READ_OUT_LENMAX_MCDI2 1012
#define    MC_CMD_EFTEST_PTP_PPS_READ_OUT_LEN(num) (4+12*(num))
#define    MC_CMD_EFTEST_PTP_PPS_READ_OUT_SAMPLES_NUM(len) (((len)-4)/12)
/* The number of PPS samples in this response */
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_NUM_SAMPLES_OFST 0
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_NUM_SAMPLES_LEN 4
/* An array of times at which the PPS pulses occurred */
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_SAMPLES_OFST 4
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_SAMPLES_LEN 12
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_SAMPLES_MINNUM 1
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_SAMPLES_MAXNUM 20
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_SAMPLES_MAXNUM_MCDI2 84
/* PTP clock minor register at PPS event */
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_MINOR_OFST 4
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_MINOR_LEN 4
/* PTP clock major register at PPS event (low part) */
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_MAJOR_LO_OFST 8
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_MAJOR_LO_LEN 4
/* PTP clock major register at PPS event (high part) */
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_MAJOR_HI_OFST 12
#define       MC_CMD_EFTEST_PTP_PPS_READ_OUT_MAJOR_HI_LEN 4

/* MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_OUT msgresponse */
#define    MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_OUT_LEN 20
/* Low part of PTM timer snapshot */
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_OUT_PTM_LO_OFST 0
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_OUT_PTM_LO_LEN 4
/* High part of PTM timer snapshot */
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_OUT_PTM_HI_OFST 4
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_OUT_PTM_HI_LEN 4
/* PTP minor register snapshot */
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_OUT_PTP_MINOR_OFST 8
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_OUT_PTP_MINOR_LEN 4
/* PTP major register snapshot (low part) */
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_OUT_PTP_MAJOR_LO_OFST 12
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_OUT_PTP_MAJOR_LO_LEN 4
/* PTP major register snapshot (high part) */
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_OUT_PTP_MAJOR_HI_OFST 16
#define       MC_CMD_EFTEST_PTP_PTM_SNAPSHOT_OUT_PTP_MAJOR_HI_LEN 4

/* MC_CMD_EFTEST_HW_PERF_MON_IN msgrequest */
#define    MC_CMD_EFTEST_HW_PERF_MON_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_HW_PERF_MON_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_HW_PERF_MON_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_HW_PERF_MON_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_HW_PERF_MON_IN_EFTEST_OP_LEN 1
/* enum: controls HW performance monitors */
#define          MC_CMD_EFTEST_HW_PERF_MON_IN_CTRL 0x0
/* enum: saves a snapshot of counters */
#define          MC_CMD_EFTEST_HW_PERF_MON_IN_SNAPSHOT 0x1
#define       MC_CMD_EFTEST_HW_PERF_MON_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_HW_PERF_MON_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN msgrequest */
#define    MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_EFTEST_OP_LEN 1
/* enum: controls HW performance monitors */
#define          MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_CTRL 0x0
/* enum: saves a snapshot of counters */
#define          MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_SNAPSHOT 0x1
#define       MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_EFTEST_OP_RSVD_LEN 2
/* Turn on HW performance monitors */
#define       MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_ON_OFST 4
#define       MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_ON_LEN 4
/* enum: Turn on. */
#define          MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_ENABLE 0x1
/* enum: Turn off. */
#define          MC_CMD_EFTEST_HW_PERF_MON_CTRL_IN_DISABLE 0x0

/* MC_CMD_EFTEST_HW_PERF_MON_SNAPSHOT_OUT msgrequest */
#define    MC_CMD_EFTEST_HW_PERF_MON_SNAPSHOT_OUT_LEN 16
/* BIU_PCIE_BW_INI_TBASE_LO */
#define       MC_CMD_EFTEST_HW_PERF_MON_SNAPSHOT_OUT_BIU_PCIE_BW_INI_TBASE_LO_OFST 0
#define       MC_CMD_EFTEST_HW_PERF_MON_SNAPSHOT_OUT_BIU_PCIE_BW_INI_TBASE_LO_LEN 4
/* BIU_PCIE_BW_CPL_TBASE_LO */
#define       MC_CMD_EFTEST_HW_PERF_MON_SNAPSHOT_OUT_BIU_PCIE_BW_CPL_TBASE_LO_OFST 4
#define       MC_CMD_EFTEST_HW_PERF_MON_SNAPSHOT_OUT_BIU_PCIE_BW_CPL_TBASE_LO_LEN 4
/* DWN0_PKT_RATE_TBASE_LO */
#define       MC_CMD_EFTEST_HW_PERF_MON_SNAPSHOT_OUT_DWN0_PKT_RATE_TBASE_LO_OFST 8
#define       MC_CMD_EFTEST_HW_PERF_MON_SNAPSHOT_OUT_DWN0_PKT_RATE_TBASE_LO_LEN 4
/* DWN1_PKT_RATE_TBASE_LO */
#define       MC_CMD_EFTEST_HW_PERF_MON_SNAPSHOT_OUT_DWN1_PKT_RATE_TBASE_LO_OFST 12
#define       MC_CMD_EFTEST_HW_PERF_MON_SNAPSHOT_OUT_DWN1_PKT_RATE_TBASE_LO_LEN 4

/* MC_CMD_EFTEST_PORT_ERRORS_IN msgrequest */
#define    MC_CMD_EFTEST_PORT_ERRORS_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_PORT_ERRORS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PORT_ERRORS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PORT_ERRORS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PORT_ERRORS_IN_EFTEST_OP_LEN 1
/* enum: Get accumulated port errors */
#define          MC_CMD_EFTEST_PORT_ERRORS_IN_GET 0x0
#define       MC_CMD_EFTEST_PORT_ERRORS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PORT_ERRORS_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PORT_ERRORS_GET_IN msgrequest */
#define    MC_CMD_EFTEST_PORT_ERRORS_GET_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_PORT_ERRORS_GET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PORT_ERRORS_GET_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PORT_ERRORS_GET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PORT_ERRORS_GET_IN_EFTEST_OP_LEN 1
#define       MC_CMD_EFTEST_PORT_ERRORS_GET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PORT_ERRORS_GET_IN_EFTEST_OP_RSVD_LEN 2
/* If nonzero, clear the port errors after getting them */
#define       MC_CMD_EFTEST_PORT_ERRORS_GET_IN_RESET_OFST 4
#define       MC_CMD_EFTEST_PORT_ERRORS_GET_IN_RESET_LEN 4

/* MC_CMD_EFTEST_PORT_ERRORS_GET_OUT msgresponse */
#define    MC_CMD_EFTEST_PORT_ERRORS_GET_OUT_LEN 4
/* Port errors. Same layout as NP_ALERT_REG2. */
#define       MC_CMD_EFTEST_PORT_ERRORS_GET_OUT_ERRORS_OFST 0
#define       MC_CMD_EFTEST_PORT_ERRORS_GET_OUT_ERRORS_LEN 4

/* MC_CMD_EFTEST_MAC_TX_AUTOPAD_IN msgrequest */
#define    MC_CMD_EFTEST_MAC_TX_AUTOPAD_IN_LEN 4
/* identified the test */
#define       MC_CMD_EFTEST_MAC_TX_AUTOPAD_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_MAC_TX_AUTOPAD_IN_EFTEST_ID_LEN 1
/* the opreation requested */
#define       MC_CMD_EFTEST_MAC_TX_AUTOPAD_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_MAC_TX_AUTOPAD_IN_EFTEST_OP_LEN 1
/* enum: Get TX autopadding configuration */
#define          MC_CMD_EFTEST_MAC_TX_AUTOPAD_IN_GET 0x0
/* enum: Set TX autopadding configuration */
#define          MC_CMD_EFTEST_MAC_TX_AUTOPAD_IN_SET 0x1
/* Used to be port number, now unused. The port to be configured is the one
 * associated with the calling function
 */
#define       MC_CMD_EFTEST_MAC_TX_AUTOPAD_IN_EFTEST_PORT_NUMBER_OFST 2
#define       MC_CMD_EFTEST_MAC_TX_AUTOPAD_IN_EFTEST_PORT_NUMBER_LEN 1
/* Selected TX_PAD_EN state, 1 for enabled, 0 for disabled */
#define       MC_CMD_EFTEST_MAC_TX_AUTOPAD_IN_EFTEST_TX_PAD_EN_OFST 3
#define       MC_CMD_EFTEST_MAC_TX_AUTOPAD_IN_EFTEST_TX_PAD_EN_LEN 1

/* MC_CMD_EFTEST_MAC_TX_AUTOPAD_OUT msgresponse */
#define    MC_CMD_EFTEST_MAC_TX_AUTOPAD_OUT_LEN 4
/* Current configuration state of TX_PAD_EN field */
#define       MC_CMD_EFTEST_MAC_TX_AUTOPAD_OUT_EFTEST_TX_PAD_EN_OFST 0
#define       MC_CMD_EFTEST_MAC_TX_AUTOPAD_OUT_EFTEST_TX_PAD_EN_LEN 4

/* MC_CMD_EFTEST_CRAGIT_START_IN msgrequest */
#define    MC_CMD_EFTEST_CRAGIT_START_IN_LEN 25
/* identifies the test */
#define       MC_CMD_EFTEST_CRAGIT_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CRAGIT_START_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CRAGIT_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CRAGIT_START_IN_EFTEST_OP_LEN 1
/* enum: Start CTPIO Agitator */
#define          MC_CMD_EFTEST_CRAGIT_START_IN_START 0x0
#define       MC_CMD_EFTEST_CRAGIT_START_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CRAGIT_START_IN_EFTEST_OP_RSVD_LEN 2
/* Access pattern */
#define       MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_OFST 4
#define       MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_LEN 4
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_RANDOM_DELAY_OFST 4
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_RANDOM_DELAY_LBN 0
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_RANDOM_DELAY_WIDTH 1
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_RANDOM_STEP_OFST 4
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_RANDOM_STEP_LBN 1
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_RANDOM_STEP_WIDTH 1
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_UNDERRUN_DIS_ITER_OFST 4
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_UNDERRUN_DIS_ITER_LBN 2
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_UNDERRUN_DIS_ITER_WIDTH 1
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_C1_DIS_ITER_OFST 4
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_C1_DIS_ITER_LBN 3
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_C1_DIS_ITER_WIDTH 1
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_C2_DIS_ITER_OFST 4
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_C2_DIS_ITER_LBN 4
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_C2_DIS_ITER_WIDTH 1
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_C2_ITER_OFST 4
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_C2_ITER_LBN 5
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_C2_ITER_WIDTH 1
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_NET_LINK_EN_OFST 4
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_NET_LINK_EN_LBN 6
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_NET_LINK_EN_WIDTH 1
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_PCI_LINK_EN_OFST 4
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_PCI_LINK_EN_LBN 7
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_PCI_LINK_EN_WIDTH 1
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_NET_LINK_BETTER_OFST 4
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_NET_LINK_BETTER_LBN 8
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_NET_LINK_BETTER_WIDTH 1
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_PCI_LINK_WORSE_OFST 4
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_PCI_LINK_WORSE_LBN 9
#define        MC_CMD_EFTEST_CRAGIT_START_IN_PATTERN_PCI_LINK_WORSE_WIDTH 1
/* Operation requested */
#define       MC_CMD_EFTEST_CRAGIT_START_IN_OPERATION_OFST 8
#define       MC_CMD_EFTEST_CRAGIT_START_IN_OPERATION_LEN 4
/* enum: Do link reconfiguration */
#define          MC_CMD_EFTEST_CRAGIT_START_IN_LINK_RECONF 0x0
/* enum: Do underrun reconfigurations */
#define          MC_CMD_EFTEST_CRAGIT_START_IN_UNDERRUN_RECONF 0x1
/* Delays between operations (in us) */
#define       MC_CMD_EFTEST_CRAGIT_START_IN_DELAY_OFST 12
#define       MC_CMD_EFTEST_CRAGIT_START_IN_DELAY_LEN 4
/* Requested port number */
#define       MC_CMD_EFTEST_CRAGIT_START_IN_PORT_NUM_OFST 16
#define       MC_CMD_EFTEST_CRAGIT_START_IN_PORT_NUM_LEN 4
/* Flags for CTPIO underrun configuration */
#define       MC_CMD_EFTEST_CRAGIT_START_IN_FLAGS_OFST 20
#define       MC_CMD_EFTEST_CRAGIT_START_IN_FLAGS_LEN 4
/* Initial state of C2 value */
#define       MC_CMD_EFTEST_CRAGIT_START_IN_C2_VALUE_OFST 24
#define       MC_CMD_EFTEST_CRAGIT_START_IN_C2_VALUE_LEN 1

/* MC_CMD_EFTEST_CRAGIT_START_OUT msgresponse */
#define    MC_CMD_EFTEST_CRAGIT_START_OUT_LEN 0

/* MC_CMD_EFTEST_CRAGIT_STOP_IN msgrequest */
#define    MC_CMD_EFTEST_CRAGIT_STOP_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_CRAGIT_STOP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CRAGIT_STOP_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CRAGIT_STOP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CRAGIT_STOP_IN_EFTEST_OP_LEN 1
/* enum: Stop CTPIO Agitator */
#define          MC_CMD_EFTEST_CRAGIT_STOP_IN_STOP 0x1
#define       MC_CMD_EFTEST_CRAGIT_STOP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CRAGIT_STOP_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PBMX_IN msgrequest */
#define    MC_CMD_EFTEST_PBMX_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_PBMX_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PBMX_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PBMX_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PBMX_IN_EFTEST_OP_LEN 1
/* enum: Set a block to continually trigger, count triggers */
#define          MC_CMD_EFTEST_PBMX_IN_COUNT_TRIGGERS 0x0
/* enum: Trigger a block, check that it triggered and that capture memory
 * contains the trigger event
 */
#define          MC_CMD_EFTEST_PBMX_IN_CHECK_TRIGGER 0x1
#define       MC_CMD_EFTEST_PBMX_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PBMX_IN_EFTEST_OP_RSVD_LEN 2
/* Which block the test is for (enum is same as in pbmx.h) */
#define       MC_CMD_EFTEST_PBMX_IN_BLOCK_OFST 4
#define       MC_CMD_EFTEST_PBMX_IN_BLOCK_LEN 4
#define          MC_CMD_EFTEST_PBMX_IN_PCIE 0x0 /* enum */
#define          MC_CMD_EFTEST_PBMX_IN_BIU 0x1 /* enum */
#define          MC_CMD_EFTEST_PBMX_IN_MC 0x2 /* enum */
#define          MC_CMD_EFTEST_PBMX_IN_NWKENG 0x3 /* enum */
#define          MC_CMD_EFTEST_PBMX_IN_NWKROUTER 0x4 /* enum */
#define          MC_CMD_EFTEST_PBMX_IN_SYSSERV 0x5 /* enum */
#define          MC_CMD_EFTEST_PBMX_IN_EV 0x6 /* enum */
#define          MC_CMD_EFTEST_PBMX_IN_NWKENG_TX 0x7 /* enum */

/* MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN msgrequest */
#define    MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_EFTEST_OP_LEN 1
#define       MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_EFTEST_OP_RSVD_LEN 2
/* Which block the test is for (enum is same as in pbmx.h) */
#define       MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_BLOCK_OFST 4
#define       MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_BLOCK_LEN 4
/* How many iterations to run the test for */
#define       MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_ITERATIONS_OFST 8
#define       MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_ITERATIONS_LEN 4
/* How long to run an iteration for (in usec) */
#define       MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_DURATION_OFST 12
#define       MC_CMD_EFTEST_PBMX_COUNT_TRIGGERS_IN_DURATION_LEN 4

/* MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN msgrequest */
#define    MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_LEN 20
/* identifies the test */
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_EFTEST_OP_LEN 1
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_EFTEST_OP_RSVD_LEN 2
/* Which block the test is for (enum is same as in pbmx.h). */
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_BLOCK_OFST 4
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_BLOCK_LEN 4
/* How many iterations to run the test for */
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_ITERATIONS_OFST 8
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_ITERATIONS_LEN 4
/* How long to run an iteration for (in usec) */
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_DURATION_OFST 12
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_DURATION_LEN 4
/* Allow pcie link to go down during test (relevant for PCIe block test only.
 * Allowing it gives a slightly more thorough test)
 */
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_ALLOW_LINK_DOWN_OFST 16
#define       MC_CMD_EFTEST_PBMX_CHECK_TRIGGER_IN_ALLOW_LINK_DOWN_LEN 4

/* MC_CMD_EFTEST_PBMX_OUT msgresponse */
#define    MC_CMD_EFTEST_PBMX_OUT_LEN 0

/* MC_CMD_EFTEST_SLOW_TXFW_IN msgrequest: Control TXDP firmware which
 * introduces delays
 */
#define    MC_CMD_EFTEST_SLOW_TXFW_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_SLOW_TXFW_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SLOW_TXFW_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SLOW_TXFW_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SLOW_TXFW_IN_EFTEST_OP_LEN 1
/* enum: Set the global parameters for RX delays */
#define          MC_CMD_EFTEST_SLOW_TXFW_IN_SET_PARAMS 0x0
/* enum: Configure delays for a queue */
#define          MC_CMD_EFTEST_SLOW_TXFW_IN_CONFIGURE_QUEUE 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SLOW_TXFW_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SLOW_TXFW_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN msgrequest */
#define    MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_LEN 24
/* identifies the test */
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_EFTEST_OP_LEN 1
/* enum: Set the global parameters for RX delays */
#define          MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_SET_PARAMS 0x0
/* enum: Configure delays for a queue */
#define          MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_CONFIGURE_QUEUE 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_EFTEST_OP_RSVD_LEN 2
/* In periodic mode, delay 1/N packets */
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_PERIODIC_N_OFST 4
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_PERIODIC_N_LEN 4
/* In random chance mode, delay with probabilty 2^SHIFT / 65536 */
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_RANDOM_CHANCE_SHIFT_OFST 8
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_RANDOM_CHANCE_SHIFT_LEN 4
/* How many cycles to spin for with a long delay */
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_LONG_DELAY_OFST 12
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_LONG_DELAY_LEN 4
/* How many cycles to spin for with a short delay */
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_SHORT_DELAY_OFST 16
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_SHORT_DELAY_LEN 4
/* A random-length delay is up to 65536 / 2^SHIFT */
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_RANDOM_DELAY_SHIFT_OFST 20
#define       MC_CMD_EFTEST_SLOW_TXFW_SET_PARAMS_IN_RANDOM_DELAY_SHIFT_LEN 4

/* MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN msgrequest */
#define    MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_EFTEST_OP_LEN 1
/* enum: Set the global parameters for RX delays */
#define          MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_SET_PARAMS 0x0
/* enum: Configure delays for a queue */
#define          MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_CONFIGURE_QUEUE 0x1
/* align the arguments to 32 bits */
#define       MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_EFTEST_OP_RSVD_LEN 2
/* Function-relative queue ID to configure */
#define       MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_QUEUE_ID_OFST 4
#define       MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_QUEUE_ID_LEN 4
/* The whole configuration */
#define       MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_CONFIGURATION_OFST 8
#define       MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_CONFIGURATION_LEN 4
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_OFST 8
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_LBN 8
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_WIDTH 4
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DOORBELL_OFST 8
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DOORBELL_LBN 4
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DOORBELL_WIDTH 4
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_PACKET_OFST 8
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_PACKET_LBN 0
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_PACKET_WIDTH 4
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_PACKET_DELAY_TYPE_OFST 8
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_PACKET_DELAY_TYPE_LBN 0
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_PACKET_DELAY_TYPE_WIDTH 2
/* enum: No delay */
#define          MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_NONE 0x0
/* enum: Randomly decide whether to delay (default probability 1/8) */
#define          MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_RANDOM 0x1
/* enum: Delay every N'th time (default N=10) */
#define          MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_PERIODIC 0x2
/* enum: Always delay */
#define          MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_ALWAYS 0x3
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_PACKET_DELAY_LENGTH_OFST 8
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_PACKET_DELAY_LENGTH_LBN 2
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_PACKET_DELAY_LENGTH_WIDTH 2
/* enum: Delay for a short (default 1000 cycles) time */
#define          MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_SHORT 0x0
/* enum: Delay for a long (default 10000 cycles) time */
#define          MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_LONG 0x1
/* enum: Delay for a random (default from 0-32767 cycles) time */
#define          MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_RANDOM 0x2
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DOORBELL_DELAY_TYPE_OFST 8
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DOORBELL_DELAY_TYPE_LBN 4
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DOORBELL_DELAY_TYPE_WIDTH 2
/* enum: No delay */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_NONE 0x0 */
/* enum: Randomly decide whether to delay (default probability 1/8) */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_RANDOM 0x1 */
/* enum: Delay every N'th time (default N=10) */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_PERIODIC 0x2 */
/* enum: Always delay */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_ALWAYS 0x3 */
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DOORBELL_DELAY_LENGTH_OFST 8
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DOORBELL_DELAY_LENGTH_LBN 6
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DOORBELL_DELAY_LENGTH_WIDTH 2
/* enum: Delay for a short (default 1000 cycles) time */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_SHORT 0x0 */
/* enum: Delay for a long (default 10000 cycles) time */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_LONG 0x1 */
/* enum: Delay for a random (default from 0-32767 cycles) time */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_RANDOM 0x2 */
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_DELAY_TYPE_OFST 8
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_DELAY_TYPE_LBN 8
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_DELAY_TYPE_WIDTH 2
/* enum: No delay */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_NONE 0x0 */
/* enum: Randomly decide whether to delay (default probability 1/8) */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_RANDOM 0x1 */
/* enum: Delay every N'th time (default N=10) */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_PERIODIC 0x2 */
/* enum: Always delay */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_TYPE_ALWAYS 0x3 */
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_DELAY_LENGTH_OFST 8
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_DELAY_LENGTH_LBN 10
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DESCRIPTOR_DELAY_LENGTH_WIDTH 2
/* enum: Delay for a short (default 1000 cycles) time */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_SHORT 0x0 */
/* enum: Delay for a long (default 10000 cycles) time */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_LONG 0x1 */
/* enum: Delay for a random (default from 0-32767 cycles) time */
/*               MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_DELAY_LENGTH_RANDOM 0x2 */
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_PADDING_OFST 8
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_PADDING_LBN 12
#define        MC_CMD_EFTEST_SLOW_TXFW_CONFIGURE_QUEUE_IN_PADDING_WIDTH 20

/* MC_CMD_EFTEST_PCIE_TEST_IN msgrequest */
#define    MC_CMD_EFTEST_PCIE_TEST_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_PCIE_TEST_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PCIE_TEST_IN_EFTEST_ID_LEN 1
/* the operation requested. */
#define       MC_CMD_EFTEST_PCIE_TEST_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PCIE_TEST_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PCIE_TEST_IN_START 0x0 /* enum */
#define          MC_CMD_EFTEST_PCIE_TEST_IN_STOP 0x1 /* enum */
#define          MC_CMD_EFTEST_PCIE_TEST_IN_SETUP 0x2 /* enum */
#define       MC_CMD_EFTEST_PCIE_TEST_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PCIE_TEST_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PCIE_TEST_START_IN msgrequest */
#define    MC_CMD_EFTEST_PCIE_TEST_START_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_PCIE_TEST_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PCIE_TEST_START_IN_EFTEST_ID_LEN 1
/* the operation requested. */
#define       MC_CMD_EFTEST_PCIE_TEST_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PCIE_TEST_START_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PCIE_TEST_START_IN_START 0x0 /* enum */
#define          MC_CMD_EFTEST_PCIE_TEST_START_IN_STOP 0x1 /* enum */
#define          MC_CMD_EFTEST_PCIE_TEST_START_IN_SETUP 0x2 /* enum */
#define       MC_CMD_EFTEST_PCIE_TEST_START_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PCIE_TEST_START_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PCIE_TEST_STOP_IN msgrequest */
#define    MC_CMD_EFTEST_PCIE_TEST_STOP_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_PCIE_TEST_STOP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PCIE_TEST_STOP_IN_EFTEST_ID_LEN 1
/* the operation requested. */
#define       MC_CMD_EFTEST_PCIE_TEST_STOP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PCIE_TEST_STOP_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PCIE_TEST_STOP_IN_START 0x0 /* enum */
#define          MC_CMD_EFTEST_PCIE_TEST_STOP_IN_STOP 0x1 /* enum */
#define          MC_CMD_EFTEST_PCIE_TEST_STOP_IN_SETUP 0x2 /* enum */
#define       MC_CMD_EFTEST_PCIE_TEST_STOP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PCIE_TEST_STOP_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PCIE_TEST_SETUP_IN msgrequest */
#define    MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_LEN 16
/* identifies the test */
#define       MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_EFTEST_ID_LEN 1
/* the operation requested. */
#define       MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_START 0x0 /* enum */
#define          MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_STOP 0x1 /* enum */
#define          MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_SETUP 0x2 /* enum */
#define       MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_EFTEST_OP_RSVD_LEN 2
/* Select which test to run. */
#define       MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_TEST_OFST 4
#define       MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_TEST_LEN 4
#define          MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_TOGGLE_ERROR_FORWARDING 0x0 /* enum */
/* Test dependent. For toggle error forwarding test, this indicates the number
 * of toggles to do in each iteration.
 */
#define       MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_PARAMETER0_OFST 8
#define       MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_PARAMETER0_LEN 4
/* Test dependent. For toggle error forwarding test, this indicates the number
 * of useconds to wait between iterations.
 */
#define       MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_PARAMETER1_OFST 12
#define       MC_CMD_EFTEST_PCIE_TEST_SETUP_IN_PARAMETER1_LEN 4

/* MC_CMD_EFTEST_KRSERDES_STRESS_IN msgrequest */
#define    MC_CMD_EFTEST_KRSERDES_STRESS_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_KRSERDES_STRESS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_KRSERDES_STRESS_IN_EFTEST_ID_LEN 1
/* the operation requested. */
#define       MC_CMD_EFTEST_KRSERDES_STRESS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_KRSERDES_STRESS_IN_EFTEST_OP_LEN 1
/* enum: Start reset toggling on serdes associated with current port */
#define          MC_CMD_EFTEST_KRSERDES_STRESS_IN_RESET_TOGGLE_AGITATOR_START 0x0
/* enum: Stop reset toggling */
#define          MC_CMD_EFTEST_KRSERDES_STRESS_IN_RESET_TOGGLE_AGITATOR_STOP 0x1
#define       MC_CMD_EFTEST_KRSERDES_STRESS_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_KRSERDES_STRESS_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_IN msgrequest */
#define    MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_IN_EFTEST_ID_LEN 1
/* the operation requested. */
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_IN_EFTEST_OP_LEN 1
/* enum: Start reset toggling on serdes associated with current port */
#define          MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_IN_RESET_TOGGLE_AGITATOR_START 0x0
/* enum: Stop reset toggling */
#define          MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_IN_RESET_TOGGLE_AGITATOR_STOP 0x1
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_OUT msgrequest */
#define    MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_OUT_LEN 4
/* pointer to thread structure */
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_OUT_THREAD_OFST 0
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_START_OUT_THREAD_LEN 4

/* MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_STOP_IN msgrequest */
#define    MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_STOP_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_STOP_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_STOP_IN_EFTEST_ID_LEN 1
/* the operation requested. */
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_STOP_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_STOP_IN_EFTEST_OP_LEN 1
/* enum: Start reset toggling on serdes associated with current port */
#define          MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_STOP_IN_RESET_TOGGLE_AGITATOR_START 0x0
/* enum: Stop reset toggling */
#define          MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_STOP_IN_RESET_TOGGLE_AGITATOR_STOP 0x1
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_STOP_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_STOP_IN_EFTEST_OP_RSVD_LEN 2
/* Thread to stop */
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_STOP_IN_THREAD_OFST 4
#define       MC_CMD_EFTEST_KRSERDES_STRESS_RESET_TOGGLE_AGITATOR_STOP_IN_THREAD_LEN 4

/* MC_CMD_EFTEST_THREAD_MGMT_IN msgrequest */
#define    MC_CMD_EFTEST_THREAD_MGMT_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_THREAD_MGMT_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_THREAD_MGMT_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_THREAD_MGMT_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_THREAD_MGMT_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_THREAD_MGMT_IN_STATUS 0x0 /* enum */
#define          MC_CMD_EFTEST_THREAD_MGMT_IN_ABORT 0x1 /* enum */
#define       MC_CMD_EFTEST_THREAD_MGMT_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_THREAD_MGMT_IN_EFTEST_OP_RSVD_LEN 6

/* MC_CMD_EFTEST_THREAD_MGMT_OUT msgresponse */
#define    MC_CMD_EFTEST_THREAD_MGMT_OUT_LEN 2
/* Number of still running eftest threads */
#define       MC_CMD_EFTEST_THREAD_MGMT_OUT_THREAD_RUNNING_COUNT_OFST 0
#define       MC_CMD_EFTEST_THREAD_MGMT_OUT_THREAD_RUNNING_COUNT_LEN 1
/* Number of aborted eftest threads (only for ABORT action) */
#define       MC_CMD_EFTEST_THREAD_MGMT_OUT_THREAD_ABORTED_COUNT_OFST 1
#define       MC_CMD_EFTEST_THREAD_MGMT_OUT_THREAD_ABORTED_COUNT_LEN 1

/* MC_CMD_EFTEST_SPHINX_IN msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_LEN 4
/* Identifies the test. */
#define       MC_CMD_EFTEST_SPHINX_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SPHINX_IN_EFTEST_ID_LEN 1
/* The SPHINX service to use. */
#define       MC_CMD_EFTEST_SPHINX_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SPHINX_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_SPHINX_IN_DEFAULT 0x0 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_DEBUG 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW 0x2 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RESET 0x3 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_CONFIG 0x4 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA 0x5 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_FLASH 0x6 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_SENSOR_MANAGEMENT 0x7 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL 0x8 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_MCTP 0x9 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_PLDM 0xa /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_PLDM_MONITORING 0xb /* enum */
/* Align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_SPHINX_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SPHINX_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_SPHINX_IN_DEFAULT msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_DEFAULT_LENMIN 8
#define    MC_CMD_EFTEST_SPHINX_IN_DEFAULT_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_IN_DEFAULT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_IN_DEFAULT_LEN(num) (8+1*(num))
#define    MC_CMD_EFTEST_SPHINX_IN_DEFAULT_DATA_NUM(len) (((len)-8)/1)
#define       MC_CMD_EFTEST_SPHINX_IN_DEFAULT_SPHINX_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_DEFAULT_SPHINX_OP_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_DEFAULT_DATA_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_DEFAULT_DATA_LEN 1
#define       MC_CMD_EFTEST_SPHINX_IN_DEFAULT_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_IN_DEFAULT_DATA_MAXNUM 244
#define       MC_CMD_EFTEST_SPHINX_IN_DEFAULT_DATA_MAXNUM_MCDI2 1012

/* MC_CMD_EFTEST_SPHINX_OUT_DEFAULT msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_DEFAULT_LENMIN 0
#define    MC_CMD_EFTEST_SPHINX_OUT_DEFAULT_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_OUT_DEFAULT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_OUT_DEFAULT_LEN(num) (0+1*(num))
#define    MC_CMD_EFTEST_SPHINX_OUT_DEFAULT_DATA_NUM(len) (((len)-0)/1)
#define       MC_CMD_EFTEST_SPHINX_OUT_DEFAULT_DATA_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_DEFAULT_DATA_LEN 1
#define       MC_CMD_EFTEST_SPHINX_OUT_DEFAULT_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_OUT_DEFAULT_DATA_MAXNUM 252
#define       MC_CMD_EFTEST_SPHINX_OUT_DEFAULT_DATA_MAXNUM_MCDI2 1020

/* MC_CMD_EFTEST_SPHINX_IN_DEBUG msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_DEBUG_LEN 8
/* The service API function to call. */
#define       MC_CMD_EFTEST_SPHINX_IN_DEBUG_SPHINX_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_DEBUG_SPHINX_OP_LEN 4
#define          MC_CMD_EFTEST_SPHINX_IN_DEBUG_ECHO 0x1 /* enum */

/* MC_CMD_EFTEST_SPHINX_IN_DEBUG_ECHO msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_DEBUG_ECHO_LENMIN 8
#define    MC_CMD_EFTEST_SPHINX_IN_DEBUG_ECHO_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_IN_DEBUG_ECHO_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_IN_DEBUG_ECHO_LEN(num) (8+1*(num))
#define    MC_CMD_EFTEST_SPHINX_IN_DEBUG_ECHO_DATA_NUM(len) (((len)-8)/1)
/* A string to echo back and forth. */
#define       MC_CMD_EFTEST_SPHINX_IN_DEBUG_ECHO_DATA_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_DEBUG_ECHO_DATA_LEN 1
#define       MC_CMD_EFTEST_SPHINX_IN_DEBUG_ECHO_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_IN_DEBUG_ECHO_DATA_MAXNUM 244
#define       MC_CMD_EFTEST_SPHINX_IN_DEBUG_ECHO_DATA_MAXNUM_MCDI2 1012

/* MC_CMD_EFTEST_SPHINX_OUT_DEBUG_ECHO msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_DEBUG_ECHO_LENMIN 0
#define    MC_CMD_EFTEST_SPHINX_OUT_DEBUG_ECHO_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_OUT_DEBUG_ECHO_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_OUT_DEBUG_ECHO_LEN(num) (0+1*(num))
#define    MC_CMD_EFTEST_SPHINX_OUT_DEBUG_ECHO_DATA_NUM(len) (((len)-0)/1)
/* The echoed string. */
#define       MC_CMD_EFTEST_SPHINX_OUT_DEBUG_ECHO_DATA_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_DEBUG_ECHO_DATA_LEN 1
#define       MC_CMD_EFTEST_SPHINX_OUT_DEBUG_ECHO_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_OUT_DEBUG_ECHO_DATA_MAXNUM 252
#define       MC_CMD_EFTEST_SPHINX_OUT_DEBUG_ECHO_DATA_MAXNUM_MCDI2 1020

/* MC_CMD_EFTEST_SPHINX_IN_RAW msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_RAW_LEN 8
/* Identifies the test. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_EFTEST_ID_LEN 1
/* The SPHINX service to use. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_DEFAULT 0x0 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_DEBUG 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_RAW 0x2 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_RESET 0x3 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_CONFIG 0x4 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_QDMA 0x5 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_FLASH 0x6 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SENSOR_MANAGEMENT 0x7 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_CAGE_CONTROL 0x8 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_MCTP 0x9 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_PLDM 0xa /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_PLDM_MONITORING 0xb /* enum */
/* Align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_EFTEST_OP_RSVD_LEN 2
/* Operation to perform */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_RAW_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_RAW_OP_LEN 4
/* enum: Send a request; block until the response is received (Corresponds to
 * MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES)
 */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_EXECUTE_REQUEST 0x0
/* enum: Poll for received requests */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS 0x3
/* enum: Send a response to a received request */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE 0x4

/* MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_LENMIN 8
#define    MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_LEN(num) (8+1*(num))
#define    MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_DATA_NUM(len) (((len)-8)/1)
/* Identifies the test. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_EFTEST_ID_LEN 1
/* The SPHINX service to use. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_DEFAULT 0x0 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_DEBUG 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_RAW 0x2 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_RESET 0x3 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_CONFIG 0x4 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_QDMA 0x5 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_FLASH 0x6 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_SENSOR_MANAGEMENT 0x7 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_CAGE_CONTROL 0x8 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_MCTP 0x9 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_PLDM 0xa /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_PLDM_MONITORING 0xb /* enum */
/* Align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_EFTEST_OP_RSVD_LEN 2
/* Operation to perform */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_RAW_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_RAW_OP_LEN 4
/* enum: Send a request; block until the response is received (Corresponds to
 * MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES)
 */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_EXECUTE_REQUEST 0x0
/* enum: Poll for received requests */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_POLL_REQUESTS 0x3
/* enum: Send a response to a received request */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_SEND_RESPONSE 0x4
/* The SPHINX-encoded bytes to send over the IPC. You should encode your
 * message before using this field.
 */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_DATA_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_DATA_LEN 1
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_DATA_MAXNUM 244
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_BYTES_DATA_MAXNUM_MCDI2 1012

/* MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES_LENMIN 0
#define    MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES_LEN(num) (0+1*(num))
#define    MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES_DATA_NUM(len) (((len)-0)/1)
/* The SPHINX-encoded bytes returned by the SPHINX_OP function. You should
 * decode these bytes to get the actual message. No bytes may be returned.
 */
#define       MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES_DATA_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES_DATA_LEN 1
#define       MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES_DATA_MAXNUM 252
#define       MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES_DATA_MAXNUM_MCDI2 1020

/* MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_LEN 8
/* Identifies the test. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_EFTEST_ID_LEN 1
/* The SPHINX service to use. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_DEFAULT 0x0 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_DEBUG 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_RAW 0x2 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_RESET 0x3 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_CONFIG 0x4 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_QDMA 0x5 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_FLASH 0x6 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_SENSOR_MANAGEMENT 0x7 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_CAGE_CONTROL 0x8 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_MCTP 0x9 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_PLDM 0xa /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_PLDM_MONITORING 0xb /* enum */
/* Align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_EFTEST_OP_RSVD_LEN 2
/* Operation to perform */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_RAW_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_RAW_OP_LEN 4
/* enum: Send a request; block until the response is received (Corresponds to
 * MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES)
 */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_EXECUTE_REQUEST 0x0
/* enum: Poll for received requests */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_POLL_REQUESTS 0x3
/* enum: Send a response to a received request */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_POLL_REQUESTS_SEND_RESPONSE 0x4

/* MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS msgresponse: Response will be
 * zero length if there are no waiting requests.
 */
#define    MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS_LENMIN 4
#define    MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS_LEN(num) (4+1*(num))
#define    MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS_DATA_NUM(len) (((len)-4)/1)
/* An opaque value used to identify this request when sending a response. */
#define       MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS_TAG_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS_TAG_LEN 4
/* The SPHINX-encoded bytes recevied in the request. */
#define       MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS_DATA_OFST 4
#define       MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS_DATA_LEN 1
#define       MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS_DATA_MAXNUM 248
#define       MC_CMD_EFTEST_SPHINX_OUT_RAW_POLL_REQUESTS_DATA_MAXNUM_MCDI2 1016

/* MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_LENMIN 24
#define    MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_LEN(num) (24+1*(num))
#define    MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_DATA_NUM(len) (((len)-24)/1)
/* Identifies the test. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_EFTEST_ID_LEN 1
/* The SPHINX service to use. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_DEFAULT 0x0 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_DEBUG 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_RAW 0x2 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_RESET 0x3 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_CONFIG 0x4 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_QDMA 0x5 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_FLASH 0x6 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_SENSOR_MANAGEMENT 0x7 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_CAGE_CONTROL 0x8 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_MCTP 0x9 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_PLDM 0xa /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_PLDM_MONITORING 0xb /* enum */
/* Align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_EFTEST_OP_RSVD_LEN 2
/* Operation to perform */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_RAW_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_RAW_OP_LEN 4
/* enum: Send a request; block until the response is received (Corresponds to
 * MC_CMD_EFTEST_SPHINX_OUT_RAW_BYTES)
 */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_EXECUTE_REQUEST 0x0
/* enum: Poll for received requests */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_POLL_REQUESTS 0x3
/* enum: Send a response to a received request */
#define          MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_SEND_RESPONSE 0x4
/* The tag associated with the request being responded to. */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_TAG_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_TAG_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_FLAGS_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_FLAGS_LEN 4
#define        MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_IS_ERROR_OFST 12
#define        MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_IS_ERROR_LBN 0
#define        MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_IS_ERROR_WIDTH 1
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_ERR_CODE_OFST 16
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_ERR_CODE_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_ERR_ARG_OFST 20
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_ERR_ARG_LEN 4
/* The SPHINX-encoded bytes to send in the response */
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_DATA_OFST 24
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_DATA_LEN 1
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_DATA_MAXNUM 228
#define       MC_CMD_EFTEST_SPHINX_IN_RAW_SEND_RESPONSE_DATA_MAXNUM_MCDI2 996

/* MC_CMD_EFTEST_SPHINX_OUT_RAW_SEND_RESPONSE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_RAW_SEND_RESPONSE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_CONFIG msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_CONFIG_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_CONFIG_SPHINX_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_CONFIG_SPHINX_OP_LEN 4
#define          MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_PCI_FN_ASSIGNMENT 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_IDENTITY 0x2 /* enum */

/* MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_PCI_FN_ASSIGNMENT msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_PCI_FN_ASSIGNMENT_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_PCI_FN_ASSIGNMENT_SPHINX_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_PCI_FN_ASSIGNMENT_SPHINX_OP_LEN 4
#define          MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_PCI_FN_ASSIGNMENT_GET_PCI_FN_ASSIGNMENT 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_PCI_FN_ASSIGNMENT_GET_IDENTITY 0x2 /* enum */

/* MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_PCI_FN_ASSIGNMENT msgresponse: A list of
 * sub-lists, where each sub-list is a pf followed by the number of vfs for
 * this pf. Suggest using a sentinel value to delimit the sublists.
 */
#define    MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_PCI_FN_ASSIGNMENT_LENMIN 0
#define    MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_PCI_FN_ASSIGNMENT_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_PCI_FN_ASSIGNMENT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_PCI_FN_ASSIGNMENT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_PCI_FN_ASSIGNMENT_DATA_NUM(len) (((len)-0)/4)
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_PCI_FN_ASSIGNMENT_DATA_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_PCI_FN_ASSIGNMENT_DATA_LEN 4
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_PCI_FN_ASSIGNMENT_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_PCI_FN_ASSIGNMENT_DATA_MAXNUM 63
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_PCI_FN_ASSIGNMENT_DATA_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_IDENTITY msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_IDENTITY_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_IDENTITY_SPHINX_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_IDENTITY_SPHINX_OP_LEN 4
#define          MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_IDENTITY_GET_PCI_FN_ASSIGNMENT 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_CONFIG_GET_IDENTITY_GET_IDENTITY 0x2 /* enum */

/* MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_LENMIN 42
#define    MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_LENMAX 106
#define    MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_LENMAX_MCDI2 106
#define    MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_LEN(num) (42+1*(num))
#define    MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_SERIAL_NUM_NUM(len) (((len)-42)/1)
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_NUM_MAC_ADDRS_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_NUM_MAC_ADDRS_LEN 4
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_MAC_ADDR_BASE_OFST 4
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_MAC_ADDR_BASE_LEN 1
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_MAC_ADDR_BASE_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_MAC_ADDR_BASE_MAXNUM 6
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_MAC_ADDR_BASE_MAXNUM_MCDI2 6
/* A single VERSION structure for the FPGA. */
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_FPGA_VERSION_OFST 10
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_FPGA_VERSION_LEN 4
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_FPGA_VERSION_NUM 4
/* A single VERSION structure for the XMC. */
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_XMC_VERSION_OFST 26
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_XMC_VERSION_LEN 4
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_XMC_VERSION_NUM 4
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_SERIAL_NUM_OFST 42
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_SERIAL_NUM_LEN 1
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_SERIAL_NUM_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_SERIAL_NUM_MAXNUM 64
#define       MC_CMD_EFTEST_SPHINX_OUT_CONFIG_GET_IDENTITY_SERIAL_NUM_MAXNUM_MCDI2 64

/* MC_CMD_EFTEST_SPHINX_IN_QDMA msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_SPHINX_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_SPHINX_OP_LEN 4
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_RESOURCES_INIT 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTERS_ALLOC 0x2 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMERS_ALLOC 0x3 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_ALLOC 0x4 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_ALLOC 0x5 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_INIT 0x6 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_RING_SIZES_INIT 0x7 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTERS_FREE 0x8 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMERS_FREE 0x9 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_FREE 0xb /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_FREE 0xc /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTER_INIT 0xd /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMER_INIT 0xe /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT 0xf /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT 0x10 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT 0x11 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT 0x12 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_FINI 0x13 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_FINI 0x14 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_FINI 0x15 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_FINI 0x16 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_ALLOC 0x17 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_FREE 0x18 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET 0x19 /* enum */

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_RESOURCES_INIT msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_RESOURCES_INIT_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_RESOURCES_INIT_SPHINX_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_RESOURCES_INIT_SPHINX_OP_LEN 4
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_RESOURCES_INIT_GET_PCI_FN_ASSIGNMENT 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_RESOURCES_INIT_GET_IDENTITY 0x2 /* enum */

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_RESOURCES_INIT msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_RESOURCES_INIT_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTERS_ALLOC msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTERS_ALLOC_LEN 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTERS_ALLOC_NUM_COUNTERS_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTERS_ALLOC_NUM_COUNTERS_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_ALLOC msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_ALLOC_LENMIN 0
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_ALLOC_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_ALLOC_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_ALLOC_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_ALLOC_COUNTERS_NUM(len) (((len)-0)/4)
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_ALLOC_COUNTERS_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_ALLOC_COUNTERS_LEN 4
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_ALLOC_COUNTERS_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_ALLOC_COUNTERS_MAXNUM 63
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_ALLOC_COUNTERS_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMERS_ALLOC msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMERS_ALLOC_LEN 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMERS_ALLOC_NUM_TIMERS_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMERS_ALLOC_NUM_TIMERS_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_ALLOC msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_ALLOC_LENMIN 0
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_ALLOC_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_ALLOC_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_ALLOC_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_ALLOC_TIMERS_NUM(len) (((len)-0)/4)
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_ALLOC_TIMERS_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_ALLOC_TIMERS_LEN 4
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_ALLOC_TIMERS_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_ALLOC_TIMERS_MAXNUM 63
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_ALLOC_TIMERS_MAXNUM_MCDI2 255

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_ALLOC msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_ALLOC_LEN 16
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_ALLOC_PF_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_ALLOC_PF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_ALLOC_VF_OFST 10
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_ALLOC_VF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_ALLOC_NUM_RINGS_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_ALLOC_NUM_RINGS_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_INTERRUPT_RINGS_ALLOC msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_INTERRUPT_RINGS_ALLOC_LEN 4
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_INTERRUPT_RINGS_ALLOC_RING_BASE_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_INTERRUPT_RINGS_ALLOC_RING_BASE_LEN 4

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_ALLOC msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_ALLOC_LEN 20
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_ALLOC_PF_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_ALLOC_PF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_ALLOC_VF_OFST 10
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_ALLOC_VF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_ALLOC_MIN_QUEUES_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_ALLOC_MIN_QUEUES_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_ALLOC_BEST_QUEUES_OFST 16
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_ALLOC_BEST_QUEUES_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_QSETS_ALLOC msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_QSETS_ALLOC_LEN 8
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_QSETS_ALLOC_NUM_QUEUES_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_QSETS_ALLOC_NUM_QUEUES_LEN 4
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_QSETS_ALLOC_QUEUE_BASE_OFST 4
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_QSETS_ALLOC_QUEUE_BASE_LEN 4

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_INIT msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_INIT_LENMIN 8
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_INIT_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_INIT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_INIT_LEN(num) (8+4*(num))
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_INIT_SIZES_NUM(len) (((len)-8)/4)
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_INIT_SIZES_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_INIT_SIZES_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_INIT_SIZES_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_INIT_SIZES_MAXNUM 61
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_INIT_SIZES_MAXNUM_MCDI2 253

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_BUFFER_SIZES_INIT msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_BUFFER_SIZES_INIT_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_RING_SIZES_INIT msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_RING_SIZES_INIT_LENMIN 8
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_RING_SIZES_INIT_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_RING_SIZES_INIT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_RING_SIZES_INIT_LEN(num) (8+4*(num))
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_RING_SIZES_INIT_SIZES_NUM(len) (((len)-8)/4)
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_RING_SIZES_INIT_SIZES_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_RING_SIZES_INIT_SIZES_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_RING_SIZES_INIT_SIZES_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_RING_SIZES_INIT_SIZES_MAXNUM 61
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_RING_SIZES_INIT_SIZES_MAXNUM_MCDI2 253

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_RING_SIZES_INIT msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_RING_SIZES_INIT_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTERS_FREE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTERS_FREE_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTERS_FREE_SPHINX_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTERS_FREE_SPHINX_OP_LEN 4
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTERS_FREE_GET_PCI_FN_ASSIGNMENT 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTERS_FREE_GET_IDENTITY 0x2 /* enum */

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_FREE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTERS_FREE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMERS_FREE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMERS_FREE_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMERS_FREE_SPHINX_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMERS_FREE_SPHINX_OP_LEN 4
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMERS_FREE_GET_PCI_FN_ASSIGNMENT 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMERS_FREE_GET_IDENTITY 0x2 /* enum */

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_FREE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMERS_FREE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_FREE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_FREE_LEN 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_FREE_PF_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_FREE_PF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_FREE_VF_OFST 10
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RINGS_FREE_VF_LEN 2

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_INTERRUPT_RINGS_FREE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_INTERRUPT_RINGS_FREE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_FREE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_FREE_LEN 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_FREE_PF_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_FREE_PF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_FREE_VF_OFST 10
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_QSETS_FREE_VF_LEN 2

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_QSETS_FREE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_QSETS_FREE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTER_INIT msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTER_INIT_LEN 16
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTER_INIT_COUNTER_IDX_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTER_INIT_COUNTER_IDX_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTER_INIT_COUNTER_VALUE_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_COUNTER_INIT_COUNTER_VALUE_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTER_INIT msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_COUNTER_INIT_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMER_INIT msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMER_INIT_LEN 16
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMER_INIT_TIMER_IDX_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMER_INIT_TIMER_IDX_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMER_INIT_TIMER_VALUE_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_TIMER_INIT_TIMER_VALUE_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMER_INIT msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_TIMER_INIT_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_LEN 32
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_VECTOR_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_VECTOR_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_BASE_ADDR_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_BASE_ADDR_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_BASE_ADDR_LO_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_BASE_ADDR_HI_OFST 16
/* An enum of type SPHINX_QDMA_INTERRUPT_RING_SIZE. */
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_RING_SIZE_OFST 20
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_RING_SIZE_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_RING_ID_OFST 24
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_RING_ID_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_PF_OFST 28
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_PF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_VF_OFST 30
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_INIT_VF_LEN 2

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_INTERRUPT_RING_INIT msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_INTERRUPT_RING_INIT_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_LEN 48
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_QUEUE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_QUEUE_ID_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_BASE_ADDR_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_BASE_ADDR_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_BASE_ADDR_LO_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_BASE_ADDR_HI_OFST 16
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_RING_SIZE_OFST 20
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_RING_SIZE_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_INTERRUPT_FLAGS_OFST 24
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_INTERRUPT_FLAGS_LEN 4
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_INTERRUPT_ENABLE_OFST 24
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_INTERRUPT_ENABLE_LBN 0
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_INTERRUPT_ENABLE_WIDTH 1
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_INTERRUPT_COALESCE_OFST 24
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_INTERRUPT_COALESCE_LBN 1
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_INTERRUPT_COALESCE_WIDTH 1
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_INTERRUPT_VECTOR_OFST 28
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_INTERRUPT_VECTOR_LEN 4
/* An enum of type SPHINX_QDMA_WRITEBACK_QUEUE_TRIGGER_MODE. */
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_MODE_OFST 32
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_MODE_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_COUNTER_IDX_OFST 36
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_COUNTER_IDX_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_TIMER_IDX_OFST 40
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_TIMER_IDX_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_PF_OFST 44
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_PF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_VF_OFST 46
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_INIT_VF_LEN 2

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_WRITEBACK_QUEUE_INIT msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_WRITEBACK_QUEUE_INIT_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_LEN 36
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_QUEUE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_QUEUE_ID_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_BASE_ADDR_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_BASE_ADDR_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_BASE_ADDR_LO_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_BASE_ADDR_HI_OFST 16
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_RING_SIZE_OFST 20
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_RING_SIZE_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_PF_OFST 24
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_PF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_VF_OFST 26
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_VF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_BUFFER_SIZE_OFST 28
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_BUFFER_SIZE_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_FLAGS_OFST 32
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_FLAGS_LEN 4
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_BYPASS_OFST 32
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_BYPASS_LBN 0
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_BYPASS_WIDTH 1
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_PREFETCH_OFST 32
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_PREFETCH_LBN 1
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_INIT_PREFETCH_WIDTH 1

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_C2H_QUEUE_INIT msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_C2H_QUEUE_INIT_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_LEN 40
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_QUEUE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_QUEUE_ID_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_BASE_ADDR_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_BASE_ADDR_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_BASE_ADDR_LO_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_BASE_ADDR_HI_OFST 16
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_RING_SIZE_OFST 20
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_RING_SIZE_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_PF_OFST 24
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_PF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_VF_OFST 26
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_VF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_INTERRUPT_FLAGS_OFST 28
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_INTERRUPT_FLAGS_LEN 4
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_INTERRUPT_ENABLE_OFST 28
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_INTERRUPT_ENABLE_LBN 0
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_INTERRUPT_ENABLE_WIDTH 1
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_INTERRUPT_COALESCE_OFST 28
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_INTERRUPT_COALESCE_LBN 1
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_INTERRUPT_COALESCE_WIDTH 1
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_INTERRUPT_VECTOR_OFST 32
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_INTERRUPT_VECTOR_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_WRITEBACK_FLAGS_OFST 36
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_WRITEBACK_FLAGS_LEN 4
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_WRITEBACK_ENABLE_OFST 36
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_WRITEBACK_ENABLE_LBN 0
#define        MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_INIT_WRITEBACK_ENABLE_WIDTH 1

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_H2C_QUEUE_INIT msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_H2C_QUEUE_INIT_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_FINI msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_FINI_LEN 16
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_FINI_RING_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_FINI_RING_ID_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_FINI_PF_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_FINI_PF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_FINI_VF_OFST 14
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_INTERRUPT_RING_FINI_VF_LEN 2

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_INTERRUPT_RING_FINI msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_INTERRUPT_RING_FINI_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_FINI msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_FINI_LEN 16
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_FINI_QUEUE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_FINI_QUEUE_ID_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_FINI_PF_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_FINI_PF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_FINI_VF_OFST 14
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_WRITEBACK_QUEUE_FINI_VF_LEN 2

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_WRITEBACK_QUEUE_FINI msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_WRITEBACK_QUEUE_FINI_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_FINI msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_FINI_LEN 16
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_FINI_QUEUE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_FINI_QUEUE_ID_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_FINI_PF_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_FINI_PF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_FINI_VF_OFST 14
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_C2H_QUEUE_FINI_VF_LEN 2

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_C2H_QUEUE_FINI msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_C2H_QUEUE_FINI_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_FINI msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_FINI_LEN 16
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_FINI_QUEUE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_FINI_QUEUE_ID_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_FINI_PF_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_FINI_PF_LEN 2
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_FINI_VF_OFST 14
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_H2C_QUEUE_FINI_VF_LEN 2

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_H2C_QUEUE_FINI msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_H2C_QUEUE_FINI_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_ALLOC msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_ALLOC_LEN 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_ALLOC_NUM_SIZES_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_ALLOC_NUM_SIZES_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_BUFFER_SIZES_ALLOC msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_BUFFER_SIZES_ALLOC_LEN 4
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_BUFFER_SIZES_ALLOC_INDEX_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_QDMA_BUFFER_SIZES_ALLOC_INDEX_LEN 4

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_FREE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_FREE_LEN 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_FREE_INDEX_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_FREE_INDEX_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_BUFFER_SIZES_FREE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_BUFFER_SIZES_FREE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_LENMIN 16
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_LEN(num) (16+4*(num))
#define    MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_SIZES_NUM(len) (((len)-16)/4)
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_INDEX_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_INDEX_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_NUM_SIZES_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_NUM_SIZES_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_SIZES_OFST 16
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_SIZES_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_SIZES_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_SIZES_MAXNUM 59
#define       MC_CMD_EFTEST_SPHINX_IN_QDMA_BUFFER_SIZES_SET_SIZES_MAXNUM_MCDI2 251

/* MC_CMD_EFTEST_SPHINX_OUT_QDMA_BUFFER_SIZES_SET msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_QDMA_BUFFER_SIZES_SET_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_FLASH msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_FLASH_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_SPHINX_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_SPHINX_OP_LEN 4
#define          MC_CMD_EFTEST_SPHINX_IN_FLASH_READ 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE 0x2 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_FLASH_ERASE 0x3 /* enum */

/* MC_CMD_EFTEST_SPHINX_IN_FLASH_READ msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_FLASH_READ_LEN 16
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_READ_OFFSET_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_READ_OFFSET_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_READ_LENGTH_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_READ_LENGTH_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_FLASH_READ msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_FLASH_READ_LENMIN 0
#define    MC_CMD_EFTEST_SPHINX_OUT_FLASH_READ_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_OUT_FLASH_READ_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_OUT_FLASH_READ_LEN(num) (0+1*(num))
#define    MC_CMD_EFTEST_SPHINX_OUT_FLASH_READ_DATA_NUM(len) (((len)-0)/1)
/* The bytes returned by a flash read. */
#define       MC_CMD_EFTEST_SPHINX_OUT_FLASH_READ_DATA_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_FLASH_READ_DATA_LEN 1
#define       MC_CMD_EFTEST_SPHINX_OUT_FLASH_READ_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_OUT_FLASH_READ_DATA_MAXNUM 252
#define       MC_CMD_EFTEST_SPHINX_OUT_FLASH_READ_DATA_MAXNUM_MCDI2 1020

/* MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE_LENMIN 12
#define    MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE_LEN(num) (12+1*(num))
#define    MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE_DATA_NUM(len) (((len)-12)/1)
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE_OFFSET_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE_OFFSET_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE_DATA_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE_DATA_LEN 1
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE_DATA_MAXNUM 240
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_WRITE_DATA_MAXNUM_MCDI2 1008

/* MC_CMD_EFTEST_SPHINX_OUT_FLASH_WRITE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_FLASH_WRITE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_FLASH_ERASE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_FLASH_ERASE_LEN 16
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_ERASE_OFFSET_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_ERASE_OFFSET_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_ERASE_LENGTH_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_FLASH_ERASE_LENGTH_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_FLASH_ERASE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_FLASH_ERASE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_SENSOR msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_SENSOR_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_SPHINX_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_SPHINX_OP_LEN 4
#define          MC_CMD_EFTEST_SPHINX_IN_SENSOR_ADD 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_SENSOR_REMOVE 0x2 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_SENSOR_WRITE_VALUE 0x3 /* enum */

/* MC_CMD_EFTEST_SPHINX_IN_SENSOR_ADD msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_SENSOR_ADD_LEN 72
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_ADD_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_ADD_ID_LEN 4
/* Zero-terminated string, max 32 bytes */
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_ADD_NAME_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_ADD_NAME_LEN 32
/* SPHINX_SENSOR_TYPE enum */
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_ADD_TYPE_OFST 44
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_ADD_TYPE_LEN 4
/* SPHINX_SENSOR_LIMITS structure */
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_ADD_LIMITS_OFST 48
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_ADD_LIMITS_LEN 24

/* MC_CMD_EFTEST_SPHINX_OUT_SENSOR_ADD msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_SENSOR_ADD_LEN 4
#define       MC_CMD_EFTEST_SPHINX_OUT_SENSOR_ADD_HANDLE_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_SENSOR_ADD_HANDLE_LEN 4

/* MC_CMD_EFTEST_SPHINX_IN_SENSOR_REMOVE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_SENSOR_REMOVE_LEN 12
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_REMOVE_HANDLE_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_REMOVE_HANDLE_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_SENSOR_REMOVE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_SENSOR_REMOVE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_SENSOR_WRITE_VALUE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_SENSOR_WRITE_VALUE_LEN 20
/* SPHINX_SENSOR_READING structure */
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_WRITE_VALUE_READING_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_SENSOR_WRITE_VALUE_READING_LEN 12

/* MC_CMD_EFTEST_SPHINX_OUT_SENSOR_WRITE_VALUE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_SENSOR_WRITE_VALUE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_LEN 8
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_SPHINX_OP_OFST 4
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_SPHINX_OP_LEN 4
#define          MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_READ_GPIOS 0x1 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_WRITE_GPIOS 0x2 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_GPIO_CHANGE 0x3 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_READ 0x4 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE 0x5 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_PROBE 0x6 /* enum */
#define          MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_RESET 0x7 /* enum */

/* MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_READ_GPIOS msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_READ_GPIOS_LEN 12
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_READ_GPIOS_CAGE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_READ_GPIOS_CAGE_ID_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_READ_GPIOS msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_READ_GPIOS_LEN 4
/* The meaning of each bit is described by the SPHINX_CAGE_CONTROL_GPIO enum.
 */
#define       MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_READ_GPIOS_GPIOS_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_READ_GPIOS_GPIOS_LEN 1
#define       MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_READ_GPIOS_PADDING_OFST 1
#define       MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_READ_GPIOS_PADDING_LEN 3

/* MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_WRITE_GPIOS msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_WRITE_GPIOS_LEN 20
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_WRITE_GPIOS_CAGE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_WRITE_GPIOS_CAGE_ID_LEN 4
/* The meaning of each bit is described by the SPHINX_CAGE_CONTROL_GPIO enum.
 */
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_WRITE_GPIOS_MASK_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_WRITE_GPIOS_MASK_LEN 4
/* The meaning of each bit is described by the SPHINX_CAGE_CONTROL_GPIO enum.
 */
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_WRITE_GPIOS_GPIOS_OFST 16
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_WRITE_GPIOS_GPIOS_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_WRITE_GPIOS msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_WRITE_GPIOS_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_GPIO_CHANGE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_GPIO_CHANGE_LEN 16
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_GPIO_CHANGE_CAGE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_GPIO_CHANGE_CAGE_ID_LEN 4
/* The meaning of each bit is described by the SPHINX_CAGE_CONTROL_GPIO enum.
 */
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_GPIO_CHANGE_GPIOS_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_GPIO_CHANGE_GPIOS_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_GPIO_CHANGE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_GPIO_CHANGE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_READ msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_READ_LEN 24
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_READ_CAGE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_READ_CAGE_ID_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_READ_I2C_ADDR_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_READ_I2C_ADDR_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_READ_REG_ADDR_OFST 16
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_READ_REG_ADDR_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_READ_NUM_BYTES_OFST 20
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_READ_NUM_BYTES_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_READ msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_READ_LENMIN 0
#define    MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_READ_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_READ_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_READ_LEN(num) (0+1*(num))
#define    MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_READ_DATA_NUM(len) (((len)-0)/1)
#define       MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_READ_DATA_OFST 0
#define       MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_READ_DATA_LEN 1
#define       MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_READ_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_READ_DATA_MAXNUM 252
#define       MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_READ_DATA_MAXNUM_MCDI2 1020

/* MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_LENMIN 20
#define    MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_LENMAX 252
#define    MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_LEN(num) (20+1*(num))
#define    MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_DATA_NUM(len) (((len)-20)/1)
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_CAGE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_CAGE_ID_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_I2C_ADDR_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_I2C_ADDR_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_REG_ADDR_OFST 16
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_REG_ADDR_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_DATA_OFST 20
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_DATA_LEN 1
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_DATA_MINNUM 0
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_DATA_MAXNUM 232
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_WRITE_DATA_MAXNUM_MCDI2 1000

/* MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_WRITE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_WRITE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_PROBE msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_PROBE_LEN 16
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_PROBE_CAGE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_PROBE_CAGE_ID_LEN 4
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_PROBE_I2C_ADDR_OFST 12
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_PROBE_I2C_ADDR_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_PROBE msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_PROBE_LEN 0

/* MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_RESET msgrequest */
#define    MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_RESET_LEN 12
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_RESET_CAGE_ID_OFST 8
#define       MC_CMD_EFTEST_SPHINX_IN_CAGE_CONTROL_MODULE_RESET_CAGE_ID_LEN 4

/* MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_RESET msgresponse */
#define    MC_CMD_EFTEST_SPHINX_OUT_CAGE_CONTROL_MODULE_RESET_LEN 0

/* MC_CMD_EFTEST_EVENT_MERGE_IN msgrequest */
#define    MC_CMD_EFTEST_EVENT_MERGE_IN_LEN 4
/* Identifies the test. */
#define       MC_CMD_EFTEST_EVENT_MERGE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EVENT_MERGE_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_EVENT_MERGE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EVENT_MERGE_IN_EFTEST_OP_LEN 1
/* enum: Set event merging parameters */
#define          MC_CMD_EFTEST_EVENT_MERGE_IN_SET_PARAMS 0x0
/* enum: Restore all event merging parameters to the defaults. */
#define          MC_CMD_EFTEST_EVENT_MERGE_IN_RESTORE_DEFAULTS 0x1
/* Align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_EVENT_MERGE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_EVENT_MERGE_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN msgrequest: Set the event merging
 * parameters which will be used when configuring new queues. Parameters for
 * existing queues are unaffected.
 */
#define    MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_LEN 20
/* Identifies the test. */
#define       MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_EFTEST_OP_LEN 1
/* TX merge timeout to configure, in nanoseconds. Granularity is 256ns. Maximum
 * value is 16128. If 0, TX event merging is disabled and TX_MERGE_LOG2_COUNT
 * must also be 0.
 */
#define       MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_TX_MERGE_TIMEOUT_NS_OFST 4
#define       MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_TX_MERGE_TIMEOUT_NS_LEN 4
/* How many TX events to merge. Setting a value of N means 2^N - 1 events
 * merged. Valid values are 1 to 16. If 0, TX event merging is disabled and
 * TX_MERGE_TIMEOUT_NS must also be 0.
 */
#define       MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_TX_MERGE_LOG2_COUNT_OFST 8
#define       MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_TX_MERGE_LOG2_COUNT_LEN 4
/* TX merge timeout to configure, in nanoseconds. Granularity is 256ns. Maximum
 * value is 16128. If 0, RX event merging is disabled and RX_MERGE_LOG2_COUNT
 * must also be 0.
 */
#define       MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_RX_MERGE_TIMEOUT_NS_OFST 12
#define       MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_RX_MERGE_TIMEOUT_NS_LEN 4
/* How many RX events to merge. Setting a value of N means 2^N - 1 events
 * merged. Valid values are 1 to 16. If 0, RX event merging is disabled and
 * RX_MERGE_TIMEOUT_NS must also be 0.
 */
#define       MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_RX_MERGE_LOG2_COUNT_OFST 16
#define       MC_CMD_EFTEST_EVENT_MERGE_SET_PARAMS_IN_RX_MERGE_LOG2_COUNT_LEN 4

/* MC_CMD_EFTEST_EVENT_MERGE_RESTORE_DEFAULTS_IN msgrequest */
#define    MC_CMD_EFTEST_EVENT_MERGE_RESTORE_DEFAULTS_IN_LEN 2
/* Identifies the test. */
#define       MC_CMD_EFTEST_EVENT_MERGE_RESTORE_DEFAULTS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_EVENT_MERGE_RESTORE_DEFAULTS_IN_EFTEST_ID_LEN 1
#define       MC_CMD_EFTEST_EVENT_MERGE_RESTORE_DEFAULTS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_EVENT_MERGE_RESTORE_DEFAULTS_IN_EFTEST_OP_LEN 1

/* MC_CMD_EFTEST_MAC_DRAIN_RHEAD_IN msgrequest */
#define    MC_CMD_EFTEST_MAC_DRAIN_RHEAD_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_IN_EFTEST_OP_LEN 1
/* enum: Turn on MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_IN_MANUAL_ON 0x0
/* enum: Turn off MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_IN_MANUAL_OFF 0x1
/* enum: Start an MC thread for toggling MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_IN_START_TOGGLING 0x2
/* enum: Stop the MC thread that is toggling MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_IN_STOP_TOGGLING 0x3
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_MAC_DRAIN_RHEAD_OUT msgresponse */
#define    MC_CMD_EFTEST_MAC_DRAIN_RHEAD_OUT_LEN 0

/* MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_ON_IN msgrequest */
#define    MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_ON_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_ON_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_ON_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_ON_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_ON_IN_EFTEST_OP_LEN 1
/* enum: Turn on MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_ON_IN_MANUAL_ON 0x0
/* enum: Turn off MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_ON_IN_MANUAL_OFF 0x1
/* enum: Start an MC thread for toggling MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_ON_IN_START_TOGGLING 0x2
/* enum: Stop the MC thread that is toggling MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_ON_IN_STOP_TOGGLING 0x3
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_ON_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_ON_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_OFF_IN msgrequest */
#define    MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_OFF_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_OFF_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_OFF_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_OFF_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_OFF_IN_EFTEST_OP_LEN 1
/* enum: Turn on MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_OFF_IN_MANUAL_ON 0x0
/* enum: Turn off MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_OFF_IN_MANUAL_OFF 0x1
/* enum: Start an MC thread for toggling MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_OFF_IN_START_TOGGLING 0x2
/* enum: Stop the MC thread that is toggling MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_OFF_IN_STOP_TOGGLING 0x3
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_OFF_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_MANUAL_OFF_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN msgrequest */
#define    MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_EFTEST_OP_LEN 1
/* enum: Turn on MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_MANUAL_ON 0x0
/* enum: Turn off MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_MANUAL_OFF 0x1
/* enum: Start an MC thread for toggling MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_START_TOGGLING 0x2
/* enum: Stop the MC thread that is toggling MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_STOP_TOGGLING 0x3
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_EFTEST_OP_RSVD_LEN 2
/* Delay between toggling, microseconds. */
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_DELAY_US_OFST 8
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_START_TOGGLING_IN_DELAY_US_LEN 4

/* MC_CMD_EFTEST_MAC_DRAIN_RHEAD_STOP_TOGGLING_IN msgrequest */
#define    MC_CMD_EFTEST_MAC_DRAIN_RHEAD_STOP_TOGGLING_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_STOP_TOGGLING_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_STOP_TOGGLING_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_STOP_TOGGLING_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_STOP_TOGGLING_IN_EFTEST_OP_LEN 1
/* enum: Turn on MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_STOP_TOGGLING_IN_MANUAL_ON 0x0
/* enum: Turn off MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_STOP_TOGGLING_IN_MANUAL_OFF 0x1
/* enum: Start an MC thread for toggling MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_STOP_TOGGLING_IN_START_TOGGLING 0x2
/* enum: Stop the MC thread that is toggling MAC drain */
#define          MC_CMD_EFTEST_MAC_DRAIN_RHEAD_STOP_TOGGLING_IN_STOP_TOGGLING 0x3
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_STOP_TOGGLING_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_MAC_DRAIN_RHEAD_STOP_TOGGLING_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_CONF_TX_RHEAD_IN msgrequest */
#define    MC_CMD_EFTEST_CONF_TX_RHEAD_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IN_EFTEST_OP_LEN 1
/* enum: Set the IPG value. */
#define          MC_CMD_EFTEST_CONF_TX_RHEAD_IN_IPG_SET 0x0
/* enum: Return the IPG value. */
#define          MC_CMD_EFTEST_CONF_TX_RHEAD_IN_IPG_GET 0x1
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_CONF_TX_RHEAD_OUT msgresponse */
#define    MC_CMD_EFTEST_CONF_TX_RHEAD_OUT_LEN 0

/* MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_SET_IN msgrequest */
#define    MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_SET_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_SET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_SET_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_SET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_SET_IN_EFTEST_OP_LEN 1
/* enum: Set the IPG value. */
#define          MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_SET_IN_IPG_SET 0x0
/* enum: Return the IPG value. */
#define          MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_SET_IN_IPG_GET 0x1
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_SET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_SET_IN_EFTEST_OP_RSVD_LEN 2
/* Values are in bits [67:64]. */
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_SET_IN_IPG_VALUE_OFST 8
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_SET_IN_IPG_VALUE_LEN 4

/* MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_IN msgrequest */
#define    MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_IN_EFTEST_OP_LEN 1
/* enum: Set the IPG value. */
#define          MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_IN_IPG_SET 0x0
/* enum: Return the IPG value. */
#define          MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_IN_IPG_GET 0x1
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_OUT msgresponse */
#define    MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_OUT_LEN 4
/* Return the IPG value. */
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_OUT_IPG_VALUE_OFST 0
#define       MC_CMD_EFTEST_CONF_TX_RHEAD_IPG_GET_OUT_IPG_VALUE_LEN 4

/* MC_CMD_EFTEST_SCHED_RHEAD_IN msgrequest */
#define    MC_CMD_EFTEST_SCHED_RHEAD_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_SCHED_RHEAD_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SCHED_RHEAD_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SCHED_RHEAD_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SCHED_RHEAD_IN_EFTEST_OP_LEN 1
/* enum: Check that the scheduler has not leaked credits. Only valid when no
 * traffic is flowing.
 */
#define          MC_CMD_EFTEST_SCHED_RHEAD_IN_CREDIT_CHECK 0x0
#define       MC_CMD_EFTEST_SCHED_RHEAD_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SCHED_RHEAD_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_IN msgrequest */
#define    MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_IN_LEN 8
/* identifies the test */
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_IN_EFTEST_OP_LEN 1
/* enum: Check that the scheduler has not leaked credits. Only valid when no
 * traffic is flowing.
 */
#define          MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_IN_CREDIT_CHECK 0x0
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_IN_EFTEST_OP_RSVD_LEN 2
/* The scheduler instance to check */
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_IN_INSTANCE_OFST 4
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_IN_INSTANCE_LEN 4
/* enum: The DMAC scheduler */
#define          MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_IN_DMAC 0x0

/* MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT msgresponse */
#define    MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_LENMIN 4
#define    MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_LENMAX 252
#define    MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_LEN(num) (4+8*(num))
#define    MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_ERRORS_NUM(len) (((len)-4)/8)
/* The number of errors */
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_ERROR_COUNT_OFST 0
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_ERROR_COUNT_LEN 4
/* Errors encountered (error format as per EFTEST_SCHED_CREDIT_CHECK_ERROR) */
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_ERRORS_OFST 4
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_ERRORS_LEN 8
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_ERRORS_LO_OFST 4
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_ERRORS_HI_OFST 8
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_ERRORS_MINNUM 0
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_ERRORS_MAXNUM 31
#define       MC_CMD_EFTEST_SCHED_RHEAD_CREDIT_CHECK_GET_OUT_ERRORS_MAXNUM_MCDI2 127

/* MC_CMD_EFTEST_RHEAD_PKTGEN_IN msgrequest */
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_IN_LEN 4
/* Identifies the test */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_IN_EFTEST_ID_LEN 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_IN_EFTEST_OP_LEN 1
/* enum: Stop and reset packet generator */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_IN_RESET 0x0
/* enum: Add new packet */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_IN_ADD 0x1
/* enum: Start packet generator */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_IN_RUN 0x2
/* enum: Append more data to last packet */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_IN_APPEND 0x3
/* Align the arguments to 32 bits */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_RHEAD_PKTGEN_OUT msgresponse */
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_OUT_LEN 0

/* MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN msgrequest */
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_LEN 5
/* Identifies the test */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_EFTEST_ID_LEN 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_EFTEST_OP_LEN 1
/* enum: Stop and reset packet generator */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_RESET 0x0
/* enum: Add new packet */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_ADD 0x1
/* enum: Start packet generator */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_RUN 0x2
/* enum: Append more data to last packet */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_APPEND 0x3
/* Align the arguments to 32 bits */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_EFTEST_OP_RSVD_LEN 2
/* Disable firmware padding for runt frames sent via packet generator */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_DISABLE_RUNT_PADDING_OFST 4
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RESET_IN_DISABLE_RUNT_PADDING_LEN 1

/* MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN msgrequest */
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_LENMIN 5
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_LENMAX 252
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_LEN(num) (4+1*(num))
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_DATA_NUM(len) (((len)-4)/1)
/* Identifies the test */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_EFTEST_ID_LEN 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_EFTEST_OP_LEN 1
/* enum: Stop and reset packet generator */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_RESET 0x0
/* enum: Add new packet */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_ADD 0x1
/* enum: Start packet generator */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_RUN 0x2
/* enum: Append more data to last packet */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_APPEND 0x3
/* Align the arguments to 32 bits */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_EFTEST_OP_RSVD_LEN 2
/* Packet data. Length calculated from (payloadlen - DATA_OFST) */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_DATA_OFST 4
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_DATA_LEN 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_DATA_MINNUM 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_DATA_MAXNUM 248
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_ADD_PACKET_IN_DATA_MAXNUM_MCDI2 1016

/* MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN msgrequest */
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_LEN 5
/* Identifies the test */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_EFTEST_ID_LEN 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_EFTEST_OP_LEN 1
/* enum: Stop and reset packet generator */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_RESET 0x0
/* enum: Add new packet */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_ADD 0x1
/* enum: Start packet generator */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_RUN 0x2
/* enum: Append more data to last packet */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_APPEND 0x3
/* Align the arguments to 32 bits */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_EFTEST_OP_RSVD_LEN 2
/* Send packets in loop */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_CYCLIC_OFST 4
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_RUN_IN_CYCLIC_LEN 1

/* MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN msgrequest */
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_LENMIN 5
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_LENMAX 252
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_LEN(num) (4+1*(num))
#define    MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_DATA_NUM(len) (((len)-4)/1)
/* Identifies the test */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_EFTEST_ID_LEN 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_EFTEST_OP_LEN 1
/* enum: Stop and reset packet generator */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_RESET 0x0
/* enum: Add new packet */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_ADD 0x1
/* enum: Start packet generator */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_RUN 0x2
/* enum: Append more data to last packet */
#define          MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_APPEND 0x3
/* Align the arguments to 32 bits */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_EFTEST_OP_RSVD_LEN 2
/* Packet data. Length calculated from (payloadlen - DATA_OFST) */
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_DATA_OFST 4
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_DATA_LEN 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_DATA_MINNUM 1
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_DATA_MAXNUM 248
#define       MC_CMD_EFTEST_RHEAD_PKTGEN_APPEND_PACKET_IN_DATA_MAXNUM_MCDI2 1016

/* MC_CMD_EFTEST_RX_END_PADDING_IN msgrequest */
#define    MC_CMD_EFTEST_RX_END_PADDING_IN_LEN 4
/* Identifies the test */
#define       MC_CMD_EFTEST_RX_END_PADDING_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RX_END_PADDING_IN_EFTEST_ID_LEN 1
#define       MC_CMD_EFTEST_RX_END_PADDING_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RX_END_PADDING_IN_EFTEST_OP_LEN 1
/* enum: Set RX end padding parameters */
#define          MC_CMD_EFTEST_RX_END_PADDING_IN_SET 0x0
#define       MC_CMD_EFTEST_RX_END_PADDING_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_RX_END_PADDING_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_RX_END_PADDING_SET_IN msgrequest */
#define    MC_CMD_EFTEST_RX_END_PADDING_SET_IN_LEN 20
/* Identifies the test */
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_EFTEST_ID_LEN 1
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_EFTEST_OP_LEN 1
/* enum: Set RX end padding parameters */
#define          MC_CMD_EFTEST_RX_END_PADDING_SET_IN_SET 0x0
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_EFTEST_OP_RSVD_LEN 2
/* Whether RX end padding should be enabled */
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_ENABLE_OFST 4
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_ENABLE_LEN 4
/* The maximum number padding bytes to add to a packet (0-127) */
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_PADDING_MAX_OFST 8
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_PADDING_MAX_LEN 4
/* The maximum size of a packet which will be padded (0-9200) */
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_PADDING_LEN_MAX_OFST 12
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_PADDING_LEN_MAX_LEN 4
/* What aligment to pad to */
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_ALIGN_OFST 16
#define       MC_CMD_EFTEST_RX_END_PADDING_SET_IN_ALIGN_LEN 4
/* enum: 64 byte alignment */
#define          MC_CMD_EFTEST_RX_END_PADDING_SET_IN_ALIGN_64B 0x0
/* enum: 128 byte alignment */
#define          MC_CMD_EFTEST_RX_END_PADDING_SET_IN_ALIGN_128B 0x1

/* MC_CMD_EFTEST_RX_END_PADDING_SET_OUT msgresponse */
#define    MC_CMD_EFTEST_RX_END_PADDING_SET_OUT_LEN 0

/* MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_IN msgrequest */
#define    MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_IN_AGITATOR_OFF 0x0 /* enum */
#define          MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_IN_AGITATOR_ON 0x1 /* enum */
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_OUT msgresponse */
#define    MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_OUT_LEN 0

/* MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN msgrequest */
#define    MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_LEN 12
/* identifies the test */
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_AGITATOR_OFF 0x0 /* enum */
#define          MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_AGITATOR_ON 0x1 /* enum */
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_EFTEST_OP_RSVD_LEN 2
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_FLAGS_OFST 8
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_FLAGS_LEN 4
#define        MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_DO_WRITES_OFST 8
#define        MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_DO_WRITES_LBN 0
#define        MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_ON_IN_DO_WRITES_WIDTH 1

/* MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_OFF_IN msgrequest */
#define    MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_OFF_IN_LEN 4
/* identifies the test */
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_OFF_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_OFF_IN_EFTEST_ID_LEN 1
/* the operation requested */
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_OFF_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_OFF_IN_EFTEST_OP_LEN 1
#define          MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_OFF_IN_AGITATOR_OFF 0x0 /* enum */
#define          MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_OFF_IN_AGITATOR_ON 0x1 /* enum */
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_OFF_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_TRGT_NW_PFVF2VI_TEST_RHEAD_AGITATOR_OFF_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_DC_SIZE_IN msgrequest */
#define    MC_CMD_EFTEST_DC_SIZE_IN_LEN 4
/* Identifies the test. */
#define       MC_CMD_EFTEST_DC_SIZE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_DC_SIZE_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_DC_SIZE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_DC_SIZE_IN_EFTEST_OP_LEN 1
/* enum: Set descriptor cache size parameters */
#define          MC_CMD_EFTEST_DC_SIZE_IN_SET_PARAMS 0x0
/* enum: Restore all descriptor cache size parameters to the defaults. */
#define          MC_CMD_EFTEST_DC_SIZE_IN_RESTORE_DEFAULTS 0x1
/* Align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_DC_SIZE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_DC_SIZE_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_DC_SIZE_SET_PARAMS_IN msgrequest: Set the tx descriptor cache
 * size and vi count. There must be no VIs allocated when this is called.
 */
#define    MC_CMD_EFTEST_DC_SIZE_SET_PARAMS_IN_LEN 12
/* Identifies the test. */
#define       MC_CMD_EFTEST_DC_SIZE_SET_PARAMS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_DC_SIZE_SET_PARAMS_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_DC_SIZE_SET_PARAMS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_DC_SIZE_SET_PARAMS_IN_EFTEST_OP_LEN 1
/* Maximum number of VIs to support. Up to 1024. */
#define       MC_CMD_EFTEST_DC_SIZE_SET_PARAMS_IN_VI_COUNT_OFST 4
#define       MC_CMD_EFTEST_DC_SIZE_SET_PARAMS_IN_VI_COUNT_LEN 4
/* Log2 of the tx descriptor cache size. Must satisfy constraint: dc_size *
 * vi_count <= 8 * 1024
 */
#define       MC_CMD_EFTEST_DC_SIZE_SET_PARAMS_IN_TX_DC_SIZE_LOG2_OFST 8
#define       MC_CMD_EFTEST_DC_SIZE_SET_PARAMS_IN_TX_DC_SIZE_LOG2_LEN 4

/* MC_CMD_EFTEST_DC_SIZE_RESTORE_DEFAULTS_IN msgrequest: Restore descriptor
 * size parameters to default values, as if SET_PARAMS had never been called.
 * There must be no VIs allocated when this is called.
 */
#define    MC_CMD_EFTEST_DC_SIZE_RESTORE_DEFAULTS_IN_LEN 2
/* Identifies the test. */
#define       MC_CMD_EFTEST_DC_SIZE_RESTORE_DEFAULTS_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_DC_SIZE_RESTORE_DEFAULTS_IN_EFTEST_ID_LEN 1
#define       MC_CMD_EFTEST_DC_SIZE_RESTORE_DEFAULTS_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_DC_SIZE_RESTORE_DEFAULTS_IN_EFTEST_OP_LEN 1

/* MC_CMD_EFTEST_RHL_IN msgrequest */
#define    MC_CMD_EFTEST_RHL_IN_LEN 4
/* Identifies the test. */
#define       MC_CMD_EFTEST_RHL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RHL_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_RHL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RHL_IN_EFTEST_OP_LEN 1
/* enum: Allocate some barriers. */
#define          MC_CMD_EFTEST_RHL_IN_BARRIERS_ALLOC 0x0
/* enum: Free some barriers. */
#define          MC_CMD_EFTEST_RHL_IN_BARRIERS_FREE 0x1
/* enum: Start the barrier test. */
#define          MC_CMD_EFTEST_RHL_IN_BARRIERS_TEST_START 0x2
/* enum: Poll for barrier test completion. */
#define          MC_CMD_EFTEST_RHL_IN_BARRIERS_TEST_POLL 0x3
/* Align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_RHL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_RHL_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_RHL_BARRIERS_ALLOC_IN msgrequest: Allocate some barriers for
 * use in the RHL barriers test. N. B. Barriers are pre-endpoint, and are
 * logically independent of barriers use by the SPHINX RHL endpoint.
 */
#define    MC_CMD_EFTEST_RHL_BARRIERS_ALLOC_IN_LEN 8
/* Identifies the test. */
#define       MC_CMD_EFTEST_RHL_BARRIERS_ALLOC_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RHL_BARRIERS_ALLOC_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_RHL_BARRIERS_ALLOC_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RHL_BARRIERS_ALLOC_IN_EFTEST_OP_LEN 1
/* Number of barriers to allocate */
#define       MC_CMD_EFTEST_RHL_BARRIERS_ALLOC_IN_COUNT_OFST 4
#define       MC_CMD_EFTEST_RHL_BARRIERS_ALLOC_IN_COUNT_LEN 4

/* MC_CMD_EFTEST_RHL_BARRIERS_ALLOC_OUT msgresponse */
#define    MC_CMD_EFTEST_RHL_BARRIERS_ALLOC_OUT_LEN 4
/* Barriers allocated */
#define       MC_CMD_EFTEST_RHL_BARRIERS_ALLOC_OUT_BARRIERS_OFST 0
#define       MC_CMD_EFTEST_RHL_BARRIERS_ALLOC_OUT_BARRIERS_LEN 4

/* MC_CMD_EFTEST_RHL_BARRIERS_FREE_IN msgrequest: Free previously allocated
 * barriers.
 */
#define    MC_CMD_EFTEST_RHL_BARRIERS_FREE_IN_LEN 8
/* Identifies the test. */
#define       MC_CMD_EFTEST_RHL_BARRIERS_FREE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RHL_BARRIERS_FREE_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_RHL_BARRIERS_FREE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RHL_BARRIERS_FREE_IN_EFTEST_OP_LEN 1
/* Barriers to free */
#define       MC_CMD_EFTEST_RHL_BARRIERS_FREE_IN_BARRIERS_OFST 4
#define       MC_CMD_EFTEST_RHL_BARRIERS_FREE_IN_BARRIERS_LEN 4

/* MC_CMD_EFTEST_RHL_BARRIERS_FREE_OUT msgresponse */
#define    MC_CMD_EFTEST_RHL_BARRIERS_FREE_OUT_LEN 0

/* MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN msgrequest: Start a barrier test. A
 * barrier test is a sequence of actions executed asynchronously to the command
 * thread. Every action has an ID, which is given by its zero-based index into
 * the array of actions specified in this command. Results of actions are
 * written to a log. Those actions can be: * Send an RHL command that causes
 * the remote to sleep for a specified period, then respond. The command is
 * sent with a specified set of tags. It is sent asynchronously, and action
 * execution continues. When the command completes, the ID of the action is
 * appended to the log. If link_error was true, then this log entry will have
 * the LOG_LINK_ERR bit set. If the response is an error response, then the log
 * entry will have the LOG_RESP_ERR bit set, and LOG_RC will indicate the error
 * in the response. If allocating, then the ID will be added to the log
 * immediately, and the log entry will have the ALLOC_ERR bit set and the error
 * in the LOG_RC field. TODO: At present, the ID is not returned with the
 * LINK_ERR or RESP_ERR bits. This needs fixing. * Execute an RHL barrier over
 * a set of tags. This action blocks until the barrier completes. The ID of the
 * action is appended to the log when the barrier completes. * Sleep for a
 * specified period. The ID of the action is appended to the log when the sleep
 * completes.
 */
#define    MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_LENMIN 4
#define    MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_LENMAX 244
#define    MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_LENMAX_MCDI2 1012
#define    MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_LEN(num) (4+16*(num))
#define    MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_ACTIONS_NUM(len) (((len)-4)/16)
/* Identifies the test. */
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_EFTEST_OP_LEN 1
/* Array of EFTEST_RHL_BARRIERS_TEST_ACTION */
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_ACTIONS_OFST 4
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_ACTIONS_LEN 16
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_ACTIONS_MINNUM 0
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_ACTIONS_MAXNUM 15
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_IN_ACTIONS_MAXNUM_MCDI2 63

/* MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_OUT msgrequest */
#define    MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_OUT_LEN 4
/* Identifies the test; should be passed to POLL. */
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_OUT_HANDLE_OFST 0
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_START_OUT_HANDLE_LEN 4

/* MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_IN msgrequest */
#define    MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_IN_LEN 8
/* Identifies the test. */
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_IN_EFTEST_OP_LEN 1
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_IN_HANDLE_OFST 4
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_IN_HANDLE_LEN 4

/* MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT msgrequest: Poll for completion of
 * a barrier test. Returns EAGAIN if the barrier test is still running, or
 * success if completed.
 */
#define    MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LENMIN 4
#define    MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LENMAX 252
#define    MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LENMAX_MCDI2 1020
#define    MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LEN(num) (0+4*(num))
#define    MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_NUM(len) (((len)-0)/4)
/* Log, as described above. */
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_OFST 0
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_LEN 4
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_MINNUM 0
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_MAXNUM 63
#define       MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_MAXNUM_MCDI2 255
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_ID_OFST 0
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_ID_LBN 0
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_ID_WIDTH 8
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_RC_OFST 0
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_RC_LBN 8
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_RC_WIDTH 16
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_ALLOC_ERR_OFST 0
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_ALLOC_ERR_LBN 29
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_ALLOC_ERR_WIDTH 1
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_LINK_ERR_OFST 0
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_LINK_ERR_LBN 30
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_LINK_ERR_WIDTH 1
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_RESP_ERR_OFST 0
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_RESP_ERR_LBN 31
#define        MC_CMD_EFTEST_RHL_BARRIERS_TEST_POLL_OUT_LOG_RESP_ERR_WIDTH 1

/* MC_CMD_EFTEST_PR_IN msgrequest */
#define    MC_CMD_EFTEST_PR_IN_LEN 4
/* Identifies the test. */
#define       MC_CMD_EFTEST_PR_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PR_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_PR_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PR_IN_EFTEST_OP_LEN 1
/* enum: Get the state of the plugin sockets */
#define          MC_CMD_EFTEST_PR_IN_SLICE_PLUGIN_SOCKETS_GET_STATE 0x0
/* enum: Set the state of the plugin sockets */
#define          MC_CMD_EFTEST_PR_IN_SLICE_PLUGIN_SOCKETS_SET_STATE 0x1
/* Align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_PR_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_PR_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_IN msgrequest: Get the state
 * of the plugin socketss.
 */
#define    MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_IN_LEN 2
/* Identifies the test. */
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_IN_EFTEST_OP_LEN 1

/* MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT msgresponse */
#define    MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT_LEN 16
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT_RX_SLICE_TX2MAE_STATE_OFST 0
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT_RX_SLICE_TX2MAE_STATE_LEN 4
/* enum: Traffic bypasses the plugin */
#define          MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT_STOPPED 0x0
/* enum: Traffic flows through the plugin */
#define          MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT_STARTED 0x1
/* enum: This socket is not present in the current hardware */
#define          MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT_NOT_PRESENT 0xffffffff
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT_RX_SLICE_MAE2RX_STATE_OFST 4
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT_RX_SLICE_MAE2RX_STATE_LEN 4
/*            Enum values, see field(s): */
/*               MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT/RX_SLICE_TX2MAE_STATE */
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT_TX_SLICE_TX2MAE_STATE_OFST 8
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT_TX_SLICE_TX2MAE_STATE_LEN 4
/*            Enum values, see field(s): */
/*               MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT/RX_SLICE_TX2MAE_STATE */
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT_TX_SLICE_MAE2RX_STATE_OFST 12
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT_TX_SLICE_MAE2RX_STATE_LEN 4
/*            Enum values, see field(s): */
/*               MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_GET_STATE_OUT/RX_SLICE_TX2MAE_STATE */

/* MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN msgrequest: Set the state
 * of the plugin socketss.
 */
#define    MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_LEN 20
/* Identifies the test. */
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_EFTEST_OP_LEN 1
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_RX_SLICE_TX2MAE_STATE_OFST 4
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_RX_SLICE_TX2MAE_STATE_LEN 4
/* enum: Traffic bypasses the plugin */
#define          MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_STOPPED 0x0
/* enum: Traffic flows through the plugin */
#define          MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_STARTED 0x1
/* enum: Don't change the state of this socket */
#define          MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_DONT_CHANGE 0x2
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_RX_SLICE_MAE2RX_STATE_OFST 8
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_RX_SLICE_MAE2RX_STATE_LEN 4
/*            Enum values, see field(s): */
/*               MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN/RX_SLICE_TX2MAE_STATE */
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_TX_SLICE_TX2MAE_STATE_OFST 12
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_TX_SLICE_TX2MAE_STATE_LEN 4
/*            Enum values, see field(s): */
/*               MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN/RX_SLICE_TX2MAE_STATE */
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_TX_SLICE_MAE2RX_STATE_OFST 16
#define       MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN_TX_SLICE_MAE2RX_STATE_LEN 4
/*            Enum values, see field(s): */
/*               MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_IN/RX_SLICE_TX2MAE_STATE */

/* MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_OUT msgresponse */
#define    MC_CMD_EFTEST_PR_SLICE_PLUGIN_SOCKETS_SET_STATE_OUT_LEN 0

/* MC_CMD_EFTEST_MAE_IN msgrequest */
#define    MC_CMD_EFTEST_MAE_IN_LEN 4
/* Identifies the test. */
#define       MC_CMD_EFTEST_MAE_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_MAE_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_MAE_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_MAE_IN_EFTEST_OP_LEN 1
/* enum: Force a synchronous update from all allocated counters. */
#define          MC_CMD_EFTEST_MAE_IN_COUNTERS_READ 0x0
/* Align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_MAE_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_MAE_IN_EFTEST_OP_RSVD_LEN 2

/* MC_CMD_EFTEST_MAE_COUNTERS_READ_IN msgrequest: Read and clear counters. This
 * command is a thin wrapper around a packetisation request directed at the
 * debug FIFO. Note that the debug FIFO will not be present in production
 * hardware. Sensible configuration values are as follows COUNTER_SELECT 0
 * ZERO_SQUASH_ENABLE 1 COUNTER_STALL_ENABLE 0 STREAM_MODE 1 ENABLE 1
 * PACKET_SIZE MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_COUNTER_VALUE_MAXNUM_MCDI2
 * PACKET_COUNT 1 COLLECT_COUNT 128 The packetiser will attempt to read
 * counters REQUEST_COUNT counters starting from REQUEST_INDEX. The index of
 * the last counter read will be returned in RESPONSE_INDEX.
 */
#define    MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_LEN 24
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_CONFIGURATION_0_OFST 4
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_CONFIGURATION_0_LEN 4
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_COUNTER_SELECT_OFST 4
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_COUNTER_SELECT_LBN 8
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_COUNTER_SELECT_WIDTH 1
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_ZERO_SQUASH_ENABLE_OFST 4
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_ZERO_SQUASH_ENABLE_LBN 16
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_ZERO_SQUASH_ENABLE_WIDTH 1
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_COUNTER_STALL_ENABLE_OFST 4
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_COUNTER_STALL_ENABLE_LBN 17
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_COUNTER_STALL_ENABLE_WIDTH 1
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_STREAM_MODE_OFST 4
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_STREAM_MODE_LBN 30
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_STREAM_MODE_WIDTH 1
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_ENABLE_OFST 4
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_ENABLE_LBN 31
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_ENABLE_WIDTH 1
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_CONFIGURATION_1_OFST 8
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_CONFIGURATION_1_LEN 4
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_PACKET_SIZE_OFST 8
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_PACKET_SIZE_LBN 0
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_PACKET_SIZE_WIDTH 16
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_PACKET_COUNT_OFST 8
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_PACKET_COUNT_LBN 16
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_PACKET_COUNT_WIDTH 16
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_CONFIGURATION_2_OFST 12
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_CONFIGURATION_2_LEN 4
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_COLLECT_COUNT_OFST 12
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_COLLECT_COUNT_LBN 0
#define        MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_COLLECT_COUNT_WIDTH 24
/* Software uses this register to specify the number of counters to be
 * collected in conjunction with the request index. The request index and count
 * specify the collection range for the request.
 */
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_REQUEST_COUNT_OFST 16
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_REQUEST_COUNT_LEN 4
/* Software uses this register to specify the index of the first counter to be
 * collected in the sequence when requests are made.
 */
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_REQUEST_INDEX_OFST 20
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_IN_REQUEST_INDEX_LEN 4

/* MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT msgresponse */
#define    MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_LENMIN 4
#define    MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_LENMAX 244
#define    MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_LENMAX_MCDI2 1012
#define    MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_LEN(num) (4+16*(num))
#define    MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_COUNTER_VALUE_NUM(len) (((len)-4)/16)
/* This register indicates how far the packetiser was able to progress the
 * collection given the number of non-zero counters collected and the packet
 * size and count constraints. The response index is the index of the last
 * counter collected by the packetiser, and thus indicates the position of
 * where software should make the next request to complete the sequence.
 */
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_RESPONSE_INDEX_OFST 0
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_RESPONSE_INDEX_LEN 4
/* Array of counter values of type <??? from hwdefs>. The number of counter
 * values read is given implicitly by the size of the response.
 */
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_COUNTER_VALUE_OFST 4
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_COUNTER_VALUE_LEN 16
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_COUNTER_VALUE_MINNUM 0
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_COUNTER_VALUE_MAXNUM 15
#define       MC_CMD_EFTEST_MAE_COUNTERS_READ_OUT_COUNTER_VALUE_MAXNUM_MCDI2 63

/* MC_CMD_EFTEST_FSDB_CTRL_IN msgrequest */
#define    MC_CMD_EFTEST_FSDB_CTRL_IN_LEN 4
/* Identifies the test. */
#define       MC_CMD_EFTEST_FSDB_CTRL_IN_EFTEST_ID_OFST 0
#define       MC_CMD_EFTEST_FSDB_CTRL_IN_EFTEST_ID_LEN 1
/* The operation requested. */
#define       MC_CMD_EFTEST_FSDB_CTRL_IN_EFTEST_OP_OFST 1
#define       MC_CMD_EFTEST_FSDB_CTRL_IN_EFTEST_OP_LEN 1
/* enum: Stop FSDB dumping if in progress */
#define          MC_CMD_EFTEST_FSDB_CTRL_IN_FSDB_DUMP_OFF 0x0
/* enum: Start or resume FSDB dumping */
#define          MC_CMD_EFTEST_FSDB_CTRL_IN_FSDB_DUMP_ON 0x1
/* Align the arguments to 32 bits. */
#define       MC_CMD_EFTEST_FSDB_CTRL_IN_EFTEST_OP_RSVD_OFST 2
#define       MC_CMD_EFTEST_FSDB_CTRL_IN_EFTEST_OP_RSVD_LEN 2

/* Other enums */
#define          NVRAM_PARTITION_TYPE_MC_USAGE_TLV 0xff00 /* enum */
#define          NVRAM_PARTITION_TYPE_MC_USAGE_BLOCK 0xff01 /* enum */
/* enum: TLV format configuration for trusted server adapter */
#define          NVRAM_PARTITION_TYPE_TSA_CONFIG 0xff02
/* enum: rules cache for trusted server adapter */
#define          NVRAM_PARTITION_TYPE_TSA_CACHE 0xff03
/* enum: Spare partition 6 */
#define          NVRAM_PARTITION_TYPE_SPARE_6 0xff06
/* enum: Spare partition 7 */
#define          NVRAM_PARTITION_TYPE_SPARE_7 0xff07
/* enum: Spare partition 8 */
#define          NVRAM_PARTITION_TYPE_SPARE_8 0xff08
/* enum: Spare partition 9 */
#define          NVRAM_PARTITION_TYPE_SPARE_9 0xff09
/* enum: Spare partition 10 */
#define          NVRAM_PARTITION_TYPE_SPARE_10 0xff0a
/* enum: Spare partition 11 */
#define          NVRAM_PARTITION_TYPE_SPARE_11 0xff0b
/* enum: Spare partition 12 */
#define          NVRAM_PARTITION_TYPE_SPARE_12 0xff0c
/* enum: This is a CTPIO TX completion, not a timestamp */
#define          TX_TIMESTAMP_EVENT_TX_CTPIO_COMPLETION 0x11
/* enum: Width of hardware LUE counter. Provided here for snapper tests; it's
 * not something that anything other than MC firmware internals should care
 * about in production.
 */
#define          EFTEST_TSA_HW_COUNTER_WIDTH 0x1d

#endif /* _SIENA_MC_DRIVER_PCOL_PRIVATE_H */
/*! \cidoxg_end */
