#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x62a3e7809a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x62a3e781f140 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x62a3e780dac0 .functor NOT 1, L_0x62a3e7855b40, C4<0>, C4<0>, C4<0>;
L_0x62a3e7825670 .functor XOR 9, L_0x62a3e78557c0, L_0x62a3e78558f0, C4<000000000>, C4<000000000>;
L_0x62a3e7855a30 .functor XOR 9, L_0x62a3e7825670, L_0x62a3e7855990, C4<000000000>, C4<000000000>;
v0x62a3e7853970_0 .net *"_ivl_10", 8 0, L_0x62a3e7855990;  1 drivers
v0x62a3e7853a70_0 .net *"_ivl_12", 8 0, L_0x62a3e7855a30;  1 drivers
v0x62a3e7853b50_0 .net *"_ivl_2", 8 0, L_0x62a3e7855690;  1 drivers
v0x62a3e7853c10_0 .net *"_ivl_4", 8 0, L_0x62a3e78557c0;  1 drivers
v0x62a3e7853cf0_0 .net *"_ivl_6", 8 0, L_0x62a3e78558f0;  1 drivers
v0x62a3e7853e20_0 .net *"_ivl_8", 8 0, L_0x62a3e7825670;  1 drivers
v0x62a3e7853f00_0 .net "a", 7 0, v0x62a3e7852b70_0;  1 drivers
v0x62a3e7853fc0_0 .net "b", 7 0, v0x62a3e7852c30_0;  1 drivers
v0x62a3e7854080_0 .var "clk", 0 0;
v0x62a3e78541b0_0 .net "overflow_dut", 0 0, L_0x62a3e7855550;  1 drivers
v0x62a3e7854250_0 .net "overflow_ref", 0 0, L_0x62a3e780e510;  1 drivers
v0x62a3e78542f0_0 .net "s_dut", 7 0, L_0x62a3e7855460;  1 drivers
v0x62a3e78543c0_0 .net "s_ref", 7 0, L_0x62a3e7854cc0;  1 drivers
v0x62a3e7854490_0 .var/2u "stats1", 223 0;
v0x62a3e7854530_0 .var/2u "strobe", 0 0;
v0x62a3e78545d0_0 .net "tb_match", 0 0, L_0x62a3e7855b40;  1 drivers
v0x62a3e7854690_0 .net "tb_mismatch", 0 0, L_0x62a3e780dac0;  1 drivers
v0x62a3e7854750_0 .net "wavedrom_enable", 0 0, v0x62a3e7852d70_0;  1 drivers
v0x62a3e7854820_0 .net "wavedrom_title", 511 0, v0x62a3e7852e10_0;  1 drivers
L_0x62a3e7855690 .concat [ 1 8 0 0], L_0x62a3e780e510, L_0x62a3e7854cc0;
L_0x62a3e78557c0 .concat [ 1 8 0 0], L_0x62a3e780e510, L_0x62a3e7854cc0;
L_0x62a3e78558f0 .concat [ 1 8 0 0], L_0x62a3e7855550, L_0x62a3e7855460;
L_0x62a3e7855990 .concat [ 1 8 0 0], L_0x62a3e780e510, L_0x62a3e7854cc0;
L_0x62a3e7855b40 .cmp/eeq 9, L_0x62a3e7855690, L_0x62a3e7855a30;
S_0x62a3e781f2d0 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x62a3e781f140;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x62a3e780de30 .functor XOR 1, L_0x62a3e7854e30, L_0x62a3e7854ed0, C4<0>, C4<0>;
L_0x62a3e780e1a0 .functor XOR 1, L_0x62a3e7855140, L_0x62a3e7855230, C4<0>, C4<0>;
L_0x62a3e780e510 .functor AND 1, L_0x62a3e7855050, L_0x62a3e780e1a0, C4<1>, C4<1>;
v0x62a3e780d1b0_0 .net *"_ivl_0", 8 0, L_0x62a3e7854950;  1 drivers
v0x62a3e780d4f0_0 .net *"_ivl_13", 0 0, L_0x62a3e7854e30;  1 drivers
v0x62a3e780d860_0 .net *"_ivl_15", 0 0, L_0x62a3e7854ed0;  1 drivers
v0x62a3e780dbd0_0 .net *"_ivl_16", 0 0, L_0x62a3e780de30;  1 drivers
v0x62a3e780df40_0 .net *"_ivl_19", 0 0, L_0x62a3e7855050;  1 drivers
v0x62a3e780e2b0_0 .net *"_ivl_21", 0 0, L_0x62a3e7855140;  1 drivers
v0x62a3e780e620_0 .net *"_ivl_23", 0 0, L_0x62a3e7855230;  1 drivers
v0x62a3e7851bc0_0 .net *"_ivl_24", 0 0, L_0x62a3e780e1a0;  1 drivers
L_0x7de88edcb018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62a3e7851c80_0 .net *"_ivl_3", 0 0, L_0x7de88edcb018;  1 drivers
v0x62a3e7851d60_0 .net *"_ivl_4", 8 0, L_0x62a3e7854a50;  1 drivers
L_0x7de88edcb060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62a3e7851e40_0 .net *"_ivl_7", 0 0, L_0x7de88edcb060;  1 drivers
v0x62a3e7851f20_0 .net "a", 7 0, v0x62a3e7852b70_0;  alias, 1 drivers
v0x62a3e7852000_0 .net "b", 7 0, v0x62a3e7852c30_0;  alias, 1 drivers
v0x62a3e78520e0_0 .net "overflow", 0 0, L_0x62a3e780e510;  alias, 1 drivers
v0x62a3e78521a0_0 .net "s", 7 0, L_0x62a3e7854cc0;  alias, 1 drivers
v0x62a3e7852280_0 .net "sum", 8 0, L_0x62a3e7854bd0;  1 drivers
L_0x62a3e7854950 .concat [ 8 1 0 0], v0x62a3e7852b70_0, L_0x7de88edcb018;
L_0x62a3e7854a50 .concat [ 8 1 0 0], v0x62a3e7852c30_0, L_0x7de88edcb060;
L_0x62a3e7854bd0 .arith/sum 9, L_0x62a3e7854950, L_0x62a3e7854a50;
L_0x62a3e7854cc0 .part L_0x62a3e7854bd0, 0, 8;
L_0x62a3e7854e30 .part v0x62a3e7852b70_0, 7, 1;
L_0x62a3e7854ed0 .part v0x62a3e7852c30_0, 7, 1;
L_0x62a3e7855050 .reduce/nor L_0x62a3e780de30;
L_0x62a3e7855140 .part v0x62a3e7852b70_0, 7, 1;
L_0x62a3e7855230 .part L_0x62a3e7854cc0, 7, 1;
S_0x62a3e78523e0 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x62a3e781f140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x62a3e7852b70_0 .var "a", 7 0;
v0x62a3e7852c30_0 .var "b", 7 0;
v0x62a3e7852cd0_0 .net "clk", 0 0, v0x62a3e7854080_0;  1 drivers
v0x62a3e7852d70_0 .var "wavedrom_enable", 0 0;
v0x62a3e7852e10_0 .var "wavedrom_title", 511 0;
E_0x62a3e781df40/0 .event negedge, v0x62a3e7852cd0_0;
E_0x62a3e781df40/1 .event posedge, v0x62a3e7852cd0_0;
E_0x62a3e781df40 .event/or E_0x62a3e781df40/0, E_0x62a3e781df40/1;
E_0x62a3e781dc80 .event negedge, v0x62a3e7852cd0_0;
E_0x62a3e781e430 .event posedge, v0x62a3e7852cd0_0;
S_0x62a3e7852670 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x62a3e78523e0;
 .timescale -12 -12;
v0x62a3e7852870_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x62a3e7852970 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x62a3e78523e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x62a3e7852fe0 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x62a3e781f140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
v0x62a3e78531e0_0 .net "a", 7 0, v0x62a3e7852b70_0;  alias, 1 drivers
v0x62a3e7853310_0 .net "b", 7 0, v0x62a3e7852c30_0;  alias, 1 drivers
v0x62a3e7853420_0 .net "overflow", 0 0, L_0x62a3e7855550;  alias, 1 drivers
v0x62a3e78534c0_0 .net "s", 7 0, L_0x62a3e7855460;  alias, 1 drivers
v0x62a3e78535a0_0 .var "sum", 8 0;
E_0x62a3e7806760 .event anyedge, v0x62a3e7851f20_0, v0x62a3e7852000_0;
L_0x62a3e7855460 .part v0x62a3e78535a0_0, 0, 8;
L_0x62a3e7855550 .part v0x62a3e78535a0_0, 8, 1;
S_0x62a3e7853750 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x62a3e781f140;
 .timescale -12 -12;
E_0x62a3e7833790 .event anyedge, v0x62a3e7854530_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x62a3e7854530_0;
    %nor/r;
    %assign/vec4 v0x62a3e7854530_0, 0;
    %wait E_0x62a3e7833790;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x62a3e78523e0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x62a3e7852c30_0, 0;
    %assign/vec4 v0x62a3e7852b70_0, 0;
    %wait E_0x62a3e781dc80;
    %wait E_0x62a3e781e430;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x62a3e7852c30_0, 0;
    %assign/vec4 v0x62a3e7852b70_0, 0;
    %wait E_0x62a3e781e430;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x62a3e7852c30_0, 0;
    %assign/vec4 v0x62a3e7852b70_0, 0;
    %wait E_0x62a3e781e430;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x62a3e7852c30_0, 0;
    %assign/vec4 v0x62a3e7852b70_0, 0;
    %wait E_0x62a3e781e430;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x62a3e7852c30_0, 0;
    %assign/vec4 v0x62a3e7852b70_0, 0;
    %wait E_0x62a3e781e430;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x62a3e7852c30_0, 0;
    %assign/vec4 v0x62a3e7852b70_0, 0;
    %wait E_0x62a3e781e430;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x62a3e7852c30_0, 0;
    %assign/vec4 v0x62a3e7852b70_0, 0;
    %wait E_0x62a3e781e430;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x62a3e7852c30_0, 0;
    %assign/vec4 v0x62a3e7852b70_0, 0;
    %wait E_0x62a3e781dc80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x62a3e7852970;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x62a3e781df40;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x62a3e7852c30_0, 0;
    %assign/vec4 v0x62a3e7852b70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x62a3e7852fe0;
T_4 ;
    %wait E_0x62a3e7806760;
    %load/vec4 v0x62a3e78531e0_0;
    %pad/u 9;
    %load/vec4 v0x62a3e7853310_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x62a3e78535a0_0, 0, 9;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x62a3e781f140;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a3e7854080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62a3e7854530_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x62a3e781f140;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x62a3e7854080_0;
    %inv;
    %store/vec4 v0x62a3e7854080_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x62a3e781f140;
T_7 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x62a3e7852cd0_0, v0x62a3e7854690_0, v0x62a3e7853f00_0, v0x62a3e7853fc0_0, v0x62a3e78543c0_0, v0x62a3e78542f0_0, v0x62a3e7854250_0, v0x62a3e78541b0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x62a3e781f140;
T_8 ;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_8.1 ;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_8.3 ;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x62a3e781f140;
T_9 ;
    %wait E_0x62a3e781df40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x62a3e7854490_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x62a3e7854490_0, 4, 32;
    %load/vec4 v0x62a3e78545d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x62a3e7854490_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x62a3e7854490_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x62a3e7854490_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x62a3e78543c0_0;
    %load/vec4 v0x62a3e78543c0_0;
    %load/vec4 v0x62a3e78542f0_0;
    %xor;
    %load/vec4 v0x62a3e78543c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x62a3e7854490_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x62a3e7854490_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x62a3e7854250_0;
    %load/vec4 v0x62a3e7854250_0;
    %load/vec4 v0x62a3e78541b0_0;
    %xor;
    %load/vec4 v0x62a3e7854250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x62a3e7854490_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x62a3e7854490_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x62a3e7854490_0, 4, 32;
T_9.8 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth10/ece241_2014_q1c/iter0/response4/top_module.sv";
