#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  9 07:46:06 2024
# Process ID: 24156
# Current directory: D:/Vivado/NCKH/ascon_hash
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22580 D:\Vivado\NCKH\ascon_hash\ascon_hash.xpr
# Log file: D:/Vivado/NCKH/ascon_hash/vivado.log
# Journal file: D:/Vivado/NCKH/ascon_hash\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/NCKH/ascon_hash/ascon_hash.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado/NCKH/ascon_hash/ascon_hash.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1160.418 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top ascon_update_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:130]
Completed static elaboration
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffd4133340e]
[1] (ISIMC::VlogCompiler::transform+0x26326) [0x7ff77e211566]
[2] (ISIMC::VlogCompiler::transform+0xb089) [0x7ff77e1f62c9]
[3] (ISIMC::VlogCompiler::transform+0x115) [0x7ff77e1eb355]
[4]  [0x7ff77e0e6e38]
[5]  [0x7ff77e0f8d11]
[6]  [0x7ff77e0f6d4e]
[7] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x16846cc) [0x7ff77fcf194c]
[8] (BaseThreadInitThunk+0x1d) [0x7ffd3f87257d]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.418 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/xsim.dir/ascon_update_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  9 16:48:47 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_behav -key {Behavioral:sim_1:Functional:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1160.418 ; gain = 0.000
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ascon_update_tb/uut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:130]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.418 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1231.828 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1235.273 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:130]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:156]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1240.637 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.965 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffd4133340e]
[1] (std::basic_streambuf<char,std::char_traits<char> >::xsputn+0x80) [0x7ffd21db97e0]
[2] (std::basic_streambuf<char,std::char_traits<char> >::xsputn+0x8e) [0x7ffd21db97ee]
[3]  [0x7ffcf926dd45]
[4]  [0x7ffcf92727c7]
[5]  [0x7ffcf9270cd6]
[6]  [0x7ffcf926e470]
[7] (IDT::WebTalk::send+0x17d) [0x7ffcf927318d]
[8]  [0x7ff7d34d97ba]
[9]  [0x7ff7d34d6d4e]
[10] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x16846cc) [0x7ff7d50d194c]
[11] (BaseThreadInitThunk+0x1d) [0x7ffd3f87257d]

Done
Wrote crash dump file "C:\Users\DUCDUN~1\AppData\Local\Temp\xelab.exe-64ea31.dmp"
0x00007FFD21DB97E0 (0x0000004CB993C878 0x0000000000000000 0x0000004CB993C878 0x000001D66C846260), std::basic_streambuf<char,std::char_traits<char> >::xsputn() + 0x80 bytes(s)
0x00007FFD21DB97EE (0x0000004CB993C908 0x0000000000000000 0x000001D66CAD3E70 0x000001D66C846260), std::basic_streambuf<char,std::char_traits<char> >::xsputn() + 0x8E bytes(s)
0x00007FFCF926DD45 (0x000001D66C927A80 0x0000000000000000 0x0000000000000000 0x000001D66C927A80)
0x00007FFCF92727C7 (0x000001D66AFF71F0 0x0000000000000005 0x000001D66AFF71F0 0x0000000000000000)
0x00007FFCF9270CD6 (0x000001D66C678030 0x0000000000000024 0x0000004CB993CE40 0x0000004CB993D8F0)
0x00007FFCF926E470 (0x00007FF7D517FE08 0x0000000000000024 0x0000004CB993D8F0 0x0000000000000000)
0x00007FFCF927318D (0x0000004CB993D340 0x00007FF7D517FE08 0x00007FF7D517FE08 0x00007FF7D517C4B8), IDT::WebTalk::send() + 0x17D bytes(s)
0x00007FF7D34D97BA (0x000001D6694B6810 0x000001D6694D60CC 0x0000000000000000 0x000001D6694D5EE0)
0x00007FF7D34D6D4E (0x0000000000000000 0x00007FF7D50D19C5 0x00007FFD3ED307C8 0x0000000000000000)
0x00007FF7D50D194C (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data() + 0x16846CC bytes(s)
0x00007FFD3F87257D (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), BaseThreadInitThunk() + 0x1D bytes(s)
0x00007FFD412EAA58 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), RtlUserThreadStart() + 0x28 bytes(s)
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...


Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1240.965 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
WARNING: [VRFC 10-3705] select index -1 into 'M5' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1251.059 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'msg_state' on this module [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:50]
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'msg_state' on this module [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:50]
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'msg_state' on this module [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:50]
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'msg_state' on this module [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:50]
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
WARNING: [VRFC 10-3705] select index -1 into 'M5' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/xsim.dir/ascon_update_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 10 17:13:09 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1844.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1844.895 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1844.895 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
WARNING: [VRFC 10-3705] select index -1 into 'M5' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1844.895 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1844.895 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1900.617 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.617 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffd4133340e]
[1] (OPENSSL_Applink+0x2073ec) [0x7ff7d3a1526c]
[2]  [0x7ff7d34d92c1]
[3]  [0x7ff7d34d6d4e]
[4] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x16846cc) [0x7ff7d50d194c]
[5] (BaseThreadInitThunk+0x1d) [0x7ffd3f87257d]

Done
Wrote crash dump file "C:\Users\DUCDUN~1\AppData\Local\Temp\xelab.exe-5bd771.dmp"
0x00007FF7D3A1526C (0x0000024496ADC9F0 0x00007FF7D517C4B8 0x0000000000000000 0x0000004800000000), OPENSSL_Applink() + 0x2073EC bytes(s)
0x00007FF7D34D92C1 (0x0000024493DF3DA0 0x0000024493E0397C 0x0000000000000000 0x0000024493E03790)
0x00007FF7D34D6D4E (0x0000000000000000 0x00007FF7D50D19C5 0x00007FFD3ED307C8 0x0000000000000000)
0x00007FF7D50D194C (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data() + 0x16846CC bytes(s)
0x00007FFD3F87257D (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), BaseThreadInitThunk() + 0x1D bytes(s)
0x00007FFD412EAA58 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), RtlUserThreadStart() + 0x28 bytes(s)
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
Printing stacktrace...

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffd4133340e]
[1] (Verific::VeriArrayValue::ToExpression+0x2d8) [0x7ffc68174818]
[2] (Verific::VeriExpression::StaticEvaluateToExprInternal+0x650) [0x7ffc68233870]
[3] (ISIMC::VlogCompiler::transform+0x1e241) [0x7ff710da9481]
[4] (Verific::VeriVisitor::TraverseArray+0x43) [0x7ffc683e2373]
[5] (Verific::VeriVisitor::Visit+0x78) [0x7ffc683e5058]
[6] (ISIMC::VlogCompiler::transform+0x262cf) [0x7ff710db150f]
[7] (ISIMC::VlogCompiler::transform+0xb089) [0x7ff710d962c9]
[8] (ISIMC::VlogCompiler::transform+0x115) [0x7ff710d8b355]
[9]  [0x7ff710c86e38]
[10]  [0x7ff710c98d11]
[11]  [0x7ff710c96d4e]
[12] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x16846cc) [0x7ff71289194c]
[13] (BaseThreadInitThunk+0x1d) [0x7ffd3f87257d]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.617 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1900.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1900.617 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffd4133340e]
[1]  [0x23495eac410]
[2] (Verific::VeriArrayValue::ToExpression+0x2de) [0x7ffc6329481e]
[3] (Verific::VeriExpression::StaticEvaluateToExprInternal+0x650) [0x7ffc63353870]
[4] (ISIMC::VlogCompiler::transform+0x1e241) [0x7ff769e69481]
[5] (Verific::VeriVisitor::TraverseArray+0x43) [0x7ffc63502373]
[6] (Verific::VeriVisitor::Visit+0x78) [0x7ffc63505058]
[7] (ISIMC::VlogCompiler::transform+0x262cf) [0x7ff769e7150f]
[8] (ISIMC::VlogCompiler::transform+0xb089) [0x7ff769e562c9]
[9] (ISIMC::VlogCompiler::transform+0x115) [0x7ff769e4b355]
[10]  [0x7ff769d46e38]
[11]  [0x7ff769d58d11]
[12]  [0x7ff769d56d4e]
[13] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x16846cc) [0x7ff76b95194c]
[14] (BaseThreadInitThunk+0x1d) [0x7ffd3f87257d]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffd4133340e]
[1] (Verific::VeriArrayValue::ToExpression+0x2d2) [0x7ffc63294812]
[2] (Verific::VeriExpression::StaticEvaluateToExprInternal+0x650) [0x7ffc63353870]
[3] (ISIMC::VlogCompiler::transform+0x1e241) [0x7ff769e69481]
[4] (Verific::VeriVisitor::TraverseArray+0x43) [0x7ffc63502373]
[5] (Verific::VeriVisitor::Visit+0x78) [0x7ffc63505058]
[6] (ISIMC::VlogCompiler::transform+0x262cf) [0x7ff769e7150f]
[7] (ISIMC::VlogCompiler::transform+0xb089) [0x7ff769e562c9]
[8] (ISIMC::VlogCompiler::transform+0x115) [0x7ff769e4b355]
[9]  [0x7ff769d46e38]
[10]  [0x7ff769d58d11]
[11]  [0x7ff769d56d4e]
[12] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x16846cc) [0x7ff76b95194c]
[13] (BaseThreadInitThunk+0x1d) [0x7ffd3f87257d]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1900.617 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
ERROR: [VRFC 10-4982] syntax error near 'msg_length' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:133]
ERROR: [VRFC 10-2865] module 'ascon_update' ignored due to previous errors [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1944.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
$finish called at time : 5750 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...


Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1944.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1944.086 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.086 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
$finish called at time : 5730 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
$finish called at time : 5730 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
$finish called at time : 5730 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1944.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1944.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
$finish called at time : 5790 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1944.086 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
$finish called at time : 6330 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
$finish called at time : 6330 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
$finish called at time : 7150 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
$finish called at time : 8550 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
$finish called at time : 8550 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1944.086 ; gain = 0.000
run 10 us
$finish called at time : 8550 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffd4133340e]
[1] (OPENSSL_Applink+0x2073ec) [0x7ff76a29526c]
[2]  [0x7ff769d592c1]
[3]  [0x7ff769d56d4e]
[4] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x16846cc) [0x7ff76b95194c]
[5] (BaseThreadInitThunk+0x1d) [0x7ffd3f87257d]

Done
Wrote crash dump file "C:\Users\DUCDUN~1\AppData\Local\Temp\xelab.exe-0fdbca.dmp"
0x00007FF76A29526C (0x000002A889E32530 0x00007FF76B9FC4B8 0x0000000000000000 0x000000D800000000), OPENSSL_Applink() + 0x2073EC bytes(s)
0x00007FF769D592C1 (0x000002A886F17A50 0x000002A886F440BC 0x0000000000000000 0x000002A886F43ED0)
0x00007FF769D56D4E (0x0000000000000000 0x00007FF76B9519C5 0x00007FFD3ED307C8 0x0000000000000000)
0x00007FF76B95194C (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data() + 0x16846CC bytes(s)
0x00007FFD3F87257D (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), BaseThreadInitThunk() + 0x1D bytes(s)
0x00007FFD412EAA58 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), RtlUserThreadStart() + 0x28 bytes(s)
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1950.141 ; gain = 0.000
run 10 us
$finish called at time : 8530 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1950.141 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1950.141 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1950.141 ; gain = 0.000
run 10 us
$finish called at time : 8550 ns : File "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" Line 110
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 's' redefined [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:2]
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 's' redefined [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:2]
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ascon_update' does not have a parameter named k [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:43]
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
WARNING: [VRFC 10-3705] select index -1 into 'M1' is out of bounds [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:134]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: ascon_update
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1950.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ascon_update' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:10]
	Parameter s bound to: 2 - type: integer 
	Parameter b bound to: 12 - type: integer 
	Parameter IV_0 bound to: 64'b1110111010010011100110001010101011011011011001111111000000111101 
	Parameter IV_1 bound to: 64'b1000101110110010000110000011000111000110000011110001000000000010 
	Parameter IV_2 bound to: 64'b1011010010001010100100101101101110011000110101011101101001100010 
	Parameter IV_3 bound to: 64'b0100001100011000100110010010000110111000111110001110001111101000 
	Parameter IV_4 bound to: 64'b0011010010001111101001011100100111010101001001011110000101000000 
INFO: [Synth 8-6157] synthesizing module 'permutation_loop' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Permutation' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv:2]
	Parameter LUT bound to: 160'b0010001011111111010011010101010100100010110110010101000100101110100011001101110011110100110011101110000000110110001110001000001100000011100110110010100111110111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Permutation' (1#1) [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'permutation_loop' (2#1) [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ascon_update' (3#1) [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1954.824 ; gain = 4.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1954.824 ; gain = 4.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1954.824 ; gain = 4.684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1954.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2160.637 ; gain = 210.496
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2160.637 ; gain = 210.496
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 's' redefined [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:2]
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 'msg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:47]
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 's' redefined [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:2]
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim'
"xelab -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e06c4e905ceb4678a0b76ec8981081f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 'msg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sim_1/new/ascon_update_tb.sv:47]
ERROR: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:30]
WARNING: [VRFC 10-2921] 'i' driven by this always_ff block should not be driven by any other process [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/NCKH/ascon_hash/ascon_hash.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 23:14:58 2024...
