Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Fri Sep  1 19:00:35 2023
| Host              : DESKTOP-MCBJ7EB running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file RFSoC_Main_test_blk_wrapper_timing_summary_routed.rpt -pb RFSoC_Main_test_blk_wrapper_timing_summary_routed.pb -rpx RFSoC_Main_test_blk_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : RFSoC_Main_test_blk_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.28 07-24-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.056        0.000                      0                15250        0.003        0.000                      0                15250        3.400        0.000                       0                  5442  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
RFADC0_CLK        {0.000 5.000}      10.000          100.000         
RFADC0_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK3    {0.000 5.000}      10.000          100.000         
RFADC1_CLK        {0.000 5.000}      10.000          100.000         
RFADC1_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK3    {0.000 5.000}      10.000          100.000         
RFADC2_CLK        {0.000 5.000}      10.000          100.000         
RFADC2_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK3    {0.000 5.000}      10.000          100.000         
RFADC3_CLK        {0.000 5.000}      10.000          100.000         
RFADC3_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK3    {0.000 5.000}      10.000          100.000         
RFDAC0_CLK        {0.000 5.000}      10.000          100.000         
RFDAC1_CLK        {0.000 5.000}      10.000          100.000         
RFDAC1_FABCLK0    {0.000 5.000}      10.000          100.000         
RFDAC1_FABCLK1    {0.000 5.000}      10.000          100.000         
RFDAC1_FABCLK2    {0.000 5.000}      10.000          100.000         
RFDAC1_FABCLK3    {0.000 5.000}      10.000          100.000         
clk_pl_0          {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.056        0.000                      0                15154        0.003        0.000                      0                15154        3.400        0.000                       0                  5442  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.789        0.000                      0                   96        0.134        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.319ns  (logic 5.829ns (62.550%)  route 3.490ns (37.450%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.651ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.590ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.069     2.295    RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X27Y44         FDRE                                         r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.371 r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.323     2.694    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/C[4]
    DSP48E2_X3Y18        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105     2.799 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000     2.799    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<4>
    DSP48E2_X3Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[17])
                                                      0.585     3.384 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     3.384    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X3Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     3.493 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[17]
                         net (fo=17, routed)          0.803     4.296    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/C[21]
    DSP48E2_X6Y10        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[21]_C_DATA[21])
                                                      0.105     4.401 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_C_DATA_INST/C_DATA[21]
                         net (fo=2, routed)           0.000     4.401    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_C_DATA.C_DATA<21>
    DSP48E2_X6Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[21]_ALU_OUT[35])
                                                      0.585     4.986 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     4.986    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_ALU.ALU_OUT<35>
    DSP48E2_X6Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.095 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     5.440    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/B[1]
    DSP48E2_X6Y11        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     5.591 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     5.591    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X6Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     5.664 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     5.664    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X6Y11        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     6.273 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     6.273    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y11        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     6.319 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     6.319    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y11        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     6.890 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.890    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y11        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.012 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     7.085    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/PCIN[47]
    DSP48E2_X6Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.631 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.631    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.753 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.767    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/PCIN[47]
    DSP48E2_X6Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     8.313 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     8.313    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     8.422 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.714     9.136    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1_n_104
    SLICE_X41Y37         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.173 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]_i_15/O
                         net (fo=1, routed)           0.021     9.194    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]_i_15_n_0
    SLICE_X41Y37         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     9.361 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]_i_2/O[4]
                         net (fo=1, routed)           0.394     9.755    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/C[3]
    DSP48E2_X7Y22        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     9.860 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     9.860    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_C_DATA.C_DATA<3>
    DSP48E2_X7Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585    10.445 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000    10.445    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109    10.554 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_OUTPUT_INST/P[3]
                         net (fo=4, routed)           0.274    10.828    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[3]
    SLICE_X42Y55         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100    10.928 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.192    11.120    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axi_aclk_0
    SLICE_X43Y58         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    11.242 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=2, routed)           0.042    11.284    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_0
    SLICE_X43Y58         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    11.319 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_1/O
                         net (fo=2, routed)           0.295    11.614    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[11]
    RAMB36_X4Y12         RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.777    11.959    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X4Y12         RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.128    12.087    
                         clock uncertainty           -0.130    11.957    
    RAMB36_X4Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    11.670    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 5.744ns (62.097%)  route 3.506ns (37.903%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.651ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.590ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.069     2.295    RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X27Y44         FDRE                                         r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.371 r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.323     2.694    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/C[4]
    DSP48E2_X3Y18        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105     2.799 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000     2.799    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<4>
    DSP48E2_X3Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[17])
                                                      0.585     3.384 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     3.384    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X3Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     3.493 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[17]
                         net (fo=17, routed)          0.803     4.296    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/C[21]
    DSP48E2_X6Y10        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[21]_C_DATA[21])
                                                      0.105     4.401 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_C_DATA_INST/C_DATA[21]
                         net (fo=2, routed)           0.000     4.401    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_C_DATA.C_DATA<21>
    DSP48E2_X6Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[21]_ALU_OUT[35])
                                                      0.585     4.986 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     4.986    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_ALU.ALU_OUT<35>
    DSP48E2_X6Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.095 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     5.440    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/B[1]
    DSP48E2_X6Y11        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     5.591 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     5.591    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X6Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     5.664 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     5.664    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X6Y11        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     6.273 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     6.273    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y11        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     6.319 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     6.319    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y11        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     6.890 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.890    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y11        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.012 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     7.085    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/PCIN[47]
    DSP48E2_X6Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.631 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.631    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.753 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.767    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/PCIN[47]
    DSP48E2_X6Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     8.313 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     8.313    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     8.422 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.714     9.136    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1_n_104
    SLICE_X41Y37         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.173 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]_i_15/O
                         net (fo=1, routed)           0.021     9.194    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]_i_15_n_0
    SLICE_X41Y37         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     9.361 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]_i_2/O[4]
                         net (fo=1, routed)           0.394     9.755    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/C[3]
    DSP48E2_X7Y22        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     9.860 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     9.860    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_C_DATA.C_DATA<3>
    DSP48E2_X7Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585    10.445 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000    10.445    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109    10.554 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_OUTPUT_INST/P[3]
                         net (fo=4, routed)           0.274    10.828    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[3]
    SLICE_X42Y55         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100    10.928 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.190    11.118    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_1
    SLICE_X42Y61         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037    11.155 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12/O
                         net (fo=1, routed)           0.085    11.240    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12_n_0
    SLICE_X43Y61         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035    11.275 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_2/O
                         net (fo=2, routed)           0.270    11.545    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[10]
    RAMB36_X4Y12         RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.777    11.959    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X4Y12         RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.128    12.087    
                         clock uncertainty           -0.130    11.957    
    RAMB36_X4Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.274    11.683    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 5.808ns (62.864%)  route 3.431ns (37.136%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 11.924 - 10.000 ) 
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.651ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.590ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.069     2.295    RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X27Y44         FDRE                                         r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.371 r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.323     2.694    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/C[4]
    DSP48E2_X3Y18        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105     2.799 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000     2.799    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<4>
    DSP48E2_X3Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[7])
                                                      0.585     3.384 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.384    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X3Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.493 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[7]
                         net (fo=18, routed)          1.102     4.595    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/C[11]
    DSP48E2_X7Y9         DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[11]_C_DATA[11])
                                                      0.105     4.700 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA_INST/C_DATA[11]
                         net (fo=2, routed)           0.000     4.700    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA.C_DATA<11>
    DSP48E2_X7Y9         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[11]_ALU_OUT[13])
                                                      0.585     5.285 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.285    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X7Y9         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.394 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_OUTPUT_INST/P[13]
                         net (fo=3, routed)           0.271     5.665    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/B[13]
    DSP48E2_X7Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     5.816 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.816    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X7Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     5.889 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.889    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X7Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     6.498 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     6.498    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_MULTIPLIER.V<41>
    DSP48E2_X7Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     6.544 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     6.544    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_M_DATA.V_DATA<41>
    DSP48E2_X7Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     7.115 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.115    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.237 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.251    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/PCIN[47]
    DSP48E2_X7Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.797 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.797    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.919 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.957    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/PCIN[47]
    DSP48E2_X7Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.503 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.503    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X7Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.612 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.396     9.008    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4_n_88
    SLICE_X45Y25         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     9.060 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]_i_16/O
                         net (fo=1, routed)           0.016     9.076    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]_i_16_n_0
    SLICE_X45Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.280 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]_i_2/O[4]
                         net (fo=1, routed)           0.432     9.712    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/C[3]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     9.817 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     9.817    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_C_DATA.C_DATA<3>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[4])
                                                      0.585    10.402 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000    10.402    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_ALU.ALU_OUT<4>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109    10.511 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.257    10.768    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[4]
    SLICE_X47Y31         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099    10.867 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.150    11.017    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_1
    SLICE_X47Y34         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    11.067 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12/O
                         net (fo=1, routed)           0.162    11.229    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12_n_0
    SLICE_X51Y36         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035    11.264 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_2/O
                         net (fo=2, routed)           0.270    11.534    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[10]
    RAMB36_X5Y7          RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.742    11.924    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X5Y7          RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.191    12.115    
                         clock uncertainty           -0.130    11.985    
    RAMB36_X5Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.274    11.711    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 5.825ns (63.164%)  route 3.397ns (36.836%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 11.924 - 10.000 ) 
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.651ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.590ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.069     2.295    RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X27Y44         FDRE                                         r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.371 r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.323     2.694    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/C[4]
    DSP48E2_X3Y18        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105     2.799 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000     2.799    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<4>
    DSP48E2_X3Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[7])
                                                      0.585     3.384 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.384    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X3Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.493 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[7]
                         net (fo=18, routed)          1.102     4.595    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/C[11]
    DSP48E2_X7Y9         DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[11]_C_DATA[11])
                                                      0.105     4.700 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA_INST/C_DATA[11]
                         net (fo=2, routed)           0.000     4.700    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA.C_DATA<11>
    DSP48E2_X7Y9         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[11]_ALU_OUT[13])
                                                      0.585     5.285 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.285    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X7Y9         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.394 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_OUTPUT_INST/P[13]
                         net (fo=3, routed)           0.271     5.665    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/B[13]
    DSP48E2_X7Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     5.816 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.816    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X7Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     5.889 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.889    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X7Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     6.498 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     6.498    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_MULTIPLIER.V<41>
    DSP48E2_X7Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     6.544 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     6.544    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_M_DATA.V_DATA<41>
    DSP48E2_X7Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     7.115 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.115    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.237 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.251    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/PCIN[47]
    DSP48E2_X7Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.797 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.797    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.919 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.957    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/PCIN[47]
    DSP48E2_X7Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.503 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.503    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X7Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.612 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.396     9.008    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4_n_88
    SLICE_X45Y25         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     9.060 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]_i_16/O
                         net (fo=1, routed)           0.016     9.076    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]_i_16_n_0
    SLICE_X45Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.280 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]_i_2/O[4]
                         net (fo=1, routed)           0.432     9.712    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/C[3]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     9.817 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     9.817    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_C_DATA.C_DATA<3>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[4])
                                                      0.585    10.402 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000    10.402    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_ALU.ALU_OUT<4>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109    10.511 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.257    10.768    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[4]
    SLICE_X47Y31         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099    10.867 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.098    10.965    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axi_aclk_0
    SLICE_X48Y31         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    11.017 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=2, routed)           0.090    11.107    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_0
    SLICE_X49Y31         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    11.157 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_1/O
                         net (fo=2, routed)           0.360    11.517    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[11]
    RAMB36_X5Y7          RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.742    11.924    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X5Y7          RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.191    12.115    
                         clock uncertainty           -0.130    11.985    
    RAMB36_X5Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    11.698    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 5.707ns (62.222%)  route 3.465ns (37.778%))
  Logic Levels:           23  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.651ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.590ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.069     2.295    RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X27Y44         FDRE                                         r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.371 r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.323     2.694    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/C[4]
    DSP48E2_X3Y18        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105     2.799 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000     2.799    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<4>
    DSP48E2_X3Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[17])
                                                      0.585     3.384 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     3.384    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X3Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     3.493 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[17]
                         net (fo=17, routed)          0.803     4.296    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/C[21]
    DSP48E2_X6Y10        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[21]_C_DATA[21])
                                                      0.105     4.401 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_C_DATA_INST/C_DATA[21]
                         net (fo=2, routed)           0.000     4.401    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_C_DATA.C_DATA<21>
    DSP48E2_X6Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[21]_ALU_OUT[35])
                                                      0.585     4.986 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     4.986    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_ALU.ALU_OUT<35>
    DSP48E2_X6Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.095 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     5.440    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/B[1]
    DSP48E2_X6Y11        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     5.591 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     5.591    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X6Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     5.664 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     5.664    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X6Y11        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     6.273 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     6.273    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y11        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     6.319 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     6.319    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y11        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     6.890 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.890    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y11        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.012 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     7.085    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/PCIN[47]
    DSP48E2_X6Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.631 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.631    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.753 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.767    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/PCIN[47]
    DSP48E2_X6Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     8.313 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     8.313    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     8.422 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.714     9.136    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1_n_104
    SLICE_X41Y37         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.173 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]_i_15/O
                         net (fo=1, routed)           0.021     9.194    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]_i_15_n_0
    SLICE_X41Y37         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     9.361 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]_i_2/O[4]
                         net (fo=1, routed)           0.394     9.755    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/C[3]
    DSP48E2_X7Y22        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     9.860 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     9.860    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_C_DATA.C_DATA<3>
    DSP48E2_X7Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585    10.445 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000    10.445    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109    10.554 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_OUTPUT_INST/P[3]
                         net (fo=4, routed)           0.274    10.828    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[3]
    SLICE_X42Y55         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100    10.928 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.227    11.155    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_1
    SLICE_X43Y60         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035    11.190 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_4/O
                         net (fo=2, routed)           0.277    11.467    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[8]
    RAMB36_X4Y12         RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.777    11.959    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X4Y12         RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.128    12.087    
                         clock uncertainty           -0.130    11.957    
    RAMB36_X4Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294    11.663    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_10/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 5.852ns (63.720%)  route 3.332ns (36.280%))
  Logic Levels:           24  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 11.952 - 10.000 ) 
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.651ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.590ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.069     2.295    RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X27Y44         FDRE                                         r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.371 r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.323     2.694    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/C[4]
    DSP48E2_X3Y18        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105     2.799 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000     2.799    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<4>
    DSP48E2_X3Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[11])
                                                      0.585     3.384 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.384    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.493 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[11]
                         net (fo=18, routed)          0.661     4.154    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]0/C[15]
    DSP48E2_X6Y18        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[15]_C_DATA[15])
                                                      0.105     4.259 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]0/DSP_C_DATA_INST/C_DATA[15]
                         net (fo=2, routed)           0.000     4.259    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]0/DSP_C_DATA.C_DATA<15>
    DSP48E2_X6Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[15]_ALU_OUT[15])
                                                      0.585     4.844 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.844    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X6Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.953 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]0/DSP_OUTPUT_INST/P[15]
                         net (fo=3, routed)           0.427     5.380    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/B[15]
    DSP48E2_X6Y23        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     5.531 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     5.531    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X6Y23        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     5.604 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     5.604    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X6Y23        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.213 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.213    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/DSP_MULTIPLIER.V<43>
    DSP48E2_X6Y23        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.259 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.259    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X6Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     6.830 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.830    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.952 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.054     7.006    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__3/PCIN[47]
    DSP48E2_X6Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.552 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.552    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.674 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.688    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4/PCIN[47]
    DSP48E2_X6Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[20])
                                                      0.546     8.234 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     8.234    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     8.343 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.368     8.711    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[10]__4_n_85
    SLICE_X37Y64         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     8.763 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[10]_i_13/O
                         net (fo=1, routed)           0.014     8.777    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[10]_i_13_n_0
    SLICE_X37Y64         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     8.933 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[10]_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.959    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[10]_i_2_n_0
    SLICE_X37Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     9.035 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[10]_i_1/O[1]
                         net (fo=1, routed)           0.691     9.726    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[10]/C[8]
    DSP48E2_X7Y27        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105     9.831 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[10]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000     9.831    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[10]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X7Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[8])
                                                      0.585    10.416 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[10]/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000    10.416    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[10]/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109    10.525 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[10]/DSP_OUTPUT_INST/P[8]
                         net (fo=4, routed)           0.355    10.880    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_10/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[8]
    SLICE_X42Y72         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    10.980 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_10/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12/O
                         net (fo=1, routed)           0.091    11.071    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_10/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12_n_0
    SLICE_X42Y73         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100    11.171 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_10/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_2/O
                         net (fo=2, routed)           0.308    11.479    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_10/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[10]
    RAMB36_X4Y15         RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_10/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.770    11.952    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_10/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X4Y15         RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_10/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.128    12.080    
                         clock uncertainty           -0.130    11.950    
    RAMB36_X4Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.274    11.676    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_10/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 5.829ns (63.030%)  route 3.419ns (36.970%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.967ns = ( 11.967 - 10.000 ) 
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.651ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.590ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.069     2.295    RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X27Y44         FDRE                                         r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.371 r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.323     2.694    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/C[4]
    DSP48E2_X3Y18        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105     2.799 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000     2.799    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<4>
    DSP48E2_X3Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[17])
                                                      0.585     3.384 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     3.384    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X3Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     3.493 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[17]
                         net (fo=17, routed)          0.803     4.296    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/C[21]
    DSP48E2_X6Y10        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[21]_C_DATA[21])
                                                      0.105     4.401 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_C_DATA_INST/C_DATA[21]
                         net (fo=2, routed)           0.000     4.401    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_C_DATA.C_DATA<21>
    DSP48E2_X6Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[21]_ALU_OUT[35])
                                                      0.585     4.986 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     4.986    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_ALU.ALU_OUT<35>
    DSP48E2_X6Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.095 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]0/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     5.440    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/B[1]
    DSP48E2_X6Y11        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     5.591 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     5.591    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X6Y11        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     5.664 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     5.664    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X6Y11        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     6.273 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     6.273    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y11        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     6.319 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     6.319    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y11        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     6.890 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.890    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y11        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.012 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     7.085    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/PCIN[47]
    DSP48E2_X6Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.631 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.631    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.753 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.767    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/PCIN[47]
    DSP48E2_X6Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     8.313 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     8.313    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     8.422 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.714     9.136    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[4]__1_n_104
    SLICE_X41Y37         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     9.173 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]_i_15/O
                         net (fo=1, routed)           0.021     9.194    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]_i_15_n_0
    SLICE_X41Y37         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     9.361 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]_i_2/O[4]
                         net (fo=1, routed)           0.394     9.755    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/C[3]
    DSP48E2_X7Y22        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     9.860 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     9.860    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_C_DATA.C_DATA<3>
    DSP48E2_X7Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585    10.445 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000    10.445    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109    10.554 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[4]/DSP_OUTPUT_INST/P[3]
                         net (fo=4, routed)           0.274    10.828    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[3]
    SLICE_X42Y55         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100    10.928 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.192    11.120    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axi_aclk_0
    SLICE_X43Y58         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    11.242 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=2, routed)           0.042    11.284    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_0
    SLICE_X43Y58         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    11.319 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_1/O
                         net (fo=2, routed)           0.224    11.543    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[11]
    RAMB36_X4Y11         RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.785    11.967    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X4Y11         RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.191    12.158    
                         clock uncertainty           -0.130    12.028    
    RAMB36_X4Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    11.741    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_4/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.741    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 5.825ns (63.370%)  route 3.367ns (36.630%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 11.918 - 10.000 ) 
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.651ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.590ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.069     2.295    RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X27Y44         FDRE                                         r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.371 r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.323     2.694    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/C[4]
    DSP48E2_X3Y18        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105     2.799 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000     2.799    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<4>
    DSP48E2_X3Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[7])
                                                      0.585     3.384 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.384    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X3Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.493 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[7]
                         net (fo=18, routed)          1.102     4.595    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/C[11]
    DSP48E2_X7Y9         DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[11]_C_DATA[11])
                                                      0.105     4.700 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA_INST/C_DATA[11]
                         net (fo=2, routed)           0.000     4.700    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA.C_DATA<11>
    DSP48E2_X7Y9         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[11]_ALU_OUT[13])
                                                      0.585     5.285 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.285    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X7Y9         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.394 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_OUTPUT_INST/P[13]
                         net (fo=3, routed)           0.271     5.665    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/B[13]
    DSP48E2_X7Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     5.816 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.816    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X7Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     5.889 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.889    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X7Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     6.498 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     6.498    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_MULTIPLIER.V<41>
    DSP48E2_X7Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     6.544 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     6.544    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_M_DATA.V_DATA<41>
    DSP48E2_X7Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     7.115 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.115    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.237 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.251    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/PCIN[47]
    DSP48E2_X7Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.797 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.797    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.919 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.957    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/PCIN[47]
    DSP48E2_X7Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.503 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.503    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X7Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.612 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.396     9.008    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4_n_88
    SLICE_X45Y25         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     9.060 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]_i_16/O
                         net (fo=1, routed)           0.016     9.076    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]_i_16_n_0
    SLICE_X45Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.280 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]_i_2/O[4]
                         net (fo=1, routed)           0.432     9.712    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/C[3]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     9.817 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     9.817    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_C_DATA.C_DATA<3>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[4])
                                                      0.585    10.402 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000    10.402    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_ALU.ALU_OUT<4>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109    10.511 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.257    10.768    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[4]
    SLICE_X47Y31         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099    10.867 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.098    10.965    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axi_aclk_0
    SLICE_X48Y31         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    11.017 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=2, routed)           0.090    11.107    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_0
    SLICE_X49Y31         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    11.157 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_1/O
                         net (fo=2, routed)           0.330    11.487    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[11]
    RAMB36_X5Y6          RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.736    11.918    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X5Y6          RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.191    12.109    
                         clock uncertainty           -0.130    11.979    
    RAMB36_X5Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    11.692    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.692    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 5.964ns (64.861%)  route 3.231ns (35.139%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.933ns = ( 11.933 - 10.000 ) 
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.081ns (routing 0.651ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.590ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.081     2.307    RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X27Y46         FDRE                                         r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.383 r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[20]/Q
                         net (fo=5, routed)           0.360     2.743    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/C[20]
    DSP48E2_X3Y18        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[20]_C_DATA[20])
                                                      0.105     2.848 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[20]
                         net (fo=2, routed)           0.000     2.848    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<20>
    DSP48E2_X3Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[20]_ALU_OUT[32])
                                                      0.585     3.433 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.433    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<32>
    DSP48E2_X3Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.542 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[32]
                         net (fo=16, routed)          0.817     4.359    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]0/C[36]
    DSP48E2_X5Y6         DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[36]_C_DATA[36])
                                                      0.105     4.464 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]0/DSP_C_DATA_INST/C_DATA[36]
                         net (fo=2, routed)           0.000     4.464    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]0/DSP_C_DATA.C_DATA<36>
    DSP48E2_X5Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[36]_ALU_OUT[39])
                                                      0.585     5.049 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]0/DSP_ALU_INST/ALU_OUT[39]
                         net (fo=1, routed)           0.000     5.049    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]0/DSP_ALU.ALU_OUT<39>
    DSP48E2_X5Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[39]_P[39])
                                                      0.109     5.158 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]0/DSP_OUTPUT_INST/P[39]
                         net (fo=1, routed)           0.386     5.544    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/B[5]
    DSP48E2_X6Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     5.695 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     5.695    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X6Y7         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     5.768 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     5.768    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X6Y7         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     6.377 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     6.377    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_MULTIPLIER.V<35>
    DSP48E2_X6Y7         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     6.423 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     6.423    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_M_DATA.V_DATA<35>
    DSP48E2_X6Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     6.994 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.994    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.116 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.154    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__0/PCIN[47]
    DSP48E2_X6Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.700 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.700    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.822 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.836    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1/PCIN[47]
    DSP48E2_X6Y9         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     8.382 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     8.382    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y9         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     8.491 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.516     9.007    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[9]__1_n_105
    SLICE_X41Y20         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     9.096 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]_i_16/O
                         net (fo=1, routed)           0.016     9.112    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]_i_16_n_0
    SLICE_X41Y20         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     9.349 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]_i_2/O[5]
                         net (fo=1, routed)           0.374     9.723    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]/C[4]
    DSP48E2_X8Y8         DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105     9.828 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000     9.828    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X8Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[4])
                                                      0.585    10.413 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000    10.413    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]/DSP_ALU.ALU_OUT<4>
    DSP48E2_X8Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109    10.522 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[9]/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.239    10.761    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[4]
    SLICE_X49Y21         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    10.907 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.098    11.005    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axi_aclk_0
    SLICE_X49Y21         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089    11.094 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=2, routed)           0.043    11.137    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_0
    SLICE_X49Y21         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035    11.172 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_1/O
                         net (fo=2, routed)           0.330    11.502    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[11]
    RAMB36_X5Y4          RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.751    11.933    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X5Y4          RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.191    12.124    
                         clock uncertainty           -0.130    11.994    
    RAMB36_X5Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    11.707    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_9/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.707    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 5.808ns (63.165%)  route 3.387ns (36.835%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 11.918 - 10.000 ) 
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.651ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.590ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.069     2.295    RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X27Y44         FDRE                                         r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.371 r  RFSoC_Main_test_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[4]/Q
                         net (fo=5, routed)           0.323     2.694    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/C[4]
    DSP48E2_X3Y18        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105     2.799 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000     2.799    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<4>
    DSP48E2_X3Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[7])
                                                      0.585     3.384 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.384    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X3Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.493 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[7]
                         net (fo=18, routed)          1.102     4.595    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/C[11]
    DSP48E2_X7Y9         DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[11]_C_DATA[11])
                                                      0.105     4.700 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA_INST/C_DATA[11]
                         net (fo=2, routed)           0.000     4.700    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_C_DATA.C_DATA<11>
    DSP48E2_X7Y9         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[11]_ALU_OUT[13])
                                                      0.585     5.285 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.285    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X7Y9         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.394 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]0/DSP_OUTPUT_INST/P[13]
                         net (fo=3, routed)           0.271     5.665    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/B[13]
    DSP48E2_X7Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     5.816 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     5.816    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X7Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     5.889 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     5.889    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X7Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     6.498 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     6.498    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_MULTIPLIER.V<41>
    DSP48E2_X7Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     6.544 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     6.544    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_M_DATA.V_DATA<41>
    DSP48E2_X7Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     7.115 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.115    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.237 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.251    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/PCIN[47]
    DSP48E2_X7Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.797 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.797    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.919 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.957    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/PCIN[47]
    DSP48E2_X7Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.503 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.503    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X7Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.612 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.396     9.008    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_full_product[7]__4_n_88
    SLICE_X45Y25         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     9.060 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]_i_16/O
                         net (fo=1, routed)           0.016     9.076    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]_i_16_n_0
    SLICE_X45Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.280 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]_i_2/O[4]
                         net (fo=1, routed)           0.432     9.712    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/C[3]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     9.817 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     9.817    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_C_DATA.C_DATA<3>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[4])
                                                      0.585    10.402 f  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000    10.402    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_ALU.ALU_OUT<4>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109    10.511 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/phase_input[7]/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.257    10.768    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[4]
    SLICE_X47Y31         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099    10.867 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.150    11.017    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_1
    SLICE_X47Y34         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    11.067 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12/O
                         net (fo=1, routed)           0.162    11.229    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12_n_0
    SLICE_X51Y36         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035    11.264 r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_2/O
                         net (fo=2, routed)           0.226    11.490    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[10]
    RAMB36_X5Y6          RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.736    11.918    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X5Y6          RAMB36E2                                     r  RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.191    12.109    
                         clock uncertainty           -0.130    11.979    
    RAMB36_X5Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.274    11.705    RFSoC_Main_test_blk_i/DAC_Controller_0/inst/rfdc_dds/dds_7/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  0.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.801%)  route 0.071ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.846ns (routing 0.590ns, distribution 1.256ns)
  Clock Net Delay (Destination): 2.099ns (routing 0.651ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.846     2.028    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X28Y56         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.088 r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[0]/Q
                         net (fo=2, routed)           0.071     2.159    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIA0
    SLICE_X28Y57         RAMD32                                       r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.099     2.325    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X28Y57         RAMD32                                       r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.244     2.081    
    SLICE_X28Y57         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.156    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/read_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/read_ack_tog_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.061ns (35.465%)  route 0.111ns (64.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.896ns (routing 0.590ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.148ns (routing 0.651ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.896     2.078    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/s_axi_aclk
    SLICE_X114Y62        FDRE                                         r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/read_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y62        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.139 r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/read_ack_tog_reg/Q
                         net (fo=3, routed)           0.111     2.250    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/read_ack_tog_reg_0
    SLICE_X116Y61        FDRE                                         r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/read_ack_tog_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.148     2.374    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/s_axi_aclk
    SLICE_X116Y61        FDRE                                         r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/read_ack_tog_r_reg/C
                         clock pessimism             -0.191     2.183    
    SLICE_X116Y61        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.245    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc22_overvol_ack/read_ack_tog_r_reg
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.122ns (60.396%)  route 0.080ns (39.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.845ns (routing 0.590ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.064ns (routing 0.651ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.845     2.027    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y57         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.086 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/Q
                         net (fo=5, routed)           0.071     2.157    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4]
    SLICE_X29Y60         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.063     2.220 r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.009     2.229    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state__0[1]
    SLICE_X29Y60         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.064     2.290    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y60         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.128     2.162    
    SLICE_X29Y60         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.224    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/TimeController_0/inst/axi2com_0/s_axi_bid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.827ns (routing 0.590ns, distribution 1.237ns)
  Clock Net Delay (Destination): 2.078ns (routing 0.651ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.827     2.009    RFSoC_Main_test_blk_i/TimeController_0/inst/axi2com_0/s_axi_aclk
    SLICE_X30Y24         FDRE                                         r  RFSoC_Main_test_blk_i/TimeController_0/inst/axi2com_0/s_axi_bid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.068 r  RFSoC_Main_test_blk_i/TimeController_0/inst/axi2com_0/s_axi_bid_reg[1]/Q
                         net (fo=1, routed)           0.106     2.174    RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/D[3]
    SLICE_X29Y25         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.078     2.304    RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X29Y25         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.197     2.107    
    SLICE_X29Y25         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.169    RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/read_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/read_ack_tog_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.060ns (34.091%)  route 0.116ns (65.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.896ns (routing 0.590ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.148ns (routing 0.651ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.896     2.078    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/s_axi_aclk
    SLICE_X114Y62        FDRE                                         r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/read_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y62        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.138 r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/read_ack_tog_reg/Q
                         net (fo=3, routed)           0.116     2.254    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/read_ack_tog_reg_0
    SLICE_X116Y63        FDRE                                         r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/read_ack_tog_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.148     2.374    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/s_axi_aclk
    SLICE_X116Y63        FDRE                                         r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/read_ack_tog_r_reg/C
                         clock pessimism             -0.191     2.183    
    SLICE_X116Y63        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.243    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc12_overvol_ack/read_ack_tog_r_reg
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.828ns (routing 0.590ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.086ns (routing 0.651ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.828     2.010    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X28Y37         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.068 r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/Q
                         net (fo=3, routed)           0.119     2.187    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB1
    SLICE_X30Y39         RAMD32                                       r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.086     2.312    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X30Y39         RAMD32                                       r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.197     2.115    
    SLICE_X30Y39         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     2.175    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.821ns (routing 0.590ns, distribution 1.231ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.651ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.821     2.003    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X30Y35         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.061 r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.116     2.177    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X31Y34         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.072     2.298    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X31Y34         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.197     2.101    
    SLICE_X31Y34         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.163    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_powerup_state_irq/i_adc0_powerup_state_ack/axi_read_req_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_powerup_state_irq/i_adc0_powerup_state_ack/read_ack_tog_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.899ns (routing 0.590ns, distribution 1.309ns)
  Clock Net Delay (Destination): 2.148ns (routing 0.651ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.899     2.081    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_powerup_state_irq/i_adc0_powerup_state_ack/s_axi_aclk
    SLICE_X116Y62        FDRE                                         r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_powerup_state_irq/i_adc0_powerup_state_ack/axi_read_req_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y62        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.139 r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_powerup_state_irq/i_adc0_powerup_state_ack/axi_read_req_tog_reg/Q
                         net (fo=2, routed)           0.069     2.208    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_powerup_state_irq/i_adc0_powerup_state_ack/axi_read_req_tog
    SLICE_X116Y61        FDRE                                         r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_powerup_state_irq/i_adc0_powerup_state_ack/read_ack_tog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.148     2.374    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_powerup_state_irq/i_adc0_powerup_state_ack/s_axi_aclk
    SLICE_X116Y61        FDRE                                         r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_powerup_state_irq/i_adc0_powerup_state_ack/read_ack_tog_reg/C
                         clock pessimism             -0.244     2.130    
    SLICE_X116Y61        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.192    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_powerup_state_irq/i_adc0_powerup_state_ack/read_ack_tog_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc01_overvol_ack/read_ack_tog_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/adc01_overvol_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.093ns (52.542%)  route 0.084ns (47.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.896ns (routing 0.590ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.651ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.896     2.078    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc01_overvol_ack/s_axi_aclk
    SLICE_X114Y62        FDRE                                         r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc01_overvol_ack/read_ack_tog_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y62        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.136 r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc01_overvol_ack/read_ack_tog_r_reg/Q
                         net (fo=2, routed)           0.062     2.198    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc01_overvol_ack/read_ack_tog_r_reg_0
    SLICE_X116Y62        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     2.233 r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc01_overvol_ack/adc01_overvol_out_i_1/O
                         net (fo=1, routed)           0.022     2.255    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/i_adc01_overvol_ack_n_2
    SLICE_X116Y62        FDRE                                         r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/adc01_overvol_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.143     2.369    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/s_axi_aclk
    SLICE_X116Y62        FDRE                                         r  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/adc01_overvol_out_reg/C
                         clock pessimism             -0.191     2.178    
    SLICE_X116Y62        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.238    RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/i_RFSoC_Main_test_blk_usp_rf_data_converter_0_0_overvol_irq/adc01_overvol_out_reg
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.847ns (routing 0.590ns, distribution 1.257ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.651ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.847     2.029    RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X29Y4          FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.087 r  RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[10]/Q
                         net (fo=2, routed)           0.069     2.156    RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[146]_0[10]
    SLICE_X29Y3          FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.095     2.321    RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y3          FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[141]/C
                         clock pessimism             -0.246     2.075    
    SLICE_X29Y3          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.137    RFSoC_Main_test_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[141]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  RFSoC_Main_test_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_test_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.205ns (21.354%)  route 0.755ns (78.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 12.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.651ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.590ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.074     2.300    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y34         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.380 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.557    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y34         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.682 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.578     3.260    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X31Y36         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.818    12.000    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X31Y36         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.245    12.245    
                         clock uncertainty           -0.130    12.115    
    SLICE_X31Y36         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.049    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.205ns (24.939%)  route 0.617ns (75.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.651ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.590ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.074     2.300    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y34         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.380 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.557    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y34         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.682 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.440     3.122    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y35         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.825    12.007    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y35         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.197    12.204    
                         clock uncertainty           -0.130    12.075    
    SLICE_X29Y35         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    12.009    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.009    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.205ns (24.939%)  route 0.617ns (75.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.651ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.590ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.074     2.300    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y34         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.380 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.557    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y34         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.682 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.440     3.122    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y35         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.825    12.007    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y35         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.197    12.204    
                         clock uncertainty           -0.130    12.075    
    SLICE_X29Y35         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    12.009    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.009    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.205ns (24.939%)  route 0.617ns (75.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.651ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.590ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.074     2.300    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y34         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.380 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.557    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y34         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.682 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.440     3.122    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y35         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.825    12.007    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y35         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.197    12.204    
                         clock uncertainty           -0.130    12.075    
    SLICE_X29Y35         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    12.009    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.009    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.205ns (25.061%)  route 0.613ns (74.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 12.013 - 10.000 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.651ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.590ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.074     2.300    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y34         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.380 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.557    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y34         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.682 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.436     3.118    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y34         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.831    12.013    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y34         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.197    12.210    
                         clock uncertainty           -0.130    12.081    
    SLICE_X28Y34         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    12.015    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.015    
                         arrival time                          -3.118    
  -------------------------------------------------------------------
                         slack                                  8.897    

Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.205ns (25.061%)  route 0.613ns (74.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 12.013 - 10.000 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.651ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.590ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.074     2.300    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y34         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.380 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.557    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y34         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.682 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.436     3.118    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y34         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.831    12.013    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y34         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.197    12.210    
                         clock uncertainty           -0.130    12.081    
    SLICE_X28Y34         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    12.015    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.015    
                         arrival time                          -3.118    
  -------------------------------------------------------------------
                         slack                                  8.897    

Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.205ns (25.061%)  route 0.613ns (74.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 12.013 - 10.000 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.651ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.590ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.074     2.300    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y34         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.380 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.557    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y34         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.682 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.436     3.118    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y34         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.831    12.013    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y34         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.197    12.210    
                         clock uncertainty           -0.130    12.081    
    SLICE_X28Y34         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    12.015    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.015    
                         arrival time                          -3.118    
  -------------------------------------------------------------------
                         slack                                  8.897    

Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.205ns (25.061%)  route 0.613ns (74.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 12.013 - 10.000 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.651ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.590ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.074     2.300    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y34         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.380 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.557    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y34         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.682 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.436     3.118    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y34         FDPE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.831    12.013    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y34         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.197    12.210    
                         clock uncertainty           -0.130    12.081    
    SLICE_X28Y34         FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066    12.015    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.015    
                         arrival time                          -3.118    
  -------------------------------------------------------------------
                         slack                                  8.897    

Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.205ns (25.061%)  route 0.613ns (74.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 12.013 - 10.000 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.651ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.590ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.074     2.300    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y34         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.380 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.557    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y34         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.682 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.436     3.118    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y34         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.831    12.013    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y34         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.197    12.210    
                         clock uncertainty           -0.130    12.081    
    SLICE_X28Y34         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.015    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.015    
                         arrival time                          -3.118    
  -------------------------------------------------------------------
                         slack                                  8.897    

Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.205ns (25.061%)  route 0.613ns (74.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 12.013 - 10.000 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.651ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.590ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        2.074     2.300    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y34         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.380 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.557    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y34         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.682 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.436     3.118    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y34         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.831    12.013    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y34         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.197    12.210    
                         clock uncertainty           -0.130    12.081    
    SLICE_X28Y34         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.015    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.015    
                         arrival time                          -3.118    
  -------------------------------------------------------------------
                         slack                                  8.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.061ns (32.275%)  route 0.128ns (67.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.143ns (routing 0.350ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.392ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.143     1.263    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y59         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.302 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.331    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y59         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.353 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.099     1.452    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y60         FDPE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.273     1.420    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y60         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.082     1.338    
    SLICE_X29Y60         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.318    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.061ns (32.275%)  route 0.128ns (67.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.143ns (routing 0.350ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.392ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.143     1.263    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y59         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.302 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.331    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y59         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.353 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.099     1.452    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y60         FDPE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.273     1.420    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y60         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.082     1.338    
    SLICE_X29Y60         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.318    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.061ns (32.275%)  route 0.128ns (67.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.143ns (routing 0.350ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.392ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.143     1.263    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y59         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.302 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.331    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y59         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.353 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.099     1.452    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y60         FDPE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.273     1.420    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y60         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.082     1.338    
    SLICE_X29Y60         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     1.318    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.061ns (32.275%)  route 0.128ns (67.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.143ns (routing 0.350ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.392ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.143     1.263    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y59         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.302 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.331    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y59         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.353 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.099     1.452    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y60         FDPE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.273     1.420    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y60         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.082     1.338    
    SLICE_X29Y60         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.318    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.061ns (32.275%)  route 0.128ns (67.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.143ns (routing 0.350ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.392ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.143     1.263    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y59         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.302 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.331    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y59         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.353 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.099     1.452    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y60         FDPE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.273     1.420    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y60         FDPE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.082     1.338    
    SLICE_X29Y60         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.318    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.061ns (32.275%)  route 0.128ns (67.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.143ns (routing 0.350ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.392ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.143     1.263    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y59         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.302 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.331    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y59         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.353 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.099     1.452    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y60         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.273     1.420    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y60         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.082     1.338    
    SLICE_X29Y60         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.318    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.061ns (32.275%)  route 0.128ns (67.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.143ns (routing 0.350ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.392ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.143     1.263    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y59         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.302 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.331    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y59         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.353 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.099     1.452    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y60         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.269     1.416    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y60         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.082     1.334    
    SLICE_X29Y60         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.314    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.061ns (32.275%)  route 0.128ns (67.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.143ns (routing 0.350ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.392ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.143     1.263    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y59         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.302 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.331    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y59         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.353 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.099     1.452    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y60         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.269     1.416    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y60         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.082     1.334    
    SLICE_X29Y60         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.314    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.061ns (38.125%)  route 0.099ns (61.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.127ns (routing 0.350ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.392ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.127     1.247    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y39         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.286 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.314    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y39         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.336 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.071     1.407    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y39         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.267     1.414    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y39         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.159     1.255    
    SLICE_X33Y39         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.235    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.061ns (38.125%)  route 0.099ns (61.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.127ns (routing 0.350ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.392ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.127     1.247    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y39         FDRE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.286 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.314    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y39         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.336 f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.071     1.407    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y39         FDCE                                         f  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_test_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=5800, routed)        1.267     1.414    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y39         FDCE                                         r  RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.159     1.255    
    SLICE_X33Y39         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.235    RFSoC_Main_test_blk_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.172    





