// Seed: 3159088211
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    output wor id_8,
    input logic id_9
);
  assign id_8[1] = 1;
  defparam id_10.id_11 = id_7[1]; type_18(
      1, 1, 1'b0
  );
  assign id_10 = id_2;
endmodule
