Timing Analyzer report for mobileNet
Tue May 13 08:36:48 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 14. Slow 1200mV 85C Model Setup: 'i_pclk'
 15. Slow 1200mV 85C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 19. Slow 1200mV 85C Model Hold: 'i_pclk'
 20. Slow 1200mV 85C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Setup: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 31. Slow 1200mV 0C Model Setup: 'i_pclk'
 32. Slow 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'i_pclk'
 35. Slow 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 37. Slow 1200mV 0C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 46. Fast 1200mV 0C Model Setup: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 47. Fast 1200mV 0C Model Setup: 'i_pclk'
 48. Fast 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'i_pclk'
 52. Fast 1200mV 0C Model Hold: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 53. Fast 1200mV 0C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; mobileNet                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                        ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------------+
; i_clk50                                                    ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { i_clk50 }                                                    ;
; i_pclk                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { i_pclk }                                                     ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; i_clk50 ; PllBlock|altpll_component|auto_generated|pll1|inclk[0] ; { PllBlock|altpll_component|auto_generated|pll1|clk[0] }       ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; i_clk50 ; PllBlock|altpll_component|auto_generated|pll1|inclk[0] ; { PllBlock|altpll_component|auto_generated|pll1|clk[1] }       ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 } ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                               ;
+------------+-----------------+------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------+------+
; 57.56 MHz  ; 57.56 MHz       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ;      ;
; 120.13 MHz ; 120.13 MHz      ; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ;      ;
; 193.91 MHz ; 193.91 MHz      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ;      ;
; 244.86 MHz ; 244.86 MHz      ; i_pclk                                                     ;      ;
+------------+-----------------+------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -7.374 ; -203.896      ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -4.157 ; -104.130      ;
; i_pclk                                                     ; -3.084 ; -109.076      ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 33.342 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 0.306 ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 0.347 ; 0.000         ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.357 ; 0.000         ;
; i_pclk                                                     ; 0.358 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 6.422 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 2.008 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                   ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; i_pclk                                                     ; -3.000 ; -87.000       ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -1.000 ; -68.000       ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 4.731  ; 0.000         ;
; i_clk50                                                    ; 9.834  ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 20.571 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -7.374 ; masterControl:masterControlBlock|opcode_q[2]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.243      ; 17.645     ;
; -7.316 ; masterControl:masterControlBlock|opcode_q[3]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.243      ; 17.587     ;
; -7.300 ; masterControl:masterControlBlock|opcode_q[1]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.243      ; 17.571     ;
; -7.299 ; masterControl:masterControlBlock|opcode_q[4]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.243      ; 17.570     ;
; -7.281 ; masterControl:masterControlBlock|opcode_q[2]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 17.555     ;
; -7.250 ; masterControl:masterControlBlock|opcode_q[5]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.243      ; 17.521     ;
; -7.223 ; masterControl:masterControlBlock|opcode_q[3]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 17.497     ;
; -7.207 ; masterControl:masterControlBlock|opcode_q[1]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 17.481     ;
; -7.206 ; masterControl:masterControlBlock|opcode_q[4]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 17.480     ;
; -7.165 ; masterControl:masterControlBlock|opcode_q[0]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.243      ; 17.436     ;
; -7.157 ; masterControl:masterControlBlock|opcode_q[5]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 17.431     ;
; -7.072 ; masterControl:masterControlBlock|opcode_q[0]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 17.346     ;
; -6.917 ; masterControl:masterControlBlock|opcode_q[2]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 17.191     ;
; -6.887 ; masterControl:masterControlBlock|opcode_q[5]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 17.161     ;
; -6.872 ; convolutionControl:convControlBlock|addrLocal_q[3]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.259      ; 17.159     ;
; -6.872 ; convolutionControl:convControlBlock|addrLocal_q[5]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.259      ; 17.159     ;
; -6.865 ; convolutionControl:convControlBlock|addrLocal_q[4]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.259      ; 17.152     ;
; -6.859 ; masterControl:masterControlBlock|opcode_q[3]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 17.133     ;
; -6.842 ; masterControl:masterControlBlock|opcode_q[4]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 17.116     ;
; -6.839 ; masterControl:masterControlBlock|opcode_q[2]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 17.104     ;
; -6.837 ; masterControl:masterControlBlock|opcode_q[1]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 17.111     ;
; -6.781 ; masterControl:masterControlBlock|opcode_q[3]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 17.046     ;
; -6.779 ; convolutionControl:convControlBlock|addrLocal_q[3]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.262      ; 17.069     ;
; -6.779 ; convolutionControl:convControlBlock|addrLocal_q[8]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.260      ; 17.067     ;
; -6.779 ; convolutionControl:convControlBlock|addrLocal_q[5]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.262      ; 17.069     ;
; -6.772 ; convolutionControl:convControlBlock|addrLocal_q[4]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.262      ; 17.062     ;
; -6.765 ; masterControl:masterControlBlock|opcode_q[1]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 17.030     ;
; -6.764 ; masterControl:masterControlBlock|opcode_q[4]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 17.029     ;
; -6.761 ; convolutionControl:convControlBlock|addrLocal_q[9]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.260      ; 17.049     ;
; -6.741 ; masterControl:masterControlBlock|opcode_q[5]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 17.006     ;
; -6.727 ; convolutionControl:convControlBlock|addrLocal_q[2]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.260      ; 17.015     ;
; -6.708 ; masterControl:masterControlBlock|opcode_q[0]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 16.982     ;
; -6.686 ; convolutionControl:convControlBlock|addrLocal_q[8]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.977     ;
; -6.676 ; convolutionControl:convControlBlock|addrLocal_q[11] ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.260      ; 16.964     ;
; -6.668 ; convolutionControl:convControlBlock|addrLocal_q[9]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.959     ;
; -6.666 ; convolutionControl:convControlBlock|addrLocal_q[10] ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.260      ; 16.954     ;
; -6.655 ; masterControl:masterControlBlock|opcode_q[2]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.258      ; 16.941     ;
; -6.634 ; convolutionControl:convControlBlock|addrLocal_q[2]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.925     ;
; -6.632 ; masterControl:masterControlBlock|opcode_q[5]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.258      ; 16.918     ;
; -6.630 ; masterControl:masterControlBlock|opcode_q[0]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 16.895     ;
; -6.620 ; masterControl:masterControlBlock|opcode_q[2]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 16.885     ;
; -6.597 ; masterControl:masterControlBlock|opcode_q[3]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.258      ; 16.883     ;
; -6.590 ; masterControl:masterControlBlock|opcode_q[5]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 16.855     ;
; -6.583 ; convolutionControl:convControlBlock|addrLocal_q[11] ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.874     ;
; -6.580 ; masterControl:masterControlBlock|opcode_q[4]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.258      ; 16.866     ;
; -6.573 ; convolutionControl:convControlBlock|addrLocal_q[10] ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.864     ;
; -6.565 ; masterControl:masterControlBlock|opcode_q[2]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.228      ; 16.821     ;
; -6.562 ; masterControl:masterControlBlock|opcode_q[3]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 16.827     ;
; -6.550 ; masterControl:masterControlBlock|opcode_q[1]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.258      ; 16.836     ;
; -6.545 ; masterControl:masterControlBlock|opcode_q[4]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 16.810     ;
; -6.542 ; masterControl:masterControlBlock|opcode_q[5]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.228      ; 16.798     ;
; -6.509 ; convolutionControl:convControlBlock|addrLocal_q[3]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.262      ; 16.799     ;
; -6.509 ; convolutionControl:convControlBlock|addrLocal_q[5]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.262      ; 16.799     ;
; -6.507 ; masterControl:masterControlBlock|opcode_q[3]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.228      ; 16.763     ;
; -6.502 ; convolutionControl:convControlBlock|addrLocal_q[4]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.262      ; 16.792     ;
; -6.490 ; masterControl:masterControlBlock|opcode_q[1]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 16.755     ;
; -6.490 ; masterControl:masterControlBlock|opcode_q[4]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.228      ; 16.746     ;
; -6.489 ; masterControl:masterControlBlock|opcode_q[5]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.245      ; 16.762     ;
; -6.453 ; masterControl:masterControlBlock|opcode_q[0]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.258      ; 16.739     ;
; -6.440 ; convolutionControl:convControlBlock|addrLocal_q[0]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.260      ; 16.728     ;
; -6.437 ; masterControl:masterControlBlock|opcode_q[1]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.228      ; 16.693     ;
; -6.411 ; masterControl:masterControlBlock|opcode_q[0]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 16.676     ;
; -6.402 ; convolutionControl:convControlBlock|addrLocal_q[7]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.260      ; 16.690     ;
; -6.387 ; masterControl:masterControlBlock|opcode_q[2]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.245      ; 16.660     ;
; -6.366 ; masterControl:masterControlBlock|opcode_q[5]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a2~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 16.640     ;
; -6.364 ; convolutionControl:convControlBlock|addrLocal_q[2]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.655     ;
; -6.363 ; convolutionControl:convControlBlock|addrLocal_q[3]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.253      ; 16.644     ;
; -6.363 ; masterControl:masterControlBlock|opcode_q[0]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.228      ; 16.619     ;
; -6.363 ; convolutionControl:convControlBlock|addrLocal_q[5]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.253      ; 16.644     ;
; -6.358 ; masterControl:masterControlBlock|opcode_q[1]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.245      ; 16.631     ;
; -6.356 ; convolutionControl:convControlBlock|addrLocal_q[4]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.253      ; 16.637     ;
; -6.347 ; convolutionControl:convControlBlock|addrLocal_q[0]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.638     ;
; -6.329 ; masterControl:masterControlBlock|opcode_q[4]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.245      ; 16.602     ;
; -6.329 ; masterControl:masterControlBlock|opcode_q[3]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.245      ; 16.602     ;
; -6.322 ; convolutionControl:convControlBlock|addrLocal_q[8]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.613     ;
; -6.310 ; masterControl:masterControlBlock|opcode_q[0]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.245      ; 16.583     ;
; -6.309 ; convolutionControl:convControlBlock|addrLocal_q[7]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.600     ;
; -6.304 ; convolutionControl:convControlBlock|addrLocal_q[9]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.595     ;
; -6.303 ; convolutionControl:convControlBlock|addrLocal_q[10] ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.594     ;
; -6.279 ; convolutionControl:convControlBlock|addrLocal_q[1]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.260      ; 16.567     ;
; -6.261 ; masterControl:masterControlBlock|opcode_q[2]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a2~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 16.535     ;
; -6.258 ; convolutionControl:convControlBlock|addrLocal_q[6]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.261      ; 16.547     ;
; -6.254 ; convolutionControl:convControlBlock|addrLocal_q[3]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.274      ; 16.556     ;
; -6.254 ; convolutionControl:convControlBlock|addrLocal_q[5]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.274      ; 16.556     ;
; -6.247 ; convolutionControl:convControlBlock|addrLocal_q[4]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.274      ; 16.549     ;
; -6.244 ; convolutionControl:convControlBlock|addrLocal_q[8]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.254      ; 16.526     ;
; -6.235 ; masterControl:masterControlBlock|opcode_q[1]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a2~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 16.509     ;
; -6.226 ; convolutionControl:convControlBlock|addrLocal_q[9]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.254      ; 16.508     ;
; -6.219 ; convolutionControl:convControlBlock|addrLocal_q[11] ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.510     ;
; -6.218 ; convolutionControl:convControlBlock|addrLocal_q[2]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.254      ; 16.500     ;
; -6.212 ; convolutionControl:convControlBlock|addrLocal_q[3]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.253      ; 16.493     ;
; -6.212 ; convolutionControl:convControlBlock|addrLocal_q[5]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.253      ; 16.493     ;
; -6.206 ; masterControl:masterControlBlock|opcode_q[4]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a2~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 16.480     ;
; -6.205 ; convolutionControl:convControlBlock|addrLocal_q[4]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.253      ; 16.486     ;
; -6.203 ; masterControl:masterControlBlock|opcode_q[3]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a2~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 16.477     ;
; -6.187 ; masterControl:masterControlBlock|opcode_q[0]        ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a2~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 16.461     ;
; -6.186 ; convolutionControl:convControlBlock|addrLocal_q[1]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.263      ; 16.477     ;
; -6.165 ; convolutionControl:convControlBlock|addrLocal_q[6]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.264      ; 16.457     ;
; -6.164 ; convolutionControl:convControlBlock|addrLocal_q[3]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.244      ; 16.436     ;
; -6.164 ; convolutionControl:convControlBlock|addrLocal_q[5]  ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.244      ; 16.436     ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                      ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -4.157 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.092      ;
; -4.148 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.083      ;
; -4.144 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.079      ;
; -4.139 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.074      ;
; -4.112 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.058     ; 5.049      ;
; -4.108 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 5.044      ;
; -4.028 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 4.962      ;
; -4.023 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.958      ;
; -4.016 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.951      ;
; -4.016 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.951      ;
; -4.007 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.942      ;
; -4.007 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.942      ;
; -4.003 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.938      ;
; -4.003 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.938      ;
; -3.998 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.933      ;
; -3.998 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.933      ;
; -3.998 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.933      ;
; -3.992 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 4.928      ;
; -3.992 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.927      ;
; -3.971 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.058     ; 4.908      ;
; -3.971 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.058     ; 4.908      ;
; -3.967 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 4.903      ;
; -3.967 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 4.903      ;
; -3.966 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.901      ;
; -3.957 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.892      ;
; -3.953 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.888      ;
; -3.948 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.883      ;
; -3.921 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.058     ; 4.858      ;
; -3.917 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 4.853      ;
; -3.887 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 4.821      ;
; -3.887 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 4.821      ;
; -3.886 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.821      ;
; -3.880 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.815      ;
; -3.869 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.804      ;
; -3.863 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.798      ;
; -3.857 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.792      ;
; -3.857 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.792      ;
; -3.851 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 4.787      ;
; -3.851 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 4.787      ;
; -3.851 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.786      ;
; -3.851 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.786      ;
; -3.846 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.781      ;
; -3.837 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 4.771      ;
; -3.815 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.750      ;
; -3.810 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.745      ;
; -3.807 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.742      ;
; -3.801 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 4.737      ;
; -3.801 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.736      ;
; -3.772 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.703      ;
; -3.770 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.701      ;
; -3.763 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.694      ;
; -3.761 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.692      ;
; -3.759 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.690      ;
; -3.757 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.688      ;
; -3.754 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.685      ;
; -3.752 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.683      ;
; -3.743 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.678      ;
; -3.727 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 4.660      ;
; -3.725 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 4.658      ;
; -3.723 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 4.655      ;
; -3.722 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.657      ;
; -3.722 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.657      ;
; -3.721 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 4.653      ;
; -3.716 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.651      ;
; -3.714 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.649      ;
; -3.703 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.638      ;
; -3.697 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 4.633      ;
; -3.674 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.609      ;
; -3.674 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.609      ;
; -3.672 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.607      ;
; -3.670 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 4.606      ;
; -3.669 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.604      ;
; -3.669 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.604      ;
; -3.667 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.602      ;
; -3.655 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 4.591      ;
; -3.643 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.065     ; 4.573      ;
; -3.643 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.574      ;
; -3.643 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.574      ;
; -3.641 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.065     ; 4.571      ;
; -3.624 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.559      ;
; -3.619 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.554      ;
; -3.613 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.544      ;
; -3.611 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.542      ;
; -3.607 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 4.539      ;
; -3.607 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.538      ;
; -3.605 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 4.537      ;
; -3.605 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.064     ; 4.536      ;
; -3.594 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.529      ;
; -3.573 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.508      ;
; -3.573 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.508      ;
; -3.564 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.499      ;
; -3.556 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 4.492      ;
; -3.556 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 4.492      ;
; -3.555 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.490      ;
; -3.551 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.486      ;
; -3.550 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.485      ;
; -3.546 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.481      ;
; -3.541 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.476      ;
; -3.537 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.472      ;
; -3.534 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 4.469      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_pclk'                                                                                                                                                                                                     ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.084 ; cameraRead:cameraReadBlock|o_xIndex[7] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 4.011      ;
; -3.078 ; cameraRead:cameraReadBlock|o_yIndex[9] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 4.008      ;
; -3.077 ; cameraRead:cameraReadBlock|o_yIndex[6] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 4.007      ;
; -3.073 ; cameraRead:cameraReadBlock|o_xIndex[6] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 4.000      ;
; -3.044 ; cameraRead:cameraReadBlock|o_yIndex[7] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.974      ;
; -2.984 ; cameraRead:cameraReadBlock|o_xIndex[6] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.911      ;
; -2.980 ; cameraRead:cameraReadBlock|o_xIndex[7] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.907      ;
; -2.974 ; cameraRead:cameraReadBlock|o_yIndex[9] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.904      ;
; -2.973 ; cameraRead:cameraReadBlock|o_yIndex[6] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.903      ;
; -2.940 ; cameraRead:cameraReadBlock|o_yIndex[7] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.870      ;
; -2.927 ; cameraRead:cameraReadBlock|o_yIndex[5] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.857      ;
; -2.912 ; cameraRead:cameraReadBlock|o_yIndex[2] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.842      ;
; -2.910 ; cameraRead:cameraReadBlock|o_yIndex[3] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.840      ;
; -2.906 ; cameraRead:cameraReadBlock|o_xIndex[8] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.833      ;
; -2.889 ; cameraRead:cameraReadBlock|o_yIndex[4] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.819      ;
; -2.855 ; cameraRead:cameraReadBlock|o_xIndex[0] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.782      ;
; -2.844 ; cameraRead:cameraReadBlock|o_xIndex[3] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.771      ;
; -2.838 ; cameraRead:cameraReadBlock|o_yIndex[5] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.768      ;
; -2.808 ; cameraRead:cameraReadBlock|o_yIndex[2] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.738      ;
; -2.806 ; cameraRead:cameraReadBlock|o_yIndex[3] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.736      ;
; -2.802 ; cameraRead:cameraReadBlock|o_xIndex[8] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.729      ;
; -2.800 ; cameraRead:cameraReadBlock|o_xIndex[9] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.727      ;
; -2.792 ; cameraRead:cameraReadBlock|o_yIndex[8] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.722      ;
; -2.785 ; cameraRead:cameraReadBlock|o_yIndex[4] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.715      ;
; -2.751 ; cameraRead:cameraReadBlock|o_xIndex[0] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.678      ;
; -2.750 ; cameraRead:cameraReadBlock|o_xIndex[4] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.677      ;
; -2.740 ; cameraRead:cameraReadBlock|o_xIndex[3] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.667      ;
; -2.737 ; cameraRead:cameraReadBlock|o_yIndex[0] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.667      ;
; -2.696 ; cameraRead:cameraReadBlock|o_xIndex[9] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.623      ;
; -2.689 ; cameraRead:cameraReadBlock|o_xIndex[2] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.616      ;
; -2.688 ; cameraRead:cameraReadBlock|o_yIndex[8] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.618      ;
; -2.652 ; cameraRead:cameraReadBlock|o_xIndex[4] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.579      ;
; -2.648 ; cameraRead:cameraReadBlock|o_yIndex[0] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.578      ;
; -2.637 ; cameraRead:cameraReadBlock|o_yIndex[1] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.567      ;
; -2.585 ; cameraRead:cameraReadBlock|o_xIndex[2] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.512      ;
; -2.583 ; cameraRead:cameraReadBlock|o_xIndex[1] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.510      ;
; -2.533 ; cameraRead:cameraReadBlock|o_yIndex[1] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.463      ;
; -2.479 ; cameraRead:cameraReadBlock|o_xIndex[1] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.406      ;
; -2.461 ; cameraRead:cameraReadBlock|o_xIndex[5] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.388      ;
; -2.417 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.347      ;
; -2.417 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.347      ;
; -2.417 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.347      ;
; -2.417 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.347      ;
; -2.390 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.318      ;
; -2.390 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.318      ;
; -2.390 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.318      ;
; -2.390 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.318      ;
; -2.363 ; cameraRead:cameraReadBlock|o_xIndex[5] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.068     ; 3.290      ;
; -2.332 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.262      ;
; -2.332 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.262      ;
; -2.332 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.262      ;
; -2.329 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.259      ;
; -2.328 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.258      ;
; -2.325 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.253      ;
; -2.322 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.250      ;
; -2.322 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.250      ;
; -2.303 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.231      ;
; -2.221 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                  ; i_pclk       ; i_pclk      ; 1.000        ; -0.066     ; 3.150      ;
; -2.221 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; i_pclk       ; i_pclk      ; 1.000        ; -0.066     ; 3.150      ;
; -2.221 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.066     ; 3.150      ;
; -2.221 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.066     ; 3.150      ;
; -2.221 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.066     ; 3.150      ;
; -2.221 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.066     ; 3.150      ;
; -2.221 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.066     ; 3.150      ;
; -2.221 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.066     ; 3.150      ;
; -2.205 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.138      ;
; -2.205 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.138      ;
; -2.205 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.138      ;
; -2.205 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.138      ;
; -2.198 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.131      ;
; -2.198 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.131      ;
; -2.198 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.131      ;
; -2.198 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.131      ;
; -2.184 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.114      ;
; -2.184 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.114      ;
; -2.184 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.114      ;
; -2.184 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.114      ;
; -2.178 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.064     ; 3.109      ;
; -2.178 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.064     ; 3.109      ;
; -2.178 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.064     ; 3.109      ;
; -2.178 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.064     ; 3.109      ;
; -2.171 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.064     ; 3.102      ;
; -2.171 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.064     ; 3.102      ;
; -2.171 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.064     ; 3.102      ;
; -2.171 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.064     ; 3.102      ;
; -2.169 ; cameraRead:cameraReadBlock|o_xIndex[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.099      ;
; -2.169 ; cameraRead:cameraReadBlock|o_xIndex[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.099      ;
; -2.169 ; cameraRead:cameraReadBlock|o_xIndex[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.099      ;
; -2.169 ; cameraRead:cameraReadBlock|o_xIndex[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.065     ; 3.099      ;
; -2.165 ; cameraRead:cameraReadBlock|o_yIndex[7] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.098      ;
; -2.165 ; cameraRead:cameraReadBlock|o_yIndex[7] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.098      ;
; -2.165 ; cameraRead:cameraReadBlock|o_yIndex[7] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.098      ;
; -2.165 ; cameraRead:cameraReadBlock|o_yIndex[7] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.098      ;
; -2.157 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.085      ;
; -2.157 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.085      ;
; -2.157 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.085      ;
; -2.157 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.085      ;
; -2.142 ; cameraRead:cameraReadBlock|o_xIndex[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.070      ;
; -2.142 ; cameraRead:cameraReadBlock|o_xIndex[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.070      ;
; -2.142 ; cameraRead:cameraReadBlock|o_xIndex[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.067     ; 3.070      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 33.342 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.383     ; 7.936      ;
; 33.641 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.383     ; 7.637      ;
; 33.662 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.615      ;
; 33.662 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.615      ;
; 33.662 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.615      ;
; 33.662 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.615      ;
; 33.662 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.615      ;
; 33.662 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.615      ;
; 33.662 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.615      ;
; 33.662 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.615      ;
; 33.662 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.615      ;
; 33.662 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.615      ;
; 33.662 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.615      ;
; 33.678 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.383     ; 7.600      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.383     ; 7.575      ;
; 33.730 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.382     ; 7.549      ;
; 33.755 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.383     ; 7.523      ;
; 33.871 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.383     ; 7.407      ;
; 33.875 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.409      ;
; 33.875 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.409      ;
; 33.875 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.409      ;
; 33.875 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.409      ;
; 33.875 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.409      ;
; 33.875 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.409      ;
; 33.875 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.409      ;
; 33.875 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.409      ;
; 33.933 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.383     ; 7.345      ;
; 33.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.385     ; 7.322      ;
; 33.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.385     ; 7.322      ;
; 33.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.385     ; 7.322      ;
; 33.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.385     ; 7.322      ;
; 33.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.385     ; 7.322      ;
; 33.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.385     ; 7.322      ;
; 33.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.385     ; 7.322      ;
; 33.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.385     ; 7.322      ;
; 34.000 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.277      ;
; 34.000 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.277      ;
; 34.000 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.277      ;
; 34.000 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.277      ;
; 34.000 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.277      ;
; 34.125 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.152      ;
; 34.125 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.152      ;
; 34.125 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.152      ;
; 34.125 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.152      ;
; 34.125 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.152      ;
; 34.125 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.152      ;
; 34.125 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.384     ; 7.152      ;
; 34.133 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.379     ; 7.149      ;
; 34.133 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.379     ; 7.149      ;
; 34.133 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.379     ; 7.149      ;
; 34.133 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.379     ; 7.149      ;
; 34.133 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.379     ; 7.149      ;
; 34.133 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.379     ; 7.149      ;
; 34.133 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.379     ; 7.149      ;
; 34.133 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.379     ; 7.149      ;
; 34.171 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.383     ; 7.107      ;
; 34.724 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.383     ; 6.554      ;
; 34.993 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.383     ; 6.285      ;
; 35.037 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.383     ; 6.241      ;
; 35.584 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.383     ; 5.694      ;
; 36.972 ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.626      ;
; 36.981 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.617      ;
; 36.988 ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.610      ;
; 36.997 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.601      ;
; 37.021 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.577      ;
; 37.027 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.571      ;
; 37.037 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.561      ;
; 37.043 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.555      ;
; 37.052 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.546      ;
; 37.064 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 4.536      ;
; 37.067 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.091     ; 4.503      ;
; 37.068 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.530      ;
; 37.132 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.466      ;
; 37.148 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.450      ;
; 37.182 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 4.418      ;
; 37.206 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.061     ; 4.394      ;
; 37.208 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.391      ;
; 37.209 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.390      ;
; 37.212 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.387      ;
; 37.218 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.381      ;
; 37.221 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.378      ;
; 37.225 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.066     ; 4.370      ;
; 37.226 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.066     ; 4.369      ;
; 37.250 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.091     ; 4.320      ;
; 37.266 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.336      ;
; 37.268 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 4.334      ;
; 37.271 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.327      ;
; 37.274 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.324      ;
; 37.275 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.323      ;
; 37.277 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.321      ;
; 37.281 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.066     ; 4.314      ;
; 37.287 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.311      ;
; 37.297 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.091     ; 4.273      ;
; 37.304 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.091     ; 4.266      ;
; 37.340 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.259      ;
; 37.340 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.259      ;
; 37.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.091     ; 4.211      ;
; 37.376 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.091     ; 4.194      ;
; 37.376 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.222      ;
; 37.378 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.220      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                         ; Launch Clock                                               ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.306 ; sdram_controller:sdramControlBlock|rd_data_r[7]             ; ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0  ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.874      ;
; 0.327 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo1                                                                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.332      ; 1.115      ;
; 0.352 ; fetchingControl:fetchingControlBlock|addrLocal_q[6]         ; ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.383      ; 0.922      ;
; 0.353 ; fetchingControl:fetchingControlBlock|addrLocal_q[10]        ; ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.916      ;
; 0.358 ; sdram_controller:sdramControlBlock|command[4]               ; sdram_controller:sdramControlBlock|command[4]                                                                                   ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeBackControl:writeBackControlBlock|state_q.waitDone1    ; writeBackControl:writeBackControlBlock|state_q.waitDone1                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeBackControl:writeBackControlBlock|state_q.waitDone0    ; writeBackControl:writeBackControlBlock|state_q.waitDone0                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeBackControl:writeBackControlBlock|state_q.waitDone2    ; writeBackControl:writeBackControlBlock|state_q.waitDone2                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_controller:sdramControlBlock|state[1]                 ; sdram_controller:sdramControlBlock|state[1]                                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeBackControl:writeBackControlBlock|addrLocal_q[3]       ; writeBackControl:writeBackControlBlock|addrLocal_q[3]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeBackControl:writeBackControlBlock|addrLocal_q[8]       ; writeBackControl:writeBackControlBlock|addrLocal_q[8]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeBackControl:writeBackControlBlock|addrLocal_q[10]      ; writeBackControl:writeBackControlBlock|addrLocal_q[10]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeBackControl:writeBackControlBlock|addrLocal_q[15]      ; writeBackControl:writeBackControlBlock|addrLocal_q[15]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeBackControl:writeBackControlBlock|addrLocal_q[16]      ; writeBackControl:writeBackControlBlock|addrLocal_q[16]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeBackControl:writeBackControlBlock|addrLocal_q[17]      ; writeBackControl:writeBackControlBlock|addrLocal_q[17]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeBackControl:writeBackControlBlock|addrLocal_q[18]      ; writeBackControl:writeBackControlBlock|addrLocal_q[18]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneCam        ; masterControl:masterControlBlock|state_q.waitDoneCam                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneAve        ; masterControl:masterControlBlock|state_q.waitDoneAve                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneFet3       ; masterControl:masterControlBlock|state_q.waitDoneFet3                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ramControl:sourceRam0Block|state_q.idle                     ; ramControl:sourceRam0Block|state_q.idle                                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneConv1      ; masterControl:masterControlBlock|state_q.waitDoneConv1                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneConv0      ; masterControl:masterControlBlock|state_q.waitDoneConv0                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneFet1       ; masterControl:masterControlBlock|state_q.waitDoneFet1                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|state_q.idle             ; averageControl:averageControlBlock|state_q.idle                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|state_q.waitDone         ; averageControl:averageControlBlock|state_q.waitDone                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|state_q.waitDone        ; convolutionControl:convControlBlock|state_q.waitDone                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|addrLocal_q[0]          ; convolutionControl:convControlBlock|addrLocal_q[0]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|addrLocal_q[1]          ; convolutionControl:convControlBlock|addrLocal_q[1]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|addrLocal_q[2]          ; convolutionControl:convControlBlock|addrLocal_q[2]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|addrLocal_q[3]          ; convolutionControl:convControlBlock|addrLocal_q[3]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|addrLocal_q[4]          ; convolutionControl:convControlBlock|addrLocal_q[4]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|addrLocal_q[5]          ; convolutionControl:convControlBlock|addrLocal_q[5]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|addrLocal_q[6]          ; convolutionControl:convControlBlock|addrLocal_q[6]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|addrLocal_q[7]          ; convolutionControl:convControlBlock|addrLocal_q[7]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|addrLocal_q[8]          ; convolutionControl:convControlBlock|addrLocal_q[8]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|addrLocal_q[9]          ; convolutionControl:convControlBlock|addrLocal_q[9]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|addrLocal_q[10]         ; convolutionControl:convControlBlock|addrLocal_q[10]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; convolutionControl:convControlBlock|addrLocal_q[11]         ; convolutionControl:convControlBlock|addrLocal_q[11]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneFet2       ; masterControl:masterControlBlock|state_q.waitDoneFet2                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fetchingControl:fetchingControlBlock|addrLocal_q[8]         ; fetchingControl:fetchingControlBlock|addrLocal_q[8]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fetchingControl:fetchingControlBlock|addrLocal_q[6]         ; fetchingControl:fetchingControlBlock|addrLocal_q[6]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fetchingControl:fetchingControlBlock|addrLocal_q[5]         ; fetchingControl:fetchingControlBlock|addrLocal_q[5]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fetchingControl:fetchingControlBlock|addrLocal_q[4]         ; fetchingControl:fetchingControlBlock|addrLocal_q[4]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fetchingControl:fetchingControlBlock|addrLocal_q[3]         ; fetchingControl:fetchingControlBlock|addrLocal_q[3]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fetchingControl:fetchingControlBlock|addrLocal_q[1]         ; fetchingControl:fetchingControlBlock|addrLocal_q[1]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fetchingControl:fetchingControlBlock|addrLocal_q[0]         ; fetchingControl:fetchingControlBlock|addrLocal_q[0]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_controller:sdramControlBlock|state[3]                 ; sdram_controller:sdramControlBlock|state[3]                                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdramControlBlock|state[2]                 ; sdram_controller:sdramControlBlock|state[2]                                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdramControlBlock|state[0]                 ; sdram_controller:sdramControlBlock|state[0]                                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdramControlBlock|state_cnt[1]             ; sdram_controller:sdramControlBlock|state_cnt[1]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdramControlBlock|state_cnt[3]             ; sdram_controller:sdramControlBlock|state_cnt[3]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|state_q.idle           ; fetchingControl:fetchingControlBlock|state_q.idle                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[9]         ; fetchingControl:fetchingControlBlock|addrLocal_q[9]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[2]         ; fetchingControl:fetchingControlBlock|addrLocal_q[2]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[7]         ; fetchingControl:fetchingControlBlock|addrLocal_q[7]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[10]        ; fetchingControl:fetchingControlBlock|addrLocal_q[10]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[11]        ; fetchingControl:fetchingControlBlock|addrLocal_q[11]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[13]        ; fetchingControl:fetchingControlBlock|addrLocal_q[13]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[14]        ; fetchingControl:fetchingControlBlock|addrLocal_q[14]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[0]       ; writeBackControl:writeBackControlBlock|addrLocal_q[0]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[1]       ; writeBackControl:writeBackControlBlock|addrLocal_q[1]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[2]       ; writeBackControl:writeBackControlBlock|addrLocal_q[2]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[4]       ; writeBackControl:writeBackControlBlock|addrLocal_q[4]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[5]       ; writeBackControl:writeBackControlBlock|addrLocal_q[5]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[6]       ; writeBackControl:writeBackControlBlock|addrLocal_q[6]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[7]       ; writeBackControl:writeBackControlBlock|addrLocal_q[7]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[9]       ; writeBackControl:writeBackControlBlock|addrLocal_q[9]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[11]      ; writeBackControl:writeBackControlBlock|addrLocal_q[11]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[12]      ; writeBackControl:writeBackControlBlock|addrLocal_q[12]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[13]      ; writeBackControl:writeBackControlBlock|addrLocal_q[13]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[14]      ; writeBackControl:writeBackControlBlock|addrLocal_q[14]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|state_q.idle         ; writeBackControl:writeBackControlBlock|state_q.idle                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[9]         ; ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.922      ;
; 0.359 ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; fetchingControl:fetchingControlBlock|state_q.waitSdram1                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|state_q.waitSdram0     ; fetchingControl:fetchingControlBlock|state_q.waitSdram0                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; averageControl:averageControlBlock|addrLocal_q[11]          ; averageControl:averageControlBlock|addrLocal_q[11]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; averageControl:averageControlBlock|addrLocal_q[10]          ; averageControl:averageControlBlock|addrLocal_q[10]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; averageControl:averageControlBlock|addrLocal_q[9]           ; averageControl:averageControlBlock|addrLocal_q[9]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; averageControl:averageControlBlock|addrLocal_q[8]           ; averageControl:averageControlBlock|addrLocal_q[8]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; averageControl:averageControlBlock|addrLocal_q[0]           ; averageControl:averageControlBlock|addrLocal_q[0]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; averageControl:averageControlBlock|addrLocal_q[1]           ; averageControl:averageControlBlock|addrLocal_q[1]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; averageControl:averageControlBlock|addrLocal_q[2]           ; averageControl:averageControlBlock|addrLocal_q[2]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; averageControl:averageControlBlock|addrLocal_q[3]           ; averageControl:averageControlBlock|addrLocal_q[3]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; averageControl:averageControlBlock|addrLocal_q[4]           ; averageControl:averageControlBlock|addrLocal_q[4]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; averageControl:averageControlBlock|addrLocal_q[5]           ; averageControl:averageControlBlock|addrLocal_q[5]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; averageControl:averageControlBlock|addrLocal_q[6]           ; averageControl:averageControlBlock|addrLocal_q[6]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; averageControl:averageControlBlock|addrLocal_q[7]           ; averageControl:averageControlBlock|addrLocal_q[7]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[18]        ; fetchingControl:fetchingControlBlock|addrLocal_q[18]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[17]        ; fetchingControl:fetchingControlBlock|addrLocal_q[17]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[16]        ; fetchingControl:fetchingControlBlock|addrLocal_q[16]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[15]        ; fetchingControl:fetchingControlBlock|addrLocal_q[15]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|addrLocal_q[12]        ; fetchingControl:fetchingControlBlock|addrLocal_q[12]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; fetchingControl:fetchingControlBlock|state_q.waitSdram2                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; storeCamControl:controlStoreToSdramBlock|state_q.idle       ; storeCamControl:controlStoreToSdramBlock|state_q.idle                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; storeCamControl:controlStoreToSdramBlock|state_q.wait2                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; storeCamControl:controlStoreToSdramBlock|state_q.wait1      ; storeCamControl:controlStoreToSdramBlock|state_q.wait1                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; storeCamControl:controlStoreToSdramBlock|state_q.wait0                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; storeCamControl:controlStoreToSdramBlock|state_q.start      ; storeCamControl:controlStoreToSdramBlock|state_q.start                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.347 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.917      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.372 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.379 ; cameraStartConfig:controlStartConfigCameraBlock|counter[17]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[17]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.597      ;
; 0.389 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.394 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_1                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.613      ;
; 0.402 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.620      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.417 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.636      ;
; 0.424 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.643      ;
; 0.435 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.654      ;
; 0.485 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.704      ;
; 0.497 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.715      ;
; 0.510 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[6]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.729      ;
; 0.515 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.734      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.523 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[5]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.524 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[4]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.527 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[7]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.746      ;
; 0.537 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.755      ;
; 0.551 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.553 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.555 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.559 ; cameraStartConfig:controlStartConfigCameraBlock|counter[14]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[14]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; cameraStartConfig:controlStartConfigCameraBlock|counter[15]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[15]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; cameraStartConfig:controlStartConfigCameraBlock|counter[16]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[16]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_1           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.133      ;
; 0.564 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.783      ;
; 0.566 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.784      ;
; 0.567 ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.785      ;
; 0.569 ; cameraStartConfig:controlStartConfigCameraBlock|counter[11]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[11]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; cameraStartConfig:controlStartConfigCameraBlock|counter[12]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[12]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.370 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.590      ;
; 0.373 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.593      ;
; 0.385 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.605      ;
; 0.398 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.618      ;
; 0.406 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.626      ;
; 0.410 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.630      ;
; 0.414 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.634      ;
; 0.417 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.637      ;
; 0.516 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.736      ;
; 0.516 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 0.737      ;
; 0.517 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 0.738      ;
; 0.533 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.752      ;
; 0.542 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 0.763      ;
; 0.544 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 0.765      ;
; 0.560 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 0.781      ;
; 0.586 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.806      ;
; 0.588 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.808      ;
; 0.594 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.814      ;
; 0.595 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.815      ;
; 0.596 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.816      ;
; 0.599 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.819      ;
; 0.605 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.825      ;
; 0.606 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.826      ;
; 0.611 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.831      ;
; 0.612 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.829      ; 3.797      ;
; 0.612 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.829      ; 3.797      ;
; 0.613 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.833      ;
; 0.614 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.834      ;
; 0.618 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.838      ;
; 0.621 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.841      ;
; 0.634 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.854      ;
; 0.637 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 0.858      ;
; 0.649 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.868      ;
; 0.686 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.905      ;
; 0.690 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.910      ;
; 0.693 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.913      ;
; 0.694 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 0.915      ;
; 0.714 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 0.935      ;
; 0.719 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 0.940      ;
; 0.727 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.947      ;
; 0.736 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 0.954      ;
; 0.755 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 0.976      ;
; 0.759 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.066      ; 0.982      ;
; 0.761 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.833      ; 3.950      ;
; 0.789 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.060      ; 1.006      ;
; 0.790 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.009      ;
; 0.794 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.060      ; 1.011      ;
; 0.797 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.060      ; 1.014      ;
; 0.809 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.833      ; 3.998      ;
; 0.809 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.059      ; 1.025      ;
; 0.811 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.833      ; 4.000      ;
; 0.816 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.066      ; 1.039      ;
; 0.818 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.060      ; 1.035      ;
; 0.823 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 1.044      ;
; 0.823 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 1.044      ;
; 0.824 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 1.045      ;
; 0.832 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.060      ; 1.049      ;
; 0.835 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.054      ;
; 0.837 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 1.055      ;
; 0.841 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 1.062      ;
; 0.847 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 1.068      ;
; 0.852 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.065      ; 1.074      ;
; 0.875 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 1.095      ;
; 0.881 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 1.102      ;
; 0.883 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 1.104      ;
; 0.888 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.065      ; 1.110      ;
; 0.897 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.064      ; 1.118      ;
; 0.900 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 1.118      ;
; 0.908 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 1.126      ;
; 0.911 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.066      ; 1.134      ;
; 0.916 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 1.134      ;
; 0.922 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.059      ; 1.138      ;
; 0.925 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 1.145      ;
; 0.934 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 1.154      ;
; 0.937 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.830      ; 4.123      ;
; 0.937 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.830      ; 4.123      ;
; 0.937 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.830      ; 4.123      ;
; 0.937 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.830      ; 4.123      ;
; 0.937 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.830      ; 4.123      ;
; 0.937 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.830      ; 4.123      ;
; 0.937 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.830      ; 4.123      ;
; 0.937 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 1.155      ;
; 0.941 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.066      ; 1.164      ;
; 0.942 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.833      ; 4.131      ;
; 0.945 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.059      ; 1.161      ;
; 0.950 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.169      ;
; 0.958 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.059      ; 1.174      ;
; 0.963 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.833      ; 4.152      ;
; 0.963 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.833      ; 4.152      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_pclk'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; cameraRead:cameraReadBlock|byte_state                                                                                             ; cameraRead:cameraReadBlock|byte_state                                                                                             ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.580      ;
; 0.378 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.597      ;
; 0.382 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.601      ;
; 0.403 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.622      ;
; 0.404 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.623      ;
; 0.405 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.624      ;
; 0.474 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.693      ;
; 0.501 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.720      ;
; 0.503 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.063      ; 0.723      ;
; 0.508 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.063      ; 0.728      ;
; 0.512 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.064      ; 0.733      ;
; 0.515 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.734      ;
; 0.516 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.735      ;
; 0.523 ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.742      ;
; 0.526 ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.745      ;
; 0.528 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.063      ; 0.748      ;
; 0.530 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.063      ; 0.750      ;
; 0.533 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.063      ; 0.753      ;
; 0.537 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.755      ;
; 0.546 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.765      ;
; 0.561 ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.782      ;
; 0.566 ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.785      ;
; 0.568 ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.788      ;
; 0.571 ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.790      ;
; 0.575 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.794      ;
; 0.579 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.798      ;
; 0.584 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.803      ;
; 0.588 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.807      ;
; 0.590 ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.809      ;
; 0.593 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.812      ;
; 0.593 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.812      ;
; 0.594 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.813      ;
; 0.596 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.815      ;
; 0.596 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.815      ;
; 0.598 ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.817      ;
; 0.598 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.817      ;
; 0.598 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.817      ;
; 0.602 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.821      ;
; 0.641 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.860      ;
; 0.666 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.884      ;
; 0.666 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[5]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.060      ; 0.883      ;
; 0.679 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.063      ; 0.899      ;
; 0.683 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[10]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.063      ; 0.903      ;
; 0.698 ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.917      ;
; 0.704 ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.923      ;
; 0.706 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.924      ;
; 0.707 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.925      ;
; 0.707 ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.926      ;
; 0.708 ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.927      ;
; 0.708 ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.927      ;
; 0.713 ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.932      ;
; 0.714 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[3]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.065      ; 0.936      ;
; 0.721 ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.940      ;
; 0.729 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.060      ; 0.946      ;
; 0.736 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.955      ;
; 0.750 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.968      ;
; 0.761 ; cameraRead:cameraReadBlock|byte_state                                                                                             ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.980      ;
; 0.771 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; i_pclk       ; i_pclk      ; 0.000        ; 0.064      ; 0.992      ;
; 0.780 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.060      ; 0.997      ;
; 0.797 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[6]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.060      ; 1.014      ;
; 0.797 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.060      ; 1.014      ;
; 0.808 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.027      ;
; 0.826 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.046      ;
; 0.829 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.048      ;
; 0.830 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.064      ; 1.051      ;
; 0.835 ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.054      ;
; 0.838 ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.057      ;
; 0.841 ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.062      ;
; 0.847 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.063      ; 1.067      ;
; 0.849 ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.068      ;
; 0.855 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.074      ;
; 0.856 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.075      ;
; 0.857 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.076      ;
; 0.858 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.077      ;
; 0.867 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.086      ;
; 0.869 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.088      ;
; 0.870 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.060      ; 1.087      ;
; 0.877 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.096      ;
; 0.878 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.063      ; 1.098      ;
; 0.886 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.105      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                           ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.422 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.501      ;
; 6.422 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.501      ;
; 6.422 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.501      ;
; 6.422 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.501      ;
; 6.422 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.501      ;
; 6.422 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.501      ;
; 6.422 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.501      ;
; 6.422 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.501      ;
; 6.422 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.501      ;
; 6.422 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.501      ;
; 6.422 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.501      ;
; 6.624 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 3.298      ;
; 6.624 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 3.298      ;
; 6.624 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 3.298      ;
; 6.624 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 3.298      ;
; 6.624 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 3.298      ;
; 6.624 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 3.298      ;
; 6.624 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 3.298      ;
; 6.624 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 3.298      ;
; 6.624 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 3.298      ;
; 6.624 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 3.298      ;
; 6.624 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 3.298      ;
; 6.980 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.934      ;
; 6.980 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.934      ;
; 6.980 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.934      ;
; 6.980 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.934      ;
; 6.980 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.934      ;
; 6.980 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.934      ;
; 6.980 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.934      ;
; 6.980 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.934      ;
; 6.980 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.934      ;
; 6.980 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.934      ;
; 6.980 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.934      ;
; 7.207 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.708      ;
; 7.207 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.708      ;
; 7.207 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.708      ;
; 7.207 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.708      ;
; 7.207 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.708      ;
; 7.207 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.708      ;
; 7.207 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.708      ;
; 7.207 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.708      ;
; 7.207 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.708      ;
; 7.207 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.708      ;
; 7.207 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.708      ;
; 7.241 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.663      ;
; 7.241 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.663      ;
; 7.241 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.663      ;
; 7.241 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.663      ;
; 7.241 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.663      ;
; 7.241 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.663      ;
; 7.241 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.663      ;
; 7.241 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.663      ;
; 7.241 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.663      ;
; 7.241 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.663      ;
; 7.241 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.663      ;
; 7.507 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.397      ;
; 7.507 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.397      ;
; 7.507 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.397      ;
; 7.507 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.397      ;
; 7.507 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.397      ;
; 7.507 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.397      ;
; 7.507 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.397      ;
; 7.507 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.397      ;
; 7.507 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.397      ;
; 7.507 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.397      ;
; 7.507 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.397      ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.008 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.229      ;
; 2.008 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.229      ;
; 2.008 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.229      ;
; 2.008 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.229      ;
; 2.008 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.229      ;
; 2.008 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.229      ;
; 2.008 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.229      ;
; 2.008 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.229      ;
; 2.008 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.229      ;
; 2.008 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.229      ;
; 2.008 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.229      ;
; 2.268 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.490      ;
; 2.268 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.490      ;
; 2.268 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.490      ;
; 2.268 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.490      ;
; 2.268 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.490      ;
; 2.268 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.490      ;
; 2.268 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.490      ;
; 2.268 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.490      ;
; 2.268 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.490      ;
; 2.268 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.490      ;
; 2.268 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.490      ;
; 2.285 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.518      ;
; 2.285 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.518      ;
; 2.285 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.518      ;
; 2.285 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.518      ;
; 2.285 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.518      ;
; 2.285 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.518      ;
; 2.285 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.518      ;
; 2.285 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.518      ;
; 2.285 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.518      ;
; 2.285 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.518      ;
; 2.285 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.518      ;
; 2.543 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.775      ;
; 2.543 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.775      ;
; 2.543 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.775      ;
; 2.543 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.775      ;
; 2.543 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.775      ;
; 2.543 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.775      ;
; 2.543 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.775      ;
; 2.543 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.775      ;
; 2.543 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.775      ;
; 2.543 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.775      ;
; 2.543 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.775      ;
; 2.876 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.084      ;
; 2.876 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.084      ;
; 2.876 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.084      ;
; 2.876 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.084      ;
; 2.876 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.084      ;
; 2.876 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.084      ;
; 2.876 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.084      ;
; 2.876 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.084      ;
; 2.876 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.084      ;
; 2.876 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.084      ;
; 2.876 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.084      ;
; 3.066 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.275      ;
; 3.066 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.275      ;
; 3.066 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.275      ;
; 3.066 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.275      ;
; 3.066 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.275      ;
; 3.066 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.275      ;
; 3.066 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.275      ;
; 3.066 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.275      ;
; 3.066 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.275      ;
; 3.066 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.275      ;
; 3.066 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.275      ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 64.62 MHz  ; 64.62 MHz       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ;                                                               ;
; 133.19 MHz ; 133.19 MHz      ; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ;                                                               ;
; 214.68 MHz ; 214.68 MHz      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ;                                                               ;
; 268.67 MHz ; 250.0 MHz       ; i_pclk                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -5.474 ; -109.824      ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -3.658 ; -88.295       ;
; i_pclk                                                     ; -2.722 ; -92.377       ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 34.158 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 0.233 ; 0.000         ;
; i_pclk                                                     ; 0.311 ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 0.312 ; 0.000         ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.312 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 6.785 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.837 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; i_pclk                                                     ; -3.000 ; -87.000       ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -1.000 ; -68.000       ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 4.739  ; 0.000         ;
; i_clk50                                                    ; 9.817  ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 20.578 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                                                             ; Launch Clock                                               ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -5.474 ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.210      ; 15.704     ;
; -5.443 ; masterControl:masterControlBlock|opcode_q[3]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.210      ; 15.673     ;
; -5.419 ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 15.653     ;
; -5.412 ; masterControl:masterControlBlock|opcode_q[4]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.210      ; 15.642     ;
; -5.406 ; masterControl:masterControlBlock|opcode_q[1]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.210      ; 15.636     ;
; -5.388 ; masterControl:masterControlBlock|opcode_q[3]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 15.622     ;
; -5.357 ; masterControl:masterControlBlock|opcode_q[4]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 15.591     ;
; -5.357 ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.210      ; 15.587     ;
; -5.351 ; masterControl:masterControlBlock|opcode_q[1]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 15.585     ;
; -5.316 ; masterControl:masterControlBlock|opcode_q[0]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.210      ; 15.546     ;
; -5.290 ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 15.524     ;
; -5.261 ; masterControl:masterControlBlock|opcode_q[0]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 15.495     ;
; -5.092 ; convolutionControl:convControlBlock|addrLocal_q[3]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.225      ; 15.337     ;
; -5.091 ; convolutionControl:convControlBlock|addrLocal_q[5]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.225      ; 15.336     ;
; -5.086 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.542     ; 3.489      ;
; -5.085 ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 15.319     ;
; -5.085 ; convolutionControl:convControlBlock|addrLocal_q[4]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.225      ; 15.330     ;
; -5.054 ; masterControl:masterControlBlock|opcode_q[3]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 15.288     ;
; -5.053 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.542     ; 3.456      ;
; -5.038 ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 15.272     ;
; -5.026 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.542     ; 3.429      ;
; -5.025 ; convolutionControl:convControlBlock|addrLocal_q[3]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.229      ; 15.274     ;
; -5.024 ; convolutionControl:convControlBlock|addrLocal_q[5]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.229      ; 15.273     ;
; -5.023 ; masterControl:masterControlBlock|opcode_q[4]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 15.257     ;
; -5.018 ; convolutionControl:convControlBlock|addrLocal_q[4]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.229      ; 15.267     ;
; -5.016 ; masterControl:masterControlBlock|opcode_q[1]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 15.250     ;
; -5.005 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.542     ; 3.408      ;
; -5.003 ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.207      ; 15.230     ;
; -5.000 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.541     ; 3.404      ;
; -4.975 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.381      ;
; -4.973 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.541     ; 3.377      ;
; -4.972 ; masterControl:masterControlBlock|opcode_q[3]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.207      ; 15.199     ;
; -4.965 ; convolutionControl:convControlBlock|addrLocal_q[8]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.226      ; 15.211     ;
; -4.956 ; convolutionControl:convControlBlock|addrLocal_q[2]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.226      ; 15.202     ;
; -4.949 ; convolutionControl:convControlBlock|addrLocal_q[9]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.226      ; 15.195     ;
; -4.941 ; masterControl:masterControlBlock|opcode_q[4]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.207      ; 15.168     ;
; -4.940 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.541     ; 3.344      ;
; -4.937 ; masterControl:masterControlBlock|opcode_q[0]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.214      ; 15.171     ;
; -4.935 ; masterControl:masterControlBlock|opcode_q[1]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.207      ; 15.162     ;
; -4.910 ; convolutionControl:convControlBlock|addrLocal_q[8]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.230      ; 15.160     ;
; -4.903 ; convolutionControl:convControlBlock|addrLocal_q[10]                                                ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.226      ; 15.149     ;
; -4.898 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.542     ; 3.301      ;
; -4.897 ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.207      ; 15.124     ;
; -4.894 ; convolutionControl:convControlBlock|addrLocal_q[9]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.230      ; 15.144     ;
; -4.891 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.542     ; 3.294      ;
; -4.889 ; convolutionControl:convControlBlock|addrLocal_q[2]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.230      ; 15.139     ;
; -4.889 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.538     ; 3.296      ;
; -4.879 ; convolutionControl:convControlBlock|addrLocal_q[11]                                                ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.226      ; 15.125     ;
; -4.875 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.281      ;
; -4.865 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.541     ; 3.269      ;
; -4.852 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.541     ; 3.256      ;
; -4.845 ; masterControl:masterControlBlock|opcode_q[0]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.207      ; 15.072     ;
; -4.836 ; convolutionControl:convControlBlock|addrLocal_q[10]                                                ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.230      ; 15.086     ;
; -4.835 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.241      ;
; -4.832 ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.225      ; 15.077     ;
; -4.824 ; convolutionControl:convControlBlock|addrLocal_q[11]                                                ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.230      ; 15.074     ;
; -4.823 ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.207      ; 15.050     ;
; -4.812 ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.225      ; 15.057     ;
; -4.801 ; masterControl:masterControlBlock|opcode_q[3]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.225      ; 15.046     ;
; -4.798 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.204      ;
; -4.797 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.542     ; 3.200      ;
; -4.792 ; masterControl:masterControlBlock|opcode_q[3]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.207      ; 15.019     ;
; -4.792 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.541     ; 3.196      ;
; -4.789 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.538     ; 3.196      ;
; -4.783 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.189      ;
; -4.776 ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.207      ; 15.003     ;
; -4.773 ; convolutionControl:convControlBlock|addrLocal_q[3]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.229      ; 15.022     ;
; -4.772 ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.198      ; 14.990     ;
; -4.772 ; convolutionControl:convControlBlock|addrLocal_q[5]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.229      ; 15.021     ;
; -4.770 ; masterControl:masterControlBlock|opcode_q[4]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.225      ; 15.015     ;
; -4.766 ; convolutionControl:convControlBlock|addrLocal_q[4]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.229      ; 15.015     ;
; -4.761 ; masterControl:masterControlBlock|opcode_q[4]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.207      ; 14.988     ;
; -4.752 ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.198      ; 14.970     ;
; -4.749 ; masterControl:masterControlBlock|opcode_q[1]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.225      ; 14.994     ;
; -4.749 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.538     ; 3.156      ;
; -4.741 ; masterControl:masterControlBlock|opcode_q[3]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.198      ; 14.959     ;
; -4.741 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.538     ; 3.148      ;
; -4.733 ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.212      ; 14.965     ;
; -4.722 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.542     ; 3.125      ;
; -4.712 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.118      ;
; -4.711 ; masterControl:masterControlBlock|opcode_q[0]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.225      ; 14.956     ;
; -4.710 ; masterControl:masterControlBlock|opcode_q[4]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.198      ; 14.928     ;
; -4.710 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.541     ; 3.114      ;
; -4.709 ; masterControl:masterControlBlock|opcode_q[1]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.207      ; 14.936     ;
; -4.702 ; convolutionControl:convControlBlock|addrLocal_q[0]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.226      ; 14.948     ;
; -4.699 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.105      ;
; -4.675 ; masterControl:masterControlBlock|opcode_q[0]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a3~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.207      ; 14.902     ;
; -4.674 ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.212      ; 14.906     ;
; -4.658 ; masterControl:masterControlBlock|opcode_q[1]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.198      ; 14.876     ;
; -4.657 ; masterControl:masterControlBlock|opcode_q[4]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.212      ; 14.889     ;
; -4.657 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.541     ; 3.061      ;
; -4.651 ; masterControl:masterControlBlock|opcode_q[0]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.198      ; 14.869     ;
; -4.643 ; masterControl:masterControlBlock|opcode_q[3]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.212      ; 14.875     ;
; -4.641 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.538     ; 3.048      ;
; -4.637 ; convolutionControl:convControlBlock|addrLocal_q[2]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.230      ; 14.887     ;
; -4.635 ; convolutionControl:convControlBlock|addrLocal_q[0]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.230      ; 14.885     ;
; -4.632 ; convolutionControl:convControlBlock|addrLocal_q[3]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.222      ; 14.874     ;
; -4.632 ; masterControl:masterControlBlock|opcode_q[0]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.212      ; 14.864     ;
; -4.631 ; convolutionControl:convControlBlock|addrLocal_q[5]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.222      ; 14.873     ;
; -4.626 ; masterControl:masterControlBlock|opcode_q[1]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.212      ; 14.858     ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                      ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -3.658 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.601      ;
; -3.650 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.593      ;
; -3.649 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.592      ;
; -3.638 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.581      ;
; -3.602 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.050     ; 4.547      ;
; -3.582 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.525      ;
; -3.576 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.520      ;
; -3.553 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.053     ; 4.495      ;
; -3.543 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.487      ;
; -3.522 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.465      ;
; -3.522 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.465      ;
; -3.514 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.457      ;
; -3.513 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.456      ;
; -3.513 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.456      ;
; -3.509 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.452      ;
; -3.502 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.445      ;
; -3.501 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.444      ;
; -3.500 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.443      ;
; -3.489 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.432      ;
; -3.485 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.428      ;
; -3.477 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.420      ;
; -3.476 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.419      ;
; -3.466 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.050     ; 4.411      ;
; -3.465 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.408      ;
; -3.455 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.398      ;
; -3.453 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.050     ; 4.398      ;
; -3.446 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.389      ;
; -3.440 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.384      ;
; -3.433 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.376      ;
; -3.429 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.050     ; 4.374      ;
; -3.427 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.371      ;
; -3.425 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.368      ;
; -3.417 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.053     ; 4.359      ;
; -3.409 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.352      ;
; -3.407 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.351      ;
; -3.404 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.053     ; 4.346      ;
; -3.403 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.347      ;
; -3.394 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.338      ;
; -3.386 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.329      ;
; -3.380 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.053     ; 4.322      ;
; -3.377 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.320      ;
; -3.373 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.316      ;
; -3.370 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.314      ;
; -3.364 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.307      ;
; -3.349 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.292      ;
; -3.347 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.290      ;
; -3.347 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.290      ;
; -3.340 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.283      ;
; -3.323 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.262      ;
; -3.323 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.262      ;
; -3.319 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.262      ;
; -3.315 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.254      ;
; -3.315 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.254      ;
; -3.314 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.253      ;
; -3.314 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.253      ;
; -3.306 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.249      ;
; -3.303 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.242      ;
; -3.303 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.242      ;
; -3.299 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.242      ;
; -3.289 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.232      ;
; -3.282 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.225      ;
; -3.276 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.219      ;
; -3.267 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 4.208      ;
; -3.267 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 4.208      ;
; -3.253 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.197      ;
; -3.252 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.195      ;
; -3.247 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.186      ;
; -3.247 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.186      ;
; -3.241 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 4.181      ;
; -3.241 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 4.181      ;
; -3.237 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.181      ;
; -3.222 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.165      ;
; -3.218 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.057     ; 4.156      ;
; -3.218 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.057     ; 4.156      ;
; -3.211 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.154      ;
; -3.211 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.154      ;
; -3.208 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 4.148      ;
; -3.208 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 4.148      ;
; -3.205 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.148      ;
; -3.198 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.141      ;
; -3.198 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.141      ;
; -3.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.126      ;
; -3.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.126      ;
; -3.184 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.128      ;
; -3.178 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.117      ;
; -3.178 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.117      ;
; -3.174 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.117      ;
; -3.174 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.117      ;
; -3.163 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.106      ;
; -3.150 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.093      ;
; -3.126 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.069      ;
; -3.125 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.052     ; 4.068      ;
; -3.120 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.059      ;
; -3.120 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.059      ;
; -3.117 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.061      ;
; -3.104 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.048      ;
; -3.101 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.045      ;
; -3.090 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.029      ;
; -3.090 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.056     ; 4.029      ;
; -3.088 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.051     ; 4.032      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_pclk'                                                                                                                                                                                                      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.722 ; cameraRead:cameraReadBlock|o_xIndex[7] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.656      ;
; -2.722 ; cameraRead:cameraReadBlock|o_xIndex[6] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.656      ;
; -2.689 ; cameraRead:cameraReadBlock|o_yIndex[9] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.626      ;
; -2.683 ; cameraRead:cameraReadBlock|o_yIndex[6] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.620      ;
; -2.660 ; cameraRead:cameraReadBlock|o_yIndex[7] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.597      ;
; -2.646 ; cameraRead:cameraReadBlock|o_xIndex[7] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.580      ;
; -2.646 ; cameraRead:cameraReadBlock|o_xIndex[6] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.580      ;
; -2.613 ; cameraRead:cameraReadBlock|o_yIndex[9] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.550      ;
; -2.607 ; cameraRead:cameraReadBlock|o_yIndex[6] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.544      ;
; -2.584 ; cameraRead:cameraReadBlock|o_yIndex[7] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.521      ;
; -2.582 ; cameraRead:cameraReadBlock|o_yIndex[5] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.519      ;
; -2.561 ; cameraRead:cameraReadBlock|o_xIndex[8] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.495      ;
; -2.526 ; cameraRead:cameraReadBlock|o_yIndex[3] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.463      ;
; -2.520 ; cameraRead:cameraReadBlock|o_yIndex[2] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.457      ;
; -2.506 ; cameraRead:cameraReadBlock|o_yIndex[5] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.443      ;
; -2.499 ; cameraRead:cameraReadBlock|o_yIndex[4] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.436      ;
; -2.486 ; cameraRead:cameraReadBlock|o_xIndex[0] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.420      ;
; -2.485 ; cameraRead:cameraReadBlock|o_xIndex[8] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.419      ;
; -2.474 ; cameraRead:cameraReadBlock|o_xIndex[3] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.408      ;
; -2.468 ; cameraRead:cameraReadBlock|o_xIndex[9] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.402      ;
; -2.450 ; cameraRead:cameraReadBlock|o_yIndex[3] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.387      ;
; -2.448 ; cameraRead:cameraReadBlock|o_yIndex[8] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.385      ;
; -2.444 ; cameraRead:cameraReadBlock|o_yIndex[2] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.381      ;
; -2.423 ; cameraRead:cameraReadBlock|o_yIndex[4] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.360      ;
; -2.422 ; cameraRead:cameraReadBlock|o_xIndex[4] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.356      ;
; -2.421 ; cameraRead:cameraReadBlock|o_yIndex[0] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.358      ;
; -2.410 ; cameraRead:cameraReadBlock|o_xIndex[0] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.344      ;
; -2.398 ; cameraRead:cameraReadBlock|o_xIndex[3] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.332      ;
; -2.392 ; cameraRead:cameraReadBlock|o_xIndex[9] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.326      ;
; -2.372 ; cameraRead:cameraReadBlock|o_yIndex[8] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.309      ;
; -2.346 ; cameraRead:cameraReadBlock|o_xIndex[4] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.280      ;
; -2.346 ; cameraRead:cameraReadBlock|o_xIndex[2] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.280      ;
; -2.345 ; cameraRead:cameraReadBlock|o_yIndex[0] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.282      ;
; -2.296 ; cameraRead:cameraReadBlock|o_yIndex[1] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.233      ;
; -2.270 ; cameraRead:cameraReadBlock|o_xIndex[2] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.204      ;
; -2.253 ; cameraRead:cameraReadBlock|o_xIndex[1] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.187      ;
; -2.220 ; cameraRead:cameraReadBlock|o_yIndex[1] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.157      ;
; -2.177 ; cameraRead:cameraReadBlock|o_xIndex[1] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.111      ;
; -2.168 ; cameraRead:cameraReadBlock|o_xIndex[5] ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.102      ;
; -2.102 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 3.038      ;
; -2.102 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 3.038      ;
; -2.102 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 3.038      ;
; -2.102 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 3.038      ;
; -2.092 ; cameraRead:cameraReadBlock|o_xIndex[5] ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.026      ;
; -2.075 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 3.010      ;
; -2.075 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 3.010      ;
; -2.075 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 3.010      ;
; -2.075 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 3.010      ;
; -2.006 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.942      ;
; -2.005 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.941      ;
; -2.005 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.941      ;
; -2.003 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.939      ;
; -1.998 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.934      ;
; -1.997 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.932      ;
; -1.996 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.931      ;
; -1.996 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.931      ;
; -1.982 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.917      ;
; -1.917 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk       ; i_pclk      ; 1.000        ; -0.056     ; 2.856      ;
; -1.917 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.056     ; 2.856      ;
; -1.917 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.056     ; 2.856      ;
; -1.917 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.056     ; 2.856      ;
; -1.914 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                  ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.849      ;
; -1.914 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.849      ;
; -1.914 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.849      ;
; -1.914 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.849      ;
; -1.914 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.849      ;
; -1.914 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.849      ;
; -1.914 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.849      ;
; -1.914 ; cameraRead:cameraReadBlock|o_xIndex[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.849      ;
; -1.911 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk       ; i_pclk      ; 1.000        ; -0.056     ; 2.850      ;
; -1.911 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.056     ; 2.850      ;
; -1.911 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.056     ; 2.850      ;
; -1.911 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.056     ; 2.850      ;
; -1.898 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.834      ;
; -1.898 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.834      ;
; -1.898 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.834      ;
; -1.898 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.834      ;
; -1.890 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 2.828      ;
; -1.890 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 2.828      ;
; -1.890 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 2.828      ;
; -1.890 ; cameraRead:cameraReadBlock|o_yIndex[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 2.828      ;
; -1.888 ; cameraRead:cameraReadBlock|o_yIndex[7] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk       ; i_pclk      ; 1.000        ; -0.056     ; 2.827      ;
; -1.888 ; cameraRead:cameraReadBlock|o_yIndex[7] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.056     ; 2.827      ;
; -1.888 ; cameraRead:cameraReadBlock|o_yIndex[7] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.056     ; 2.827      ;
; -1.888 ; cameraRead:cameraReadBlock|o_yIndex[7] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.056     ; 2.827      ;
; -1.886 ; cameraRead:cameraReadBlock|o_xIndex[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.822      ;
; -1.886 ; cameraRead:cameraReadBlock|o_xIndex[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.822      ;
; -1.886 ; cameraRead:cameraReadBlock|o_xIndex[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.822      ;
; -1.886 ; cameraRead:cameraReadBlock|o_xIndex[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.059     ; 2.822      ;
; -1.884 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 2.822      ;
; -1.884 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 2.822      ;
; -1.884 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 2.822      ;
; -1.884 ; cameraRead:cameraReadBlock|o_yIndex[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 2.822      ;
; -1.871 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.806      ;
; -1.871 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.806      ;
; -1.871 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.806      ;
; -1.871 ; cameraRead:cameraReadBlock|o_xIndex[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.060     ; 2.806      ;
; -1.861 ; cameraRead:cameraReadBlock|o_yIndex[7] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 2.799      ;
; -1.861 ; cameraRead:cameraReadBlock|o_yIndex[7] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 2.799      ;
; -1.861 ; cameraRead:cameraReadBlock|o_yIndex[7] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 2.799      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 34.158 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 7.160      ;
; 34.421 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 6.897      ;
; 34.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.872      ;
; 34.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.872      ;
; 34.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.872      ;
; 34.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.872      ;
; 34.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.872      ;
; 34.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.872      ;
; 34.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.872      ;
; 34.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.872      ;
; 34.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.872      ;
; 34.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.872      ;
; 34.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.872      ;
; 34.459 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 6.859      ;
; 34.478 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 6.840      ;
; 34.496 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 6.822      ;
; 34.577 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 6.741      ;
; 34.624 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 6.700      ;
; 34.624 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 6.700      ;
; 34.624 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 6.700      ;
; 34.624 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 6.700      ;
; 34.624 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 6.700      ;
; 34.624 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 6.700      ;
; 34.624 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 6.700      ;
; 34.624 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 6.700      ;
; 34.658 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 6.660      ;
; 34.677 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 6.641      ;
; 34.708 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.346     ; 6.607      ;
; 34.708 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.346     ; 6.607      ;
; 34.708 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.346     ; 6.607      ;
; 34.708 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.346     ; 6.607      ;
; 34.708 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.346     ; 6.607      ;
; 34.708 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.346     ; 6.607      ;
; 34.708 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.346     ; 6.607      ;
; 34.708 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.346     ; 6.607      ;
; 34.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.577      ;
; 34.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.577      ;
; 34.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.577      ;
; 34.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.577      ;
; 34.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.577      ;
; 34.864 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.339     ; 6.458      ;
; 34.864 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.339     ; 6.458      ;
; 34.864 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.339     ; 6.458      ;
; 34.864 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.339     ; 6.458      ;
; 34.864 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.339     ; 6.458      ;
; 34.864 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.339     ; 6.458      ;
; 34.864 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.339     ; 6.458      ;
; 34.864 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.339     ; 6.458      ;
; 34.890 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.427      ;
; 34.890 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.427      ;
; 34.890 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.427      ;
; 34.890 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.427      ;
; 34.890 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.427      ;
; 34.890 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.427      ;
; 34.890 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.344     ; 6.427      ;
; 34.956 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 6.362      ;
; 35.393 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 5.925      ;
; 35.657 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 5.661      ;
; 35.698 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 5.620      ;
; 36.192 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.343     ; 5.126      ;
; 37.492 ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.113      ;
; 37.503 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.102      ;
; 37.506 ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.099      ;
; 37.507 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.098      ;
; 37.513 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.092      ;
; 37.517 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.088      ;
; 37.521 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.084      ;
; 37.527 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.078      ;
; 37.528 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.077      ;
; 37.542 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.063      ;
; 37.547 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.053     ; 4.061      ;
; 37.565 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.015      ;
; 37.631 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.974      ;
; 37.635 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.053     ; 3.973      ;
; 37.637 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.052     ; 3.972      ;
; 37.645 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.960      ;
; 37.645 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.052     ; 3.964      ;
; 37.668 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.053     ; 3.940      ;
; 37.682 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.924      ;
; 37.684 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.922      ;
; 37.686 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.920      ;
; 37.694 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.912      ;
; 37.695 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.911      ;
; 37.701 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.904      ;
; 37.703 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.902      ;
; 37.703 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.902      ;
; 37.707 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 3.895      ;
; 37.709 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 3.893      ;
; 37.724 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 3.856      ;
; 37.731 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.874      ;
; 37.745 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.860      ;
; 37.758 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.849      ;
; 37.758 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.849      ;
; 37.759 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.059     ; 3.843      ;
; 37.772 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 3.808      ;
; 37.773 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 3.807      ;
; 37.779 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.052     ; 3.830      ;
; 37.788 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.817      ;
; 37.790 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.816      ;
; 37.790 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.815      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                        ; Launch Clock                                               ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.233 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo1                                                                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.363      ; 1.020      ;
; 0.305 ; sdram_controller:sdramControlBlock|rd_data_r[7]             ; ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 0.814      ;
; 0.312 ; writeBackControl:writeBackControlBlock|state_q.waitDone1    ; writeBackControl:writeBackControlBlock|state_q.waitDone1                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; writeBackControl:writeBackControlBlock|state_q.waitDone0    ; writeBackControl:writeBackControlBlock|state_q.waitDone0                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; writeBackControl:writeBackControlBlock|state_q.waitDone2    ; writeBackControl:writeBackControlBlock|state_q.waitDone2                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdramControlBlock|state[2]                 ; sdram_controller:sdramControlBlock|state[2]                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdramControlBlock|state_cnt[1]             ; sdram_controller:sdramControlBlock|state_cnt[1]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdramControlBlock|state_cnt[3]             ; sdram_controller:sdramControlBlock|state_cnt[3]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|addrLocal_q[9]         ; fetchingControl:fetchingControlBlock|addrLocal_q[9]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|addrLocal_q[10]        ; fetchingControl:fetchingControlBlock|addrLocal_q[10]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|addrLocal_q[11]        ; fetchingControl:fetchingControlBlock|addrLocal_q[11]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|addrLocal_q[13]        ; fetchingControl:fetchingControlBlock|addrLocal_q[13]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|addrLocal_q[14]        ; fetchingControl:fetchingControlBlock|addrLocal_q[14]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; writeBackControl:writeBackControlBlock|addrLocal_q[10]      ; writeBackControl:writeBackControlBlock|addrLocal_q[10]                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; writeBackControl:writeBackControlBlock|addrLocal_q[15]      ; writeBackControl:writeBackControlBlock|addrLocal_q[15]                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; writeBackControl:writeBackControlBlock|addrLocal_q[16]      ; writeBackControl:writeBackControlBlock|addrLocal_q[16]                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; writeBackControl:writeBackControlBlock|addrLocal_q[17]      ; writeBackControl:writeBackControlBlock|addrLocal_q[17]                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; writeBackControl:writeBackControlBlock|addrLocal_q[18]      ; writeBackControl:writeBackControlBlock|addrLocal_q[18]                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; fetchingControl:fetchingControlBlock|state_q.waitSdram1                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|state_q.waitSdram0     ; fetchingControl:fetchingControlBlock|state_q.waitSdram0                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ramControl:sourceRam0Block|state_q.idle                     ; ramControl:sourceRam0Block|state_q.idle                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; masterControl:masterControlBlock|state_q.waitDoneConv1      ; masterControl:masterControlBlock|state_q.waitDoneConv1                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; masterControl:masterControlBlock|state_q.waitDoneConv0      ; masterControl:masterControlBlock|state_q.waitDoneConv0                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; masterControl:masterControlBlock|state_q.waitDoneFet1       ; masterControl:masterControlBlock|state_q.waitDoneFet1                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|state_q.idle             ; averageControl:averageControlBlock|state_q.idle                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[11]          ; averageControl:averageControlBlock|addrLocal_q[11]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[9]           ; averageControl:averageControlBlock|addrLocal_q[9]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[2]           ; averageControl:averageControlBlock|addrLocal_q[2]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[7]           ; averageControl:averageControlBlock|addrLocal_q[7]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|state_q.waitDone         ; averageControl:averageControlBlock|state_q.waitDone                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|state_q.waitDone        ; convolutionControl:convControlBlock|state_q.waitDone                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|addrLocal_q[0]          ; convolutionControl:convControlBlock|addrLocal_q[0]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|addrLocal_q[1]          ; convolutionControl:convControlBlock|addrLocal_q[1]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|addrLocal_q[2]          ; convolutionControl:convControlBlock|addrLocal_q[2]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|addrLocal_q[3]          ; convolutionControl:convControlBlock|addrLocal_q[3]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|addrLocal_q[4]          ; convolutionControl:convControlBlock|addrLocal_q[4]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|addrLocal_q[5]          ; convolutionControl:convControlBlock|addrLocal_q[5]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|addrLocal_q[6]          ; convolutionControl:convControlBlock|addrLocal_q[6]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|addrLocal_q[7]          ; convolutionControl:convControlBlock|addrLocal_q[7]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|addrLocal_q[8]          ; convolutionControl:convControlBlock|addrLocal_q[8]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|addrLocal_q[9]          ; convolutionControl:convControlBlock|addrLocal_q[9]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|addrLocal_q[10]         ; convolutionControl:convControlBlock|addrLocal_q[10]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; convolutionControl:convControlBlock|addrLocal_q[11]         ; convolutionControl:convControlBlock|addrLocal_q[11]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; masterControl:masterControlBlock|state_q.waitDoneFet2       ; masterControl:masterControlBlock|state_q.waitDoneFet2                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|addrLocal_q[8]         ; fetchingControl:fetchingControlBlock|addrLocal_q[8]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|addrLocal_q[6]         ; fetchingControl:fetchingControlBlock|addrLocal_q[6]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|addrLocal_q[5]         ; fetchingControl:fetchingControlBlock|addrLocal_q[5]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|addrLocal_q[4]         ; fetchingControl:fetchingControlBlock|addrLocal_q[4]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|addrLocal_q[3]         ; fetchingControl:fetchingControlBlock|addrLocal_q[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|addrLocal_q[1]         ; fetchingControl:fetchingControlBlock|addrLocal_q[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|addrLocal_q[0]         ; fetchingControl:fetchingControlBlock|addrLocal_q[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; fetchingControl:fetchingControlBlock|state_q.waitSdram2                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; storeCamControl:controlStoreToSdramBlock|state_q.wait2                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; storeCamControl:controlStoreToSdramBlock|state_q.wait1      ; storeCamControl:controlStoreToSdramBlock|state_q.wait1                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; storeCamControl:controlStoreToSdramBlock|state_q.wait0                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram_controller:sdramControlBlock|command[4]               ; sdram_controller:sdramControlBlock|command[4]                                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:sdramControlBlock|state[3]                 ; sdram_controller:sdramControlBlock|state[3]                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:sdramControlBlock|state[1]                 ; sdram_controller:sdramControlBlock|state[1]                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:sdramControlBlock|state[0]                 ; sdram_controller:sdramControlBlock|state[0]                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fetchingControl:fetchingControlBlock|state_q.idle           ; fetchingControl:fetchingControlBlock|state_q.idle                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fetchingControl:fetchingControlBlock|addrLocal_q[2]         ; fetchingControl:fetchingControlBlock|addrLocal_q[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fetchingControl:fetchingControlBlock|addrLocal_q[7]         ; fetchingControl:fetchingControlBlock|addrLocal_q[7]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[0]       ; writeBackControl:writeBackControlBlock|addrLocal_q[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[1]       ; writeBackControl:writeBackControlBlock|addrLocal_q[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[2]       ; writeBackControl:writeBackControlBlock|addrLocal_q[2]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[3]       ; writeBackControl:writeBackControlBlock|addrLocal_q[3]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[4]       ; writeBackControl:writeBackControlBlock|addrLocal_q[4]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[5]       ; writeBackControl:writeBackControlBlock|addrLocal_q[5]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[6]       ; writeBackControl:writeBackControlBlock|addrLocal_q[6]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[7]       ; writeBackControl:writeBackControlBlock|addrLocal_q[7]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[8]       ; writeBackControl:writeBackControlBlock|addrLocal_q[8]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[9]       ; writeBackControl:writeBackControlBlock|addrLocal_q[9]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[11]      ; writeBackControl:writeBackControlBlock|addrLocal_q[11]                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[12]      ; writeBackControl:writeBackControlBlock|addrLocal_q[12]                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[13]      ; writeBackControl:writeBackControlBlock|addrLocal_q[13]                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[14]      ; writeBackControl:writeBackControlBlock|addrLocal_q[14]                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|state_q.idle         ; writeBackControl:writeBackControlBlock|state_q.idle                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; masterControl:masterControlBlock|state_q.waitDoneCam        ; masterControl:masterControlBlock|state_q.waitDoneCam                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; masterControl:masterControlBlock|state_q.waitDoneAve        ; masterControl:masterControlBlock|state_q.waitDoneAve                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; masterControl:masterControlBlock|state_q.waitDoneFet3       ; masterControl:masterControlBlock|state_q.waitDoneFet3                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; averageControl:averageControlBlock|addrLocal_q[10]          ; averageControl:averageControlBlock|addrLocal_q[10]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; averageControl:averageControlBlock|addrLocal_q[8]           ; averageControl:averageControlBlock|addrLocal_q[8]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; averageControl:averageControlBlock|addrLocal_q[0]           ; averageControl:averageControlBlock|addrLocal_q[0]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; averageControl:averageControlBlock|addrLocal_q[1]           ; averageControl:averageControlBlock|addrLocal_q[1]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; averageControl:averageControlBlock|addrLocal_q[3]           ; averageControl:averageControlBlock|addrLocal_q[3]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; averageControl:averageControlBlock|addrLocal_q[4]           ; averageControl:averageControlBlock|addrLocal_q[4]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; averageControl:averageControlBlock|addrLocal_q[5]           ; averageControl:averageControlBlock|addrLocal_q[5]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; averageControl:averageControlBlock|addrLocal_q[6]           ; averageControl:averageControlBlock|addrLocal_q[6]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fetchingControl:fetchingControlBlock|addrLocal_q[18]        ; fetchingControl:fetchingControlBlock|addrLocal_q[18]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fetchingControl:fetchingControlBlock|addrLocal_q[17]        ; fetchingControl:fetchingControlBlock|addrLocal_q[17]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fetchingControl:fetchingControlBlock|addrLocal_q[16]        ; fetchingControl:fetchingControlBlock|addrLocal_q[16]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fetchingControl:fetchingControlBlock|addrLocal_q[15]        ; fetchingControl:fetchingControlBlock|addrLocal_q[15]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fetchingControl:fetchingControlBlock|addrLocal_q[12]        ; fetchingControl:fetchingControlBlock|addrLocal_q[12]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; storeCamControl:controlStoreToSdramBlock|state_q.idle       ; storeCamControl:controlStoreToSdramBlock|state_q.idle                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; storeCamControl:controlStoreToSdramBlock|state_q.start      ; storeCamControl:controlStoreToSdramBlock|state_q.start                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; sdram_controller:sdramControlBlock|state_cnt[0]             ; sdram_controller:sdramControlBlock|state_cnt[0]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; storeCamControl:controlStoreToSdramBlock|state_q.wait1      ; storeCamControl:controlStoreToSdramBlock|state_q.setBlue                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; storeCamControl:controlStoreToSdramBlock|state_q.setBlue    ; storeCamControl:controlStoreToSdramBlock|state_q.wait2                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_pclk'                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; cameraRead:cameraReadBlock|byte_state                                                                                             ; cameraRead:cameraReadBlock|byte_state                                                                                             ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.519      ;
; 0.336 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.536      ;
; 0.346 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.546      ;
; 0.360 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.559      ;
; 0.360 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.560      ;
; 0.360 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.560      ;
; 0.421 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.620      ;
; 0.445 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.644      ;
; 0.464 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.663      ;
; 0.464 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.058      ; 0.668      ;
; 0.471 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.671      ;
; 0.472 ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.671      ;
; 0.474 ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.674      ;
; 0.482 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.681      ;
; 0.485 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.684      ;
; 0.490 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.689      ;
; 0.492 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.691      ;
; 0.497 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.054      ; 0.695      ;
; 0.502 ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.702      ;
; 0.506 ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.705      ;
; 0.508 ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.707      ;
; 0.509 ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.708      ;
; 0.509 ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.709      ;
; 0.510 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.709      ;
; 0.512 ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.711      ;
; 0.516 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.716      ;
; 0.520 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.719      ;
; 0.522 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.722      ;
; 0.523 ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.722      ;
; 0.525 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.724      ;
; 0.532 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.731      ;
; 0.533 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.733      ;
; 0.534 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.733      ;
; 0.534 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.734      ;
; 0.535 ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.735      ;
; 0.536 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.735      ;
; 0.537 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.737      ;
; 0.538 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.737      ;
; 0.542 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.741      ;
; 0.580 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.780      ;
; 0.599 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.798      ;
; 0.608 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[5]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.053      ; 0.805      ;
; 0.621 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.821      ;
; 0.624 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[10]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.057      ; 0.825      ;
; 0.639 ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.838      ;
; 0.644 ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.844      ;
; 0.645 ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.845      ;
; 0.645 ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.845      ;
; 0.649 ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.849      ;
; 0.651 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.054      ; 0.849      ;
; 0.654 ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.854      ;
; 0.656 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.054      ; 0.854      ;
; 0.658 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[3]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.058      ; 0.860      ;
; 0.659 ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.859      ;
; 0.665 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.054      ; 0.863      ;
; 0.667 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.866      ;
; 0.680 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.879      ;
; 0.700 ; cameraRead:cameraReadBlock|byte_state                                                                                             ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.899      ;
; 0.712 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; i_pclk       ; i_pclk      ; 0.000        ; 0.058      ; 0.914      ;
; 0.715 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.054      ; 0.913      ;
; 0.717 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.916      ;
; 0.733 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.932      ;
; 0.733 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.932      ;
; 0.735 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.934      ;
; 0.736 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[6]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.054      ; 0.934      ;
; 0.737 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.053      ; 0.934      ;
; 0.747 ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.947      ;
; 0.750 ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.949      ;
; 0.752 ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.951      ;
; 0.754 ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.954      ;
; 0.755 ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.954      ;
; 0.757 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.057      ; 0.958      ;
; 0.758 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.958      ;
; 0.765 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.965      ;
; 0.769 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.968      ;
; 0.776 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.975      ;
; 0.779 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.978      ;
; 0.784 ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.984      ;
; 0.786 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.985      ;
; 0.791 ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.991      ;
; 0.793 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.992      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.335 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.847      ;
; 0.336 ; cameraStartConfig:controlStartConfigCameraBlock|counter[17]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[17]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.338 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.348 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.546      ;
; 0.352 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.551      ;
; 0.354 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.552      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_1                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.364 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.374 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.573      ;
; 0.385 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.584      ;
; 0.396 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.595      ;
; 0.436 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.635      ;
; 0.442 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.640      ;
; 0.464 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.663      ;
; 0.466 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.468 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.473 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[6]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.479 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[5]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.678      ;
; 0.480 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[4]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.679      ;
; 0.480 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.678      ;
; 0.484 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[7]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
; 0.495 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.499 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.501 ; cameraStartConfig:controlStartConfigCameraBlock|counter[14]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[14]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.503 ; cameraStartConfig:controlStartConfigCameraBlock|counter[15]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[15]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; cameraStartConfig:controlStartConfigCameraBlock|counter[16]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[16]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_1           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.704      ;
; 0.508 ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.707      ;
; 0.509 ; cameraStartConfig:controlStartConfigCameraBlock|counter[11]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[11]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.511 ; cameraStartConfig:controlStartConfigCameraBlock|counter[10]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[10]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; cameraStartConfig:controlStartConfigCameraBlock|counter[12]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[12]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.515 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.331 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.530      ;
; 0.340 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.540      ;
; 0.356 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.555      ;
; 0.363 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.563      ;
; 0.367 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.566      ;
; 0.377 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.576      ;
; 0.459 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.658      ;
; 0.471 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.671      ;
; 0.473 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.673      ;
; 0.492 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.690      ;
; 0.494 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.694      ;
; 0.508 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.708      ;
; 0.528 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.727      ;
; 0.529 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.728      ;
; 0.533 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.732      ;
; 0.534 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.733      ;
; 0.535 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.734      ;
; 0.539 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.738      ;
; 0.544 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.743      ;
; 0.547 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.746      ;
; 0.549 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.748      ;
; 0.552 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.751      ;
; 0.555 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.754      ;
; 0.556 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.755      ;
; 0.568 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.767      ;
; 0.569 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.768      ;
; 0.578 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.778      ;
; 0.598 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.796      ;
; 0.623 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.822      ;
; 0.628 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.827      ;
; 0.629 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.547      ; 3.500      ;
; 0.629 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.547      ; 3.500      ;
; 0.631 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.829      ;
; 0.636 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.836      ;
; 0.652 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.852      ;
; 0.657 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.857      ;
; 0.667 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.866      ;
; 0.675 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.053      ; 0.872      ;
; 0.690 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.890      ;
; 0.706 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.057      ; 0.907      ;
; 0.720 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.918      ;
; 0.730 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.052      ; 0.926      ;
; 0.736 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.052      ; 0.932      ;
; 0.746 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.051      ; 0.941      ;
; 0.747 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.052      ; 0.943      ;
; 0.750 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.551      ; 3.625      ;
; 0.750 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.057      ; 0.951      ;
; 0.751 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.951      ;
; 0.751 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.951      ;
; 0.752 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.952      ;
; 0.759 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.052      ; 0.955      ;
; 0.763 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.963      ;
; 0.765 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.963      ;
; 0.767 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 0.967      ;
; 0.769 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.053      ; 0.966      ;
; 0.771 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.052      ; 0.967      ;
; 0.774 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.057      ; 0.975      ;
; 0.786 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.985      ;
; 0.793 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.551      ; 3.668      ;
; 0.795 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.551      ; 3.670      ;
; 0.801 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 1.001      ;
; 0.802 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 1.002      ;
; 0.804 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.057      ; 1.005      ;
; 0.818 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.053      ; 1.015      ;
; 0.820 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 1.020      ;
; 0.833 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 1.032      ;
; 0.835 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.057      ; 1.036      ;
; 0.837 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.053      ; 1.034      ;
; 0.839 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 1.038      ;
; 0.843 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.051      ; 1.038      ;
; 0.844 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.053      ; 1.041      ;
; 0.857 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.057      ; 1.058      ;
; 0.860 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.053      ; 1.057      ;
; 0.863 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.051      ; 1.058      ;
; 0.877 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 1.075      ;
; 0.881 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.051      ; 1.076      ;
; 0.887 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.051      ; 1.082      ;
; 0.891 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.051      ; 1.086      ;
; 0.898 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.052      ; 1.094      ;
; 0.903 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.053      ; 1.100      ;
; 0.907 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 1.107      ;
; 0.907 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 1.107      ;
; 0.908 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.056      ; 1.108      ;
; 0.911 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.548      ; 3.783      ;
; 0.911 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.548      ; 3.783      ;
; 0.911 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.548      ; 3.783      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.785 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.146      ;
; 6.785 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.146      ;
; 6.785 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.146      ;
; 6.785 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.146      ;
; 6.785 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.146      ;
; 6.785 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.146      ;
; 6.785 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.146      ;
; 6.785 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.146      ;
; 6.785 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.146      ;
; 6.785 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.146      ;
; 6.785 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.146      ;
; 6.948 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.982      ;
; 6.948 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.982      ;
; 6.948 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.982      ;
; 6.948 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.982      ;
; 6.948 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.982      ;
; 6.948 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.982      ;
; 6.948 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.982      ;
; 6.948 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.982      ;
; 6.948 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.982      ;
; 6.948 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.982      ;
; 6.948 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.982      ;
; 7.290 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.634      ;
; 7.290 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.634      ;
; 7.290 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.634      ;
; 7.290 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.634      ;
; 7.290 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.634      ;
; 7.290 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.634      ;
; 7.290 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.634      ;
; 7.290 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.634      ;
; 7.290 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.634      ;
; 7.290 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.634      ;
; 7.290 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.634      ;
; 7.519 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.406      ;
; 7.519 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.406      ;
; 7.519 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.406      ;
; 7.519 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.406      ;
; 7.519 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.406      ;
; 7.519 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.406      ;
; 7.519 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.406      ;
; 7.519 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.406      ;
; 7.519 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.406      ;
; 7.519 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.406      ;
; 7.519 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.406      ;
; 7.534 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.380      ;
; 7.534 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.380      ;
; 7.534 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.380      ;
; 7.534 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.380      ;
; 7.534 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.380      ;
; 7.534 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.380      ;
; 7.534 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.380      ;
; 7.534 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.380      ;
; 7.534 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.380      ;
; 7.534 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.380      ;
; 7.534 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.380      ;
; 7.770 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.145      ;
; 7.770 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.145      ;
; 7.770 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.145      ;
; 7.770 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.145      ;
; 7.770 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.145      ;
; 7.770 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.145      ;
; 7.770 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.145      ;
; 7.770 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.145      ;
; 7.770 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.145      ;
; 7.770 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.145      ;
; 7.770 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.145      ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.837 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.038      ;
; 1.837 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.038      ;
; 1.837 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.038      ;
; 1.837 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.038      ;
; 1.837 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.038      ;
; 1.837 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.038      ;
; 1.837 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.038      ;
; 1.837 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.038      ;
; 1.837 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.038      ;
; 1.837 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.038      ;
; 1.837 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.038      ;
; 2.079 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.280      ;
; 2.079 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.280      ;
; 2.079 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.280      ;
; 2.079 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.280      ;
; 2.079 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.280      ;
; 2.079 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.280      ;
; 2.079 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.280      ;
; 2.079 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.280      ;
; 2.079 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.280      ;
; 2.079 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.280      ;
; 2.079 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.280      ;
; 2.090 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.302      ;
; 2.090 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.302      ;
; 2.090 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.302      ;
; 2.090 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.302      ;
; 2.090 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.302      ;
; 2.090 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.302      ;
; 2.090 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.302      ;
; 2.090 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.302      ;
; 2.090 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.302      ;
; 2.090 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.302      ;
; 2.090 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.302      ;
; 2.304 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.515      ;
; 2.304 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.515      ;
; 2.304 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.515      ;
; 2.304 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.515      ;
; 2.304 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.515      ;
; 2.304 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.515      ;
; 2.304 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.515      ;
; 2.304 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.515      ;
; 2.304 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.515      ;
; 2.304 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.515      ;
; 2.304 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.515      ;
; 2.636 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.824      ;
; 2.636 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.824      ;
; 2.636 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.824      ;
; 2.636 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.824      ;
; 2.636 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.824      ;
; 2.636 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.824      ;
; 2.636 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.824      ;
; 2.636 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.824      ;
; 2.636 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.824      ;
; 2.636 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.824      ;
; 2.636 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.824      ;
; 2.810 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.999      ;
; 2.810 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.999      ;
; 2.810 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.999      ;
; 2.810 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.999      ;
; 2.810 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.999      ;
; 2.810 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.999      ;
; 2.810 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.999      ;
; 2.810 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.999      ;
; 2.810 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.999      ;
; 2.810 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.999      ;
; 2.810 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.999      ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                  ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -2.969 ; -10.234       ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -1.975 ; -39.698       ;
; i_pclk                                                     ; -1.431 ; -36.586       ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 37.113 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 0.147 ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 0.174 ; 0.000         ;
; i_pclk                                                     ; 0.186 ; 0.000         ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.186 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 7.821 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.112 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; i_pclk                                                     ; -3.000 ; -91.569       ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -1.000 ; -68.000       ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 4.746  ; 0.000         ;
; i_clk50                                                    ; 9.584  ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 20.584 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                                                             ; Launch Clock                                               ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.969 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.744     ; 2.162      ;
; -2.920 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.744     ; 2.113      ;
; -2.916 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 2.110      ;
; -2.903 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 2.098      ;
; -2.873 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.744     ; 2.066      ;
; -2.862 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.744     ; 2.055      ;
; -2.854 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 2.048      ;
; -2.845 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 2.039      ;
; -2.842 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.744     ; 2.035      ;
; -2.832 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 2.027      ;
; -2.828 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 2.024      ;
; -2.802 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 1.997      ;
; -2.798 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.992      ;
; -2.793 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.744     ; 1.986      ;
; -2.787 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.744     ; 1.980      ;
; -2.781 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 1.976      ;
; -2.781 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.975      ;
; -2.769 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 1.964      ;
; -2.764 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.960      ;
; -2.757 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.953      ;
; -2.747 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.941      ;
; -2.743 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.744     ; 1.936      ;
; -2.734 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.928      ;
; -2.727 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.923      ;
; -2.719 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 1.914      ;
; -2.713 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 1.908      ;
; -2.693 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.889      ;
; -2.685 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.879      ;
; -2.678 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.872      ;
; -2.664 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.858      ;
; -2.663 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.859      ;
; -2.648 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.842      ;
; -2.642 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.838      ;
; -2.630 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 1.825      ;
; -2.609 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.803      ;
; -2.601 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 1.796      ;
; -2.585 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.781      ;
; -2.580 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.776      ;
; -2.487 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 1.682      ;
; -2.477 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.673      ;
; -2.472 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.668      ;
; -2.471 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.667      ;
; -2.408 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.604      ;
; -2.381 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.575      ;
; -2.373 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.569      ;
; -2.343 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.537      ;
; -2.336 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.530      ;
; -2.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9] ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.744     ; 1.505      ;
; -2.308 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.504      ;
; -2.267 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.461      ;
; -2.243 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.439      ;
; -2.218 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.414      ;
; -2.214 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.740     ; 1.411      ;
; -2.139 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.335      ;
; -2.066 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.262      ;
; -2.054 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 1.248      ;
; -2.037 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.233      ;
; -1.882 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 1.078      ;
; -1.878 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.740     ; 1.075      ;
; -1.718 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9] ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 0.912      ;
; -1.525 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                           ; storeCamControl:controlStoreToSdramBlock|state_q.suspend                                                                            ; i_pclk                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.345     ; 1.107      ;
; -1.501 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                           ; storeCamControl:controlStoreToSdramBlock|state_q.finish                                                                             ; i_pclk                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.344     ; 1.084      ;
; -1.271 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                           ; storeCamControl:controlStoreToSdramBlock|state_q.start                                                                              ; i_pclk                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.347     ; 0.851      ;
; -1.066 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                           ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                          ; i_pclk                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.344     ; 0.649      ;
; -0.224 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                         ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo1                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.106     ; 0.660      ;
; 0.005  ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.128      ; 10.132     ;
; 0.050  ; masterControl:masterControlBlock|opcode_q[4]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.128      ; 10.087     ;
; 0.051  ; masterControl:masterControlBlock|opcode_q[3]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.128      ; 10.086     ;
; 0.051  ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.128      ; 10.086     ;
; 0.089  ; masterControl:masterControlBlock|opcode_q[1]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.128      ; 10.048     ;
; 0.090  ; masterControl:masterControlBlock|opcode_q[0]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.128      ; 10.047     ;
; 0.100  ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.130      ; 10.039     ;
; 0.145  ; masterControl:masterControlBlock|opcode_q[4]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.130      ; 9.994      ;
; 0.146  ; masterControl:masterControlBlock|opcode_q[3]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.130      ; 9.993      ;
; 0.146  ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.130      ; 9.993      ;
; 0.184  ; masterControl:masterControlBlock|opcode_q[1]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.130      ; 9.955      ;
; 0.185  ; masterControl:masterControlBlock|opcode_q[0]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.130      ; 9.954      ;
; 0.330  ; convolutionControl:convControlBlock|addrLocal_q[8]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 9.821      ;
; 0.338  ; convolutionControl:convControlBlock|addrLocal_q[9]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 9.813      ;
; 0.339  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                         ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo1                                                                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.106     ; 0.597      ;
; 0.347  ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.131      ; 9.793      ;
; 0.370  ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.131      ; 9.770      ;
; 0.392  ; masterControl:masterControlBlock|opcode_q[4]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.131      ; 9.748      ;
; 0.393  ; convolutionControl:convControlBlock|addrLocal_q[11]                                                ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 9.758      ;
; 0.393  ; masterControl:masterControlBlock|opcode_q[3]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.131      ; 9.747      ;
; 0.403  ; convolutionControl:convControlBlock|addrLocal_q[3]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.141      ; 9.747      ;
; 0.410  ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 9.726      ;
; 0.413  ; convolutionControl:convControlBlock|addrLocal_q[5]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.141      ; 9.737      ;
; 0.415  ; convolutionControl:convControlBlock|addrLocal_q[4]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.141      ; 9.735      ;
; 0.425  ; convolutionControl:convControlBlock|addrLocal_q[8]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 9.728      ;
; 0.433  ; convolutionControl:convControlBlock|addrLocal_q[9]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a7~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 9.720      ;
; 0.434  ; masterControl:masterControlBlock|opcode_q[1]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.131      ; 9.706      ;
; 0.435  ; masterControl:masterControlBlock|opcode_q[0]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a5~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.131      ; 9.705      ;
; 0.455  ; masterControl:masterControlBlock|opcode_q[4]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 9.681      ;
; 0.456  ; masterControl:masterControlBlock|opcode_q[3]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 9.680      ;
; 0.456  ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a9~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.127      ; 9.680      ;
; 0.457  ; masterControl:masterControlBlock|opcode_q[2]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.139      ; 9.691      ;
; 0.459  ; convolutionControl:convControlBlock|addrLocal_q[10]                                                ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 9.692      ;
; 0.480  ; masterControl:masterControlBlock|opcode_q[5]                                                       ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.139      ; 9.668      ;
; 0.482  ; convolutionControl:convControlBlock|addrLocal_q[2]                                                 ; ramControl:destinationRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.142      ; 9.669      ;
+--------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                      ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -1.975 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.929      ;
; -1.970 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.924      ;
; -1.969 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.923      ;
; -1.964 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.918      ;
; -1.947 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.032     ; 2.902      ;
; -1.946 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.900      ;
; -1.925 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.879      ;
; -1.920 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.874      ;
; -1.919 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.873      ;
; -1.917 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.034     ; 2.870      ;
; -1.914 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.868      ;
; -1.900 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.854      ;
; -1.897 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.032     ; 2.852      ;
; -1.896 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.850      ;
; -1.891 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.845      ;
; -1.890 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.844      ;
; -1.886 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.840      ;
; -1.885 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.839      ;
; -1.882 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.836      ;
; -1.880 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.834      ;
; -1.879 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.833      ;
; -1.867 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.034     ; 2.820      ;
; -1.864 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.818      ;
; -1.863 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.032     ; 2.818      ;
; -1.862 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.816      ;
; -1.859 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.813      ;
; -1.858 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.812      ;
; -1.853 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.807      ;
; -1.850 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.804      ;
; -1.840 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.794      ;
; -1.836 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.032     ; 2.791      ;
; -1.835 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.789      ;
; -1.833 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.034     ; 2.786      ;
; -1.832 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.786      ;
; -1.829 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.783      ;
; -1.816 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.770      ;
; -1.811 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.765      ;
; -1.808 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.762      ;
; -1.806 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.756      ;
; -1.806 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.756      ;
; -1.806 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.760      ;
; -1.806 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.034     ; 2.759      ;
; -1.801 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.751      ;
; -1.801 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.751      ;
; -1.800 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.750      ;
; -1.800 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.750      ;
; -1.798 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.752      ;
; -1.795 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.745      ;
; -1.795 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.745      ;
; -1.795 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.749      ;
; -1.789 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.743      ;
; -1.786 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.740      ;
; -1.783 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.737      ;
; -1.779 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.733      ;
; -1.778 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.036     ; 2.729      ;
; -1.778 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.036     ; 2.729      ;
; -1.777 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.727      ;
; -1.777 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.727      ;
; -1.771 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.725      ;
; -1.768 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.722      ;
; -1.761 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.715      ;
; -1.758 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.712      ;
; -1.748 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.038     ; 2.697      ;
; -1.748 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.038     ; 2.697      ;
; -1.736 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.690      ;
; -1.733 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.687      ;
; -1.731 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.681      ;
; -1.731 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.681      ;
; -1.727 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.681      ;
; -1.726 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.680      ;
; -1.724 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.678      ;
; -1.721 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.671      ;
; -1.721 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.671      ;
; -1.713 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.667      ;
; -1.713 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.663      ;
; -1.713 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.663      ;
; -1.710 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.660      ;
; -1.710 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.660      ;
; -1.702 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.656      ;
; -1.701 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.655      ;
; -1.700 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.654      ;
; -1.699 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.653      ;
; -1.697 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.651      ;
; -1.697 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.651      ;
; -1.690 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.644      ;
; -1.676 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.630      ;
; -1.675 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.629      ;
; -1.672 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.626      ;
; -1.663 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.617      ;
; -1.659 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.613      ;
; -1.651 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.605      ;
; -1.647 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.601      ;
; -1.642 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.592      ;
; -1.642 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.592      ;
; -1.642 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.596      ;
; -1.640 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.594      ;
; -1.639 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.589      ;
; -1.639 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 2.589      ;
; -1.631 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.585      ;
; -1.629 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.033     ; 2.583      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_pclk'                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                           ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.431 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.375      ;
; -1.422 ; cameraRead:cameraReadBlock|o_xIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.366      ;
; -1.421 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.368      ;
; -1.420 ; cameraRead:cameraReadBlock|o_yIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.367      ;
; -1.400 ; cameraRead:cameraReadBlock|o_yIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.347      ;
; -1.370 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.314      ;
; -1.361 ; cameraRead:cameraReadBlock|o_xIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.305      ;
; -1.360 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.307      ;
; -1.359 ; cameraRead:cameraReadBlock|o_yIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.306      ;
; -1.339 ; cameraRead:cameraReadBlock|o_yIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.286      ;
; -1.332 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.276      ;
; -1.328 ; cameraRead:cameraReadBlock|o_yIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.275      ;
; -1.318 ; cameraRead:cameraReadBlock|o_yIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.265      ;
; -1.318 ; cameraRead:cameraReadBlock|o_yIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.265      ;
; -1.310 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.254      ;
; -1.304 ; cameraRead:cameraReadBlock|o_yIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.251      ;
; -1.304 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.248      ;
; -1.276 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.220      ;
; -1.271 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.215      ;
; -1.270 ; cameraRead:cameraReadBlock|o_yIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.217      ;
; -1.267 ; cameraRead:cameraReadBlock|o_yIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.214      ;
; -1.257 ; cameraRead:cameraReadBlock|o_yIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.204      ;
; -1.257 ; cameraRead:cameraReadBlock|o_yIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.204      ;
; -1.249 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.193      ;
; -1.246 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.190      ;
; -1.243 ; cameraRead:cameraReadBlock|o_yIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.190      ;
; -1.243 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.187      ;
; -1.231 ; cameraRead:cameraReadBlock|o_yIndex[0]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.178      ;
; -1.224 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.168      ;
; -1.215 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.159      ;
; -1.209 ; cameraRead:cameraReadBlock|o_yIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.156      ;
; -1.185 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.129      ;
; -1.174 ; cameraRead:cameraReadBlock|o_yIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.121      ;
; -1.170 ; cameraRead:cameraReadBlock|o_yIndex[0]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.117      ;
; -1.167 ; cameraRead:cameraReadBlock|o_xIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.111      ;
; -1.163 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.107      ;
; -1.113 ; cameraRead:cameraReadBlock|o_yIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 2.060      ;
; -1.106 ; cameraRead:cameraReadBlock|o_xIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.050      ;
; -1.087 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 2.031      ;
; -1.026 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.043     ; 1.970      ;
; -0.930 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.877      ;
; -0.906 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.852      ;
; -0.906 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.852      ;
; -0.906 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.852      ;
; -0.906 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.852      ;
; -0.893 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.840      ;
; -0.892 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.839      ;
; -0.891 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.838      ;
; -0.891 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.838      ;
; -0.887 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.834      ;
; -0.882 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.828      ;
; -0.882 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.828      ;
; -0.882 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.828      ;
; -0.870 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.816      ;
; -0.810 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                  ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.756      ;
; -0.773 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.723      ;
; -0.773 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.720      ;
; -0.773 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.723      ;
; -0.773 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.720      ;
; -0.773 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.723      ;
; -0.773 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.720      ;
; -0.773 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.723      ;
; -0.773 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.720      ;
; -0.772 ; cameraRead:cameraReadBlock|o_yIndex[6]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; cameraRead:cameraReadBlock|o_yIndex[6]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; cameraRead:cameraReadBlock|o_yIndex[6]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; cameraRead:cameraReadBlock|o_yIndex[6]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.722      ;
; -0.771 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.718      ;
; -0.771 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.718      ;
; -0.771 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.718      ;
; -0.771 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.718      ;
; -0.767 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.714      ;
; -0.767 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.714      ;
; -0.767 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.714      ;
; -0.767 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.040     ; 1.714      ;
; -0.766 ; storeCamControl:controlStoreToSdramBlock|state_q.start                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_pclk      ; 1.000        ; 1.053      ; 2.716      ;
; -0.761 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.711      ;
; -0.761 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.711      ;
; -0.761 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.711      ;
; -0.761 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.711      ;
; -0.752 ; cameraRead:cameraReadBlock|o_yIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.702      ;
; -0.752 ; cameraRead:cameraReadBlock|o_yIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.702      ;
; -0.752 ; cameraRead:cameraReadBlock|o_yIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.702      ;
; -0.752 ; cameraRead:cameraReadBlock|o_yIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.037     ; 1.702      ;
; -0.749 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.038     ; 1.698      ;
; -0.749 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.695      ;
; -0.749 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.038     ; 1.698      ;
; -0.749 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.695      ;
; -0.749 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.038     ; 1.698      ;
; -0.749 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk                                               ; i_pclk      ; 1.000        ; -0.041     ; 1.695      ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.113 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.315      ;
; 37.236 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.192      ;
; 37.236 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.192      ;
; 37.236 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.192      ;
; 37.236 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.192      ;
; 37.236 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.192      ;
; 37.236 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.192      ;
; 37.236 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.192      ;
; 37.236 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.192      ;
; 37.236 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.192      ;
; 37.236 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.192      ;
; 37.236 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.192      ;
; 37.257 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.171      ;
; 37.281 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.224     ; 4.148      ;
; 37.310 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.118      ;
; 37.320 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.108      ;
; 37.323 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.105      ;
; 37.391 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 4.037      ;
; 37.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.219     ; 4.026      ;
; 37.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.219     ; 4.026      ;
; 37.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.219     ; 4.026      ;
; 37.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.219     ; 4.026      ;
; 37.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.219     ; 4.026      ;
; 37.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.219     ; 4.026      ;
; 37.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.219     ; 4.026      ;
; 37.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.219     ; 4.026      ;
; 37.421 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.227     ; 4.005      ;
; 37.421 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.227     ; 4.005      ;
; 37.421 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.227     ; 4.005      ;
; 37.421 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.227     ; 4.005      ;
; 37.421 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.227     ; 4.005      ;
; 37.421 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.227     ; 4.005      ;
; 37.421 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.227     ; 4.005      ;
; 37.421 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.227     ; 4.005      ;
; 37.449 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.226     ; 3.978      ;
; 37.449 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.226     ; 3.978      ;
; 37.449 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.226     ; 3.978      ;
; 37.449 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.226     ; 3.978      ;
; 37.449 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.226     ; 3.978      ;
; 37.455 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 3.973      ;
; 37.533 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.226     ; 3.894      ;
; 37.533 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.226     ; 3.894      ;
; 37.533 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.226     ; 3.894      ;
; 37.533 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.226     ; 3.894      ;
; 37.533 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.226     ; 3.894      ;
; 37.533 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.226     ; 3.894      ;
; 37.533 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.226     ; 3.894      ;
; 37.547 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 3.881      ;
; 37.553 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.222     ; 3.878      ;
; 37.553 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.222     ; 3.878      ;
; 37.553 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.222     ; 3.878      ;
; 37.553 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.222     ; 3.878      ;
; 37.553 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.222     ; 3.878      ;
; 37.553 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.222     ; 3.878      ;
; 37.553 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.222     ; 3.878      ;
; 37.553 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.222     ; 3.878      ;
; 37.888 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 3.540      ;
; 38.032 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 3.396      ;
; 38.061 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 3.367      ;
; 38.354 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.225     ; 3.074      ;
; 38.982 ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.633      ;
; 38.990 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.625      ;
; 38.992 ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.623      ;
; 39.000 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.615      ;
; 39.030 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 2.567      ;
; 39.055 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.560      ;
; 39.056 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.035     ; 2.562      ;
; 39.056 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.559      ;
; 39.065 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.550      ;
; 39.066 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.549      ;
; 39.066 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.549      ;
; 39.076 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.539      ;
; 39.077 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.538      ;
; 39.087 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.528      ;
; 39.093 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.524      ;
; 39.094 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.523      ;
; 39.097 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.520      ;
; 39.101 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.516      ;
; 39.102 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.515      ;
; 39.114 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 2.499      ;
; 39.115 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 2.498      ;
; 39.116 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.035     ; 2.502      ;
; 39.131 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.035     ; 2.487      ;
; 39.141 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 2.478      ;
; 39.143 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 2.454      ;
; 39.143 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 2.476      ;
; 39.144 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.040     ; 2.469      ;
; 39.147 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 2.450      ;
; 39.147 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.469      ;
; 39.150 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.466      ;
; 39.151 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.465      ;
; 39.152 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 2.445      ;
; 39.152 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.463      ;
; 39.162 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.453      ;
; 39.198 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 2.399      ;
; 39.199 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.418      ;
; 39.199 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.418      ;
; 39.206 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.411      ;
; 39.207 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.410      ;
; 39.207 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[5]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.410      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                         ; Launch Clock                                               ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.147 ; sdram_controller:sdramControlBlock|rd_data_r[7]             ; ramControl:sourceRam2Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a6~porta_datain_reg0  ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.472      ;
; 0.152 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo1                                                                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.137      ; 0.578      ;
; 0.179 ; fetchingControl:fetchingControlBlock|addrLocal_q[6]         ; ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.507      ;
; 0.181 ; fetchingControl:fetchingControlBlock|addrLocal_q[10]        ; ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.505      ;
; 0.185 ; fetchingControl:fetchingControlBlock|addrLocal_q[9]         ; ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.509      ;
; 0.185 ; fetchingControl:fetchingControlBlock|addrLocal_q[11]        ; ramControl:sourceRam0Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a4~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.509      ;
; 0.186 ; sdram_controller:sdramControlBlock|command[4]               ; sdram_controller:sdramControlBlock|command[4]                                                                                   ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|state[3]                 ; sdram_controller:sdramControlBlock|state[3]                                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|state[1]                 ; sdram_controller:sdramControlBlock|state[1]                                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|state[2]                 ; sdram_controller:sdramControlBlock|state[2]                                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|state[0]                 ; sdram_controller:sdramControlBlock|state[0]                                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|state_cnt[1]             ; sdram_controller:sdramControlBlock|state_cnt[1]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|state_cnt[3]             ; sdram_controller:sdramControlBlock|state_cnt[3]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|state_q.idle           ; fetchingControl:fetchingControlBlock|state_q.idle                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[9]         ; fetchingControl:fetchingControlBlock|addrLocal_q[9]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[2]         ; fetchingControl:fetchingControlBlock|addrLocal_q[2]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[7]         ; fetchingControl:fetchingControlBlock|addrLocal_q[7]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[10]        ; fetchingControl:fetchingControlBlock|addrLocal_q[10]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[11]        ; fetchingControl:fetchingControlBlock|addrLocal_q[11]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[13]        ; fetchingControl:fetchingControlBlock|addrLocal_q[13]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[14]        ; fetchingControl:fetchingControlBlock|addrLocal_q[14]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|addrLocal_q[3]       ; writeBackControl:writeBackControlBlock|addrLocal_q[3]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|addrLocal_q[8]       ; writeBackControl:writeBackControlBlock|addrLocal_q[8]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|addrLocal_q[10]      ; writeBackControl:writeBackControlBlock|addrLocal_q[10]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|addrLocal_q[15]      ; writeBackControl:writeBackControlBlock|addrLocal_q[15]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|addrLocal_q[16]      ; writeBackControl:writeBackControlBlock|addrLocal_q[16]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|addrLocal_q[17]      ; writeBackControl:writeBackControlBlock|addrLocal_q[17]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|addrLocal_q[18]      ; writeBackControl:writeBackControlBlock|addrLocal_q[18]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneCam        ; masterControl:masterControlBlock|state_q.waitDoneCam                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneAve        ; masterControl:masterControlBlock|state_q.waitDoneAve                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneFet3       ; masterControl:masterControlBlock|state_q.waitDoneFet3                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|rd_data_r[8]             ; ramControl:sourceRam1Block|ramConv:RAMBLOCK|altsyncram:RAM_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a8~porta_datain_reg0  ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.507      ;
; 0.186 ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; fetchingControl:fetchingControlBlock|state_q.waitSdram1                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|state_q.waitSdram0     ; fetchingControl:fetchingControlBlock|state_q.waitSdram0                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ramControl:sourceRam0Block|state_q.idle                     ; ramControl:sourceRam0Block|state_q.idle                                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneConv1      ; masterControl:masterControlBlock|state_q.waitDoneConv1                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneConv0      ; masterControl:masterControlBlock|state_q.waitDoneConv0                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneFet1       ; masterControl:masterControlBlock|state_q.waitDoneFet1                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|state_q.idle             ; averageControl:averageControlBlock|state_q.idle                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[11]          ; averageControl:averageControlBlock|addrLocal_q[11]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[9]           ; averageControl:averageControlBlock|addrLocal_q[9]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[2]           ; averageControl:averageControlBlock|addrLocal_q[2]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[7]           ; averageControl:averageControlBlock|addrLocal_q[7]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|state_q.waitDone         ; averageControl:averageControlBlock|state_q.waitDone                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|state_q.waitDone        ; convolutionControl:convControlBlock|state_q.waitDone                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|addrLocal_q[0]          ; convolutionControl:convControlBlock|addrLocal_q[0]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|addrLocal_q[1]          ; convolutionControl:convControlBlock|addrLocal_q[1]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|addrLocal_q[2]          ; convolutionControl:convControlBlock|addrLocal_q[2]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|addrLocal_q[3]          ; convolutionControl:convControlBlock|addrLocal_q[3]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|addrLocal_q[4]          ; convolutionControl:convControlBlock|addrLocal_q[4]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|addrLocal_q[5]          ; convolutionControl:convControlBlock|addrLocal_q[5]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|addrLocal_q[6]          ; convolutionControl:convControlBlock|addrLocal_q[6]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|addrLocal_q[7]          ; convolutionControl:convControlBlock|addrLocal_q[7]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|addrLocal_q[8]          ; convolutionControl:convControlBlock|addrLocal_q[8]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|addrLocal_q[9]          ; convolutionControl:convControlBlock|addrLocal_q[9]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|addrLocal_q[10]         ; convolutionControl:convControlBlock|addrLocal_q[10]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; convolutionControl:convControlBlock|addrLocal_q[11]         ; convolutionControl:convControlBlock|addrLocal_q[11]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneFet2       ; masterControl:masterControlBlock|state_q.waitDoneFet2                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[18]        ; fetchingControl:fetchingControlBlock|addrLocal_q[18]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[17]        ; fetchingControl:fetchingControlBlock|addrLocal_q[17]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[16]        ; fetchingControl:fetchingControlBlock|addrLocal_q[16]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[15]        ; fetchingControl:fetchingControlBlock|addrLocal_q[15]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[12]        ; fetchingControl:fetchingControlBlock|addrLocal_q[12]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[8]         ; fetchingControl:fetchingControlBlock|addrLocal_q[8]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[6]         ; fetchingControl:fetchingControlBlock|addrLocal_q[6]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[5]         ; fetchingControl:fetchingControlBlock|addrLocal_q[5]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[4]         ; fetchingControl:fetchingControlBlock|addrLocal_q[4]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[3]         ; fetchingControl:fetchingControlBlock|addrLocal_q[3]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[1]         ; fetchingControl:fetchingControlBlock|addrLocal_q[1]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|addrLocal_q[0]         ; fetchingControl:fetchingControlBlock|addrLocal_q[0]                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; fetchingControl:fetchingControlBlock|state_q.waitSdram2                                                                         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; storeCamControl:controlStoreToSdramBlock|state_q.idle       ; storeCamControl:controlStoreToSdramBlock|state_q.idle                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; storeCamControl:controlStoreToSdramBlock|state_q.wait2                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; storeCamControl:controlStoreToSdramBlock|state_q.wait1      ; storeCamControl:controlStoreToSdramBlock|state_q.wait1                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; storeCamControl:controlStoreToSdramBlock|state_q.wait0                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; storeCamControl:controlStoreToSdramBlock|state_q.start      ; storeCamControl:controlStoreToSdramBlock|state_q.start                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|state_q.waitDone1    ; writeBackControl:writeBackControlBlock|state_q.waitDone1                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|state_q.waitDone0    ; writeBackControl:writeBackControlBlock|state_q.waitDone0                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|state_q.waitDone2    ; writeBackControl:writeBackControlBlock|state_q.waitDone2                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|addrLocal_q[0]       ; writeBackControl:writeBackControlBlock|addrLocal_q[0]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|addrLocal_q[1]       ; writeBackControl:writeBackControlBlock|addrLocal_q[1]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|addrLocal_q[2]       ; writeBackControl:writeBackControlBlock|addrLocal_q[2]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|addrLocal_q[4]       ; writeBackControl:writeBackControlBlock|addrLocal_q[4]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|addrLocal_q[5]       ; writeBackControl:writeBackControlBlock|addrLocal_q[5]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|addrLocal_q[6]       ; writeBackControl:writeBackControlBlock|addrLocal_q[6]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|addrLocal_q[7]       ; writeBackControl:writeBackControlBlock|addrLocal_q[7]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|addrLocal_q[9]       ; writeBackControl:writeBackControlBlock|addrLocal_q[9]                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|addrLocal_q[11]      ; writeBackControl:writeBackControlBlock|addrLocal_q[11]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|addrLocal_q[12]      ; writeBackControl:writeBackControlBlock|addrLocal_q[12]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|addrLocal_q[13]      ; writeBackControl:writeBackControlBlock|addrLocal_q[13]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|addrLocal_q[14]      ; writeBackControl:writeBackControlBlock|addrLocal_q[14]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; writeBackControl:writeBackControlBlock|state_q.idle         ; writeBackControl:writeBackControlBlock|state_q.idle                                                                             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; averageControl:averageControlBlock|addrLocal_q[10]          ; averageControl:averageControlBlock|addrLocal_q[10]                                                                              ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; averageControl:averageControlBlock|addrLocal_q[8]           ; averageControl:averageControlBlock|addrLocal_q[8]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; averageControl:averageControlBlock|addrLocal_q[0]           ; averageControl:averageControlBlock|addrLocal_q[0]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; averageControl:averageControlBlock|addrLocal_q[1]           ; averageControl:averageControlBlock|addrLocal_q[1]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; averageControl:averageControlBlock|addrLocal_q[3]           ; averageControl:averageControlBlock|addrLocal_q[3]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; averageControl:averageControlBlock|addrLocal_q[4]           ; averageControl:averageControlBlock|addrLocal_q[4]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.174 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.503      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.194 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; cameraStartConfig:controlStartConfigCameraBlock|counter[17]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[17]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.205 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_1                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.212 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.214 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.219 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.225 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.235 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.355      ;
; 0.257 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.261 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[6]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.265 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[5]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[4]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[7]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.276 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.286 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.289 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.293 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.295 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.298 ; cameraStartConfig:controlStartConfigCameraBlock|counter[14]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[14]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_1           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; cameraStartConfig:controlStartConfigCameraBlock|counter[16]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[16]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; cameraStartConfig:controlStartConfigCameraBlock|counter[15]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[15]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.631      ;
; 0.302 ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.423      ;
; 0.304 ; cameraStartConfig:controlStartConfigCameraBlock|counter[11]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[11]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; cameraStartConfig:controlStartConfigCameraBlock|counter[12]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[12]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_pclk'                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; cameraRead:cameraReadBlock|byte_state                                                                                             ; cameraRead:cameraReadBlock|byte_state                                                                                             ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.318      ;
; 0.211 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.332      ;
; 0.213 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.334      ;
; 0.253 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.373      ;
; 0.258 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.379      ;
; 0.260 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.039      ; 0.384      ;
; 0.266 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.387      ;
; 0.270 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.393      ;
; 0.276 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.397      ;
; 0.286 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.406      ;
; 0.298 ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.425      ;
; 0.307 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.431      ;
; 0.313 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.435      ;
; 0.317 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.438      ;
; 0.319 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.443      ;
; 0.325 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.446      ;
; 0.337 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.458      ;
; 0.346 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[5]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.466      ;
; 0.347 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.468      ;
; 0.348 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[10]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.038      ; 0.470      ;
; 0.351 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.471      ;
; 0.361 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.481      ;
; 0.366 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.486      ;
; 0.368 ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.489      ;
; 0.372 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[3]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.039      ; 0.495      ;
; 0.372 ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.493      ;
; 0.372 ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.493      ;
; 0.373 ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.494      ;
; 0.373 ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.494      ;
; 0.378 ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.499      ;
; 0.378 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.035      ; 0.497      ;
; 0.380 ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.501      ;
; 0.390 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.510      ;
; 0.397 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.517      ;
; 0.397 ; cameraRead:cameraReadBlock|byte_state                                                                                             ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.518      ;
; 0.405 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; i_pclk       ; i_pclk      ; 0.000        ; 0.039      ; 0.528      ;
; 0.414 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.035      ; 0.533      ;
; 0.419 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.539      ;
; 0.421 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[6]                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.035      ; 0.540      ;
; 0.437 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.038      ; 0.559      ;
; 0.438 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.558      ;
; 0.443 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.564      ;
; 0.447 ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.568      ;
; 0.451 ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                                   ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.574      ;
; 0.457 ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.578      ;
; 0.460 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.583      ;
; 0.464 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.586      ;
; 0.468 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.592      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.314      ;
; 0.201 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.322      ;
; 0.212 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.332      ;
; 0.216 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.336      ;
; 0.218 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.338      ;
; 0.220 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.340      ;
; 0.221 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.342      ;
; 0.224 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.049      ;
; 0.225 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.050      ;
; 0.268 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.390      ;
; 0.272 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.392      ;
; 0.278 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.639      ; 2.106      ;
; 0.278 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.402      ;
; 0.291 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.412      ;
; 0.306 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.639      ; 2.134      ;
; 0.316 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.437      ;
; 0.319 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.441      ;
; 0.323 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.444      ;
; 0.323 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.444      ;
; 0.325 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.639      ; 2.153      ;
; 0.325 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.446      ;
; 0.325 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.445      ;
; 0.327 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.447      ;
; 0.333 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.454      ;
; 0.334 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.456      ;
; 0.337 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.457      ;
; 0.338 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.459      ;
; 0.345 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.465      ;
; 0.348 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.468      ;
; 0.362 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.482      ;
; 0.364 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.485      ;
; 0.367 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.488      ;
; 0.374 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.495      ;
; 0.380 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.639      ; 2.208      ;
; 0.380 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.501      ;
; 0.380 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.501      ;
; 0.383 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.035      ; 0.502      ;
; 0.386 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.211      ;
; 0.386 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.211      ;
; 0.386 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.211      ;
; 0.386 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.211      ;
; 0.386 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.211      ;
; 0.386 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.211      ;
; 0.386 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.211      ;
; 0.399 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.520      ;
; 0.406 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.039      ; 0.529      ;
; 0.409 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.529      ;
; 0.423 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.033      ; 0.540      ;
; 0.423 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.033      ; 0.540      ;
; 0.429 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.550      ;
; 0.429 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.550      ;
; 0.429 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.550      ;
; 0.430 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.033      ; 0.547      ;
; 0.430 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.039      ; 0.553      ;
; 0.431 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.033      ; 0.548      ;
; 0.437 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.639      ; 2.265      ;
; 0.437 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.639      ; 2.265      ;
; 0.437 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.558      ;
; 0.439 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.033      ; 0.556      ;
; 0.439 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.560      ;
; 0.440 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.033      ; 0.557      ;
; 0.440 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.560      ;
; 0.445 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.035      ; 0.564      ;
; 0.448 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.273      ;
; 0.448 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.273      ;
; 0.448 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.273      ;
; 0.448 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.273      ;
; 0.448 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.273      ;
; 0.448 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.273      ;
; 0.448 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.273      ;
; 0.448 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.636      ; 2.273      ;
; 0.454 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.038      ; 0.576      ;
; 0.463 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.635      ; 2.287      ;
; 0.465 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.586      ;
; 0.468 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.038      ; 0.590      ;
; 0.468 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.590      ;
; 0.482 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.039      ; 0.605      ;
; 0.483 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                               ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.035      ; 0.602      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.821 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.120      ;
; 7.821 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.120      ;
; 7.821 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.120      ;
; 7.821 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.120      ;
; 7.821 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.120      ;
; 7.821 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.120      ;
; 7.821 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.120      ;
; 7.821 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.120      ;
; 7.821 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.120      ;
; 7.821 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.120      ;
; 7.821 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.120      ;
; 7.924 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.016      ;
; 7.924 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.016      ;
; 7.924 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.016      ;
; 7.924 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.016      ;
; 7.924 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.016      ;
; 7.924 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.016      ;
; 7.924 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.016      ;
; 7.924 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.016      ;
; 7.924 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.016      ;
; 7.924 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.016      ;
; 7.924 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 2.016      ;
; 8.167 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.772      ;
; 8.167 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.772      ;
; 8.167 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.772      ;
; 8.167 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.772      ;
; 8.167 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.772      ;
; 8.167 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.772      ;
; 8.167 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.772      ;
; 8.167 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.772      ;
; 8.167 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.772      ;
; 8.167 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.772      ;
; 8.167 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.772      ;
; 8.316 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.623      ;
; 8.316 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.623      ;
; 8.316 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.623      ;
; 8.316 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.623      ;
; 8.316 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.623      ;
; 8.316 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.623      ;
; 8.316 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.623      ;
; 8.316 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.623      ;
; 8.316 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.623      ;
; 8.316 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.623      ;
; 8.316 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 1.623      ;
; 8.338 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.593      ;
; 8.338 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.593      ;
; 8.338 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.593      ;
; 8.338 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.593      ;
; 8.338 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.593      ;
; 8.338 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.593      ;
; 8.338 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.593      ;
; 8.338 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.593      ;
; 8.338 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.593      ;
; 8.338 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.593      ;
; 8.338 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 1.593      ;
; 8.510 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.422      ;
; 8.510 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.422      ;
; 8.510 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.422      ;
; 8.510 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.422      ;
; 8.510 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.422      ;
; 8.510 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.422      ;
; 8.510 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.422      ;
; 8.510 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.422      ;
; 8.510 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.422      ;
; 8.510 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.422      ;
; 8.510 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 1.422      ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.112 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.234      ;
; 1.259 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.381      ;
; 1.259 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.381      ;
; 1.259 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.381      ;
; 1.259 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.381      ;
; 1.259 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.381      ;
; 1.259 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.381      ;
; 1.259 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.381      ;
; 1.259 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.381      ;
; 1.259 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.381      ;
; 1.259 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.381      ;
; 1.259 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock2|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.381      ;
; 1.282 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.412      ;
; 1.282 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.412      ;
; 1.282 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.412      ;
; 1.282 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.412      ;
; 1.282 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.412      ;
; 1.282 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.412      ;
; 1.282 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.412      ;
; 1.282 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.412      ;
; 1.282 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.412      ;
; 1.282 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.412      ;
; 1.282 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.412      ;
; 1.414 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.544      ;
; 1.414 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.544      ;
; 1.414 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.544      ;
; 1.414 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.544      ;
; 1.414 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.544      ;
; 1.414 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.544      ;
; 1.414 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.544      ;
; 1.414 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.544      ;
; 1.414 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.544      ;
; 1.414 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.544      ;
; 1.414 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock1|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.544      ;
; 1.633 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[21] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.744      ;
; 1.633 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[20] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.744      ;
; 1.633 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[19] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.744      ;
; 1.633 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[18] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.744      ;
; 1.633 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[17] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.744      ;
; 1.633 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[16] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.744      ;
; 1.633 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[15] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.744      ;
; 1.633 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[14] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.744      ;
; 1.633 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[13] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.744      ;
; 1.633 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[12] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.744      ;
; 1.633 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[11] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.744      ;
; 1.727 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[10] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.839      ;
; 1.727 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[9]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.839      ;
; 1.727 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[8]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.839      ;
; 1.727 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[7]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.839      ;
; 1.727 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[6]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.839      ;
; 1.727 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[5]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.839      ;
; 1.727 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[4]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.839      ;
; 1.727 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[3]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.839      ;
; 1.727 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[2]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.839      ;
; 1.727 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[1]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.839      ;
; 1.727 ; averageControl:averageControlBlock|state_q.reset ; average:AverageBlock0|data[0]  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 1.839      ;
+-------+--------------------------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+-------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                       ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                            ; -7.374   ; 0.147 ; 6.422    ; 1.112   ; -3.000              ;
;  PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 33.342   ; 0.174 ; N/A      ; N/A     ; 20.571              ;
;  PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -7.374   ; 0.147 ; 6.422    ; 1.112   ; 4.731               ;
;  i_clk50                                                    ; N/A      ; N/A   ; N/A      ; N/A     ; 9.584               ;
;  i_pclk                                                     ; -3.084   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -4.157   ; 0.186 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                             ; -417.102 ; 0.0   ; 0.0      ; 0.0     ; -159.569            ;
;  PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -203.896 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  i_clk50                                                    ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  i_pclk                                                     ; -109.076 ; 0.000 ; N/A      ; N/A     ; -91.569             ;
;  storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -104.130 ; 0.000 ; N/A      ; N/A     ; -68.000             ;
+-------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_clkCam       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_camRes       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_camPowerDown ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_camSioc      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_camSiod      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_maskLow  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_maskHigh ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_data[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_reset                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_clk50                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_pclk                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_href                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_vsync                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_clkCam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_camRes       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_camPowerDown ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_camSioc      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; o_camSiod      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_maskLow  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_maskHigh ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_clkCam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_camRes       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_camPowerDown ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_camSioc      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; o_camSiod      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_maskLow  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_maskHigh ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_clkCam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_camRes       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_camPowerDown ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_camSioc      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_camSiod      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_maskLow  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_maskHigh ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+----------+----------+----------+
; i_pclk                                                     ; i_pclk                                                     ; 1518      ; 0        ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; i_pclk                                                     ; 2         ; 0        ; 0        ; 0        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; i_pclk                                                     ; 11        ; 0        ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 6839      ; 0        ; 0        ; 0        ;
; i_pclk                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 6         ; 0        ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 466331379 ; 0        ; 0        ; 0        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 441       ; 1        ; 0        ; 0        ;
; i_pclk                                                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 11        ; 0        ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 52        ; 0        ; 0        ; 0        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 840       ; 26       ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                       ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+----------+----------+----------+
; i_pclk                                                     ; i_pclk                                                     ; 1518      ; 0        ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; i_pclk                                                     ; 2         ; 0        ; 0        ; 0        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; i_pclk                                                     ; 11        ; 0        ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 6839      ; 0        ; 0        ; 0        ;
; i_pclk                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 6         ; 0        ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 466331379 ; 0        ; 0        ; 0        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 441       ; 1        ; 0        ; 0        ;
; i_pclk                                                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 11        ; 0        ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 52        ; 0        ; 0        ; 0        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 840       ; 26       ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 66       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 66       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 874   ; 874  ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 176   ; 176  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                              ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+
; Target                                                     ; Clock                                                      ; Type      ; Status      ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; Generated ; Constrained ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; Generated ; Constrained ;
; i_clk50                                                    ; i_clk50                                                    ; Base      ; Constrained ;
; i_pclk                                                     ; i_pclk                                                     ; Base      ; Constrained ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; Base      ; Constrained ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_href     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_vsync    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_camRes       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_camSioc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_camSiod      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_clkCam       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_maskHigh ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_maskLow  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_href     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_vsync    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_camRes       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_camSioc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_camSiod      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_clkCam       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_maskHigh ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_maskLow  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 13 08:36:38 2025
Info: Command: quartus_sta mobileNet -c mobileNet
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_6ul1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mobileNet.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_clk50 i_clk50
    Info (332110): create_generated_clock -source {PllBlock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {PllBlock|altpll_component|auto_generated|pll1|clk[0]} {PllBlock|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PllBlock|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {PllBlock|altpll_component|auto_generated|pll1|clk[1]} {PllBlock|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0
    Info (332105): create_clock -period 1.000 -name i_pclk i_pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.374            -203.896 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -4.157            -104.130 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):    -3.084            -109.076 i_pclk 
    Info (332119):    33.342               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.347               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):     0.358               0.000 i_pclk 
Info (332146): Worst-case recovery slack is 6.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.422               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.008               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.000 i_pclk 
    Info (332119):    -1.000             -68.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):     4.731               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.834               0.000 i_clk50 
    Info (332119):    20.571               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.474
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.474            -109.824 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.658             -88.295 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):    -2.722             -92.377 i_pclk 
    Info (332119):    34.158               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.233               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.311               0.000 i_pclk 
    Info (332119):     0.312               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
Info (332146): Worst-case recovery slack is 6.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.785               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.837
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.837               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.000 i_pclk 
    Info (332119):    -1.000             -68.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):     4.739               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.817               0.000 i_clk50 
    Info (332119):    20.578               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.969
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.969             -10.234 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.975             -39.698 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):    -1.431             -36.586 i_pclk 
    Info (332119):    37.113               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.174               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 i_pclk 
    Info (332119):     0.186               0.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
Info (332146): Worst-case recovery slack is 7.821
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.821               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.112               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -91.569 i_pclk 
    Info (332119):    -1.000             -68.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):     4.746               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.584               0.000 i_clk50 
    Info (332119):    20.584               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4808 megabytes
    Info: Processing ended: Tue May 13 08:36:48 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


