Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Fri Oct  7 15:53:53 2022
| Host             : DESKTOP-HITIO21 running 64-bit major release  (build 9200)
| Command          : report_power -file ecc_top_power_routed.rpt -pb ecc_top_power_summary_routed.pb -rpx ecc_top_power_routed.rpx
| Design           : ecc_top
| Device           : xc7a200tsbv484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 134.678 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 133.001                           |
| Device Static (W)        | 1.677                             |
| Effective TJA (C/W)      | 2.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    67.317 |    19316 |       --- |             --- |
|   LUT as Logic          |    64.252 |     9173 |    133800 |            6.86 |
|   CARRY4                |     1.775 |      473 |     33450 |            1.41 |
|   Register              |     1.279 |     6392 |    269200 |            2.37 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   LUT as Shift Register |     0.004 |        5 |     46200 |            0.01 |
|   Others                |     0.000 |      584 |       --- |             --- |
| Signals                 |    65.500 |    13550 |       --- |             --- |
| Block RAM               |     0.126 |        4 |       365 |            1.10 |
| I/O                     |     0.059 |       11 |       285 |            3.86 |
| Static Power            |     1.677 |          |           |                 |
| Total                   |   134.678 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   134.177 |     132.966 |      1.211 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.208 |       0.003 |      0.206 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.020 |       0.015 |      0.005 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.055 |       0.005 |      0.050 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| ecc_top              |   133.001 |
|   iecc_core          |   123.742 |
|     ialuwrap         |   113.887 |
|       icswap         |     4.178 |
|       imodfa         |    27.610 |
|       imontinv       |    57.866 |
|       imontprowrap   |    24.168 |
|     iauc_wrap        |     9.724 |
|       ialram113x     |     0.210 |
|       iau_dat2       |     0.036 |
|       iau_start      |     0.003 |
|       iauc_decoder   |     0.028 |
|       iauc_mmul      |     8.651 |
|       iauc_rand_wrap |     0.789 |
|       immul_start    |     0.002 |
|     imainctrl        |     0.126 |
|   iffxkclkx1         |     0.003 |
|     i_bit[0].flxodat |     0.003 |
|   iffxkclkx2         |     0.027 |
|     i_bit[0].flxodat |     0.007 |
|     i_bit[1].flxodat |     0.007 |
|     i_bit[2].flxodat |     0.012 |
|   iffxkclkx6         |     0.005 |
|     i_bit[0].flxodat |     0.005 |
|   irtldbgsipo1       |     0.008 |
|     xflidat_l        |     0.003 |
|     xflodat          |     0.003 |
|   irtldbgsipo2       |     0.010 |
|     xflidat_l        |     0.002 |
|     xflodat          |     0.002 |
+----------------------+-----------+


