<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
The file contains the information about all compile points from mapper to be displayed as part of the summary report.
*******************************************************************************************-->
<report_table display_priority="4" name="Compile Points Summary">
<row>
<data>Name</data>
<data>Status</data>
<data>Reason</data>
<data>Real Time</data>
<data>CPU Time</data>
</row>
<row>
<data>
<value>MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1</value>
<report_link name="Report">
<data>C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_1.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:24s</data>
<data>0h:00m:21s</data>
</row>
<row>
<data>
<value>BaseDesign</value>
<report_link name="Report">
<data>C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\BaseDesign\BaseDesign.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:07s</data>
<data>0h:00m:07s</data>
</row>
<row>
<data>
<value>MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV</value>
<report_link name="Report">
<data>C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:46s</data>
<data>0h:00m:42s</data>
</row>
<row>
<data>
<value>MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc</value>
<report_link name="Report">
<data>C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:53s</data>
<data>0h:00m:48s</data>
</row>
<row>
<data>
<value>MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0</value>
<report_link name="Report">
<data>C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RVc_0.srr</data>
</report_link>
</data>
<data>Mapped</data>
<data>No database</data>
<data>0h:00m:59s</data>
<data>0h:00m:53s</data>
</row>
</report_table>
