[
	{
		"original_line": "    parameter real      l_D = 1u                   from (0:inf); ", 
		"bug_line": "    parameter real      l_D = 1u                   from (0:inf) ",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "    dGNR #(.dl(dl), .w(w), .N_L(N_L), .dope(dope), .l_D(l_D)) dGNR_5 (n4, n); ", 
		"bug_line": "    dGNR #(.dl(dl), .w(w), .N_L(N_L), .dope(dope) .l_D(l_D)) dGNR_5 (n4, n); ",
		"error_description": "Missing comma between parameter assignments in module instantiation. The comma after '.dope(dope)' is required to separate parameters."
	},
	{
		"original_line": "real E_F, z, func, GNR_R;", 
		"bug_line": "real E_F z, func, GNR_R;",
		"error_description": "Missing comma between variable declarations 'E_F' and 'z', causing a syntax error where the compiler expects either a comma or semicolon after 'E_F'."
	},
	{
		"original_line": "    parameter real     dope  = 0                   from [0:inf);", 
		"bug_line": "    parameter real     dope  = 0                   form [0:inf);",
		"error_description": "Misspelled 'from' keyword as 'form' in parameter declaration"
	},
	{
		"original_line": "        GNR_L = dl* (h/4/q/q/v_f)/N_L/N_ch;", 
		"bug_line": "        GNR_L = dl* (h/4/q/q/v_f/N_L/N_ch;",
		"error_description": "Missing closing parenthesis for the term starting with (h/4/q/q/v_f, causing unbalanced parentheses"
	},
	{
		"original_line": "    dGNR5 #(.dl(dl), .w(w), .N_L(N_L), .dope(dope), .l_D(l_D)) dGNR5_1 (p, n1); ", 
		"bug_line": "    dGNR5 #(.dl(dl), .w(w), .N_L(N_L), .dope(dope) .l_D(l_D)) dGNR5_1 (p, n1); ",
		"error_description": "Missing comma between parameter assignments in the parameter list"
	},
	{
		"original_line": "real E_F, z, func, GNR_R; ", 
		"bug_line": "real E_F, z, func, GNR_R,",
		"error_description": "Trailing comma after last variable declaration is invalid syntax in VerilogA."
	},
	{
		"original_line": "parameter real      dope = 0                   from [0:inf);", 
		"bug_line": "parameter real      dope = 0                   from [0:inf;",
		"error_description": "Missing closing parenthesis for the interval range and incorrect semicolon usage. The interval should end with ')', not a semicolon, and requires proper closing."
	},
	{
		"original_line": "Agreed to by", 
		"bug_line": "Agreed to by Prof. Kaustav Banerjee",
		"error_description": "Missing semicolon at the end of the comment line where it was previously present in the copyright header, breaking the comment structure."
	},
	{
		"original_line": "    inout p, n; ", 
		"bug_line": "    inout p n; ",
		"error_description": "Missing comma between port identifiers in the port declaration. VerilogA requires commas to separate multiple port identifiers in direction statements."
	},
	{
		"original_line": "    dGNR5 #(.dl(dl), .w(w), .N_L(N_L), .dope(dope), .l_D(l_D)) dGNR5_3 (n2, n3); ", 
		"bug_line": "    dGNR5 #(.dl(dl), .w(w), .N_L(N_L), .dope(dope), .l_D(l_D)) dGNR5_3 (n2 n3); ",
		"error_description": "Missing comma between port connections 'n2' and 'n3', causing invalid port list syntax in module instantiation."
	},
	{
		"original_line": "branch (p,m) resistor;", 
		"bug_line": "branch (p m) resistor;",
		"error_description": "Missing comma between nodes in branch statement. VerilogA requires commas to separate hierarchical nodes in branch declarations."
	},
	{
		"original_line": "        if (l_D >= w) begin", 
		"bug_line": "        if (l_D => w) begin",
		"error_description": "Invalid comparison operator '=>' used instead of '>='. The correct operator for 'greater than or equal' is '>=' in VerilogA."
	},
	{
		"original_line": "    dGNR5 #(.dl(dl), .w(w), .N_L(N_L), .dope(dope), .l_D(l_D)) dGNR5_2 (n1, n2); ", 
		"bug_line": "    dGNR5 #(.dl(dl), .w(w), .N_L(N_L), .dope(dope), .l_D(l_D) dGNR5_2 (n1, n2); ",
		"error_description": "Missing closing parenthesis for the parameter assignment list. The ') ' after '.l_D(l_D)' is required to terminate the module parameter list before the instance name 'dGNR5_2'."
	},
	{
		"original_line": "electrical p, n, gnd, m;", 
		"bug_line": "electrical p n, gnd, m;",
		"error_description": "Missing comma between node identifiers 'p' and 'n' in the electrical branch declaration. VerilogA requires commas to separate multiple node identifiers in branch declarations."
	},
	{
		"original_line": "    inout p, n;", 
		"bug_line": "    inout p n;",
		"error_description": "Missing comma between port identifiers 'p' and 'n', violating VerilogA's port declaration syntax which requires commas to separate multiple identifiers."
	},
	{
		"original_line": "    real E_F, z, func, GNR_R; ", 
		"bug_line": "    real E_F, z, func GNR_R; ",
		"error_description": "Missing comma between variable declarations causes syntax error. The compiler will interpret 'func GNR_R' as an invalid single identifier instead of separate variables."
	},
	{
		"original_line": "parameter real        dl = 10n                 from (0:inf);", 
		"bug_line": "parameter real        dl = 10n                 from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration statement. VerilogA requires semicolons to terminate parameter declarations."
	},
	{
		"original_line": "    dGNR5 #(.dl(dl), .w(w), .N_L(N_L), .dope(dope), .l_D(l_D)) dGNR5_4 (n3, n4);", 
		"bug_line": "    dGNR5 #(.dl(dl) .w(w), .N_L(N_L), .dope(dope), .l_D(l_D)) dGNR5_4 (n3, n4);",
		"error_description": "Missing comma between parameter assignments causes invalid syntax in parameter override list. The comma separator between .dl(dl) and .w(w) was removed."
	},
	{
		"original_line": "    branch (p,n) r; ", 
		"bug_line": "    branch (p,n) r ",
		"error_description": "Missing semicolon at end of statement causes unterminated declaration error"
	}
]