

================================================================
== Vivado HLS Report for 'reverseEndian64'
================================================================
* Date:           Thu May 31 23:07:49 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        reverseEndian64
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.00|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      72|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     189|
|Register             |        -|      -|      320|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      320|     261|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |stream_in_V_data_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_tkeep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_tkeep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_tkeep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_tkeep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_last_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_tkeep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_data_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_tkeep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|  72|          24|          18|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  27|          5|    1|          5|
    |stream_in_TDATA_blk_n            |   9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out    |   9|          2|   64|        128|
    |stream_in_V_data_V_0_state       |  15|          3|    2|          6|
    |stream_in_V_last_V_0_data_out    |   9|          2|    1|          2|
    |stream_in_V_last_V_0_state       |  15|          3|    2|          6|
    |stream_in_V_tkeep_V_0_data_out   |   9|          2|    8|         16|
    |stream_in_V_tkeep_V_0_state      |  15|          3|    2|          6|
    |stream_out_TDATA_blk_n           |   9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out   |   9|          2|   64|        128|
    |stream_out_V_data_V_1_state      |  15|          3|    2|          6|
    |stream_out_V_last_V_1_data_out   |   9|          2|    1|          2|
    |stream_out_V_last_V_1_state      |  15|          3|    2|          6|
    |stream_out_V_tkeep_V_1_data_out  |   9|          2|    8|         16|
    |stream_out_V_tkeep_V_1_state     |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 189|         39|  161|        337|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |stream_in_V_data_V_0_payload_A    |  64|   0|   64|          0|
    |stream_in_V_data_V_0_payload_B    |  64|   0|   64|          0|
    |stream_in_V_data_V_0_sel_rd       |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr       |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state        |   2|   0|    2|          0|
    |stream_in_V_last_V_0_payload_A    |   1|   0|    1|          0|
    |stream_in_V_last_V_0_payload_B    |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_rd       |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_wr       |   1|   0|    1|          0|
    |stream_in_V_last_V_0_state        |   2|   0|    2|          0|
    |stream_in_V_tkeep_V_0_payload_A   |   8|   0|    8|          0|
    |stream_in_V_tkeep_V_0_payload_B   |   8|   0|    8|          0|
    |stream_in_V_tkeep_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_tkeep_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_tkeep_V_0_state       |   2|   0|    2|          0|
    |stream_out_V_data_V_1_payload_A   |  64|   0|   64|          0|
    |stream_out_V_data_V_1_payload_B   |  64|   0|   64|          0|
    |stream_out_V_data_V_1_sel_rd      |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr      |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state       |   2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A   |   1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B   |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd      |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr      |   1|   0|    1|          0|
    |stream_out_V_last_V_1_state       |   2|   0|    2|          0|
    |stream_out_V_tkeep_V_1_payload_A  |   8|   0|    8|          0|
    |stream_out_V_tkeep_V_1_payload_B  |   8|   0|    8|          0|
    |stream_out_V_tkeep_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_tkeep_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_tkeep_V_1_state      |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 320|   0|  320|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+-------------------+-----+-----+--------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |    reverseEndian64   | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none |    reverseEndian64   | return value |
|stream_in_TDATA    |  in |   64|     axis     |  stream_in_V_data_V  |    pointer   |
|stream_in_TVALID   |  in |    1|     axis     |  stream_in_V_tkeep_V |    pointer   |
|stream_in_TREADY   | out |    1|     axis     |  stream_in_V_tkeep_V |    pointer   |
|stream_in_TKEEP    |  in |    8|     axis     |  stream_in_V_tkeep_V |    pointer   |
|stream_in_TLAST    |  in |    1|     axis     |  stream_in_V_last_V  |    pointer   |
|stream_out_TDATA   | out |   64|     axis     |  stream_out_V_data_V |    pointer   |
|stream_out_TVALID  | out |    1|     axis     | stream_out_V_tkeep_V |    pointer   |
|stream_out_TREADY  |  in |    1|     axis     | stream_out_V_tkeep_V |    pointer   |
|stream_out_TKEEP   | out |    8|     axis     | stream_out_V_tkeep_V |    pointer   |
|stream_out_TLAST   | out |    1|     axis     |  stream_out_V_last_V |    pointer   |
+-------------------+-----+-----+--------------+----------------------+--------------+

