INFO: [HLS 200-0] Workspace F:/0yan/fpga/HLS/edge_prj/solution2 opened at Thu Dec 26 09:44:01 +0800 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command     config_clock returned 0; 0 sec.
Execute     config_clock -quiet -name default -uncertainty 0.125 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.125ns.
Command     config_clock returned 0; 0 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib E:/vivado174/Vivado/2017.4/common/technology/xilinx/zynquplus/zynquplus 
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/plb46.lib 
Command           ap_source returned 0; 0 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/fsl.lib 
Command           ap_source returned 0; 0 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/axi4.lib 
Command           ap_source returned 0; 0 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/maxi.lib 
Command           ap_source returned 0; 0 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.002 sec.
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/dsp48.lib 
Command         ap_source returned 0; 0 sec.
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source returned 0; 0.001 sec.
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/xfft.lib 
Command         ap_source returned 0; 0 sec.
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/xfir.lib 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.005 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx_old.lib 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx_vivado.lib 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0.001 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.001 sec.
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.004 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed medium 
Command       config_chip_info returned 0; 0 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0.001 sec.
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.004 sec.
Command     import_lib returned 0; 0.02 sec.
Execute     source E:/vivado174/Vivado/2017.4/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command           ap_source returned 0; 0.001 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command           ap_source returned 0; 0.001 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command           ap_source returned 0; 0.002 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source returned 0; 0.003 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command             ap_source returned 0; 0.008 sec.
Command           ap_source returned 0; 0.011 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source returned 0; 0.011 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source returned 0; 0.007 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source returned 0; 0.003 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command           ap_source returned 0; 0 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command           ap_source returned 0; 0.1 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.139 sec.
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.142 sec.
Command     ap_source returned 0; 0.142 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib E:/vivado174/Vivado/2017.4/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx_hp.lib 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.005 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command           ap_source returned 0; 0.026 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source returned 0; 0.001 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.001 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.03 sec.
Command       ap_source returned 0; 0.03 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Command       ap_source returned 0; 0.002 sec.
Command     import_lib returned 0; 0.048 sec.
Execute     source E:/vivado174/Vivado/2017.4/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       ap_source returned 0; 0.002 sec.
Command     ap_source returned 0; 0.003 sec.
Execute     set_part xczu7ev-ffvc1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-i 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart returned 1; 0.198 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Command         config_chip_info returned 0; 0 sec.
Execute         config_chip_info -quiet -speed medium 
Command         config_chip_info returned 0; 0 sec.
Command       add_library returned 0; 0.203 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Command       add_library returned 0; 0.002 sec.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-i'
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     set_part returned 0; 0.272 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Execute     config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Command     config_chip_info returned 0; 0 sec.
Execute     config_chip_info -quiet -speed medium 
Command     config_chip_info returned 0; 0 sec.
Command   open_solution returned 0; 0.532 sec.
Execute   set_part xczu7ev-ffvc1156-2-i 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-i 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       license_isbetapart xczu7ev 
Command       license_isbetapart returned 1; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed medium 
Command       config_chip_info returned 0; 0 sec.
Command     add_library returned 0; 0.003 sec.
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     add_library returned 0; 0.002 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Command   set_part returned 0; 0.04 sec.
Execute   create_clock -period 10 -name default 
Command   create_clock returned 0; 0.001 sec.
Execute   set_clock_uncertainty 0.125 
Command   set_clock_uncertainty returned 0; 0.002 sec.
Execute   source ./edge_prj/solution2/directives.tcl 
Execute     set_directive_pipeline edge_det/edge_det_label1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Command     set_directive_pipeline returned 0; 0.003 sec.
Execute     set_directive_pipeline edge_det/edge_det_label2 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Command     set_directive_pipeline returned 0; 0.032 sec.
Execute     set_directive_pipeline edge_det/edge_det_label3 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Command     set_directive_pipeline returned 0; 0.031 sec.
Execute     set_directive_pipeline edge_det/edge_det_label4 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Command     set_directive_pipeline returned 0; 0.027 sec.
Execute     set_directive_pipeline convolution/convolution_label5 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Command     set_directive_pipeline returned 0; 0.023 sec.
Execute     set_directive_pipeline convolution/convolution_label6 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Command     set_directive_pipeline returned 0; 0.019 sec.
Command   ap_source returned 0; 0.135 sec.
Execute   csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -VP9_rom_infer_simplify=0 -ng=0 -g=0 -opt_fp=0 -enable_clang39=0 
INFO: [HLS 200-10] Analyzing design file 'edge_prj/main.c' ...
INFO: [HLS 200-0] Compiling one TU...
Execute       is_m_axi_addr64 
Command       is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling edge_prj/main.c as C
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       is_encrypted edge_prj/main.c 
Command       is_encrypted returned 0; 0.001 sec.
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/vivado174/Vivado/2017.4/msys" -hls  -fno-exceptions  -D__llvm__  -E "edge_prj/main.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/vivado174/Vivado/2017.4/common/technology/autopilot" -I "E:/vivado174/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  -o "F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pp.0.c" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain E:/vivado174/Vivado/2017.4/msys -hls -fno-exceptions -D__llvm__ -E edge_prj/main.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/vivado174/Vivado/2017.4/common/technology/autopilot -I E:/vivado174/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pp.0.c
Command       clang returned 0; 0.791 sec.
INFO: [HLS 200-0] Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/vivado174/Vivado/2017.4/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/vivado174/Vivado/2017.4/common/technology/autopilot" -I "E:/vivado174/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  "F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pp.0.c"  -o "F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/useless.bc"  
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain E:/vivado174/Vivado/2017.4/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/vivado174/Vivado/2017.4/common/technology/autopilot -I E:/vivado174/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pp.0.c -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/useless.bc
Command       clang returned 0; 0.689 sec.
INFO: [HLS 200-0] GCC PP time: 1 seconds per iteration
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Command       list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pp.0.c F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pp.0.c.ap-line.c F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pp.0.c.ap-line.c.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
Execute       cdt  "F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pp.0.c.ap-line.c"  -m "edge_det" -o "F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pp.0.c.ap-cdt.c" -c --pp --directive F:/0yan/fpga/HLS/edge_prj/solution2/solution2.directive --source F:/0yan/fpga/HLS/edge_prj/main.c --error F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Double_Pump_Mac16 DSP_Double_Pump_Mac8 DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ca --gf --pd --p2d F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db --sd --scff F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/.systemc_flag --ad 
Command       cdt returned 0; 1.09 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pp.0.c.ap-cdt.c F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pragma.0.c F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pragma.0.c.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/vivado174/Vivado/2017.4/msys" -hls  -fno-exceptions  -D__llvm__  -E "F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/vivado174/Vivado/2017.4/common/technology/autopilot" -I "E:/vivado174/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  -o "F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pragma.2.c" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain E:/vivado174/Vivado/2017.4/msys -hls -fno-exceptions -D__llvm__ -E F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pragma.1.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/vivado174/Vivado/2017.4/common/technology/autopilot -I E:/vivado174/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pragma.2.c
Command       clang returned 0; 0.688 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Processing labels
Execute       clang  -fno-limit-debug-info -gcc-toolchain E:/vivado174/Vivado/2017.4/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/vivado174/Vivado/2017.4/common/technology/autopilot" -I "E:/vivado174/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain E:/vivado174/Vivado/2017.4/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/vivado174/Vivado/2017.4/common/technology/autopilot -I E:/vivado174/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.g.bc
Command       clang returned 0; 0.714 sec.
INFO: [HLS 200-10] Validating synthesis directives ...
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.887 ; gain = 45.680
INFO: [HLS 200-0] Linking Release ...
Execute       llvm-ld F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.bc -hls-opt -except-internalize edge_det -LE:/vivado174/Vivado/2017.4/win64/lib -lm_basic -lhlsmc++ -lhlsm -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o 
Command       llvm-ld returned 0; 2.063 sec.
Execute       disassemble F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o 
Execute         is_encrypted F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.bc 
Command         is_encrypted returned 0; 0 sec.
Command       disassemble returned 0; 0.952 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-0] Linking Debug ...
Execute       llvm-ld F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/main.g.bc -hls-opt -except-internalize edge_det -LE:/vivado174/Vivado/2017.4/win64/lib -lm_basic -lhlsmc++ -lhlsm -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.g 
Command       llvm-ld returned 0; 1.198 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.887 ; gain = 45.680
Execute       ::config_rtl 
Command       config_rtl returned 0; 0.001 sec.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 -enable_clang39=0 -VP9_rom_infer_simplify=0 
Execute         cleanup_all_models 
Command         cleanup_all_models returned 0; 0 sec.
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.pp.bc -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.pp.0.bc -f 
Command         transform returned 0; 0.004 sec.
Execute         llvm-ld F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.pp.0.bc -disable-opt -LE:/vivado174/Vivado/2017.4/win64/lib -lfloatconversion -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.g.0 
Command         llvm-ld returned 0; 0.639 sec.
INFO: [HLS 200-0] Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top edge_det -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.g.0.bc -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform returned 0; 23.052 sec.
Execute         disassemble F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.g.1 F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.g.1 
Execute           is_encrypted F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.g.1.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.821 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 105.770 ; gain = 49.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-0] Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.g.1.bc -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform returned 0; 0.031 sec.
INFO: [HLS 200-0] Checking Synthesizability 2/2..
Execute         transform -syn-check F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.g.2.prechk.bc -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform returned 0; 0.003 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 105.996 ; gain = 49.789
INFO: [HLS 200-0] Compiler optimizing ...
INFO: [HLS 200-0] Share syncheck's 1.bc for syn flow: copy F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.g.1.bc to F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.1.bc
INFO: [HLS 200-0] Presyn 1...
Execute         transform -hls -tmp F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.1.bc -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'edge_det_label1' (edge_prj/main.c:39) in function 'edge_det' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'edge_det_label2' (edge_prj/main.c:40) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'edge_det_label3' (edge_prj/main.c:52) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'edge_det_label4' (edge_prj/main.c:54) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convolution' (edge_prj/main.c:66).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convolution_label5' (edge_prj/main.c:76) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convolution_label6' (edge_prj/main.c:77) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'edge_det_label2' (edge_prj/main.c:40) in function 'edge_det' completely.
INFO: [XFORM 203-501] Unrolling loop 'edge_det_label3' (edge_prj/main.c:52) in function 'edge_det' completely.
INFO: [XFORM 203-501] Unrolling loop 'edge_det_label4' (edge_prj/main.c:54) in function 'edge_det' completely.
INFO: [XFORM 203-501] Unrolling loop 'convolution_label5' (edge_prj/main.c:76) in function 'convolution' completely.
INFO: [XFORM 203-501] Unrolling loop 'convolution_label6' (edge_prj/main.c:77) in function 'convolution' completely.
INFO: [XFORM 203-102] Partitioning array 'block' (edge_prj/main.c:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'sob_y' automatically.
INFO: [XFORM 203-102] Partitioning array 'sob_x' automatically.
Command         transform returned 0; 2.998 sec.
INFO: [HLS 200-0] Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.1.tmp.bc -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'convolution' (edge_prj/main.c:77:5)...4 expression(s) balanced.
Command         transform returned 0; 0.477 sec.
Execute         disassemble F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.2 F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.2 
Execute           is_encrypted F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.2.bc 
Command           is_encrypted returned 0; 0.001 sec.
Command         disassemble returned 0; 0.446 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 138.391 ; gain = 82.184
INFO: [HLS 200-0] Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -directive-preproc -interface-gen -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -check-stream -norm-name -legalize -validate-dataflow -cdfg-build F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.2.bc -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform returned 0; 2.409 sec.
Execute         disassemble F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.3 F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.3 
Execute           is_encrypted F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.o.3.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.445 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 156.551 ; gain = 100.344
INFO: [HLS 200-0] Finish building internal data model.
Command       opt_and_import_c returned 0; 31.473 sec.
Command     elaborate returned 0; 40.528 sec.
Execute     autosyn 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-0] Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'edge_det' ...
Execute       ap_set_top_model edge_det 
Command       ap_set_top_model returned 0; 0.001 sec.
Execute       get_model_list edge_det -filter all-wo-channel -topdown 
Command       get_model_list returned 0; 0 sec.
Execute       preproc_iomode -model edge_det 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model convolution 
Command       preproc_iomode returned 0; 0 sec.
Execute       get_model_list edge_det -filter all-wo-channel 
Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Model list for configure: convolution edge_det
INFO: [HLS 200-0] Configuring Module : convolution ...
Execute       set_default_model convolution 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit convolution 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : edge_det ...
Execute       set_default_model edge_det 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit edge_det 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Model list for preprocess: convolution edge_det
INFO: [HLS 200-0] Preprocessing Module: convolution ...
Execute       set_default_model convolution 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model convolution 
Command       cdfg_preprocess returned 0; 0.001 sec.
Execute       rtl_gen_preprocess convolution 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: edge_det ...
Execute       set_default_model edge_det 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model edge_det 
Command       cdfg_preprocess returned 0; 0.461 sec.
Execute       rtl_gen_preprocess edge_det 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Model list for synthesis: convolution edge_det
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model convolution 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convolution'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.057 sec.
INFO: [HLS 200-111]  Elapsed time: 42.452 seconds; current allocated memory: 112.002 MB.
Execute       report -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.004 sec.
Execute       db_write -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution.sched.adb -f 
Command       db_write returned 0; 0.006 sec.
INFO: [HLS 200-0] Finish scheduling convolution.
Execute       set_default_model convolution 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model convolution 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=convolution
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.008 sec.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 112.074 MB.
Execute       report -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.008 sec.
Execute       db_write -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution.bind.adb -f 
Command       db_write returned 0; 0.006 sec.
INFO: [HLS 200-0] Finish binding convolution.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_det'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edge_det 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model edge_det 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'edge_det_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('block[1]', edge_prj/main.c:54) on array 'video' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'video'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 98, Depth = 150.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 7.84 sec.
INFO: [HLS 200-111]  Elapsed time: 7.895 seconds; current allocated memory: 117.482 MB.
Execute       report -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.927 sec.
Execute       db_write -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.sched.adb -f 
Command       db_write returned 0; 0.399 sec.
INFO: [HLS 200-0] Finish scheduling edge_det.
Execute       set_default_model edge_det 
Command       set_default_model returned 0; 0.001 sec.
Execute       bind -model edge_det 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=edge_det
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.559 sec.
INFO: [HLS 200-111]  Elapsed time: 1.987 seconds; current allocated memory: 122.598 MB.
Execute       report -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.verbose.bind.rpt -verbose -f 
Command       report returned 0; 1.076 sec.
Execute       db_write -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.bind.adb -f 
Command       db_write returned 0; 0.47 sec.
INFO: [HLS 200-0] Finish binding edge_det.
Execute       get_model_list edge_det -filter all-wo-channel 
Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess convolution 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
Execute       rtl_gen_preprocess edge_det 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL generation: convolution edge_det
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution -vendor xilinx -mg_file F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
Command       create_rtl_model returned 0; 0.017 sec.
INFO: [HLS 200-111]  Elapsed time: 1.636 seconds; current allocated memory: 122.933 MB.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       gen_rtl convolution -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/0yan/fpga/HLS/edge_prj/solution2/syn/systemc/convolution -synmodules convolution edge_det 
Command       gen_rtl returned 0; 0.002 sec.
Execute       gen_rtl convolution -style xilinx -f -lang vhdl -o F:/0yan/fpga/HLS/edge_prj/solution2/syn/vhdl/convolution 
Command       gen_rtl returned 0; 0.001 sec.
Execute       gen_rtl convolution -style xilinx -f -lang vlog -o F:/0yan/fpga/HLS/edge_prj/solution2/syn/verilog/convolution 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_tb_info convolution -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution -p F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db 
Command       gen_tb_info returned 0; 0.003 sec.
Execute       report -model convolution -o F:/0yan/fpga/HLS/edge_prj/solution2/syn/report/convolution_csynth.rpt -f 
Command       report returned 0; 0.002 sec.
Execute       report -model convolution -o F:/0yan/fpga/HLS/edge_prj/solution2/syn/report/convolution_csynth.xml -f -x 
Command       report returned 0; 0.002 sec.
Execute       report -model convolution -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution.verbose.rpt -verbose -f 
Command       report returned 0; 0.01 sec.
Execute       db_write -model convolution -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution.adb -f 
Command       db_write returned 0; 0.075 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_det'
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model edge_det -vendor xilinx -mg_file F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_det/video' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_det/sob_x1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_det/sob_y1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_det' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_det'.
Command       create_rtl_model returned 0; 0.986 sec.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 131.988 MB.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl edge_det -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/0yan/fpga/HLS/edge_prj/solution2/syn/systemc/edge_det -synmodules convolution edge_det 
Command       gen_rtl returned 0; 0.037 sec.
Execute       gen_rtl edge_det -istop -style xilinx -f -lang vhdl -o F:/0yan/fpga/HLS/edge_prj/solution2/syn/vhdl/edge_det 
Command       gen_rtl returned 0; 0.251 sec.
Execute       gen_rtl edge_det -istop -style xilinx -f -lang vlog -o F:/0yan/fpga/HLS/edge_prj/solution2/syn/verilog/edge_det 
Command       gen_rtl returned 0; 0.134 sec.
Execute       export_constraint_db -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.constraint.tcl -f -tool general 
Command       export_constraint_db returned 0; 0 sec.
Execute       report -model edge_det -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.design.xml -verbose -f -dv 
Command       report returned 0; 0.224 sec.
Execute       report -model edge_det -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.sdaccel.xml -verbose -f -sdaccel 
Command       report returned 0; 0.364 sec.
Execute       gen_tb_info edge_det -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det -p F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db 
Command       gen_tb_info returned 0; 0.005 sec.
Execute       report -model edge_det -o F:/0yan/fpga/HLS/edge_prj/solution2/syn/report/edge_det_csynth.rpt -f 
Command       report returned 0; 0.12 sec.
Execute       report -model edge_det -o F:/0yan/fpga/HLS/edge_prj/solution2/syn/report/edge_det_csynth.xml -f -x 
Command       report returned 0; 0.115 sec.
Execute       report -model edge_det -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.verbose.rpt -verbose -f 
Command       report returned 0; 1.2 sec.
Execute       db_write -model edge_det -o F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.adb -f 
Command       db_write returned 0; 0.772 sec.
Execute       sc_get_clocks edge_det 
Command       sc_get_clocks returned 0; 0 sec.
Execute       sc_get_portdomain edge_det 
Command       sc_get_portdomain returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL component generation: convolution edge_det
INFO: [HLS 200-0] Handling components in module [convolution] ... 
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution.compgen.tcl 
Command       ap_source returned 0; 0.03 sec.
INFO: [HLS 200-0] Handling components in module [edge_det] ... 
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.compgen.tcl 
Command       ap_source returned 0; 0.02 sec.
INFO: [HLS 200-0] Append model convolution
INFO: [HLS 200-0] Append model edge_det
INFO: [HLS 200-0] Generating RTL model list ...
INFO: [HLS 200-0] All models in this session: convolution edge_det
INFO: [HLS 200-0] To file: write model convolution
INFO: [HLS 200-0] To file: write model edge_det
INFO: [HLS 200-0] Finished generating RTL model list.


INFO: [HLS 200-0] RTL Generation done.
INFO: [HLS 200-0] CAS Generation done.
INFO: [HLS 200-0] CBC Generation done.
Execute       export_ssdm F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/a.export.ll 
Command       export_ssdm returned 0; 0.003 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/generic/autopilot/common.gen 
Execute         source E:/vivado174/Vivado/2017.4/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/generic/autopilot/op.gen 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/generic/autopilot/interface.gen 
Command       ap_source returned 0; 0 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command             ap_source returned 0; 0.002 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command             ap_source returned 0; 0.001 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command             ap_source returned 0; 0.002 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source returned 0; 0.004 sec.
Execute               source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command               ap_source returned 0; 0.007 sec.
Command             ap_source returned 0; 0.011 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source returned 0; 0.011 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source returned 0; 0.008 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source returned 0; 0.003 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command             ap_source returned 0; 0 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command             ap_source returned 0; 0.09 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.13 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.133 sec.
Command       ap_source returned 0; 0.133 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command         ap_source returned 0; 0.002 sec.
Command       ap_source returned 0; 0.002 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.029 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/generic/autopilot/common.gen 
Execute         source E:/vivado174/Vivado/2017.4/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/generic/autopilot/op.gen 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/generic/autopilot/interface.gen 
Command       ap_source returned 0; 0 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command             ap_source returned 0; 0.001 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command             ap_source returned 0; 0.001 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command             ap_source returned 0; 0.001 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source returned 0; 0.004 sec.
Execute               source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command               ap_source returned 0; 0.006 sec.
Command             ap_source returned 0; 0.01 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source returned 0; 0.011 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source returned 0; 0.007 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source returned 0; 0.003 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command             ap_source returned 0; 0.001 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command             ap_source returned 0; 0.092 sec.
Execute             source E:/vivado174/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command             ap_source returned 0; 0.001 sec.
Command           ap_source returned 0; 0.13 sec.
Execute           source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.133 sec.
Command       ap_source returned 0; 0.133 sec.
Execute       source E:/vivado174/Vivado/2017.4/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source E:/vivado174/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command         ap_source returned 0; 0.002 sec.
Command       ap_source returned 0; 0.002 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.012 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.tbgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.tbgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.compgen.tcl 
Execute         source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.tbgen.tcl 
Command         ap_source returned 0; 0.001 sec.
Execute         source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.tbgen.tcl 
Command         ap_source returned 0; 0.001 sec.
Execute         source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.tbgen.tcl 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.037 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/convolution.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.compgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.constraint.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.tbgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.tbgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.tbgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.tbgen.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.tbgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/edge_det.constraint.tcl 
Command       ap_source returned 0; 0 sec.
Execute       sc_get_clocks edge_det 
Command       sc_get_clocks returned 0; 0 sec.
Execute       source F:/0yan/fpga/HLS/edge_prj/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 216.645 ; gain = 160.438
INFO: [SYSC 207-301] Generating SystemC RTL for edge_det.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_det.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_det.
Command     autosyn returned 0; 19.535 sec.
Command   csynth_design returned 0; 60.084 sec.
Command ap_source returned 0; 60.802 sec.
Execute cleanup_all 
Command cleanup_all returned 0; 0.038 sec.
