#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ed8ba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ef0890 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1ee7100 .functor NOT 1, L_0x1f1fb00, C4<0>, C4<0>, C4<0>;
L_0x1f1f860 .functor XOR 1, L_0x1f1f700, L_0x1f1f7c0, C4<0>, C4<0>;
L_0x1f1f9f0 .functor XOR 1, L_0x1f1f860, L_0x1f1f920, C4<0>, C4<0>;
v0x1f1d0d0_0 .net *"_ivl_10", 0 0, L_0x1f1f920;  1 drivers
v0x1f1d1d0_0 .net *"_ivl_12", 0 0, L_0x1f1f9f0;  1 drivers
v0x1f1d2b0_0 .net *"_ivl_2", 0 0, L_0x1f1f230;  1 drivers
v0x1f1d370_0 .net *"_ivl_4", 0 0, L_0x1f1f700;  1 drivers
v0x1f1d450_0 .net *"_ivl_6", 0 0, L_0x1f1f7c0;  1 drivers
v0x1f1d580_0 .net *"_ivl_8", 0 0, L_0x1f1f860;  1 drivers
v0x1f1d660_0 .net "a", 0 0, v0x1f1b000_0;  1 drivers
v0x1f1d700_0 .net "b", 0 0, v0x1f1b0a0_0;  1 drivers
v0x1f1d7a0_0 .net "c", 0 0, v0x1f1b140_0;  1 drivers
v0x1f1d840_0 .var "clk", 0 0;
v0x1f1d8e0_0 .net "d", 0 0, v0x1f1b280_0;  1 drivers
v0x1f1d980_0 .net "q_dut", 0 0, L_0x1f1f5a0;  1 drivers
v0x1f1da20_0 .net "q_ref", 0 0, L_0x1edd470;  1 drivers
v0x1f1dac0_0 .var/2u "stats1", 159 0;
v0x1f1db60_0 .var/2u "strobe", 0 0;
v0x1f1dc00_0 .net "tb_match", 0 0, L_0x1f1fb00;  1 drivers
v0x1f1dcc0_0 .net "tb_mismatch", 0 0, L_0x1ee7100;  1 drivers
v0x1f1de90_0 .net "wavedrom_enable", 0 0, v0x1f1b370_0;  1 drivers
v0x1f1df30_0 .net "wavedrom_title", 511 0, v0x1f1b410_0;  1 drivers
L_0x1f1f230 .concat [ 1 0 0 0], L_0x1edd470;
L_0x1f1f700 .concat [ 1 0 0 0], L_0x1edd470;
L_0x1f1f7c0 .concat [ 1 0 0 0], L_0x1f1f5a0;
L_0x1f1f920 .concat [ 1 0 0 0], L_0x1edd470;
L_0x1f1fb00 .cmp/eeq 1, L_0x1f1f230, L_0x1f1f9f0;
S_0x1ef0a20 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1ef0890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1edd470 .functor OR 1, v0x1f1b140_0, v0x1f1b0a0_0, C4<0>, C4<0>;
v0x1ee7370_0 .net "a", 0 0, v0x1f1b000_0;  alias, 1 drivers
v0x1ee7410_0 .net "b", 0 0, v0x1f1b0a0_0;  alias, 1 drivers
v0x1edd5c0_0 .net "c", 0 0, v0x1f1b140_0;  alias, 1 drivers
v0x1edd660_0 .net "d", 0 0, v0x1f1b280_0;  alias, 1 drivers
v0x1f1a600_0 .net "q", 0 0, L_0x1edd470;  alias, 1 drivers
S_0x1f1a7b0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1ef0890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1f1b000_0 .var "a", 0 0;
v0x1f1b0a0_0 .var "b", 0 0;
v0x1f1b140_0 .var "c", 0 0;
v0x1f1b1e0_0 .net "clk", 0 0, v0x1f1d840_0;  1 drivers
v0x1f1b280_0 .var "d", 0 0;
v0x1f1b370_0 .var "wavedrom_enable", 0 0;
v0x1f1b410_0 .var "wavedrom_title", 511 0;
E_0x1eeb980/0 .event negedge, v0x1f1b1e0_0;
E_0x1eeb980/1 .event posedge, v0x1f1b1e0_0;
E_0x1eeb980 .event/or E_0x1eeb980/0, E_0x1eeb980/1;
E_0x1eebbd0 .event posedge, v0x1f1b1e0_0;
E_0x1ed59f0 .event negedge, v0x1f1b1e0_0;
S_0x1f1ab00 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1f1a7b0;
 .timescale -12 -12;
v0x1f1ad00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f1ae00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1f1a7b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f1b570 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1ef0890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ef1310 .functor NOT 1, v0x1f1b140_0, C4<0>, C4<0>, C4<0>;
L_0x1ee7170 .functor AND 1, v0x1f1b000_0, v0x1f1b0a0_0, C4<1>, C4<1>;
L_0x1f1e1e0 .functor NOT 1, v0x1f1b000_0, C4<0>, C4<0>, C4<0>;
L_0x1f1e280 .functor NOT 1, v0x1f1b280_0, C4<0>, C4<0>, C4<0>;
L_0x1f1e3e0 .functor AND 1, L_0x1f1e1e0, L_0x1f1e280, C4<1>, C4<1>;
L_0x1f1e480 .functor OR 1, L_0x1ee7170, L_0x1f1e3e0, C4<0>, C4<0>;
L_0x1f1e530 .functor AND 1, L_0x1ef1310, L_0x1f1e480, C4<1>, C4<1>;
L_0x1f1e640 .functor NOT 1, v0x1f1b000_0, C4<0>, C4<0>, C4<0>;
L_0x1f1e700 .functor AND 1, L_0x1f1e640, v0x1f1b0a0_0, C4<1>, C4<1>;
L_0x1f1e7c0 .functor AND 1, L_0x1f1e700, v0x1f1b140_0, C4<1>, C4<1>;
L_0x1f1e8e0 .functor AND 1, v0x1f1b000_0, v0x1f1b0a0_0, C4<1>, C4<1>;
L_0x1f1e950 .functor AND 1, L_0x1f1e8e0, v0x1f1b140_0, C4<1>, C4<1>;
L_0x1f1ea30 .functor OR 1, L_0x1f1e7c0, L_0x1f1e950, C4<0>, C4<0>;
L_0x1f1eb40 .functor NOT 1, v0x1f1b0a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f1e9c0 .functor AND 1, v0x1f1b000_0, L_0x1f1eb40, C4<1>, C4<1>;
L_0x1f1eea0 .functor AND 1, L_0x1f1e9c0, v0x1f1b140_0, C4<1>, C4<1>;
L_0x1f1f100 .functor NOT 1, v0x1f1b140_0, C4<0>, C4<0>, C4<0>;
L_0x1f1f170 .functor AND 1, L_0x1f1f100, v0x1f1b280_0, C4<1>, C4<1>;
L_0x1f1f2d0 .functor OR 1, L_0x1f1eea0, L_0x1f1f170, C4<0>, C4<0>;
L_0x1f1f3e0 .functor OR 1, L_0x1f1e530, L_0x1f1ea30, C4<0>, C4<0>;
L_0x1f1f5a0 .functor OR 1, L_0x1f1f3e0, L_0x1f1f2d0, C4<0>, C4<0>;
v0x1f1b860_0 .net *"_ivl_0", 0 0, L_0x1ef1310;  1 drivers
v0x1f1b940_0 .net *"_ivl_10", 0 0, L_0x1f1e480;  1 drivers
v0x1f1ba20_0 .net *"_ivl_14", 0 0, L_0x1f1e640;  1 drivers
v0x1f1bb10_0 .net *"_ivl_16", 0 0, L_0x1f1e700;  1 drivers
v0x1f1bbf0_0 .net *"_ivl_18", 0 0, L_0x1f1e7c0;  1 drivers
v0x1f1bd20_0 .net *"_ivl_2", 0 0, L_0x1ee7170;  1 drivers
v0x1f1be00_0 .net *"_ivl_20", 0 0, L_0x1f1e8e0;  1 drivers
v0x1f1bee0_0 .net *"_ivl_22", 0 0, L_0x1f1e950;  1 drivers
v0x1f1bfc0_0 .net *"_ivl_26", 0 0, L_0x1f1eb40;  1 drivers
v0x1f1c0a0_0 .net *"_ivl_28", 0 0, L_0x1f1e9c0;  1 drivers
v0x1f1c180_0 .net *"_ivl_30", 0 0, L_0x1f1eea0;  1 drivers
v0x1f1c260_0 .net *"_ivl_32", 0 0, L_0x1f1f100;  1 drivers
v0x1f1c340_0 .net *"_ivl_34", 0 0, L_0x1f1f170;  1 drivers
v0x1f1c420_0 .net *"_ivl_38", 0 0, L_0x1f1f3e0;  1 drivers
v0x1f1c500_0 .net *"_ivl_4", 0 0, L_0x1f1e1e0;  1 drivers
v0x1f1c5e0_0 .net *"_ivl_6", 0 0, L_0x1f1e280;  1 drivers
v0x1f1c6c0_0 .net *"_ivl_8", 0 0, L_0x1f1e3e0;  1 drivers
v0x1f1c7a0_0 .net "a", 0 0, v0x1f1b000_0;  alias, 1 drivers
v0x1f1c840_0 .net "b", 0 0, v0x1f1b0a0_0;  alias, 1 drivers
v0x1f1c930_0 .net "c", 0 0, v0x1f1b140_0;  alias, 1 drivers
v0x1f1ca20_0 .net "d", 0 0, v0x1f1b280_0;  alias, 1 drivers
v0x1f1cb10_0 .net "q", 0 0, L_0x1f1f5a0;  alias, 1 drivers
v0x1f1cbd0_0 .net "w1", 0 0, L_0x1f1e530;  1 drivers
v0x1f1cc90_0 .net "w2", 0 0, L_0x1f1ea30;  1 drivers
v0x1f1cd50_0 .net "w3", 0 0, L_0x1f1f2d0;  1 drivers
S_0x1f1ceb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1ef0890;
 .timescale -12 -12;
E_0x1eeb720 .event anyedge, v0x1f1db60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f1db60_0;
    %nor/r;
    %assign/vec4 v0x1f1db60_0, 0;
    %wait E_0x1eeb720;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f1a7b0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f1b280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f1b140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f1b0a0_0, 0;
    %assign/vec4 v0x1f1b000_0, 0;
    %wait E_0x1ed59f0;
    %wait E_0x1eebbd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f1b280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f1b140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f1b0a0_0, 0;
    %assign/vec4 v0x1f1b000_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eeb980;
    %load/vec4 v0x1f1b000_0;
    %load/vec4 v0x1f1b0a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f1b140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f1b280_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f1b280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f1b140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f1b0a0_0, 0;
    %assign/vec4 v0x1f1b000_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f1ae00;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eeb980;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1f1b280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f1b140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f1b0a0_0, 0;
    %assign/vec4 v0x1f1b000_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ef0890;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1d840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1db60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ef0890;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f1d840_0;
    %inv;
    %store/vec4 v0x1f1d840_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ef0890;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f1b1e0_0, v0x1f1dcc0_0, v0x1f1d660_0, v0x1f1d700_0, v0x1f1d7a0_0, v0x1f1d8e0_0, v0x1f1da20_0, v0x1f1d980_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ef0890;
T_7 ;
    %load/vec4 v0x1f1dac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f1dac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f1dac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f1dac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f1dac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f1dac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f1dac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ef0890;
T_8 ;
    %wait E_0x1eeb980;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f1dac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1dac0_0, 4, 32;
    %load/vec4 v0x1f1dc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f1dac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1dac0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f1dac0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1dac0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f1da20_0;
    %load/vec4 v0x1f1da20_0;
    %load/vec4 v0x1f1d980_0;
    %xor;
    %load/vec4 v0x1f1da20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f1dac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1dac0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f1dac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1dac0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/circuit4/iter8/response2/top_module.sv";
