{
  "module_name": "sr9800.h",
  "hash_id": "89f6510a4f3950e9fc88b24157f31e384839260d74477fea2f115d6b7acc84c9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/usb/sr9800.h",
  "human_readable_source": " \n\n#ifndef\t_SR9800_H\n#define\t_SR9800_H\n\n \n\n \n#define SR_CMD_SET_SW_MII\t\t0x06\n \n#define SR_CMD_READ_MII_REG\t\t0x07\n \n#define SR_CMD_WRITE_MII_REG\t\t0x08\n \n#define SR_CMD_SET_HW_MII\t\t0x0a\n \n#define SR_CMD_READ_EEPROM\t\t0x0b\n \n#define SR_CMD_WRITE_EEPROM\t\t0x0c\n \n#define SR_CMD_WRITE_ENABLE\t\t0x0d\n \n#define SR_CMD_WRITE_DISABLE\t\t0x0e\n \n#define SR_CMD_READ_RX_CTL\t\t0x0f\n#define\t\tSR_RX_CTL_PRO\t\t\t(1 << 0)\n#define\t\tSR_RX_CTL_AMALL\t\t\t(1 << 1)\n#define\t\tSR_RX_CTL_SEP\t\t\t(1 << 2)\n#define\t\tSR_RX_CTL_AB\t\t\t(1 << 3)\n#define\t\tSR_RX_CTL_AM\t\t\t(1 << 4)\n#define\t\tSR_RX_CTL_AP\t\t\t(1 << 5)\n#define\t\tSR_RX_CTL_ARP\t\t\t(1 << 6)\n#define\t\tSR_RX_CTL_SO\t\t\t(1 << 7)\n#define\t\tSR_RX_CTL_RH1M\t\t\t(1 << 8)\n#define\t\tSR_RX_CTL_RH2M\t\t\t(1 << 9)\n#define\t\tSR_RX_CTL_RH3M\t\t\t(1 << 10)\n \n#define SR_CMD_WRITE_RX_CTL\t\t0x10\n \n#define SR_CMD_READ_IPG012\t\t0x11\n \n#define SR_CMD_WRITE_IPG012\t\t0x12\n \n#define SR_CMD_READ_NODE_ID\t\t0x13\n \n#define SR_CMD_WRITE_NODE_ID\t\t0x14\n \n#define\tSR_CMD_READ_MULTI_FILTER\t0x15\n \n#define SR_CMD_WRITE_MULTI_FILTER\t0x16\n \n#define SR_CMD_READ_PHY_ID\t\t0x19\n \n#define SR_CMD_READ_MEDIUM_STATUS\t0x1a\n#define\t\tSR_MONITOR_LINK\t\t\t(1 << 1)\n#define\t\tSR_MONITOR_MAGIC\t\t(1 << 2)\n#define\t\tSR_MONITOR_HSFS\t\t\t(1 << 4)\n \n#define SR_CMD_WRITE_MEDIUM_MODE\t0x1b\n#define\t\tSR_MEDIUM_GM\t\t\t(1 << 0)\n#define\t\tSR_MEDIUM_FD\t\t\t(1 << 1)\n#define\t\tSR_MEDIUM_AC\t\t\t(1 << 2)\n#define\t\tSR_MEDIUM_ENCK\t\t\t(1 << 3)\n#define\t\tSR_MEDIUM_RFC\t\t\t(1 << 4)\n#define\t\tSR_MEDIUM_TFC\t\t\t(1 << 5)\n#define\t\tSR_MEDIUM_JFE\t\t\t(1 << 6)\n#define\t\tSR_MEDIUM_PF\t\t\t(1 << 7)\n#define\t\tSR_MEDIUM_RE\t\t\t(1 << 8)\n#define\t\tSR_MEDIUM_PS\t\t\t(1 << 9)\n#define\t\tSR_MEDIUM_RSV\t\t\t(1 << 10)\n#define\t\tSR_MEDIUM_SBP\t\t\t(1 << 11)\n#define\t\tSR_MEDIUM_SM\t\t\t(1 << 12)\n \n#define SR_CMD_READ_MONITOR_MODE\t0x1c\n \n#define SR_CMD_WRITE_MONITOR_MODE\t0x1d\n \n#define SR_CMD_READ_GPIOS\t\t0x1e\n#define\t\tSR_GPIO_GPO0EN\t\t(1 << 0)  \n#define\t\tSR_GPIO_GPO_0\t\t(1 << 1)  \n#define\t\tSR_GPIO_GPO1EN\t\t(1 << 2)  \n#define\t\tSR_GPIO_GPO_1\t\t(1 << 3)  \n#define\t\tSR_GPIO_GPO2EN\t\t(1 << 4)  \n#define\t\tSR_GPIO_GPO_2\t\t(1 << 5)  \n#define\t\tSR_GPIO_RESERVED\t(1 << 6)  \n#define\t\tSR_GPIO_RSE\t\t(1 << 7)  \n \n#define SR_CMD_WRITE_GPIOS\t\t0x1f\n \n#define SR_CMD_SW_RESET\t\t\t0x20\n#define\t\tSR_SWRESET_CLEAR\t\t0x00\n#define\t\tSR_SWRESET_RR\t\t\t(1 << 0)\n#define\t\tSR_SWRESET_RT\t\t\t(1 << 1)\n#define\t\tSR_SWRESET_PRTE\t\t\t(1 << 2)\n#define\t\tSR_SWRESET_PRL\t\t\t(1 << 3)\n#define\t\tSR_SWRESET_BZ\t\t\t(1 << 4)\n#define\t\tSR_SWRESET_IPRL\t\t\t(1 << 5)\n#define\t\tSR_SWRESET_IPPD\t\t\t(1 << 6)\n \n#define SR_CMD_SW_PHY_STATUS\t\t0x21\n \n#define SR_CMD_SW_PHY_SELECT\t\t0x22\n \n#define\tSR_CMD_BULKIN_SIZE\t\t0x2A\n \n#define\tSR_CMD_LED_MUX\t\t\t0x70\n#define\t\tSR_LED_MUX_TX_ACTIVE\t\t(1 << 0)\n#define\t\tSR_LED_MUX_RX_ACTIVE\t\t(1 << 1)\n#define\t\tSR_LED_MUX_COLLISION\t\t(1 << 2)\n#define\t\tSR_LED_MUX_DUP_COL\t\t(1 << 3)\n#define\t\tSR_LED_MUX_DUP\t\t\t(1 << 4)\n#define\t\tSR_LED_MUX_SPEED\t\t(1 << 5)\n#define\t\tSR_LED_MUX_LINK_ACTIVE\t\t(1 << 6)\n#define\t\tSR_LED_MUX_LINK\t\t\t(1 << 7)\n\n \n#define SR_REQ_RD_REG   (USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE)\n#define SR_REQ_WR_REG   (USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE)\n\n \n#define\tSR_MCAST_FILTER_SIZE\t\t8\n#define\tSR_MAX_MCAST\t\t\t64\n\n \n#define\tSR9800_IPG0_DEFAULT\t\t0x15\n#define\tSR9800_IPG1_DEFAULT\t\t0x0c\n#define\tSR9800_IPG2_DEFAULT\t\t0x12\n\n \n#define SR9800_MEDIUM_DEFAULT\t\\\n\t(SR_MEDIUM_FD | SR_MEDIUM_RFC | \\\n\t SR_MEDIUM_TFC | SR_MEDIUM_PS | \\\n\t SR_MEDIUM_AC | SR_MEDIUM_RE)\n\n \n#define SR_DEFAULT_RX_CTL\t\\\n\t(SR_RX_CTL_SO | SR_RX_CTL_AB | SR_RX_CTL_RH1M)\n\n \n#define SR_EEPROM_MAGIC\t\t\t0xdeadbeef\n#define SR9800_EEPROM_LEN\t\t0xff\n\n \n#define DRIVER_VERSION\t\t\t\"11-Nov-2013\"\n#define DRIVER_NAME\t\t\t\"CoreChips\"\n#define\tDRIVER_FLAG\t\t\\\n\t(FLAG_ETHER | FLAG_FRAMING_AX | FLAG_LINK_INTR |  FLAG_MULTI_PACKET)\n\n \n#define SR9800_MAX_BULKIN_2K\t\t0\n#define SR9800_MAX_BULKIN_4K\t\t1\n#define SR9800_MAX_BULKIN_6K\t\t2\n#define SR9800_MAX_BULKIN_8K\t\t3\n#define SR9800_MAX_BULKIN_16K\t\t4\n#define SR9800_MAX_BULKIN_20K\t\t5\n#define SR9800_MAX_BULKIN_24K\t\t6\n#define SR9800_MAX_BULKIN_32K\t\t7\n\nstatic const struct {unsigned short size, byte_cnt, threshold; } SR9800_BULKIN_SIZE[] = {\n\t \n\t{2048, 0x8000, 0x8001},\n\t \n\t{4096, 0x8100, 0x8147},\n\t \n\t{6144, 0x8200, 0x81EB},\n\t \n\t{8192, 0x8300, 0x83D7},\n\t \n\t{16384, 0x8400, 0x851E},\n\t \n\t{20480, 0x8500, 0x8666},\n\t \n\t{24576, 0x8600, 0x87AE},\n\t \n\t{32768, 0x8700, 0x8A3D},\n};\n\n \nstruct sr_data {\n\tu8 multi_filter[SR_MCAST_FILTER_SIZE];\n\tu8 mac_addr[ETH_ALEN];\n\tu8 phymode;\n\tu8 ledmode;\n\tu8 eeprom_len;\n};\n\nstruct sr9800_int_data {\n\t__le16 res1;\n\tu8 link;\n\t__le16 res2;\n\tu8 status;\n\t__le16 res3;\n} __packed;\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}