{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653121993951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653121993952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 10:33:13 2022 " "Processing started: Sat May 21 10:33:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653121993952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653121993952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercise_7_1 -c Exercise_7_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exercise_7_1 -c Exercise_7_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653121993952 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653121994399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobia/onedrive/dokumenter/github/dsd/exercise_7/wrong_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tobia/onedrive/dokumenter/github/dsd/exercise_7/wrong_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrong_code-wrong_code_impl " "Found design unit 1: wrong_code-wrong_code_impl" {  } { { "../Exercise_7/wrong_code.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/wrong_code.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653121994885 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrong_code " "Found entity 1: wrong_code" {  } { { "../Exercise_7/wrong_code.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/wrong_code.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653121994885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653121994885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobia/onedrive/dokumenter/github/dsd/exercise_7/meemoo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tobia/onedrive/dokumenter/github/dsd/exercise_7/meemoo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meemoo-meemoo_impl " "Found design unit 1: meemoo-meemoo_impl" {  } { { "../Exercise_7/meemoo.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/meemoo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653121994887 ""} { "Info" "ISGN_ENTITY_NAME" "1 meemoo " "Found entity 1: meemoo" {  } { { "../Exercise_7/meemoo.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/meemoo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653121994887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653121994887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobia/onedrive/dokumenter/github/dsd/exercise_7/synch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tobia/onedrive/dokumenter/github/dsd/exercise_7/synch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synch-RTL " "Found design unit 1: synch-RTL" {  } { { "../Exercise_7/synch.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/synch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653121994890 ""} { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "../Exercise_7/synch.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/synch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653121994890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653121994890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobia/onedrive/dokumenter/github/dsd/exercise_7/code_lock_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tobia/onedrive/dokumenter/github/dsd/exercise_7/code_lock_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_tester-code_lock_tester_impl " "Found design unit 1: code_lock_tester-code_lock_tester_impl" {  } { { "../Exercise_7/code_lock_tester.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_tester.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653121994892 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_tester " "Found entity 1: code_lock_tester" {  } { { "../Exercise_7/code_lock_tester.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653121994892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653121994892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobia/onedrive/dokumenter/github/dsd/exercise_7/code_lock_simple_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tobia/onedrive/dokumenter/github/dsd/exercise_7/code_lock_simple_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_simple_fsm-code_lock_simple_fsm_impl " "Found design unit 1: code_lock_simple_fsm-code_lock_simple_fsm_impl" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653121994895 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_simple_fsm " "Found entity 1: code_lock_simple_fsm" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653121994895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653121994895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tobia/onedrive/dokumenter/github/dsd/exercise_7/code_lock_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tobia/onedrive/dokumenter/github/dsd/exercise_7/code_lock_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_simple-code_lock_simple_impl " "Found design unit 1: code_lock_simple-code_lock_simple_impl" {  } { { "../Exercise_7/Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653121994897 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_simple " "Found entity 1: code_lock_simple" {  } { { "../Exercise_7/Code_lock_simple.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653121994897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653121994897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "code_lock_tester " "Elaborating entity \"code_lock_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653121994945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "code_lock_simple code_lock_simple:clt A:code_lock_simple_impl " "Elaborating entity \"code_lock_simple\" using architecture \"A:code_lock_simple_impl\" for hierarchy \"code_lock_simple:clt\"" {  } { { "../Exercise_7/code_lock_tester.vhd" "clt" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_tester.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653121994991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "synch code_lock_simple:clt\|synch:synchronizer A:rtl " "Elaborating entity \"synch\" using architecture \"A:rtl\" for hierarchy \"code_lock_simple:clt\|synch:synchronizer\"" {  } { { "../Exercise_7/Code_lock_simple.vhd" "synchronizer" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653121994999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "code_lock_simple_fsm code_lock_simple:clt\|code_lock_simple_fsm:code_lock_fsm A:code_lock_simple_fsm_impl " "Elaborating entity \"code_lock_simple_fsm\" using architecture \"A:code_lock_simple_fsm_impl\" for hierarchy \"code_lock_simple:clt\|code_lock_simple_fsm:code_lock_fsm\"" {  } { { "../Exercise_7/Code_lock_simple.vhd" "code_lock_fsm" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653121995010 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset code_lock_simple_fsm.vhd(30) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(30): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653121995011 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter code_lock_simple_fsm.vhd(58) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(58): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653121995011 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code code_lock_simple_fsm.vhd(64) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(64): signal \"code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653121995012 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code1 code_lock_simple_fsm.vhd(64) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(64): signal \"code1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653121995012 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter code_lock_simple_fsm.vhd(71) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(71): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653121995012 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code code_lock_simple_fsm.vhd(77) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(77): signal \"code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653121995012 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code2 code_lock_simple_fsm.vhd(77) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(77): signal \"code2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653121995012 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter code_lock_simple_fsm.vhd(84) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(84): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653121995012 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "failed code_lock_simple_fsm.vhd(92) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(92): signal \"failed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653121995012 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state code_lock_simple_fsm.vhd(53) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(53): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653121995012 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "err_event code_lock_simple_fsm.vhd(53) " "VHDL Process Statement warning at code_lock_simple_fsm.vhd(53): inferring latch(es) for signal or variable \"err_event\", which holds its previous value in one or more paths through the process" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653121995013 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_event code_lock_simple_fsm.vhd(53) " "Inferred latch for \"err_event\" at code_lock_simple_fsm.vhd(53)" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653121995013 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.permanently_locked code_lock_simple_fsm.vhd(53) " "Inferred latch for \"next_state.permanently_locked\" at code_lock_simple_fsm.vhd(53)" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653121995013 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.wrong_code code_lock_simple_fsm.vhd(53) " "Inferred latch for \"next_state.wrong_code\" at code_lock_simple_fsm.vhd(53)" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653121995014 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.unlocked code_lock_simple_fsm.vhd(53) " "Inferred latch for \"next_state.unlocked\" at code_lock_simple_fsm.vhd(53)" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653121995014 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ev_code2 code_lock_simple_fsm.vhd(53) " "Inferred latch for \"next_state.ev_code2\" at code_lock_simple_fsm.vhd(53)" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653121995014 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.get_code2 code_lock_simple_fsm.vhd(53) " "Inferred latch for \"next_state.get_code2\" at code_lock_simple_fsm.vhd(53)" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653121995014 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ev_code1 code_lock_simple_fsm.vhd(53) " "Inferred latch for \"next_state.ev_code1\" at code_lock_simple_fsm.vhd(53)" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653121995014 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.idle code_lock_simple_fsm.vhd(53) " "Inferred latch for \"next_state.idle\" at code_lock_simple_fsm.vhd(53)" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653121995014 "|code_lock_tester|code_lock_simple:clt|code_lock_simple_fsm:code_lock_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "wrong_code code_lock_simple:clt\|wrong_code:wrong_code A:wrong_code_impl " "Elaborating entity \"wrong_code\" using architecture \"A:wrong_code_impl\" for hierarchy \"code_lock_simple:clt\|wrong_code:wrong_code\"" {  } { { "../Exercise_7/Code_lock_simple.vhd" "wrong_code" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/Code_lock_simple.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653121995023 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state wrong_code.vhd(45) " "VHDL Process Statement warning at wrong_code.vhd(45): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../Exercise_7/wrong_code.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/wrong_code.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653121995024 "|code_lock_tester|code_lock_simple:clt|wrong_code:wrong_code"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.err_3 wrong_code.vhd(45) " "Inferred latch for \"next_state.err_3\" at wrong_code.vhd(45)" {  } { { "../Exercise_7/wrong_code.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/wrong_code.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653121995024 "|code_lock_tester|code_lock_simple:clt|wrong_code:wrong_code"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.err_2 wrong_code.vhd(45) " "Inferred latch for \"next_state.err_2\" at wrong_code.vhd(45)" {  } { { "../Exercise_7/wrong_code.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/wrong_code.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653121995024 "|code_lock_tester|code_lock_simple:clt|wrong_code:wrong_code"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.err_1 wrong_code.vhd(45) " "Inferred latch for \"next_state.err_1\" at wrong_code.vhd(45)" {  } { { "../Exercise_7/wrong_code.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/wrong_code.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653121995024 "|code_lock_tester|code_lock_simple:clt|wrong_code:wrong_code"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.err_0 wrong_code.vhd(45) " "Inferred latch for \"next_state.err_0\" at wrong_code.vhd(45)" {  } { { "../Exercise_7/wrong_code.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/wrong_code.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653121995024 "|code_lock_tester|code_lock_simple:clt|wrong_code:wrong_code"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_lock_simple:clt\|code_lock_simple_fsm:code_lock_fsm\|err_event " "Latch code_lock_simple:clt\|code_lock_simple_fsm:code_lock_fsm\|err_event has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA code_lock_simple:clt\|code_lock_simple_fsm:code_lock_fsm\|present_state.wrong_code " "Ports D and ENA on the latch are fed by the same signal code_lock_simple:clt\|code_lock_simple_fsm:code_lock_fsm\|present_state.wrong_code" {  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653121995401 ""}  } { { "../Exercise_7/code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653121995401 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1653121995448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653121995636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653121995636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653121995671 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653121995671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653121995671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653121995671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653121995691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 10:33:15 2022 " "Processing ended: Sat May 21 10:33:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653121995691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653121995691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653121995691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653121995691 ""}
