TimeQuest Timing Analyzer report for Smash_Bros
Thu Apr 05 13:29:53 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Hold: 'clock'
 15. Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'
 16. Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 17. Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 26. Slow 1200mV 0C Model Setup: 'clock'
 27. Slow 1200mV 0C Model Hold: 'clock'
 28. Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 29. Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 30. Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 38. Fast 1200mV 0C Model Setup: 'clock'
 39. Fast 1200mV 0C Model Hold: 'clock'
 40. Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 41. Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 42. Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Output Ports
 59. Unconstrained Output Ports
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; Smash_Bros                                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.1%      ;
;     Processor 3            ;   3.5%      ;
;     Processor 4            ;   3.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                        ;
+--------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------+------------------------------------+
; Clock Name                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                           ; Targets                            ;
+--------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------+------------------------------------+
; clock                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                  ; { clock }                          ;
; p1|altpll_component|pll|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clock  ; p1|altpll_component|pll|inclk[0] ; { p1|altpll_component|pll|clk[2] } ;
+--------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------+------------------------------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                   ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 40.64 MHz  ; 40.64 MHz       ; p1|altpll_component|pll|clk[2] ;      ;
; 232.29 MHz ; 232.29 MHz      ; clock                          ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                     ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 7.698  ; 0.000         ;
; clock                          ; 15.695 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                     ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; clock                          ; 0.408 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.482 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 11.695 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                  ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 6.189 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary       ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clock                          ; 9.756  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 19.718 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 7.698 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a57~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.114     ; 12.226     ;
; 7.739 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a141~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 12.243     ;
; 7.801 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a140~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 12.171     ;
; 7.973 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a56~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.107     ; 11.958     ;
; 7.989 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a151~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 11.947     ;
; 7.998 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a93~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 11.981     ;
; 8.010 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a108~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 11.939     ;
; 8.023 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a186~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.117     ; 11.898     ;
; 8.056 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a204~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.067     ; 11.915     ;
; 8.056 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a39~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 11.892     ;
; 8.080 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a100~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 11.882     ;
; 8.107 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a92~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.107     ; 11.824     ;
; 8.133 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a85~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 11.834     ;
; 8.144 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a149~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 11.826     ;
; 8.165 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a150~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.038     ; 11.835     ;
; 8.165 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a45~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 11.803     ;
; 8.209 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a196~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 11.795     ;
; 8.209 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a79~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 11.747     ;
; 8.250 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a227~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 11.723     ;
; 8.265 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a200~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 11.755     ;
; 8.310 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a53~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 11.683     ;
; 8.325 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a48~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.101     ; 11.612     ;
; 8.355 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a135~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.108     ; 11.575     ;
; 8.364 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a157~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 11.624     ;
; 8.369 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a124~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.012     ; 11.657     ;
; 8.387 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 11.582     ;
; 8.401 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a115~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.117     ; 11.520     ;
; 8.418 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a110~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 11.563     ;
; 8.437 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a125~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.107     ; 11.494     ;
; 8.440 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a209~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 11.516     ;
; 8.444 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a61~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.113     ; 11.481     ;
; 8.452 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a148~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 11.532     ;
; 8.453 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a242~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 11.490     ;
; 8.460 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a107~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 11.515     ;
; 8.491 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a251~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 11.488     ;
; 8.497 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a59~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.107     ; 11.434     ;
; 8.503 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a162~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 11.479     ;
; 8.504 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a139~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.110     ; 11.424     ;
; 8.508 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a77~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.093     ; 11.437     ;
; 8.512 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a243~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 11.469     ;
; 8.534 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a95~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 11.424     ;
; 8.536 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a21~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 11.481     ;
; 8.539 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a145~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 11.451     ;
; 8.539 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a143~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 11.422     ;
; 8.545 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a178~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.067     ; 11.426     ;
; 8.556 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a128~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.125     ; 11.357     ;
; 8.591 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a133~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 11.349     ;
; 8.595 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a254~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 11.358     ;
; 8.605 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a136~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.094     ; 11.339     ;
; 8.607 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a116~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 11.351     ;
; 8.628 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a142~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 11.312     ;
; 8.636 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a212~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 11.307     ;
; 8.637 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a32~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.127     ; 11.274     ;
; 8.662 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a99~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.114     ; 11.262     ;
; 8.675 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a112~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 11.272     ;
; 8.675 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a274~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.043     ; 11.320     ;
; 8.677 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a49~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 11.309     ;
; 8.683 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a132~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.105     ; 11.250     ;
; 8.689 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a229~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 11.243     ;
; 8.693 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a97~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.115     ; 11.230     ;
; 8.712 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a239~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 11.254     ;
; 8.713 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a246~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.104     ; 11.221     ;
; 8.721 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a89~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 11.268     ;
; 8.722 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a37~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 11.266     ;
; 8.725 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a76~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 11.250     ;
; 8.729 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a210~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.105     ; 11.204     ;
; 8.729 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a293~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 11.230     ;
; 8.731 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a68~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 11.241     ;
; 8.742 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a235~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 11.224     ;
; 8.762 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a291~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 11.202     ;
; 8.765 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a16~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.009     ; 11.264     ;
; 8.779 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a86~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 11.188     ;
; 8.785 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a275~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.088     ; 11.165     ;
; 8.787 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a4~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 11.217     ;
; 8.795 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a144~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 11.201     ;
; 8.805 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a87~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 11.158     ;
; 8.815 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a36~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 11.143     ;
; 8.820 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a266~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 11.133     ;
; 8.830 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a134~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.112     ; 11.096     ;
; 8.854 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a63~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.043     ; 11.141     ;
; 8.857 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a288~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 11.111     ;
; 8.863 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a55~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.039     ; 11.136     ;
; 8.877 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a80~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 11.074     ;
; 8.879 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a38~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.127     ; 11.032     ;
; 8.879 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a98~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.108     ; 11.051     ;
; 8.882 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a215~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 11.074     ;
; 8.895 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a216~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.118     ; 11.025     ;
; 8.899 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a113~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 11.080     ;
; 8.915 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a220~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 11.028     ;
; 8.925 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a127~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.004      ; 11.117     ;
; 8.928 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a119~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.111     ; 10.999     ;
; 8.936 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a0~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.110     ; 10.992     ;
; 8.944 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a7~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.029     ; 11.065     ;
; 8.945 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a211~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 11.027     ;
; 8.947 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a72~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 10.992     ;
; 8.948 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a6~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 11.013     ;
; 8.953 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a94~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.108     ; 10.977     ;
; 8.955 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a69~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 10.991     ;
; 8.957 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a292~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 11.029     ;
; 8.964 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a3~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 10.996     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                            ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 15.695 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.223      ;
; 15.695 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.223      ;
; 15.695 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.223      ;
; 15.695 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.223      ;
; 15.695 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.223      ;
; 15.695 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.223      ;
; 15.695 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.223      ;
; 15.695 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.223      ;
; 15.695 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.223      ;
; 15.882 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.036      ;
; 15.882 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.036      ;
; 15.882 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.036      ;
; 15.882 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.036      ;
; 15.882 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.036      ;
; 15.882 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.036      ;
; 15.882 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.036      ;
; 15.882 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.036      ;
; 15.882 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.080     ; 4.036      ;
; 15.988 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.930      ;
; 15.988 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.930      ;
; 15.988 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.930      ;
; 15.988 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.930      ;
; 15.988 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.930      ;
; 15.988 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.930      ;
; 15.988 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.930      ;
; 15.988 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.930      ;
; 15.988 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.930      ;
; 16.118 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.800      ;
; 16.149 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.769      ;
; 16.149 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.769      ;
; 16.149 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.769      ;
; 16.149 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.769      ;
; 16.149 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.769      ;
; 16.149 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.769      ;
; 16.149 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.769      ;
; 16.149 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.769      ;
; 16.149 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.769      ;
; 16.156 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.757      ;
; 16.156 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.757      ;
; 16.156 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.757      ;
; 16.156 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.757      ;
; 16.156 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.757      ;
; 16.156 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.757      ;
; 16.156 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.757      ;
; 16.156 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.757      ;
; 16.156 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.757      ;
; 16.156 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.757      ;
; 16.264 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.654      ;
; 16.264 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.654      ;
; 16.264 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.654      ;
; 16.264 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.654      ;
; 16.264 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.654      ;
; 16.264 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.654      ;
; 16.264 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.654      ;
; 16.264 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.654      ;
; 16.264 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.654      ;
; 16.305 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.613      ;
; 16.343 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.570      ;
; 16.343 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.570      ;
; 16.343 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.570      ;
; 16.343 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.570      ;
; 16.343 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.570      ;
; 16.343 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.570      ;
; 16.343 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.570      ;
; 16.343 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.570      ;
; 16.343 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.570      ;
; 16.343 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.570      ;
; 16.411 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.507      ;
; 16.427 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.491      ;
; 16.427 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.491      ;
; 16.427 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.491      ;
; 16.427 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.491      ;
; 16.427 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.491      ;
; 16.427 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.491      ;
; 16.427 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.491      ;
; 16.427 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.491      ;
; 16.427 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.491      ;
; 16.449 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.464      ;
; 16.449 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.464      ;
; 16.449 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.464      ;
; 16.449 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.464      ;
; 16.449 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.464      ;
; 16.449 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.464      ;
; 16.449 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.464      ;
; 16.449 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.464      ;
; 16.449 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.464      ;
; 16.449 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.464      ;
; 16.512 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.406      ;
; 16.512 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.406      ;
; 16.512 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.406      ;
; 16.512 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.406      ;
; 16.512 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.406      ;
; 16.512 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.406      ;
; 16.512 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.406      ;
; 16.512 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.406      ;
; 16.512 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.406      ;
; 16.572 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 20.000       ; -0.080     ; 3.346      ;
; 16.584 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|oRESET   ; clock        ; clock       ; 20.000       ; -0.085     ; 3.329      ;
; 16.610 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.303      ;
; 16.610 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 20.000       ; -0.085     ; 3.303      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                             ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.694      ;
; 0.642 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.910      ;
; 0.646 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.913      ;
; 0.649 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.080      ; 0.915      ;
; 0.657 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.924      ;
; 0.662 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.928      ;
; 0.870 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.136      ;
; 0.959 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.225      ;
; 0.960 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.226      ;
; 0.961 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.227      ;
; 0.963 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.229      ;
; 0.970 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.237      ;
; 0.973 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.242      ;
; 0.978 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.244      ;
; 0.979 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.245      ;
; 0.980 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.246      ;
; 0.981 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.247      ;
; 0.989 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.250      ;
; 0.994 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.255      ;
; 1.080 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.346      ;
; 1.081 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.347      ;
; 1.081 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.347      ;
; 1.082 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.348      ;
; 1.085 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.351      ;
; 1.086 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.352      ;
; 1.086 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.352      ;
; 1.087 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.353      ;
; 1.096 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.363      ;
; 1.099 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.365      ;
; 1.100 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.362      ;
; 1.101 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.362      ;
; 1.102 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.368      ;
; 1.104 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.370      ;
; 1.105 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.371      ;
; 1.106 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.367      ;
; 1.106 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.372      ;
; 1.106 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.367      ;
; 1.115 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.376      ;
; 1.120 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.381      ;
; 1.158 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|oRESET   ; clock        ; clock       ; 0.000        ; 0.080      ; 1.424      ;
; 1.180 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.446      ;
; 1.185 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.451      ;
; 1.206 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.472      ;
; 1.207 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.473      ;
; 1.208 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.474      ;
; 1.211 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.477      ;
; 1.212 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.478      ;
; 1.212 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.473      ;
; 1.213 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.479      ;
; 1.213 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.479      ;
; 1.213 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.479      ;
; 1.217 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.478      ;
; 1.222 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.488      ;
; 1.225 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.080      ; 1.491      ;
; 1.226 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.492      ;
; 1.227 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.075      ; 1.488      ;
; 1.227 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.080      ; 1.493      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.482 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.747      ;
; 0.641 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.906      ;
; 0.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.909      ;
; 0.647 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.912      ;
; 0.657 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.677 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.942      ;
; 0.700 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.965      ;
; 0.704 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.969      ;
; 0.776 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.042      ;
; 0.780 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.046      ;
; 0.819 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.084      ;
; 0.819 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.084      ;
; 0.819 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.084      ;
; 0.832 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.097      ;
; 0.876 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.142      ;
; 0.915 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.179      ;
; 0.945 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.210      ;
; 0.945 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.210      ;
; 0.945 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.210      ;
; 0.959 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.224      ;
; 0.961 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.226      ;
; 0.970 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.235      ;
; 0.971 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.236      ;
; 0.974 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.239      ;
; 0.975 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.242      ;
; 0.979 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.244      ;
; 0.980 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.245      ;
; 0.984 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.250      ;
; 0.985 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.250      ;
; 0.985 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.250      ;
; 0.986 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.251      ;
; 0.986 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.252      ;
; 0.989 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.255      ;
; 0.991 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.256      ;
; 0.992 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.257      ;
; 0.994 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.259      ;
; 0.995 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.260      ;
; 0.995 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.260      ;
; 0.995 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.260      ;
; 0.995 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.260      ;
; 0.996 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.261      ;
; 1.015 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.280      ;
; 1.017 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.282      ;
; 1.031 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.296      ;
; 1.036 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.301      ;
; 1.065 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.329      ;
; 1.074 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.339      ;
; 1.074 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.339      ;
; 1.074 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.339      ;
; 1.081 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.346      ;
; 1.082 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.347      ;
; 1.087 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.352      ;
; 1.087 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.352      ;
; 1.087 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.352      ;
; 1.088 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.353      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 11.695 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.210     ; 5.043      ;
; 11.695 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.210     ; 5.043      ;
; 11.695 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.210     ; 5.043      ;
; 11.695 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.210     ; 5.043      ;
; 11.695 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.210     ; 5.043      ;
; 11.695 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.210     ; 5.043      ;
; 11.695 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.210     ; 5.043      ;
; 11.695 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.210     ; 5.043      ;
; 11.695 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.210     ; 5.043      ;
; 11.695 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.210     ; 5.043      ;
; 11.695 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.210     ; 5.043      ;
; 11.763 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.208     ; 4.977      ;
; 11.763 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.208     ; 4.977      ;
; 11.763 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.208     ; 4.977      ;
; 11.763 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.208     ; 4.977      ;
; 11.763 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.208     ; 4.977      ;
; 11.763 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.208     ; 4.977      ;
; 11.763 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.208     ; 4.977      ;
; 11.763 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.208     ; 4.977      ;
; 11.763 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.208     ; 4.977      ;
; 11.763 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.208     ; 4.977      ;
; 12.053 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.190     ; 4.705      ;
; 12.053 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.190     ; 4.705      ;
; 12.053 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.190     ; 4.705      ;
; 12.053 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.190     ; 4.705      ;
; 12.053 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.190     ; 4.705      ;
; 12.053 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.190     ; 4.705      ;
; 12.053 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.190     ; 4.705      ;
; 12.053 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.190     ; 4.705      ;
; 12.053 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.190     ; 4.705      ;
; 12.631 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.189     ; 4.128      ;
; 12.631 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.189     ; 4.128      ;
; 12.631 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.189     ; 4.128      ;
; 12.631 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.189     ; 4.128      ;
; 12.631 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.189     ; 4.128      ;
; 12.631 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.189     ; 4.128      ;
; 12.631 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.189     ; 4.128      ;
; 12.631 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.189     ; 4.128      ;
; 12.631 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.189     ; 4.128      ;
; 12.631 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.189     ; 4.128      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 6.189 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.592     ; 3.883      ;
; 6.189 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.592     ; 3.883      ;
; 6.189 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.592     ; 3.883      ;
; 6.189 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.592     ; 3.883      ;
; 6.189 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.592     ; 3.883      ;
; 6.189 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.592     ; 3.883      ;
; 6.189 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.592     ; 3.883      ;
; 6.189 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.592     ; 3.883      ;
; 6.189 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.592     ; 3.883      ;
; 6.189 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.592     ; 3.883      ;
; 6.700 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.593     ; 4.393      ;
; 6.700 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.593     ; 4.393      ;
; 6.700 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.593     ; 4.393      ;
; 6.700 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.593     ; 4.393      ;
; 6.700 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.593     ; 4.393      ;
; 6.700 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.593     ; 4.393      ;
; 6.700 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.593     ; 4.393      ;
; 6.700 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.593     ; 4.393      ;
; 6.700 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.593     ; 4.393      ;
; 7.026 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.610     ; 4.702      ;
; 7.026 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.610     ; 4.702      ;
; 7.026 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.610     ; 4.702      ;
; 7.026 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.610     ; 4.702      ;
; 7.026 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.610     ; 4.702      ;
; 7.026 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.610     ; 4.702      ;
; 7.026 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.610     ; 4.702      ;
; 7.026 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.610     ; 4.702      ;
; 7.026 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.610     ; 4.702      ;
; 7.026 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.610     ; 4.702      ;
; 7.088 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.612     ; 4.762      ;
; 7.088 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.612     ; 4.762      ;
; 7.088 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.612     ; 4.762      ;
; 7.088 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.612     ; 4.762      ;
; 7.088 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.612     ; 4.762      ;
; 7.088 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.612     ; 4.762      ;
; 7.088 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.612     ; 4.762      ;
; 7.088 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.612     ; 4.762      ;
; 7.088 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.612     ; 4.762      ;
; 7.088 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.612     ; 4.762      ;
; 7.088 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.612     ; 4.762      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                             ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note                                                          ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
; 44.08 MHz  ; 44.08 MHz       ; p1|altpll_component|pll|clk[2] ;                                                               ;
; 257.86 MHz ; 250.0 MHz       ; clock                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 8.658  ; 0.000         ;
; clock                          ; 16.122 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; clock                          ; 0.366 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.433 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 12.503 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 5.475 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clock                          ; 9.779  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 19.714 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 8.658 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a141~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 11.326     ;
; 8.689 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a57~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 11.241     ;
; 8.843 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a140~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 11.129     ;
; 8.888 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a93~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 11.092     ;
; 8.889 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a204~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 11.078     ;
; 8.909 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a186~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.104     ; 11.017     ;
; 8.953 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a151~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 10.981     ;
; 8.955 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a108~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 10.995     ;
; 8.958 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a39~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 10.989     ;
; 8.966 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a56~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 10.964     ;
; 9.025 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a196~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.031     ; 10.974     ;
; 9.048 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a149~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 10.916     ;
; 9.055 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a85~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 10.911     ;
; 9.071 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a45~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 10.893     ;
; 9.092 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a227~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 10.881     ;
; 9.105 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a92~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 10.829     ;
; 9.107 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a200~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.014     ; 10.909     ;
; 9.118 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a100~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 10.839     ;
; 9.148 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a53~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 10.838     ;
; 9.154 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a150~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.037     ; 10.839     ;
; 9.164 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a79~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 10.791     ;
; 9.219 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a61~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 10.714     ;
; 9.243 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a157~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 10.737     ;
; 9.270 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a115~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 10.654     ;
; 9.286 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a125~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 10.644     ;
; 9.290 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a107~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 10.683     ;
; 9.298 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a77~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.088     ; 10.644     ;
; 9.304 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a110~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 10.676     ;
; 9.314 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a124~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.009     ; 10.707     ;
; 9.318 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a243~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 10.660     ;
; 9.326 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a59~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 10.607     ;
; 9.328 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a251~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 10.643     ;
; 9.329 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a95~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.627     ;
; 9.332 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a135~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 10.600     ;
; 9.336 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.061     ; 10.633     ;
; 9.354 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a242~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 10.589     ;
; 9.355 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a139~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.103     ; 10.572     ;
; 9.374 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a48~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.093     ; 10.563     ;
; 9.403 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a148~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 10.573     ;
; 9.417 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a209~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.539     ;
; 9.435 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a212~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 10.509     ;
; 9.457 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a133~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 10.482     ;
; 9.463 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a254~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 10.488     ;
; 9.475 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a99~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.104     ; 10.451     ;
; 9.514 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a112~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 10.433     ;
; 9.517 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a21~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.017     ; 10.496     ;
; 9.526 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a136~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 10.418     ;
; 9.531 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a239~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 10.433     ;
; 9.535 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a143~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 10.425     ;
; 9.537 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a128~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.114     ; 10.379     ;
; 9.537 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a235~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 10.428     ;
; 9.539 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a291~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 10.419     ;
; 9.541 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a37~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 10.439     ;
; 9.545 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a142~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 10.394     ;
; 9.546 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a246~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 10.389     ;
; 9.553 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a178~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 10.423     ;
; 9.581 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a293~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 10.374     ;
; 9.600 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a210~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 10.332     ;
; 9.607 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a68~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.061     ; 10.362     ;
; 9.608 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a162~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 10.369     ;
; 9.615 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a229~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 10.320     ;
; 9.621 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a63~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.038     ; 10.371     ;
; 9.624 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a55~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.029     ; 10.377     ;
; 9.626 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a132~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 10.306     ;
; 9.629 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a80~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 10.323     ;
; 9.642 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a145~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 10.343     ;
; 9.658 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a216~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.110     ; 10.262     ;
; 9.659 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a266~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 10.290     ;
; 9.668 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a76~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 10.305     ;
; 9.680 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a87~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 10.281     ;
; 9.681 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a274~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.035     ; 10.314     ;
; 9.683 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a116~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.273     ;
; 9.686 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a32~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.117     ; 10.227     ;
; 9.692 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a220~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 10.251     ;
; 9.707 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a288~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 10.254     ;
; 9.709 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a275~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 10.239     ;
; 9.711 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a211~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.061     ; 10.258     ;
; 9.714 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a36~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.242     ;
; 9.716 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a86~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 10.250     ;
; 9.717 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a4~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.033     ; 10.280     ;
; 9.720 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a89~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 10.266     ;
; 9.722 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a72~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 10.216     ;
; 9.727 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a69~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 10.217     ;
; 9.741 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a158~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.029     ; 10.260     ;
; 9.764 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a3~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 10.198     ;
; 9.764 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a144~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 10.224     ;
; 9.765 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a215~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.191     ;
; 9.767 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a16~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.009     ; 10.254     ;
; 9.771 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a221~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 10.153     ;
; 9.772 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a97~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 10.152     ;
; 9.772 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a134~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 10.160     ;
; 9.784 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a98~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 10.144     ;
; 9.789 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a126~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 10.170     ;
; 9.793 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a234~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 10.155     ;
; 9.799 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a120~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.061     ; 10.170     ;
; 9.815 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a49~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 10.171     ;
; 9.820 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a119~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.103     ; 10.107     ;
; 9.841 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a248~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 10.106     ;
; 9.850 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a38~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.117     ; 10.063     ;
; 9.851 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a127~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.008      ; 10.187     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                             ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 16.122 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.806      ;
; 16.122 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.806      ;
; 16.122 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.806      ;
; 16.122 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.806      ;
; 16.122 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.806      ;
; 16.122 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.806      ;
; 16.122 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.806      ;
; 16.122 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.806      ;
; 16.122 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.806      ;
; 16.301 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.627      ;
; 16.301 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.627      ;
; 16.301 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.627      ;
; 16.301 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.627      ;
; 16.301 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.627      ;
; 16.301 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.627      ;
; 16.301 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.627      ;
; 16.301 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.627      ;
; 16.301 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.627      ;
; 16.390 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.538      ;
; 16.390 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.538      ;
; 16.390 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.538      ;
; 16.390 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.538      ;
; 16.390 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.538      ;
; 16.390 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.538      ;
; 16.390 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.538      ;
; 16.390 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.538      ;
; 16.390 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.538      ;
; 16.516 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.412      ;
; 16.529 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.399      ;
; 16.529 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.399      ;
; 16.529 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.399      ;
; 16.529 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.399      ;
; 16.529 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.399      ;
; 16.529 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.399      ;
; 16.529 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.399      ;
; 16.529 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.399      ;
; 16.529 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.399      ;
; 16.550 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.374      ;
; 16.550 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.374      ;
; 16.550 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.374      ;
; 16.550 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.374      ;
; 16.550 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.374      ;
; 16.550 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.374      ;
; 16.550 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.374      ;
; 16.550 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.374      ;
; 16.550 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.374      ;
; 16.550 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.374      ;
; 16.605 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.323      ;
; 16.605 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.323      ;
; 16.605 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.323      ;
; 16.605 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.323      ;
; 16.605 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.323      ;
; 16.605 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.323      ;
; 16.605 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.323      ;
; 16.605 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.323      ;
; 16.605 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.323      ;
; 16.700 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.228      ;
; 16.710 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.214      ;
; 16.710 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.214      ;
; 16.710 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.214      ;
; 16.710 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.214      ;
; 16.710 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.214      ;
; 16.710 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.214      ;
; 16.710 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.214      ;
; 16.710 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.214      ;
; 16.710 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.214      ;
; 16.710 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.214      ;
; 16.723 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.205      ;
; 16.723 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.205      ;
; 16.723 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.205      ;
; 16.723 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.205      ;
; 16.723 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.205      ;
; 16.723 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.205      ;
; 16.723 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.205      ;
; 16.723 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.205      ;
; 16.723 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.205      ;
; 16.789 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.139      ;
; 16.799 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.125      ;
; 16.799 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.125      ;
; 16.799 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.125      ;
; 16.799 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.125      ;
; 16.799 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.125      ;
; 16.799 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.125      ;
; 16.799 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.125      ;
; 16.799 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.125      ;
; 16.799 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.125      ;
; 16.799 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 20.000       ; -0.075     ; 3.125      ;
; 16.856 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.072      ;
; 16.856 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.072      ;
; 16.856 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.072      ;
; 16.856 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.072      ;
; 16.856 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.072      ;
; 16.856 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.072      ;
; 16.856 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.072      ;
; 16.856 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.072      ;
; 16.856 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.072      ;
; 16.923 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 20.000       ; -0.071     ; 3.005      ;
; 16.938 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.071     ; 2.990      ;
; 16.938 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.071     ; 2.990      ;
; 16.938 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.071     ; 2.990      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                              ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.366 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.608      ;
; 0.388 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.630      ;
; 0.587 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.834      ;
; 0.594 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.071      ; 0.836      ;
; 0.600 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.842      ;
; 0.603 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.845      ;
; 0.608 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.850      ;
; 0.792 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.034      ;
; 0.875 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.117      ;
; 0.875 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.117      ;
; 0.875 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.117      ;
; 0.875 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.117      ;
; 0.876 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.118      ;
; 0.877 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.119      ;
; 0.879 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.121      ;
; 0.879 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.121      ;
; 0.880 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.122      ;
; 0.881 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.123      ;
; 0.882 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.124      ;
; 0.886 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.129      ;
; 0.890 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.067      ; 1.130      ;
; 0.892 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.135      ;
; 0.903 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.067      ; 1.141      ;
; 0.974 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.216      ;
; 0.974 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.216      ;
; 0.975 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.217      ;
; 0.975 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.217      ;
; 0.976 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.218      ;
; 0.976 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.218      ;
; 0.976 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.218      ;
; 0.985 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.227      ;
; 0.985 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.227      ;
; 0.985 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.227      ;
; 0.986 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.228      ;
; 0.987 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.229      ;
; 0.987 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.229      ;
; 0.987 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.229      ;
; 0.989 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.067      ; 1.227      ;
; 0.989 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.231      ;
; 0.990 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.232      ;
; 0.991 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.233      ;
; 0.993 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.067      ; 1.231      ;
; 0.996 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.238      ;
; 0.997 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.239      ;
; 0.997 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.239      ;
; 1.000 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.067      ; 1.238      ;
; 1.000 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.242      ;
; 1.001 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.243      ;
; 1.002 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.067      ; 1.240      ;
; 1.002 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.244      ;
; 1.004 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.067      ; 1.242      ;
; 1.013 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.067      ; 1.251      ;
; 1.063 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.305      ;
; 1.072 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|oRESET   ; clock        ; clock       ; 0.000        ; 0.071      ; 1.314      ;
; 1.084 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.326      ;
; 1.085 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.327      ;
; 1.086 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.328      ;
; 1.086 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.328      ;
; 1.086 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.328      ;
; 1.089 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.067      ; 1.327      ;
; 1.092 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.334      ;
; 1.095 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.337      ;
; 1.096 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.338      ;
; 1.096 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.338      ;
; 1.097 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.339      ;
; 1.097 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.339      ;
; 1.097 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.339      ;
; 1.099 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.067      ; 1.337      ;
; 1.099 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.071      ; 1.341      ;
; 1.099 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.067      ; 1.337      ;
; 1.100 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.067      ; 1.338      ;
; 1.100 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.071      ; 1.342      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.433 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.677      ;
; 0.584 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.827      ;
; 0.586 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.831      ;
; 0.589 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.833      ;
; 0.598 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.619 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.863      ;
; 0.637 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.881      ;
; 0.639 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.883      ;
; 0.713 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 0.958      ;
; 0.723 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 0.968      ;
; 0.743 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.986      ;
; 0.743 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.986      ;
; 0.743 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.986      ;
; 0.770 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.014      ;
; 0.811 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 1.056      ;
; 0.837 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.079      ;
; 0.861 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.104      ;
; 0.861 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.104      ;
; 0.861 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.104      ;
; 0.870 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.113      ;
; 0.872 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.116      ;
; 0.874 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.118      ;
; 0.874 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.118      ;
; 0.878 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.122      ;
; 0.883 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.127      ;
; 0.884 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 1.130      ;
; 0.885 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.129      ;
; 0.885 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.129      ;
; 0.887 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.891 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.135      ;
; 0.892 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.136      ;
; 0.893 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.136      ;
; 0.896 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 1.141      ;
; 0.897 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.140      ;
; 0.898 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.142      ;
; 0.898 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.142      ;
; 0.898 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.143      ;
; 0.902 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.146      ;
; 0.903 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.147      ;
; 0.904 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.148      ;
; 0.904 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.147      ;
; 0.924 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.168      ;
; 0.927 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.171      ;
; 0.932 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.175      ;
; 0.938 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.182      ;
; 0.973 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.217      ;
; 0.973 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.216      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.218      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.218      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.218      ;
; 0.982 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.226      ;
; 0.984 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.228      ;
; 0.984 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.228      ;
; 0.986 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 1.231      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 12.503 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.813     ; 4.633      ;
; 12.503 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.813     ; 4.633      ;
; 12.503 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.813     ; 4.633      ;
; 12.503 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.813     ; 4.633      ;
; 12.503 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.813     ; 4.633      ;
; 12.503 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.813     ; 4.633      ;
; 12.503 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.813     ; 4.633      ;
; 12.503 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.813     ; 4.633      ;
; 12.503 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.813     ; 4.633      ;
; 12.503 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.813     ; 4.633      ;
; 12.503 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.813     ; 4.633      ;
; 12.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.810     ; 4.573      ;
; 12.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.810     ; 4.573      ;
; 12.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.810     ; 4.573      ;
; 12.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.810     ; 4.573      ;
; 12.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.810     ; 4.573      ;
; 12.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.810     ; 4.573      ;
; 12.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.810     ; 4.573      ;
; 12.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.810     ; 4.573      ;
; 12.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.810     ; 4.573      ;
; 12.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.810     ; 4.573      ;
; 12.807 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.784     ; 4.358      ;
; 12.807 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.784     ; 4.358      ;
; 12.807 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.784     ; 4.358      ;
; 12.807 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.784     ; 4.358      ;
; 12.807 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.784     ; 4.358      ;
; 12.807 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.784     ; 4.358      ;
; 12.807 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.784     ; 4.358      ;
; 12.807 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.784     ; 4.358      ;
; 12.807 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.784     ; 4.358      ;
; 13.340 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.783     ; 3.826      ;
; 13.340 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.783     ; 3.826      ;
; 13.340 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.783     ; 3.826      ;
; 13.340 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.783     ; 3.826      ;
; 13.340 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.783     ; 3.826      ;
; 13.340 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.783     ; 3.826      ;
; 13.340 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.783     ; 3.826      ;
; 13.340 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.783     ; 3.826      ;
; 13.340 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.783     ; 3.826      ;
; 13.340 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.783     ; 3.826      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 5.475 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.254     ; 3.492      ;
; 5.475 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.254     ; 3.492      ;
; 5.475 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.254     ; 3.492      ;
; 5.475 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.254     ; 3.492      ;
; 5.475 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.254     ; 3.492      ;
; 5.475 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.254     ; 3.492      ;
; 5.475 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.254     ; 3.492      ;
; 5.475 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.254     ; 3.492      ;
; 5.475 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.254     ; 3.492      ;
; 5.475 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.254     ; 3.492      ;
; 5.931 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.255     ; 3.947      ;
; 5.931 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.255     ; 3.947      ;
; 5.931 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.255     ; 3.947      ;
; 5.931 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.255     ; 3.947      ;
; 5.931 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.255     ; 3.947      ;
; 5.931 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.255     ; 3.947      ;
; 5.931 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.255     ; 3.947      ;
; 5.931 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.255     ; 3.947      ;
; 5.931 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.255     ; 3.947      ;
; 6.273 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.283     ; 4.261      ;
; 6.273 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.283     ; 4.261      ;
; 6.273 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.283     ; 4.261      ;
; 6.273 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.283     ; 4.261      ;
; 6.273 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.283     ; 4.261      ;
; 6.273 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.283     ; 4.261      ;
; 6.273 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.283     ; 4.261      ;
; 6.273 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.283     ; 4.261      ;
; 6.273 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.283     ; 4.261      ;
; 6.273 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.283     ; 4.261      ;
; 6.331 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.285     ; 4.317      ;
; 6.331 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.285     ; 4.317      ;
; 6.331 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.285     ; 4.317      ;
; 6.331 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.285     ; 4.317      ;
; 6.331 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.285     ; 4.317      ;
; 6.331 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.285     ; 4.317      ;
; 6.331 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.285     ; 4.317      ;
; 6.331 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.285     ; 4.317      ;
; 6.331 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.285     ; 4.317      ;
; 6.331 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.285     ; 4.317      ;
; 6.331 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.285     ; 4.317      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 13.689 ; 0.000         ;
; clock                          ; 17.837 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; clock                          ; 0.190 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.221 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 15.477 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 3.135 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clock                          ; 9.437  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 19.752 ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 13.689 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a140~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 6.266      ;
; 13.723 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a141~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 6.237      ;
; 13.740 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a57~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 6.170      ;
; 13.805 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a186~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 6.106      ;
; 13.831 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a93~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 6.136      ;
; 13.848 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a108~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 6.092      ;
; 13.865 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a56~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 6.048      ;
; 13.908 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a100~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 6.021      ;
; 13.915 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a204~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 6.034      ;
; 13.915 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a151~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 6.003      ;
; 13.916 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a85~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 6.039      ;
; 13.917 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a92~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 6.009      ;
; 13.921 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a45~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 6.022      ;
; 13.938 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a39~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 5.993      ;
; 13.954 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a149~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 5.985      ;
; 13.999 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a79~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 5.941      ;
; 14.001 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a227~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 5.960      ;
; 14.009 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a150~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.040     ; 5.960      ;
; 14.029 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a196~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.036     ; 5.944      ;
; 14.038 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a200~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.017     ; 5.954      ;
; 14.046 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a157~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 5.910      ;
; 14.060 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a242~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 5.866      ;
; 14.068 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a209~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 5.872      ;
; 14.077 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a124~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.014     ; 5.918      ;
; 14.079 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a53~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 5.883      ;
; 14.083 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a77~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 5.843      ;
; 14.089 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a125~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 5.830      ;
; 14.092 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a162~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 5.861      ;
; 14.098 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 5.854      ;
; 14.103 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a135~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 5.814      ;
; 14.114 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a110~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 5.851      ;
; 14.120 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a139~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 5.791      ;
; 14.121 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a48~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 5.804      ;
; 14.123 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a148~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 5.828      ;
; 14.128 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a59~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 5.786      ;
; 14.129 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a251~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 5.818      ;
; 14.129 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a115~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 5.778      ;
; 14.133 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a107~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 5.826      ;
; 14.159 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a95~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 5.786      ;
; 14.168 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a61~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 5.751      ;
; 14.170 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a243~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 5.792      ;
; 14.173 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a254~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 5.763      ;
; 14.185 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a178~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 5.777      ;
; 14.197 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a116~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 5.748      ;
; 14.198 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a246~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 5.722      ;
; 14.200 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a143~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 5.739      ;
; 14.215 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a133~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 5.707      ;
; 14.219 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a142~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 5.703      ;
; 14.222 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a136~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 5.707      ;
; 14.225 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a76~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 5.734      ;
; 14.228 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a132~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 5.689      ;
; 14.230 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a293~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 5.699      ;
; 14.232 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a210~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.093     ; 5.684      ;
; 14.232 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a145~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 5.730      ;
; 14.241 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a112~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 5.693      ;
; 14.246 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a229~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 5.676      ;
; 14.250 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a21~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.022     ; 5.737      ;
; 14.252 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a128~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.108     ; 5.649      ;
; 14.259 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a239~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 5.692      ;
; 14.265 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a212~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 5.670      ;
; 14.265 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a4~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.035     ; 5.709      ;
; 14.272 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a68~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 5.684      ;
; 14.273 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a99~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.101     ; 5.635      ;
; 14.274 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a97~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 5.633      ;
; 14.275 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a87~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 5.675      ;
; 14.293 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a274~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.031     ; 5.685      ;
; 14.296 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a37~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 5.660      ;
; 14.296 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a36~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 5.644      ;
; 14.300 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a32~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 5.600      ;
; 14.301 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a235~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 5.644      ;
; 14.308 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a216~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 5.599      ;
; 14.312 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a291~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 5.619      ;
; 14.313 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a86~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 5.642      ;
; 14.314 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a89~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.035     ; 5.660      ;
; 14.330 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a215~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 5.613      ;
; 14.331 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a266~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 5.598      ;
; 14.339 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a248~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 5.593      ;
; 14.342 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a98~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 5.567      ;
; 14.343 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a134~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 5.569      ;
; 14.344 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a275~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 5.588      ;
; 14.349 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a119~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 5.564      ;
; 14.351 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a16~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.011     ; 5.647      ;
; 14.361 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a80~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 5.578      ;
; 14.364 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a44~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 5.567      ;
; 14.365 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a69~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 5.567      ;
; 14.365 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a49~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.039     ; 5.605      ;
; 14.367 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a221~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 5.543      ;
; 14.383 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a113~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 5.584      ;
; 14.386 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a211~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 5.570      ;
; 14.390 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a144~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 5.575      ;
; 14.392 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a38~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 5.508      ;
; 14.393 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a292~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.039     ; 5.577      ;
; 14.395 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a288~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 5.542      ;
; 14.399 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a63~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.032     ; 5.578      ;
; 14.403 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a55~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.025     ; 5.581      ;
; 14.407 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a220~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 5.519      ;
; 14.408 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a94~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 5.510      ;
; 14.411 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 5.523      ;
; 14.411 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a156~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.061     ; 5.537      ;
; 14.411 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a158~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.025     ; 5.573      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                             ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 17.837 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.110      ;
; 17.837 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.110      ;
; 17.837 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.110      ;
; 17.837 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.110      ;
; 17.837 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.110      ;
; 17.837 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.110      ;
; 17.837 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.110      ;
; 17.837 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.110      ;
; 17.837 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.110      ;
; 17.933 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.014      ;
; 17.933 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.014      ;
; 17.933 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.014      ;
; 17.933 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.014      ;
; 17.933 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.014      ;
; 17.933 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.014      ;
; 17.933 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.014      ;
; 17.933 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.014      ;
; 17.933 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.040     ; 2.014      ;
; 17.996 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.951      ;
; 17.996 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.951      ;
; 17.996 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.951      ;
; 17.996 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.951      ;
; 17.996 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.951      ;
; 17.996 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.951      ;
; 17.996 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.951      ;
; 17.996 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.951      ;
; 17.996 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.951      ;
; 18.030 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.917      ;
; 18.068 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.879      ;
; 18.068 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.879      ;
; 18.068 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.879      ;
; 18.068 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.879      ;
; 18.068 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.879      ;
; 18.068 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.879      ;
; 18.068 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.879      ;
; 18.068 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.879      ;
; 18.068 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.879      ;
; 18.091 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.852      ;
; 18.091 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.852      ;
; 18.091 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.852      ;
; 18.091 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.852      ;
; 18.091 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.852      ;
; 18.091 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.852      ;
; 18.091 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.852      ;
; 18.091 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.852      ;
; 18.091 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.852      ;
; 18.091 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.852      ;
; 18.126 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.821      ;
; 18.130 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.817      ;
; 18.130 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.817      ;
; 18.130 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.817      ;
; 18.130 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.817      ;
; 18.130 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.817      ;
; 18.130 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.817      ;
; 18.130 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.817      ;
; 18.130 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.817      ;
; 18.130 ; Reset_Delay:r0|Cont[7] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.817      ;
; 18.187 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.756      ;
; 18.187 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.756      ;
; 18.187 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.756      ;
; 18.187 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.756      ;
; 18.187 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.756      ;
; 18.187 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.756      ;
; 18.187 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.756      ;
; 18.187 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.756      ;
; 18.187 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.756      ;
; 18.187 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.756      ;
; 18.189 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.758      ;
; 18.205 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.742      ;
; 18.205 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.742      ;
; 18.205 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.742      ;
; 18.205 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.742      ;
; 18.205 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.742      ;
; 18.205 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.742      ;
; 18.205 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.742      ;
; 18.205 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.742      ;
; 18.205 ; Reset_Delay:r0|Cont[6] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.742      ;
; 18.240 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.707      ;
; 18.240 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.707      ;
; 18.240 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.707      ;
; 18.240 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.707      ;
; 18.240 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.707      ;
; 18.240 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.707      ;
; 18.240 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.707      ;
; 18.240 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.707      ;
; 18.240 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.707      ;
; 18.250 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.693      ;
; 18.250 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.693      ;
; 18.250 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.693      ;
; 18.250 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.693      ;
; 18.250 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.693      ;
; 18.250 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.693      ;
; 18.250 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.693      ;
; 18.250 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.693      ;
; 18.250 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.693      ;
; 18.250 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 20.000       ; -0.044     ; 1.693      ;
; 18.261 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.686      ;
; 18.288 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|oRESET   ; clock        ; clock       ; 20.000       ; -0.044     ; 1.655      ;
; 18.301 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.646      ;
; 18.301 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 20.000       ; -0.040     ; 1.646      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                              ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.190 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.314      ;
; 0.194 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.318      ;
; 0.293 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.421      ;
; 0.301 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.425      ;
; 0.386 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.510      ;
; 0.442 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.566      ;
; 0.443 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.567      ;
; 0.444 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.568      ;
; 0.445 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.569      ;
; 0.450 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.574      ;
; 0.452 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.577      ;
; 0.454 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.578      ;
; 0.455 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.579      ;
; 0.455 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.579      ;
; 0.456 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.580      ;
; 0.457 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.581      ;
; 0.457 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.581      ;
; 0.458 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.582      ;
; 0.463 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.583      ;
; 0.466 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.586      ;
; 0.505 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.629      ;
; 0.506 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.630      ;
; 0.507 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.631      ;
; 0.508 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.632      ;
; 0.508 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.632      ;
; 0.509 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.633      ;
; 0.510 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.634      ;
; 0.511 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.635      ;
; 0.517 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|oRESET   ; clock        ; clock       ; 0.000        ; 0.040      ; 0.641      ;
; 0.517 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.637      ;
; 0.519 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.643      ;
; 0.520 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.644      ;
; 0.520 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.644      ;
; 0.522 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.646      ;
; 0.522 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.646      ;
; 0.522 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.646      ;
; 0.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.646      ;
; 0.522 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.647      ;
; 0.523 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.647      ;
; 0.525 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.645      ;
; 0.529 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.649      ;
; 0.532 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.652      ;
; 0.538 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.662      ;
; 0.541 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.665      ;
; 0.571 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.695      ;
; 0.573 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.697      ;
; 0.573 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.697      ;
; 0.573 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.697      ;
; 0.574 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|oRESET   ; clock        ; clock       ; 0.000        ; 0.040      ; 0.698      ;
; 0.574 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.698      ;
; 0.574 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.698      ;
; 0.576 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.700      ;
; 0.576 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.700      ;
; 0.576 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; clock        ; clock       ; 0.000        ; 0.040      ; 0.700      ;
; 0.577 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.701      ;
; 0.579 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.699      ;
; 0.583 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.703      ;
; 0.585 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.709      ;
; 0.585 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; clock        ; clock       ; 0.000        ; 0.040      ; 0.709      ;
; 0.586 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[13] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.706      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.221 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.347      ;
; 0.288 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.417      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.419      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.419      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.419      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.419      ;
; 0.296 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.427      ;
; 0.299 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.307 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.432      ;
; 0.321 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.447      ;
; 0.324 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.450      ;
; 0.340 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.469      ;
; 0.342 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.471      ;
; 0.376 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.502      ;
; 0.379 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.508      ;
; 0.380 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.509      ;
; 0.380 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.509      ;
; 0.389 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.518      ;
; 0.410 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.539      ;
; 0.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.557      ;
; 0.428 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.557      ;
; 0.429 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.558      ;
; 0.437 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.566      ;
; 0.439 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.568      ;
; 0.445 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.574      ;
; 0.447 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.576      ;
; 0.448 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.577      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.577      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.577      ;
; 0.449 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.578      ;
; 0.450 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.579      ;
; 0.450 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.579      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.580      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.580      ;
; 0.453 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.582      ;
; 0.456 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.585      ;
; 0.457 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.586      ;
; 0.458 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.588      ;
; 0.459 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.588      ;
; 0.460 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.589      ;
; 0.461 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.590      ;
; 0.462 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.588      ;
; 0.470 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.596      ;
; 0.476 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.605      ;
; 0.482 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.608      ;
; 0.485 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.611      ;
; 0.492 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.621      ;
; 0.492 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.621      ;
; 0.493 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.622      ;
; 0.495 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.624      ;
; 0.496 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.625      ;
; 0.496 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.625      ;
; 0.502 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.631      ;
; 0.505 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.634      ;
; 0.508 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.637      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 15.477 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.747      ;
; 15.477 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.747      ;
; 15.477 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.747      ;
; 15.477 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.747      ;
; 15.477 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.747      ;
; 15.477 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.747      ;
; 15.477 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.747      ;
; 15.477 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.747      ;
; 15.477 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.747      ;
; 15.477 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.747      ;
; 15.477 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.747      ;
; 15.507 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.717      ;
; 15.507 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.717      ;
; 15.507 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.717      ;
; 15.507 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.717      ;
; 15.507 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.717      ;
; 15.507 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.717      ;
; 15.507 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.717      ;
; 15.507 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.717      ;
; 15.507 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.717      ;
; 15.507 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.713     ; 2.717      ;
; 15.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.509      ;
; 15.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.509      ;
; 15.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.509      ;
; 15.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.509      ;
; 15.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.509      ;
; 15.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.509      ;
; 15.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.509      ;
; 15.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.509      ;
; 15.692 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.509      ;
; 15.981 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.220      ;
; 15.981 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.220      ;
; 15.981 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.220      ;
; 15.981 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.220      ;
; 15.981 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.220      ;
; 15.981 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.220      ;
; 15.981 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.220      ;
; 15.981 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.220      ;
; 15.981 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.220      ;
; 15.981 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.736     ; 2.220      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 3.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.419     ; 1.900      ;
; 3.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.419     ; 1.900      ;
; 3.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.419     ; 1.900      ;
; 3.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.419     ; 1.900      ;
; 3.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.419     ; 1.900      ;
; 3.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.419     ; 1.900      ;
; 3.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.419     ; 1.900      ;
; 3.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.419     ; 1.900      ;
; 3.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.419     ; 1.900      ;
; 3.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.419     ; 1.900      ;
; 3.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.420     ; 2.147      ;
; 3.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.420     ; 2.147      ;
; 3.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.420     ; 2.147      ;
; 3.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.420     ; 2.147      ;
; 3.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.420     ; 2.147      ;
; 3.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.420     ; 2.147      ;
; 3.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.420     ; 2.147      ;
; 3.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.420     ; 2.147      ;
; 3.383 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.420     ; 2.147      ;
; 3.508 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.299      ;
; 3.508 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.299      ;
; 3.508 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.299      ;
; 3.508 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.299      ;
; 3.508 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.299      ;
; 3.508 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.299      ;
; 3.508 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.299      ;
; 3.508 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.299      ;
; 3.508 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.299      ;
; 3.508 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.299      ;
; 3.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.318      ;
; 3.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.318      ;
; 3.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.318      ;
; 3.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.318      ;
; 3.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.318      ;
; 3.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.318      ;
; 3.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.318      ;
; 3.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.318      ;
; 3.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.318      ;
; 3.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.318      ;
; 3.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; clock        ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.393     ; 2.318      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+---------------------------------+--------+-------+----------+---------+---------------------+
; Clock                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                ; 7.698  ; 0.190 ; 11.695   ; 3.135   ; 9.437               ;
;  clock                          ; 15.695 ; 0.190 ; N/A      ; N/A     ; 9.437               ;
;  p1|altpll_component|pll|clk[2] ; 7.698  ; 0.221 ; 11.695   ; 3.135   ; 19.714              ;
; Design-wide TNS                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock                          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  p1|altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; clock                          ; clock                          ; 630      ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 190      ; 977      ; 5726     ; 347      ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; clock                          ; clock                          ; 630      ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 190      ; 977      ; 5726     ; 347      ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; clock      ; p1|altpll_component|pll|clk[2] ; 19       ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; clock      ; p1|altpll_component|pll|clk[2] ; 19       ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                      ;
+--------------------------------+--------------------------------+-----------+-------------+
; Target                         ; Clock                          ; Type      ; Status      ;
+--------------------------------+--------------------------------+-----------+-------------+
; clock                          ; clock                          ; Base      ; Constrained ;
; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; Generated ; Constrained ;
+--------------------------------+--------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Thu Apr 05 13:29:47 2018
Info: Command: quartus_sta Smash_Bros -c Smash_Bros
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Smash_Bros.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock clock
    Info (332110): create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[2]} {p1|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.698
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.698               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    15.695               0.000 clock 
Info (332146): Worst-case hold slack is 0.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.408               0.000 clock 
    Info (332119):     0.482               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 11.695
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.695               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 6.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.189               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.756               0.000 clock 
    Info (332119):    19.718               0.000 p1|altpll_component|pll|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.658               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    16.122               0.000 clock 
Info (332146): Worst-case hold slack is 0.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.366               0.000 clock 
    Info (332119):     0.433               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 12.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.503               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 5.475
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.475               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.779               0.000 clock 
    Info (332119):    19.714               0.000 p1|altpll_component|pll|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.689               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    17.837               0.000 clock 
Info (332146): Worst-case hold slack is 0.190
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.190               0.000 clock 
    Info (332119):     0.221               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 15.477
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.477               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 3.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.135               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.437               0.000 clock 
    Info (332119):    19.752               0.000 p1|altpll_component|pll|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1031 megabytes
    Info: Processing ended: Thu Apr 05 13:29:53 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


