# VeriVerse
**2 day verilog workshop**

## DAY-1
### Combinational logic 
  --> and_2 <br>
  --> or_2 <br>
  --> xor_2 <br>
  --> nand_3 <br>
  --> HA <br>
  --> FA <br>
  --> Para_adder <br>
  
