verilog work "basichomework7.v"
