
EFG_LPWR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d60  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08005e20  08005e20  00015e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f6c  08005f6c  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08005f6c  08005f6c  00015f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f74  08005f74  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f74  08005f74  00015f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f78  08005f78  00015f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08005f7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  20000060  08005fdc  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000398  08005fdc  00020398  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   000106ea  00000000  00000000  000200cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000259d  00000000  00000000  000307b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ee0  00000000  00000000  00032d58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b8e  00000000  00000000  00033c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00012d5e  00000000  00000000  000347c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011dc4  00000000  00000000  00047524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00074d8b  00000000  00000000  000592e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003a50  00000000  00000000  000ce074  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000d1ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005e08 	.word	0x08005e08

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08005e08 	.word	0x08005e08

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	; (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f834 	bl	80002e0 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_lmul>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	46ce      	mov	lr, r9
 8000288:	4699      	mov	r9, r3
 800028a:	0c03      	lsrs	r3, r0, #16
 800028c:	469c      	mov	ip, r3
 800028e:	0413      	lsls	r3, r2, #16
 8000290:	4647      	mov	r7, r8
 8000292:	0c1b      	lsrs	r3, r3, #16
 8000294:	001d      	movs	r5, r3
 8000296:	000e      	movs	r6, r1
 8000298:	4661      	mov	r1, ip
 800029a:	0404      	lsls	r4, r0, #16
 800029c:	0c24      	lsrs	r4, r4, #16
 800029e:	b580      	push	{r7, lr}
 80002a0:	0007      	movs	r7, r0
 80002a2:	0c10      	lsrs	r0, r2, #16
 80002a4:	434b      	muls	r3, r1
 80002a6:	4365      	muls	r5, r4
 80002a8:	4341      	muls	r1, r0
 80002aa:	4360      	muls	r0, r4
 80002ac:	0c2c      	lsrs	r4, r5, #16
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	1820      	adds	r0, r4, r0
 80002b2:	468c      	mov	ip, r1
 80002b4:	4283      	cmp	r3, r0
 80002b6:	d903      	bls.n	80002c0 <__aeabi_lmul+0x3c>
 80002b8:	2380      	movs	r3, #128	; 0x80
 80002ba:	025b      	lsls	r3, r3, #9
 80002bc:	4698      	mov	r8, r3
 80002be:	44c4      	add	ip, r8
 80002c0:	4649      	mov	r1, r9
 80002c2:	4379      	muls	r1, r7
 80002c4:	4356      	muls	r6, r2
 80002c6:	0c03      	lsrs	r3, r0, #16
 80002c8:	042d      	lsls	r5, r5, #16
 80002ca:	0c2d      	lsrs	r5, r5, #16
 80002cc:	1989      	adds	r1, r1, r6
 80002ce:	4463      	add	r3, ip
 80002d0:	0400      	lsls	r0, r0, #16
 80002d2:	1940      	adds	r0, r0, r5
 80002d4:	18c9      	adds	r1, r1, r3
 80002d6:	bcc0      	pop	{r6, r7}
 80002d8:	46b9      	mov	r9, r7
 80002da:	46b0      	mov	r8, r6
 80002dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002de:	46c0      	nop			; (mov r8, r8)

080002e0 <__udivmoddi4>:
 80002e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002e2:	4657      	mov	r7, sl
 80002e4:	464e      	mov	r6, r9
 80002e6:	4645      	mov	r5, r8
 80002e8:	46de      	mov	lr, fp
 80002ea:	b5e0      	push	{r5, r6, r7, lr}
 80002ec:	0004      	movs	r4, r0
 80002ee:	000d      	movs	r5, r1
 80002f0:	4692      	mov	sl, r2
 80002f2:	4699      	mov	r9, r3
 80002f4:	b083      	sub	sp, #12
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d830      	bhi.n	800035c <__udivmoddi4+0x7c>
 80002fa:	d02d      	beq.n	8000358 <__udivmoddi4+0x78>
 80002fc:	4649      	mov	r1, r9
 80002fe:	4650      	mov	r0, sl
 8000300:	f000 f8ba 	bl	8000478 <__clzdi2>
 8000304:	0029      	movs	r1, r5
 8000306:	0006      	movs	r6, r0
 8000308:	0020      	movs	r0, r4
 800030a:	f000 f8b5 	bl	8000478 <__clzdi2>
 800030e:	1a33      	subs	r3, r6, r0
 8000310:	4698      	mov	r8, r3
 8000312:	3b20      	subs	r3, #32
 8000314:	d434      	bmi.n	8000380 <__udivmoddi4+0xa0>
 8000316:	469b      	mov	fp, r3
 8000318:	4653      	mov	r3, sl
 800031a:	465a      	mov	r2, fp
 800031c:	4093      	lsls	r3, r2
 800031e:	4642      	mov	r2, r8
 8000320:	001f      	movs	r7, r3
 8000322:	4653      	mov	r3, sl
 8000324:	4093      	lsls	r3, r2
 8000326:	001e      	movs	r6, r3
 8000328:	42af      	cmp	r7, r5
 800032a:	d83b      	bhi.n	80003a4 <__udivmoddi4+0xc4>
 800032c:	42af      	cmp	r7, r5
 800032e:	d100      	bne.n	8000332 <__udivmoddi4+0x52>
 8000330:	e079      	b.n	8000426 <__udivmoddi4+0x146>
 8000332:	465b      	mov	r3, fp
 8000334:	1ba4      	subs	r4, r4, r6
 8000336:	41bd      	sbcs	r5, r7
 8000338:	2b00      	cmp	r3, #0
 800033a:	da00      	bge.n	800033e <__udivmoddi4+0x5e>
 800033c:	e076      	b.n	800042c <__udivmoddi4+0x14c>
 800033e:	2200      	movs	r2, #0
 8000340:	2300      	movs	r3, #0
 8000342:	9200      	str	r2, [sp, #0]
 8000344:	9301      	str	r3, [sp, #4]
 8000346:	2301      	movs	r3, #1
 8000348:	465a      	mov	r2, fp
 800034a:	4093      	lsls	r3, r2
 800034c:	9301      	str	r3, [sp, #4]
 800034e:	2301      	movs	r3, #1
 8000350:	4642      	mov	r2, r8
 8000352:	4093      	lsls	r3, r2
 8000354:	9300      	str	r3, [sp, #0]
 8000356:	e029      	b.n	80003ac <__udivmoddi4+0xcc>
 8000358:	4282      	cmp	r2, r0
 800035a:	d9cf      	bls.n	80002fc <__udivmoddi4+0x1c>
 800035c:	2200      	movs	r2, #0
 800035e:	2300      	movs	r3, #0
 8000360:	9200      	str	r2, [sp, #0]
 8000362:	9301      	str	r3, [sp, #4]
 8000364:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <__udivmoddi4+0x8e>
 800036a:	601c      	str	r4, [r3, #0]
 800036c:	605d      	str	r5, [r3, #4]
 800036e:	9800      	ldr	r0, [sp, #0]
 8000370:	9901      	ldr	r1, [sp, #4]
 8000372:	b003      	add	sp, #12
 8000374:	bcf0      	pop	{r4, r5, r6, r7}
 8000376:	46bb      	mov	fp, r7
 8000378:	46b2      	mov	sl, r6
 800037a:	46a9      	mov	r9, r5
 800037c:	46a0      	mov	r8, r4
 800037e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000380:	4642      	mov	r2, r8
 8000382:	469b      	mov	fp, r3
 8000384:	2320      	movs	r3, #32
 8000386:	1a9b      	subs	r3, r3, r2
 8000388:	4652      	mov	r2, sl
 800038a:	40da      	lsrs	r2, r3
 800038c:	4641      	mov	r1, r8
 800038e:	0013      	movs	r3, r2
 8000390:	464a      	mov	r2, r9
 8000392:	408a      	lsls	r2, r1
 8000394:	0017      	movs	r7, r2
 8000396:	4642      	mov	r2, r8
 8000398:	431f      	orrs	r7, r3
 800039a:	4653      	mov	r3, sl
 800039c:	4093      	lsls	r3, r2
 800039e:	001e      	movs	r6, r3
 80003a0:	42af      	cmp	r7, r5
 80003a2:	d9c3      	bls.n	800032c <__udivmoddi4+0x4c>
 80003a4:	2200      	movs	r2, #0
 80003a6:	2300      	movs	r3, #0
 80003a8:	9200      	str	r2, [sp, #0]
 80003aa:	9301      	str	r3, [sp, #4]
 80003ac:	4643      	mov	r3, r8
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d0d8      	beq.n	8000364 <__udivmoddi4+0x84>
 80003b2:	07fb      	lsls	r3, r7, #31
 80003b4:	0872      	lsrs	r2, r6, #1
 80003b6:	431a      	orrs	r2, r3
 80003b8:	4646      	mov	r6, r8
 80003ba:	087b      	lsrs	r3, r7, #1
 80003bc:	e00e      	b.n	80003dc <__udivmoddi4+0xfc>
 80003be:	42ab      	cmp	r3, r5
 80003c0:	d101      	bne.n	80003c6 <__udivmoddi4+0xe6>
 80003c2:	42a2      	cmp	r2, r4
 80003c4:	d80c      	bhi.n	80003e0 <__udivmoddi4+0x100>
 80003c6:	1aa4      	subs	r4, r4, r2
 80003c8:	419d      	sbcs	r5, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	1924      	adds	r4, r4, r4
 80003ce:	416d      	adcs	r5, r5
 80003d0:	2100      	movs	r1, #0
 80003d2:	3e01      	subs	r6, #1
 80003d4:	1824      	adds	r4, r4, r0
 80003d6:	414d      	adcs	r5, r1
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d006      	beq.n	80003ea <__udivmoddi4+0x10a>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	d9ee      	bls.n	80003be <__udivmoddi4+0xde>
 80003e0:	3e01      	subs	r6, #1
 80003e2:	1924      	adds	r4, r4, r4
 80003e4:	416d      	adcs	r5, r5
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d1f8      	bne.n	80003dc <__udivmoddi4+0xfc>
 80003ea:	9800      	ldr	r0, [sp, #0]
 80003ec:	9901      	ldr	r1, [sp, #4]
 80003ee:	465b      	mov	r3, fp
 80003f0:	1900      	adds	r0, r0, r4
 80003f2:	4169      	adcs	r1, r5
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	db24      	blt.n	8000442 <__udivmoddi4+0x162>
 80003f8:	002b      	movs	r3, r5
 80003fa:	465a      	mov	r2, fp
 80003fc:	4644      	mov	r4, r8
 80003fe:	40d3      	lsrs	r3, r2
 8000400:	002a      	movs	r2, r5
 8000402:	40e2      	lsrs	r2, r4
 8000404:	001c      	movs	r4, r3
 8000406:	465b      	mov	r3, fp
 8000408:	0015      	movs	r5, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	db2a      	blt.n	8000464 <__udivmoddi4+0x184>
 800040e:	0026      	movs	r6, r4
 8000410:	409e      	lsls	r6, r3
 8000412:	0033      	movs	r3, r6
 8000414:	0026      	movs	r6, r4
 8000416:	4647      	mov	r7, r8
 8000418:	40be      	lsls	r6, r7
 800041a:	0032      	movs	r2, r6
 800041c:	1a80      	subs	r0, r0, r2
 800041e:	4199      	sbcs	r1, r3
 8000420:	9000      	str	r0, [sp, #0]
 8000422:	9101      	str	r1, [sp, #4]
 8000424:	e79e      	b.n	8000364 <__udivmoddi4+0x84>
 8000426:	42a3      	cmp	r3, r4
 8000428:	d8bc      	bhi.n	80003a4 <__udivmoddi4+0xc4>
 800042a:	e782      	b.n	8000332 <__udivmoddi4+0x52>
 800042c:	4642      	mov	r2, r8
 800042e:	2320      	movs	r3, #32
 8000430:	2100      	movs	r1, #0
 8000432:	1a9b      	subs	r3, r3, r2
 8000434:	2200      	movs	r2, #0
 8000436:	9100      	str	r1, [sp, #0]
 8000438:	9201      	str	r2, [sp, #4]
 800043a:	2201      	movs	r2, #1
 800043c:	40da      	lsrs	r2, r3
 800043e:	9201      	str	r2, [sp, #4]
 8000440:	e785      	b.n	800034e <__udivmoddi4+0x6e>
 8000442:	4642      	mov	r2, r8
 8000444:	2320      	movs	r3, #32
 8000446:	1a9b      	subs	r3, r3, r2
 8000448:	002a      	movs	r2, r5
 800044a:	4646      	mov	r6, r8
 800044c:	409a      	lsls	r2, r3
 800044e:	0023      	movs	r3, r4
 8000450:	40f3      	lsrs	r3, r6
 8000452:	4644      	mov	r4, r8
 8000454:	4313      	orrs	r3, r2
 8000456:	002a      	movs	r2, r5
 8000458:	40e2      	lsrs	r2, r4
 800045a:	001c      	movs	r4, r3
 800045c:	465b      	mov	r3, fp
 800045e:	0015      	movs	r5, r2
 8000460:	2b00      	cmp	r3, #0
 8000462:	dad4      	bge.n	800040e <__udivmoddi4+0x12e>
 8000464:	4642      	mov	r2, r8
 8000466:	002f      	movs	r7, r5
 8000468:	2320      	movs	r3, #32
 800046a:	0026      	movs	r6, r4
 800046c:	4097      	lsls	r7, r2
 800046e:	1a9b      	subs	r3, r3, r2
 8000470:	40de      	lsrs	r6, r3
 8000472:	003b      	movs	r3, r7
 8000474:	4333      	orrs	r3, r6
 8000476:	e7cd      	b.n	8000414 <__udivmoddi4+0x134>

08000478 <__clzdi2>:
 8000478:	b510      	push	{r4, lr}
 800047a:	2900      	cmp	r1, #0
 800047c:	d103      	bne.n	8000486 <__clzdi2+0xe>
 800047e:	f000 f807 	bl	8000490 <__clzsi2>
 8000482:	3020      	adds	r0, #32
 8000484:	e002      	b.n	800048c <__clzdi2+0x14>
 8000486:	0008      	movs	r0, r1
 8000488:	f000 f802 	bl	8000490 <__clzsi2>
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__clzsi2>:
 8000490:	211c      	movs	r1, #28
 8000492:	2301      	movs	r3, #1
 8000494:	041b      	lsls	r3, r3, #16
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0xe>
 800049a:	0c00      	lsrs	r0, r0, #16
 800049c:	3910      	subs	r1, #16
 800049e:	0a1b      	lsrs	r3, r3, #8
 80004a0:	4298      	cmp	r0, r3
 80004a2:	d301      	bcc.n	80004a8 <__clzsi2+0x18>
 80004a4:	0a00      	lsrs	r0, r0, #8
 80004a6:	3908      	subs	r1, #8
 80004a8:	091b      	lsrs	r3, r3, #4
 80004aa:	4298      	cmp	r0, r3
 80004ac:	d301      	bcc.n	80004b2 <__clzsi2+0x22>
 80004ae:	0900      	lsrs	r0, r0, #4
 80004b0:	3904      	subs	r1, #4
 80004b2:	a202      	add	r2, pc, #8	; (adr r2, 80004bc <__clzsi2+0x2c>)
 80004b4:	5c10      	ldrb	r0, [r2, r0]
 80004b6:	1840      	adds	r0, r0, r1
 80004b8:	4770      	bx	lr
 80004ba:	46c0      	nop			; (mov r8, r8)
 80004bc:	02020304 	.word	0x02020304
 80004c0:	01010101 	.word	0x01010101
	...

080004cc <app_main>:
void batteryled(void);                // Function prototype for activating battery LED
void console(char *log);              // Function prototype for transmitting messages via UART

// Main application function
void app_main(void)
{
 80004cc:	b590      	push	{r4, r7, lr}
 80004ce:	b083      	sub	sp, #12
 80004d0:	af00      	add	r7, sp, #0
    // Initialize message buffer with default message
    strcpy(message, "EFloodGuardLP(v3.2)\r\n");
 80004d2:	4b77      	ldr	r3, [pc, #476]	; (80006b0 <app_main+0x1e4>)
 80004d4:	4a77      	ldr	r2, [pc, #476]	; (80006b4 <app_main+0x1e8>)
 80004d6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80004d8:	c313      	stmia	r3!, {r0, r1, r4}
 80004da:	ca03      	ldmia	r2!, {r0, r1}
 80004dc:	c303      	stmia	r3!, {r0, r1}
 80004de:	8812      	ldrh	r2, [r2, #0]
 80004e0:	801a      	strh	r2, [r3, #0]
    // Send initialization message
    console(message);
 80004e2:	4b73      	ldr	r3, [pc, #460]	; (80006b0 <app_main+0x1e4>)
 80004e4:	0018      	movs	r0, r3
 80004e6:	f000 fb71 	bl	8000bcc <console>

    // Check if the flood flag is set
    if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET)
 80004ea:	2380      	movs	r3, #128	; 0x80
 80004ec:	009a      	lsls	r2, r3, #2
 80004ee:	23a0      	movs	r3, #160	; 0xa0
 80004f0:	05db      	lsls	r3, r3, #23
 80004f2:	0011      	movs	r1, r2
 80004f4:	0018      	movs	r0, r3
 80004f6:	f001 fff9 	bl	80024ec <HAL_GPIO_ReadPin>
 80004fa:	0003      	movs	r3, r0
 80004fc:	2b01      	cmp	r3, #1
 80004fe:	d108      	bne.n	8000512 <app_main+0x46>
    {
        floodFlag = 0;
 8000500:	4b6d      	ldr	r3, [pc, #436]	; (80006b8 <app_main+0x1ec>)
 8000502:	2200      	movs	r2, #0
 8000504:	701a      	strb	r2, [r3, #0]
        HAL_Delay(100);
 8000506:	2064      	movs	r0, #100	; 0x64
 8000508:	f001 f910 	bl	800172c <HAL_Delay>
        openValve();
 800050c:	f000 f9be 	bl	800088c <openValve>
 8000510:	e007      	b.n	8000522 <app_main+0x56>
    }
    else
    {
        floodFlag = 1;
 8000512:	4b69      	ldr	r3, [pc, #420]	; (80006b8 <app_main+0x1ec>)
 8000514:	2201      	movs	r2, #1
 8000516:	701a      	strb	r2, [r3, #0]
        HAL_Delay(100);
 8000518:	2064      	movs	r0, #100	; 0x64
 800051a:	f001 f907 	bl	800172c <HAL_Delay>
        closeValve();
 800051e:	f000 f9fd 	bl	800091c <closeValve>
    }
    alert();
 8000522:	f000 fb2b 	bl	8000b7c <alert>
    // Main loop
    while(1)
    {
        // Get current time
        uint32_t now = HAL_GetTick();
 8000526:	f001 f8f7 	bl	8001718 <HAL_GetTick>
 800052a:	0003      	movs	r3, r0
 800052c:	607b      	str	r3, [r7, #4]

        // Test Mode activated by long pressing the button
        if(pressDuration >= 2000 && !floodFlag)
 800052e:	4b63      	ldr	r3, [pc, #396]	; (80006bc <app_main+0x1f0>)
 8000530:	681a      	ldr	r2, [r3, #0]
 8000532:	23fa      	movs	r3, #250	; 0xfa
 8000534:	00db      	lsls	r3, r3, #3
 8000536:	429a      	cmp	r2, r3
 8000538:	d31f      	bcc.n	800057a <app_main+0xae>
 800053a:	4b5f      	ldr	r3, [pc, #380]	; (80006b8 <app_main+0x1ec>)
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	b2db      	uxtb	r3, r3
 8000540:	2b00      	cmp	r3, #0
 8000542:	d11a      	bne.n	800057a <app_main+0xae>
        {
            strcpy(message, "Test Mode\r\n");
 8000544:	4b5a      	ldr	r3, [pc, #360]	; (80006b0 <app_main+0x1e4>)
 8000546:	4a5e      	ldr	r2, [pc, #376]	; (80006c0 <app_main+0x1f4>)
 8000548:	ca13      	ldmia	r2!, {r0, r1, r4}
 800054a:	c313      	stmia	r3!, {r0, r1, r4}
            console(message);
 800054c:	4b58      	ldr	r3, [pc, #352]	; (80006b0 <app_main+0x1e4>)
 800054e:	0018      	movs	r0, r3
 8000550:	f000 fb3c 	bl	8000bcc <console>
            pressDuration = 0;
 8000554:	4b59      	ldr	r3, [pc, #356]	; (80006bc <app_main+0x1f0>)
 8000556:	2200      	movs	r2, #0
 8000558:	601a      	str	r2, [r3, #0]
            statusled();
 800055a:	f000 fac7 	bl	8000aec <statusled>
            closeValve();
 800055e:	f000 f9dd 	bl	800091c <closeValve>
            alert();
 8000562:	f000 fb0b 	bl	8000b7c <alert>
            HAL_Delay(500);
 8000566:	23fa      	movs	r3, #250	; 0xfa
 8000568:	005b      	lsls	r3, r3, #1
 800056a:	0018      	movs	r0, r3
 800056c:	f001 f8de 	bl	800172c <HAL_Delay>
            statusled();
 8000570:	f000 fabc 	bl	8000aec <statusled>
            openValve();
 8000574:	f000 f98a 	bl	800088c <openValve>
 8000578:	e017      	b.n	80005aa <app_main+0xde>
        }
        // Servicing the short button press during a flood event
        else if(floodFlag && pressDuration >= 1000)
 800057a:	4b4f      	ldr	r3, [pc, #316]	; (80006b8 <app_main+0x1ec>)
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	b2db      	uxtb	r3, r3
 8000580:	2b00      	cmp	r3, #0
 8000582:	d012      	beq.n	80005aa <app_main+0xde>
 8000584:	4b4d      	ldr	r3, [pc, #308]	; (80006bc <app_main+0x1f0>)
 8000586:	681a      	ldr	r2, [r3, #0]
 8000588:	23fa      	movs	r3, #250	; 0xfa
 800058a:	009b      	lsls	r3, r3, #2
 800058c:	429a      	cmp	r2, r3
 800058e:	d30c      	bcc.n	80005aa <app_main+0xde>
        {
            strcpy(message, "Reset\r\n");
 8000590:	4b47      	ldr	r3, [pc, #284]	; (80006b0 <app_main+0x1e4>)
 8000592:	4a4c      	ldr	r2, [pc, #304]	; (80006c4 <app_main+0x1f8>)
 8000594:	ca03      	ldmia	r2!, {r0, r1}
 8000596:	c303      	stmia	r3!, {r0, r1}
            console(message);
 8000598:	4b45      	ldr	r3, [pc, #276]	; (80006b0 <app_main+0x1e4>)
 800059a:	0018      	movs	r0, r3
 800059c:	f000 fb16 	bl	8000bcc <console>
            pressDuration = 0;
 80005a0:	4b46      	ldr	r3, [pc, #280]	; (80006bc <app_main+0x1f0>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	601a      	str	r2, [r3, #0]
            resetFloodEvent();
 80005a6:	f000 fa01 	bl	80009ac <resetFloodEvent>
        }
        // Close the valve if the flood flag is set
        if (floodFlag)
 80005aa:	4b43      	ldr	r3, [pc, #268]	; (80006b8 <app_main+0x1ec>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d030      	beq.n	8000616 <app_main+0x14a>
        {
            if(now - alert_time > 5000)
 80005b4:	4b44      	ldr	r3, [pc, #272]	; (80006c8 <app_main+0x1fc>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	687a      	ldr	r2, [r7, #4]
 80005ba:	1ad3      	subs	r3, r2, r3
 80005bc:	4a43      	ldr	r2, [pc, #268]	; (80006cc <app_main+0x200>)
 80005be:	4293      	cmp	r3, r2
 80005c0:	d90c      	bls.n	80005dc <app_main+0x110>
            {
                alert_time = now;
 80005c2:	4b41      	ldr	r3, [pc, #260]	; (80006c8 <app_main+0x1fc>)
 80005c4:	687a      	ldr	r2, [r7, #4]
 80005c6:	601a      	str	r2, [r3, #0]
                strcpy(message, "Flood\r\n");
 80005c8:	4b39      	ldr	r3, [pc, #228]	; (80006b0 <app_main+0x1e4>)
 80005ca:	4a41      	ldr	r2, [pc, #260]	; (80006d0 <app_main+0x204>)
 80005cc:	ca03      	ldmia	r2!, {r0, r1}
 80005ce:	c303      	stmia	r3!, {r0, r1}
                console(message);
 80005d0:	4b37      	ldr	r3, [pc, #220]	; (80006b0 <app_main+0x1e4>)
 80005d2:	0018      	movs	r0, r3
 80005d4:	f000 fafa 	bl	8000bcc <console>
                alert();
 80005d8:	f000 fad0 	bl	8000b7c <alert>
            }
            if(valve_open == 1)
 80005dc:	4b3d      	ldr	r3, [pc, #244]	; (80006d4 <app_main+0x208>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d117      	bne.n	8000616 <app_main+0x14a>
            {
                strcpy(message, "Closing Valve\r\n");
 80005e6:	4b32      	ldr	r3, [pc, #200]	; (80006b0 <app_main+0x1e4>)
 80005e8:	4a3b      	ldr	r2, [pc, #236]	; (80006d8 <app_main+0x20c>)
 80005ea:	ca13      	ldmia	r2!, {r0, r1, r4}
 80005ec:	c313      	stmia	r3!, {r0, r1, r4}
 80005ee:	6812      	ldr	r2, [r2, #0]
 80005f0:	601a      	str	r2, [r3, #0]
                console(message);
 80005f2:	4b2f      	ldr	r3, [pc, #188]	; (80006b0 <app_main+0x1e4>)
 80005f4:	0018      	movs	r0, r3
 80005f6:	f000 fae9 	bl	8000bcc <console>
                closeValve();
 80005fa:	f000 f98f 	bl	800091c <closeValve>
                strcpy(message, "Valve closed\r\n");
 80005fe:	4b2c      	ldr	r3, [pc, #176]	; (80006b0 <app_main+0x1e4>)
 8000600:	4a36      	ldr	r2, [pc, #216]	; (80006dc <app_main+0x210>)
 8000602:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000604:	c313      	stmia	r3!, {r0, r1, r4}
 8000606:	8811      	ldrh	r1, [r2, #0]
 8000608:	8019      	strh	r1, [r3, #0]
 800060a:	7892      	ldrb	r2, [r2, #2]
 800060c:	709a      	strb	r2, [r3, #2]
                console(message);
 800060e:	4b28      	ldr	r3, [pc, #160]	; (80006b0 <app_main+0x1e4>)
 8000610:	0018      	movs	r0, r3
 8000612:	f000 fadb 	bl	8000bcc <console>
            }
        }

        if(rtcwupFlag)
 8000616:	4b32      	ldr	r3, [pc, #200]	; (80006e0 <app_main+0x214>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d00a      	beq.n	8000634 <app_main+0x168>
        {
            strcpy(message, "RTC event\r\n");
 800061e:	4b24      	ldr	r3, [pc, #144]	; (80006b0 <app_main+0x1e4>)
 8000620:	4a30      	ldr	r2, [pc, #192]	; (80006e4 <app_main+0x218>)
 8000622:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000624:	c313      	stmia	r3!, {r0, r1, r4}
            console(message);
 8000626:	4b22      	ldr	r3, [pc, #136]	; (80006b0 <app_main+0x1e4>)
 8000628:	0018      	movs	r0, r3
 800062a:	f000 facf 	bl	8000bcc <console>
            rtcwupFlag = 0;
 800062e:	4b2c      	ldr	r3, [pc, #176]	; (80006e0 <app_main+0x214>)
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]
        }

        if((now - sleep_time >= 5000) && !floodFlag && wupFlag)
 8000634:	4b2c      	ldr	r3, [pc, #176]	; (80006e8 <app_main+0x21c>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	687a      	ldr	r2, [r7, #4]
 800063a:	1ad3      	subs	r3, r2, r3
 800063c:	4a2b      	ldr	r2, [pc, #172]	; (80006ec <app_main+0x220>)
 800063e:	4293      	cmp	r3, r2
 8000640:	d800      	bhi.n	8000644 <app_main+0x178>
 8000642:	e770      	b.n	8000526 <app_main+0x5a>
 8000644:	4b1c      	ldr	r3, [pc, #112]	; (80006b8 <app_main+0x1ec>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	b2db      	uxtb	r3, r3
 800064a:	2b00      	cmp	r3, #0
 800064c:	d000      	beq.n	8000650 <app_main+0x184>
 800064e:	e76a      	b.n	8000526 <app_main+0x5a>
 8000650:	4b27      	ldr	r3, [pc, #156]	; (80006f0 <app_main+0x224>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d100      	bne.n	800065a <app_main+0x18e>
 8000658:	e765      	b.n	8000526 <app_main+0x5a>
        {
            statusled();
 800065a:	f000 fa47 	bl	8000aec <statusled>
            monitorBattery();
 800065e:	f000 fa21 	bl	8000aa4 <monitorBattery>
            if (mbatt_counter == 59)
 8000662:	4b24      	ldr	r3, [pc, #144]	; (80006f4 <app_main+0x228>)
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	b2db      	uxtb	r3, r3
 8000668:	2b3b      	cmp	r3, #59	; 0x3b
 800066a:	d101      	bne.n	8000670 <app_main+0x1a4>
            {
                monitorBattery();
 800066c:	f000 fa1a 	bl	8000aa4 <monitorBattery>
            }
            wupFlag = 0;
 8000670:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <app_main+0x224>)
 8000672:	2200      	movs	r2, #0
 8000674:	701a      	strb	r2, [r3, #0]
            strcpy(message, "Entering Sleep\r\n");
 8000676:	4b0e      	ldr	r3, [pc, #56]	; (80006b0 <app_main+0x1e4>)
 8000678:	4a1f      	ldr	r2, [pc, #124]	; (80006f8 <app_main+0x22c>)
 800067a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800067c:	c313      	stmia	r3!, {r0, r1, r4}
 800067e:	6811      	ldr	r1, [r2, #0]
 8000680:	6019      	str	r1, [r3, #0]
 8000682:	7912      	ldrb	r2, [r2, #4]
 8000684:	711a      	strb	r2, [r3, #4]
            console(message);
 8000686:	4b0a      	ldr	r3, [pc, #40]	; (80006b0 <app_main+0x1e4>)
 8000688:	0018      	movs	r0, r3
 800068a:	f000 fa9f 	bl	8000bcc <console>
            HAL_SuspendTick(); //
 800068e:	f001 f871 	bl	8001774 <HAL_SuspendTick>
            HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI); // Enable Stop mode
 8000692:	2101      	movs	r1, #1
 8000694:	2001      	movs	r0, #1
 8000696:	f001 ff8d 	bl	80025b4 <HAL_PWR_EnterSTOPMode>
            strcpy(message, "After Sleep\r\n");
 800069a:	4b05      	ldr	r3, [pc, #20]	; (80006b0 <app_main+0x1e4>)
 800069c:	4a17      	ldr	r2, [pc, #92]	; (80006fc <app_main+0x230>)
 800069e:	ca13      	ldmia	r2!, {r0, r1, r4}
 80006a0:	c313      	stmia	r3!, {r0, r1, r4}
 80006a2:	8812      	ldrh	r2, [r2, #0]
 80006a4:	801a      	strh	r2, [r3, #0]
            console(message);
 80006a6:	4b02      	ldr	r3, [pc, #8]	; (80006b0 <app_main+0x1e4>)
 80006a8:	0018      	movs	r0, r3
 80006aa:	f000 fa8f 	bl	8000bcc <console>
    {
 80006ae:	e73a      	b.n	8000526 <app_main+0x5a>
 80006b0:	2000007c 	.word	0x2000007c
 80006b4:	08005e20 	.word	0x08005e20
 80006b8:	200000a8 	.word	0x200000a8
 80006bc:	200000b4 	.word	0x200000b4
 80006c0:	08005e38 	.word	0x08005e38
 80006c4:	08005e44 	.word	0x08005e44
 80006c8:	200000b8 	.word	0x200000b8
 80006cc:	00001388 	.word	0x00001388
 80006d0:	08005e4c 	.word	0x08005e4c
 80006d4:	200000a7 	.word	0x200000a7
 80006d8:	08005e54 	.word	0x08005e54
 80006dc:	08005e64 	.word	0x08005e64
 80006e0:	200000a4 	.word	0x200000a4
 80006e4:	08005e74 	.word	0x08005e74
 80006e8:	200000bc 	.word	0x200000bc
 80006ec:	00001387 	.word	0x00001387
 80006f0:	20000000 	.word	0x20000000
 80006f4:	200000a5 	.word	0x200000a5
 80006f8:	08005e80 	.word	0x08005e80
 80006fc:	08005e94 	.word	0x08005e94

08000700 <HAL_GPIO_EXTI_Callback>:
    }
}

// Callback function for rising edge interrupt on GPIO EXTI line
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	0002      	movs	r2, r0
 8000708:	1dbb      	adds	r3, r7, #6
 800070a:	801a      	strh	r2, [r3, #0]
    SystemClock_Config();
 800070c:	f000 fa98 	bl	8000c40 <SystemClock_Config>
    HAL_ResumeTick();
 8000710:	f001 f83e 	bl	8001790 <HAL_ResumeTick>
    sleep_time = HAL_GetTick();
 8000714:	f001 f800 	bl	8001718 <HAL_GetTick>
 8000718:	0002      	movs	r2, r0
 800071a:	4b2c      	ldr	r3, [pc, #176]	; (80007cc <HAL_GPIO_EXTI_Callback+0xcc>)
 800071c:	601a      	str	r2, [r3, #0]
    wupFlag = 1;
 800071e:	4b2c      	ldr	r3, [pc, #176]	; (80007d0 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000720:	2201      	movs	r2, #1
 8000722:	701a      	strb	r2, [r3, #0]
    mbatt_counter = 59;
 8000724:	4b2b      	ldr	r3, [pc, #172]	; (80007d4 <HAL_GPIO_EXTI_Callback+0xd4>)
 8000726:	223b      	movs	r2, #59	; 0x3b
 8000728:	701a      	strb	r2, [r3, #0]
    if(GPIO_Pin == GPIO_PIN_15)
 800072a:	1dbb      	adds	r3, r7, #6
 800072c:	881a      	ldrh	r2, [r3, #0]
 800072e:	2380      	movs	r3, #128	; 0x80
 8000730:	021b      	lsls	r3, r3, #8
 8000732:	429a      	cmp	r2, r3
 8000734:	d132      	bne.n	800079c <HAL_GPIO_EXTI_Callback+0x9c>
    {
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_SET) // Rising edge
 8000736:	2380      	movs	r3, #128	; 0x80
 8000738:	021a      	lsls	r2, r3, #8
 800073a:	23a0      	movs	r3, #160	; 0xa0
 800073c:	05db      	lsls	r3, r3, #23
 800073e:	0011      	movs	r1, r2
 8000740:	0018      	movs	r0, r3
 8000742:	f001 fed3 	bl	80024ec <HAL_GPIO_ReadPin>
 8000746:	0003      	movs	r3, r0
 8000748:	2b01      	cmp	r3, #1
 800074a:	d114      	bne.n	8000776 <HAL_GPIO_EXTI_Callback+0x76>
        {
            if (buttonState == 1)
 800074c:	4b22      	ldr	r3, [pc, #136]	; (80007d8 <HAL_GPIO_EXTI_Callback+0xd8>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	b2db      	uxtb	r3, r3
 8000752:	2b01      	cmp	r3, #1
 8000754:	d10b      	bne.n	800076e <HAL_GPIO_EXTI_Callback+0x6e>
            {
                releaseTime = HAL_GetTick();
 8000756:	f000 ffdf 	bl	8001718 <HAL_GetTick>
 800075a:	0002      	movs	r2, r0
 800075c:	4b1f      	ldr	r3, [pc, #124]	; (80007dc <HAL_GPIO_EXTI_Callback+0xdc>)
 800075e:	601a      	str	r2, [r3, #0]
                pressDuration = releaseTime - holdTime;
 8000760:	4b1e      	ldr	r3, [pc, #120]	; (80007dc <HAL_GPIO_EXTI_Callback+0xdc>)
 8000762:	681a      	ldr	r2, [r3, #0]
 8000764:	4b1e      	ldr	r3, [pc, #120]	; (80007e0 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	1ad2      	subs	r2, r2, r3
 800076a:	4b1e      	ldr	r3, [pc, #120]	; (80007e4 <HAL_GPIO_EXTI_Callback+0xe4>)
 800076c:	601a      	str	r2, [r3, #0]
            }
            buttonState = 0;
 800076e:	4b1a      	ldr	r3, [pc, #104]	; (80007d8 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000770:	2200      	movs	r2, #0
 8000772:	701a      	strb	r2, [r3, #0]
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_Pin) == GPIO_PIN_RESET) // Falling edge
        {
            HAL_TIM_Base_Start_IT(&htim21);
        }
    }
}
 8000774:	e026      	b.n	80007c4 <HAL_GPIO_EXTI_Callback+0xc4>
        else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET) // Falling edge
 8000776:	2380      	movs	r3, #128	; 0x80
 8000778:	021a      	lsls	r2, r3, #8
 800077a:	23a0      	movs	r3, #160	; 0xa0
 800077c:	05db      	lsls	r3, r3, #23
 800077e:	0011      	movs	r1, r2
 8000780:	0018      	movs	r0, r3
 8000782:	f001 feb3 	bl	80024ec <HAL_GPIO_ReadPin>
 8000786:	1e03      	subs	r3, r0, #0
 8000788:	d11c      	bne.n	80007c4 <HAL_GPIO_EXTI_Callback+0xc4>
            buttonState = 1;
 800078a:	4b13      	ldr	r3, [pc, #76]	; (80007d8 <HAL_GPIO_EXTI_Callback+0xd8>)
 800078c:	2201      	movs	r2, #1
 800078e:	701a      	strb	r2, [r3, #0]
            holdTime = HAL_GetTick(); // Record button hold time
 8000790:	f000 ffc2 	bl	8001718 <HAL_GetTick>
 8000794:	0002      	movs	r2, r0
 8000796:	4b12      	ldr	r3, [pc, #72]	; (80007e0 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000798:	601a      	str	r2, [r3, #0]
}
 800079a:	e013      	b.n	80007c4 <HAL_GPIO_EXTI_Callback+0xc4>
    else if(GPIO_Pin == GPIO_PIN_9)
 800079c:	1dbb      	adds	r3, r7, #6
 800079e:	881a      	ldrh	r2, [r3, #0]
 80007a0:	2380      	movs	r3, #128	; 0x80
 80007a2:	009b      	lsls	r3, r3, #2
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d10d      	bne.n	80007c4 <HAL_GPIO_EXTI_Callback+0xc4>
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_Pin) == GPIO_PIN_RESET) // Falling edge
 80007a8:	1dbb      	adds	r3, r7, #6
 80007aa:	881a      	ldrh	r2, [r3, #0]
 80007ac:	23a0      	movs	r3, #160	; 0xa0
 80007ae:	05db      	lsls	r3, r3, #23
 80007b0:	0011      	movs	r1, r2
 80007b2:	0018      	movs	r0, r3
 80007b4:	f001 fe9a 	bl	80024ec <HAL_GPIO_ReadPin>
 80007b8:	1e03      	subs	r3, r0, #0
 80007ba:	d103      	bne.n	80007c4 <HAL_GPIO_EXTI_Callback+0xc4>
            HAL_TIM_Base_Start_IT(&htim21);
 80007bc:	4b0a      	ldr	r3, [pc, #40]	; (80007e8 <HAL_GPIO_EXTI_Callback+0xe8>)
 80007be:	0018      	movs	r0, r3
 80007c0:	f003 faaa 	bl	8003d18 <HAL_TIM_Base_Start_IT>
}
 80007c4:	46c0      	nop			; (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	b002      	add	sp, #8
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	200000bc 	.word	0x200000bc
 80007d0:	20000000 	.word	0x20000000
 80007d4:	200000a5 	.word	0x200000a5
 80007d8:	200000a9 	.word	0x200000a9
 80007dc:	200000b0 	.word	0x200000b0
 80007e0:	200000ac 	.word	0x200000ac
 80007e4:	200000b4 	.word	0x200000b4
 80007e8:	20000180 	.word	0x20000180

080007ec <HAL_RTC_AlarmAEventCallback>:

// Callback function for RTC Alarm A event
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
    SystemClock_Config();
 80007f4:	f000 fa24 	bl	8000c40 <SystemClock_Config>
    HAL_ResumeTick();
 80007f8:	f000 ffca 	bl	8001790 <HAL_ResumeTick>
    sleep_time = HAL_GetTick();
 80007fc:	f000 ff8c 	bl	8001718 <HAL_GetTick>
 8000800:	0002      	movs	r2, r0
 8000802:	4b0d      	ldr	r3, [pc, #52]	; (8000838 <HAL_RTC_AlarmAEventCallback+0x4c>)
 8000804:	601a      	str	r2, [r3, #0]
    rtcwupFlag = 1;
 8000806:	4b0d      	ldr	r3, [pc, #52]	; (800083c <HAL_RTC_AlarmAEventCallback+0x50>)
 8000808:	2201      	movs	r2, #1
 800080a:	701a      	strb	r2, [r3, #0]
    wupFlag = 1;
 800080c:	4b0c      	ldr	r3, [pc, #48]	; (8000840 <HAL_RTC_AlarmAEventCallback+0x54>)
 800080e:	2201      	movs	r2, #1
 8000810:	701a      	strb	r2, [r3, #0]
    mbatt_counter++;
 8000812:	4b0c      	ldr	r3, [pc, #48]	; (8000844 <HAL_RTC_AlarmAEventCallback+0x58>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	3301      	adds	r3, #1
 800081a:	b2da      	uxtb	r2, r3
 800081c:	4b09      	ldr	r3, [pc, #36]	; (8000844 <HAL_RTC_AlarmAEventCallback+0x58>)
 800081e:	701a      	strb	r2, [r3, #0]
    if(mbatt_counter > 59)
 8000820:	4b08      	ldr	r3, [pc, #32]	; (8000844 <HAL_RTC_AlarmAEventCallback+0x58>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	b2db      	uxtb	r3, r3
 8000826:	2b3b      	cmp	r3, #59	; 0x3b
 8000828:	d902      	bls.n	8000830 <HAL_RTC_AlarmAEventCallback+0x44>
    {
        mbatt_counter = 0;
 800082a:	4b06      	ldr	r3, [pc, #24]	; (8000844 <HAL_RTC_AlarmAEventCallback+0x58>)
 800082c:	2200      	movs	r2, #0
 800082e:	701a      	strb	r2, [r3, #0]
    }
}
 8000830:	46c0      	nop			; (mov r8, r8)
 8000832:	46bd      	mov	sp, r7
 8000834:	b002      	add	sp, #8
 8000836:	bd80      	pop	{r7, pc}
 8000838:	200000bc 	.word	0x200000bc
 800083c:	200000a4 	.word	0x200000a4
 8000840:	20000000 	.word	0x20000000
 8000844:	200000a5 	.word	0x200000a5

08000848 <HAL_TIM_PeriodElapsedCallback>:

// Callback function for TIM21 period elapsed interrupt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
    if(htim == &htim21)
 8000850:	687a      	ldr	r2, [r7, #4]
 8000852:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000854:	429a      	cmp	r2, r3
 8000856:	d110      	bne.n	800087a <HAL_TIM_PeriodElapsedCallback+0x32>
    {
        if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_RESET)
 8000858:	2380      	movs	r3, #128	; 0x80
 800085a:	009a      	lsls	r2, r3, #2
 800085c:	23a0      	movs	r3, #160	; 0xa0
 800085e:	05db      	lsls	r3, r3, #23
 8000860:	0011      	movs	r1, r2
 8000862:	0018      	movs	r0, r3
 8000864:	f001 fe42 	bl	80024ec <HAL_GPIO_ReadPin>
 8000868:	1e03      	subs	r3, r0, #0
 800086a:	d102      	bne.n	8000872 <HAL_TIM_PeriodElapsedCallback+0x2a>
        {
            floodFlag = 1; // Set flood flag
 800086c:	4b06      	ldr	r3, [pc, #24]	; (8000888 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800086e:	2201      	movs	r2, #1
 8000870:	701a      	strb	r2, [r3, #0]
        }
        HAL_TIM_Base_Stop_IT(&htim21);
 8000872:	4b04      	ldr	r3, [pc, #16]	; (8000884 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000874:	0018      	movs	r0, r3
 8000876:	f003 fa93 	bl	8003da0 <HAL_TIM_Base_Stop_IT>
    }
}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	46bd      	mov	sp, r7
 800087e:	b002      	add	sp, #8
 8000880:	bd80      	pop	{r7, pc}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	20000180 	.word	0x20000180
 8000888:	200000a8 	.word	0x200000a8

0800088c <openValve>:

// Function to open the valve
void openValve(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET); // Activate valve
 8000892:	23a0      	movs	r3, #160	; 0xa0
 8000894:	05db      	lsls	r3, r3, #23
 8000896:	2201      	movs	r2, #1
 8000898:	2180      	movs	r1, #128	; 0x80
 800089a:	0018      	movs	r0, r3
 800089c:	f001 fe43 	bl	8002526 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // Start PWM signal for valve control
 80008a0:	4b1c      	ldr	r3, [pc, #112]	; (8000914 <openValve+0x88>)
 80008a2:	2100      	movs	r1, #0
 80008a4:	0018      	movs	r0, r3
 80008a6:	f003 fae1 	bl	8003e6c <HAL_TIM_PWM_Start>
    HAL_Delay(50);
 80008aa:	2032      	movs	r0, #50	; 0x32
 80008ac:	f000 ff3e 	bl	800172c <HAL_Delay>
    for(uint16_t i = 1800; i >= 900; i -= 50)
 80008b0:	1dbb      	adds	r3, r7, #6
 80008b2:	22e1      	movs	r2, #225	; 0xe1
 80008b4:	00d2      	lsls	r2, r2, #3
 80008b6:	801a      	strh	r2, [r3, #0]
 80008b8:	e00c      	b.n	80008d4 <openValve+0x48>
    {
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, i); // Set PWM duty cycle for valve opening
 80008ba:	4b16      	ldr	r3, [pc, #88]	; (8000914 <openValve+0x88>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	1dba      	adds	r2, r7, #6
 80008c0:	8812      	ldrh	r2, [r2, #0]
 80008c2:	635a      	str	r2, [r3, #52]	; 0x34
        HAL_Delay(30);
 80008c4:	201e      	movs	r0, #30
 80008c6:	f000 ff31 	bl	800172c <HAL_Delay>
    for(uint16_t i = 1800; i >= 900; i -= 50)
 80008ca:	1dbb      	adds	r3, r7, #6
 80008cc:	1dba      	adds	r2, r7, #6
 80008ce:	8812      	ldrh	r2, [r2, #0]
 80008d0:	3a32      	subs	r2, #50	; 0x32
 80008d2:	801a      	strh	r2, [r3, #0]
 80008d4:	1dbb      	adds	r3, r7, #6
 80008d6:	881a      	ldrh	r2, [r3, #0]
 80008d8:	23e1      	movs	r3, #225	; 0xe1
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	429a      	cmp	r2, r3
 80008de:	d2ec      	bcs.n	80008ba <openValve+0x2e>
    }

    HAL_Delay(50);
 80008e0:	2032      	movs	r0, #50	; 0x32
 80008e2:	f000 ff23 	bl	800172c <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1); // Stop PWM signal
 80008e6:	4b0b      	ldr	r3, [pc, #44]	; (8000914 <openValve+0x88>)
 80008e8:	2100      	movs	r1, #0
 80008ea:	0018      	movs	r0, r3
 80008ec:	f003 fb42 	bl	8003f74 <HAL_TIM_PWM_Stop>
    HAL_Delay(50);
 80008f0:	2032      	movs	r0, #50	; 0x32
 80008f2:	f000 ff1b 	bl	800172c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); // Deactivate valve
 80008f6:	23a0      	movs	r3, #160	; 0xa0
 80008f8:	05db      	lsls	r3, r3, #23
 80008fa:	2200      	movs	r2, #0
 80008fc:	2180      	movs	r1, #128	; 0x80
 80008fe:	0018      	movs	r0, r3
 8000900:	f001 fe11 	bl	8002526 <HAL_GPIO_WritePin>
    valve_open = 1;
 8000904:	4b04      	ldr	r3, [pc, #16]	; (8000918 <openValve+0x8c>)
 8000906:	2201      	movs	r2, #1
 8000908:	701a      	strb	r2, [r3, #0]
}
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	46bd      	mov	sp, r7
 800090e:	b002      	add	sp, #8
 8000910:	bd80      	pop	{r7, pc}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	20000140 	.word	0x20000140
 8000918:	200000a7 	.word	0x200000a7

0800091c <closeValve>:

// Function to close the valve
void closeValve(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET); // Activate valve
 8000922:	23a0      	movs	r3, #160	; 0xa0
 8000924:	05db      	lsls	r3, r3, #23
 8000926:	2201      	movs	r2, #1
 8000928:	2180      	movs	r1, #128	; 0x80
 800092a:	0018      	movs	r0, r3
 800092c:	f001 fdfb 	bl	8002526 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // Start PWM signal for valve control
 8000930:	4b1c      	ldr	r3, [pc, #112]	; (80009a4 <closeValve+0x88>)
 8000932:	2100      	movs	r1, #0
 8000934:	0018      	movs	r0, r3
 8000936:	f003 fa99 	bl	8003e6c <HAL_TIM_PWM_Start>
    HAL_Delay(50);
 800093a:	2032      	movs	r0, #50	; 0x32
 800093c:	f000 fef6 	bl	800172c <HAL_Delay>
    for(uint16_t i = 900; i <= 1800; i += 50)
 8000940:	1dbb      	adds	r3, r7, #6
 8000942:	22e1      	movs	r2, #225	; 0xe1
 8000944:	0092      	lsls	r2, r2, #2
 8000946:	801a      	strh	r2, [r3, #0]
 8000948:	e00c      	b.n	8000964 <closeValve+0x48>
    {
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, i); // Set PWM duty cycle for valve closing
 800094a:	4b16      	ldr	r3, [pc, #88]	; (80009a4 <closeValve+0x88>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	1dba      	adds	r2, r7, #6
 8000950:	8812      	ldrh	r2, [r2, #0]
 8000952:	635a      	str	r2, [r3, #52]	; 0x34
        HAL_Delay(30);
 8000954:	201e      	movs	r0, #30
 8000956:	f000 fee9 	bl	800172c <HAL_Delay>
    for(uint16_t i = 900; i <= 1800; i += 50)
 800095a:	1dbb      	adds	r3, r7, #6
 800095c:	1dba      	adds	r2, r7, #6
 800095e:	8812      	ldrh	r2, [r2, #0]
 8000960:	3232      	adds	r2, #50	; 0x32
 8000962:	801a      	strh	r2, [r3, #0]
 8000964:	1dbb      	adds	r3, r7, #6
 8000966:	881a      	ldrh	r2, [r3, #0]
 8000968:	23e1      	movs	r3, #225	; 0xe1
 800096a:	00db      	lsls	r3, r3, #3
 800096c:	429a      	cmp	r2, r3
 800096e:	d9ec      	bls.n	800094a <closeValve+0x2e>
    }
    HAL_Delay(50);
 8000970:	2032      	movs	r0, #50	; 0x32
 8000972:	f000 fedb 	bl	800172c <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1); // Stop PWM signal
 8000976:	4b0b      	ldr	r3, [pc, #44]	; (80009a4 <closeValve+0x88>)
 8000978:	2100      	movs	r1, #0
 800097a:	0018      	movs	r0, r3
 800097c:	f003 fafa 	bl	8003f74 <HAL_TIM_PWM_Stop>
    HAL_Delay(50);
 8000980:	2032      	movs	r0, #50	; 0x32
 8000982:	f000 fed3 	bl	800172c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); // Deactivate valve
 8000986:	23a0      	movs	r3, #160	; 0xa0
 8000988:	05db      	lsls	r3, r3, #23
 800098a:	2200      	movs	r2, #0
 800098c:	2180      	movs	r1, #128	; 0x80
 800098e:	0018      	movs	r0, r3
 8000990:	f001 fdc9 	bl	8002526 <HAL_GPIO_WritePin>
    valve_open = 0;
 8000994:	4b04      	ldr	r3, [pc, #16]	; (80009a8 <closeValve+0x8c>)
 8000996:	2200      	movs	r2, #0
 8000998:	701a      	strb	r2, [r3, #0]
}
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	46bd      	mov	sp, r7
 800099e:	b002      	add	sp, #8
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	20000140 	.word	0x20000140
 80009a8:	200000a7 	.word	0x200000a7

080009ac <resetFloodEvent>:

// Function to reset flood event
void resetFloodEvent(void)
{
 80009ac:	b5b0      	push	{r4, r5, r7, lr}
 80009ae:	af00      	add	r7, sp, #0
    // Check if the button is pressed and the valve is open
    if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_SET) && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET)
 80009b0:	2380      	movs	r3, #128	; 0x80
 80009b2:	021a      	lsls	r2, r3, #8
 80009b4:	23a0      	movs	r3, #160	; 0xa0
 80009b6:	05db      	lsls	r3, r3, #23
 80009b8:	0011      	movs	r1, r2
 80009ba:	0018      	movs	r0, r3
 80009bc:	f001 fd96 	bl	80024ec <HAL_GPIO_ReadPin>
 80009c0:	0003      	movs	r3, r0
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d11e      	bne.n	8000a04 <resetFloodEvent+0x58>
 80009c6:	2380      	movs	r3, #128	; 0x80
 80009c8:	009a      	lsls	r2, r3, #2
 80009ca:	23a0      	movs	r3, #160	; 0xa0
 80009cc:	05db      	lsls	r3, r3, #23
 80009ce:	0011      	movs	r1, r2
 80009d0:	0018      	movs	r0, r3
 80009d2:	f001 fd8b 	bl	80024ec <HAL_GPIO_ReadPin>
 80009d6:	0003      	movs	r3, r0
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d113      	bne.n	8000a04 <resetFloodEvent+0x58>
    {
        if(valve_open == 0)
 80009dc:	4b0b      	ldr	r3, [pc, #44]	; (8000a0c <resetFloodEvent+0x60>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d101      	bne.n	80009ea <resetFloodEvent+0x3e>
        {
            openValve(); // Open the valve
 80009e6:	f7ff ff51 	bl	800088c <openValve>
        }
        strcpy(message, "Valve open\r\n");
 80009ea:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <resetFloodEvent+0x64>)
 80009ec:	4a09      	ldr	r2, [pc, #36]	; (8000a14 <resetFloodEvent+0x68>)
 80009ee:	ca13      	ldmia	r2!, {r0, r1, r4}
 80009f0:	c313      	stmia	r3!, {r0, r1, r4}
 80009f2:	7812      	ldrb	r2, [r2, #0]
 80009f4:	701a      	strb	r2, [r3, #0]
        console(message);
 80009f6:	4b06      	ldr	r3, [pc, #24]	; (8000a10 <resetFloodEvent+0x64>)
 80009f8:	0018      	movs	r0, r3
 80009fa:	f000 f8e7 	bl	8000bcc <console>
        floodFlag = 0; // Clear the flood flag
 80009fe:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <resetFloodEvent+0x6c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	701a      	strb	r2, [r3, #0]
    }
}
 8000a04:	46c0      	nop			; (mov r8, r8)
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bdb0      	pop	{r4, r5, r7, pc}
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	200000a7 	.word	0x200000a7
 8000a10:	2000007c 	.word	0x2000007c
 8000a14:	08005ea4 	.word	0x08005ea4
 8000a18:	200000a8 	.word	0x200000a8

08000a1c <measureBattery>:

// Function to measure battery voltage
uint16_t measureBattery(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET); // Enable battery voltage measurement
 8000a22:	2380      	movs	r3, #128	; 0x80
 8000a24:	021b      	lsls	r3, r3, #8
 8000a26:	481b      	ldr	r0, [pc, #108]	; (8000a94 <measureBattery+0x78>)
 8000a28:	2201      	movs	r2, #1
 8000a2a:	0019      	movs	r1, r3
 8000a2c:	f001 fd7b 	bl	8002526 <HAL_GPIO_WritePin>
    HAL_ADC_Start(&hadc); // Start ADC conversion
 8000a30:	4b19      	ldr	r3, [pc, #100]	; (8000a98 <measureBattery+0x7c>)
 8000a32:	0018      	movs	r0, r3
 8000a34:	f001 f82e 	bl	8001a94 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY); // Wait for ADC conversion to complete
 8000a38:	2301      	movs	r3, #1
 8000a3a:	425a      	negs	r2, r3
 8000a3c:	4b16      	ldr	r3, [pc, #88]	; (8000a98 <measureBattery+0x7c>)
 8000a3e:	0011      	movs	r1, r2
 8000a40:	0018      	movs	r0, r3
 8000a42:	f001 f8bb 	bl	8001bbc <HAL_ADC_PollForConversion>
    uint16_t analogbatt = HAL_ADC_GetValue(&hadc); // Read ADC value
 8000a46:	4b14      	ldr	r3, [pc, #80]	; (8000a98 <measureBattery+0x7c>)
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f001 f953 	bl	8001cf4 <HAL_ADC_GetValue>
 8000a4e:	0002      	movs	r2, r0
 8000a50:	1dbb      	adds	r3, r7, #6
 8000a52:	801a      	strh	r2, [r3, #0]
    HAL_Delay(5);
 8000a54:	2005      	movs	r0, #5
 8000a56:	f000 fe69 	bl	800172c <HAL_Delay>
    HAL_ADC_Stop(&hadc); // Stop ADC conversion
 8000a5a:	4b0f      	ldr	r3, [pc, #60]	; (8000a98 <measureBattery+0x7c>)
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f001 f86d 	bl	8001b3c <HAL_ADC_Stop>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET); // Disable battery voltage measurement
 8000a62:	2380      	movs	r3, #128	; 0x80
 8000a64:	021b      	lsls	r3, r3, #8
 8000a66:	480b      	ldr	r0, [pc, #44]	; (8000a94 <measureBattery+0x78>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	f001 fd5b 	bl	8002526 <HAL_GPIO_WritePin>

    // Check battery voltage threshold
    if(analogbatt < 2950)
 8000a70:	1dbb      	adds	r3, r7, #6
 8000a72:	881b      	ldrh	r3, [r3, #0]
 8000a74:	4a09      	ldr	r2, [pc, #36]	; (8000a9c <measureBattery+0x80>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d803      	bhi.n	8000a82 <measureBattery+0x66>
    {
        Low_battery = 1; // Set low battery flag if voltage is below threshold
 8000a7a:	4b09      	ldr	r3, [pc, #36]	; (8000aa0 <measureBattery+0x84>)
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	701a      	strb	r2, [r3, #0]
 8000a80:	e002      	b.n	8000a88 <measureBattery+0x6c>
    }
    else
    {
        Low_battery = 0; // Reset low battery flag if voltage is above threshold
 8000a82:	4b07      	ldr	r3, [pc, #28]	; (8000aa0 <measureBattery+0x84>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	701a      	strb	r2, [r3, #0]
    }
    return analogbatt; // Return battery voltage reading
 8000a88:	1dbb      	adds	r3, r7, #6
 8000a8a:	881b      	ldrh	r3, [r3, #0]
}
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	b002      	add	sp, #8
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	50000400 	.word	0x50000400
 8000a98:	200000c0 	.word	0x200000c0
 8000a9c:	00000b85 	.word	0x00000b85
 8000aa0:	200000a6 	.word	0x200000a6

08000aa4 <monitorBattery>:

// Function to monitor battery voltage
void monitorBattery(void)
{
 8000aa4:	b590      	push	{r4, r7, lr}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
    uint16_t vBatt = measureBattery(); // Measure battery voltage
 8000aaa:	1dbc      	adds	r4, r7, #6
 8000aac:	f7ff ffb6 	bl	8000a1c <measureBattery>
 8000ab0:	0003      	movs	r3, r0
 8000ab2:	8023      	strh	r3, [r4, #0]
    if(Low_battery)
 8000ab4:	4b0a      	ldr	r3, [pc, #40]	; (8000ae0 <monitorBattery+0x3c>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <monitorBattery+0x1c>
    {
        batteryled(); // Activate battery LED if low battery
 8000abc:	f000 f83a 	bl	8000b34 <batteryled>
    }
    sprintf(message, "Battery Voltage: %d\r\n", vBatt); // Format battery voltage message
 8000ac0:	1dbb      	adds	r3, r7, #6
 8000ac2:	881a      	ldrh	r2, [r3, #0]
 8000ac4:	4907      	ldr	r1, [pc, #28]	; (8000ae4 <monitorBattery+0x40>)
 8000ac6:	4b08      	ldr	r3, [pc, #32]	; (8000ae8 <monitorBattery+0x44>)
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f004 fcf7 	bl	80054bc <siprintf>
    console(message); // Send battery voltage message via UART
 8000ace:	4b06      	ldr	r3, [pc, #24]	; (8000ae8 <monitorBattery+0x44>)
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	f000 f87b 	bl	8000bcc <console>
}
 8000ad6:	46c0      	nop			; (mov r8, r8)
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	b003      	add	sp, #12
 8000adc:	bd90      	pop	{r4, r7, pc}
 8000ade:	46c0      	nop			; (mov r8, r8)
 8000ae0:	200000a6 	.word	0x200000a6
 8000ae4:	08005eb4 	.word	0x08005eb4
 8000ae8:	2000007c 	.word	0x2000007c

08000aec <statusled>:

// Function to control status LED
void statusled(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET); // Activate status LED
 8000af0:	4b0f      	ldr	r3, [pc, #60]	; (8000b30 <statusled+0x44>)
 8000af2:	2201      	movs	r2, #1
 8000af4:	2180      	movs	r1, #128	; 0x80
 8000af6:	0018      	movs	r0, r3
 8000af8:	f001 fd15 	bl	8002526 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); // Activate status LED
 8000afc:	2380      	movs	r3, #128	; 0x80
 8000afe:	005b      	lsls	r3, r3, #1
 8000b00:	480b      	ldr	r0, [pc, #44]	; (8000b30 <statusled+0x44>)
 8000b02:	2201      	movs	r2, #1
 8000b04:	0019      	movs	r1, r3
 8000b06:	f001 fd0e 	bl	8002526 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8000b0a:	2064      	movs	r0, #100	; 0x64
 8000b0c:	f000 fe0e 	bl	800172c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); // Deactivate status LED
 8000b10:	4b07      	ldr	r3, [pc, #28]	; (8000b30 <statusled+0x44>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	2180      	movs	r1, #128	; 0x80
 8000b16:	0018      	movs	r0, r3
 8000b18:	f001 fd05 	bl	8002526 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); // Deactivate status LED
 8000b1c:	2380      	movs	r3, #128	; 0x80
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	4803      	ldr	r0, [pc, #12]	; (8000b30 <statusled+0x44>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	0019      	movs	r1, r3
 8000b26:	f001 fcfe 	bl	8002526 <HAL_GPIO_WritePin>
}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	50000400 	.word	0x50000400

08000b34 <batteryled>:

// Function to activate battery LED
void batteryled(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET); // Activate battery LED
 8000b38:	4b0f      	ldr	r3, [pc, #60]	; (8000b78 <batteryled+0x44>)
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	2180      	movs	r1, #128	; 0x80
 8000b3e:	0018      	movs	r0, r3
 8000b40:	f001 fcf1 	bl	8002526 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET); // Activate battery LED
 8000b44:	2380      	movs	r3, #128	; 0x80
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	480b      	ldr	r0, [pc, #44]	; (8000b78 <batteryled+0x44>)
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	0019      	movs	r1, r3
 8000b4e:	f001 fcea 	bl	8002526 <HAL_GPIO_WritePin>
    HAL_Delay(200); // Delay for LED indication
 8000b52:	20c8      	movs	r0, #200	; 0xc8
 8000b54:	f000 fdea 	bl	800172c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET); // Deactivate battery LED
 8000b58:	2380      	movs	r3, #128	; 0x80
 8000b5a:	009b      	lsls	r3, r3, #2
 8000b5c:	4806      	ldr	r0, [pc, #24]	; (8000b78 <batteryled+0x44>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	0019      	movs	r1, r3
 8000b62:	f001 fce0 	bl	8002526 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); // Deactivate battery LED
 8000b66:	4b04      	ldr	r3, [pc, #16]	; (8000b78 <batteryled+0x44>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2180      	movs	r1, #128	; 0x80
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	f001 fcda 	bl	8002526 <HAL_GPIO_WritePin>
}
 8000b72:	46c0      	nop			; (mov r8, r8)
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	50000400 	.word	0x50000400

08000b7c <alert>:

// Function to activate buzzer and warning LED
void alert(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); // Activate buzzer
 8000b80:	2380      	movs	r3, #128	; 0x80
 8000b82:	005b      	lsls	r3, r3, #1
 8000b84:	4810      	ldr	r0, [pc, #64]	; (8000bc8 <alert+0x4c>)
 8000b86:	2201      	movs	r2, #1
 8000b88:	0019      	movs	r1, r3
 8000b8a:	f001 fccc 	bl	8002526 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET); // Activate warning LED
 8000b8e:	2380      	movs	r3, #128	; 0x80
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	480d      	ldr	r0, [pc, #52]	; (8000bc8 <alert+0x4c>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	0019      	movs	r1, r3
 8000b98:	f001 fcc5 	bl	8002526 <HAL_GPIO_WritePin>
    HAL_Delay(1000); // Delay for alert indication
 8000b9c:	23fa      	movs	r3, #250	; 0xfa
 8000b9e:	009b      	lsls	r3, r3, #2
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	f000 fdc3 	bl	800172c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); // Deactivate buzzer
 8000ba6:	2380      	movs	r3, #128	; 0x80
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	4807      	ldr	r0, [pc, #28]	; (8000bc8 <alert+0x4c>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	0019      	movs	r1, r3
 8000bb0:	f001 fcb9 	bl	8002526 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET); // Deactivate warning LED
 8000bb4:	2380      	movs	r3, #128	; 0x80
 8000bb6:	009b      	lsls	r3, r3, #2
 8000bb8:	4803      	ldr	r0, [pc, #12]	; (8000bc8 <alert+0x4c>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	0019      	movs	r1, r3
 8000bbe:	f001 fcb2 	bl	8002526 <HAL_GPIO_WritePin>
}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	50000400 	.word	0x50000400

08000bcc <console>:
// Function to transmit messages via UART
void console(char *log)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)log, strlen(log), HAL_MAX_DELAY); // Transmit message via UART
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	f7ff fa96 	bl	8000108 <strlen>
 8000bdc:	0003      	movs	r3, r0
 8000bde:	b29a      	uxth	r2, r3
 8000be0:	2301      	movs	r3, #1
 8000be2:	425b      	negs	r3, r3
 8000be4:	6879      	ldr	r1, [r7, #4]
 8000be6:	480a      	ldr	r0, [pc, #40]	; (8000c10 <console+0x44>)
 8000be8:	f003 ff54 	bl	8004a94 <HAL_UART_Transmit>
    HAL_Delay(10);
 8000bec:	200a      	movs	r0, #10
 8000bee:	f000 fd9d 	bl	800172c <HAL_Delay>
    memset(log, '\0', strlen(log)); // Clear message buffer
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f7ff fa87 	bl	8000108 <strlen>
 8000bfa:	0002      	movs	r2, r0
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2100      	movs	r1, #0
 8000c00:	0018      	movs	r0, r3
 8000c02:	f004 fc7b 	bl	80054fc <memset>
}
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	46c0      	nop			; (mov r8, r8)
 8000c10:	200001c0 	.word	0x200001c0

08000c14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c18:	f000 fd18 	bl	800164c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c1c:	f000 f810 	bl	8000c40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c20:	f000 fa70 	bl	8001104 <MX_GPIO_Init>
  MX_ADC_Init();
 8000c24:	f000 f884 	bl	8000d30 <MX_ADC_Init>
  MX_RTC_Init();
 8000c28:	f000 f8e8 	bl	8000dfc <MX_RTC_Init>
  MX_TIM2_Init();
 8000c2c:	f000 f984 	bl	8000f38 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000c30:	f000 fa38 	bl	80010a4 <MX_USART2_UART_Init>
  MX_TIM21_Init();
 8000c34:	f000 f9e0 	bl	8000ff8 <MX_TIM21_Init>
  /* USER CODE BEGIN 2 */
  app_main();
 8000c38:	f7ff fc48 	bl	80004cc <app_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c3c:	e7fe      	b.n	8000c3c <main+0x28>
	...

08000c40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c40:	b590      	push	{r4, r7, lr}
 8000c42:	b099      	sub	sp, #100	; 0x64
 8000c44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c46:	242c      	movs	r4, #44	; 0x2c
 8000c48:	193b      	adds	r3, r7, r4
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	2334      	movs	r3, #52	; 0x34
 8000c4e:	001a      	movs	r2, r3
 8000c50:	2100      	movs	r1, #0
 8000c52:	f004 fc53 	bl	80054fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c56:	2318      	movs	r3, #24
 8000c58:	18fb      	adds	r3, r7, r3
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	2314      	movs	r3, #20
 8000c5e:	001a      	movs	r2, r3
 8000c60:	2100      	movs	r1, #0
 8000c62:	f004 fc4b 	bl	80054fc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c66:	003b      	movs	r3, r7
 8000c68:	0018      	movs	r0, r3
 8000c6a:	2318      	movs	r3, #24
 8000c6c:	001a      	movs	r2, r3
 8000c6e:	2100      	movs	r1, #0
 8000c70:	f004 fc44 	bl	80054fc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c74:	4b2b      	ldr	r3, [pc, #172]	; (8000d24 <SystemClock_Config+0xe4>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a2b      	ldr	r2, [pc, #172]	; (8000d28 <SystemClock_Config+0xe8>)
 8000c7a:	401a      	ands	r2, r3
 8000c7c:	4b29      	ldr	r3, [pc, #164]	; (8000d24 <SystemClock_Config+0xe4>)
 8000c7e:	2180      	movs	r1, #128	; 0x80
 8000c80:	0109      	lsls	r1, r1, #4
 8000c82:	430a      	orrs	r2, r1
 8000c84:	601a      	str	r2, [r3, #0]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c86:	f001 fc87 	bl	8002598 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000c8a:	4b28      	ldr	r3, [pc, #160]	; (8000d2c <SystemClock_Config+0xec>)
 8000c8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000c8e:	4b27      	ldr	r3, [pc, #156]	; (8000d2c <SystemClock_Config+0xec>)
 8000c90:	4925      	ldr	r1, [pc, #148]	; (8000d28 <SystemClock_Config+0xe8>)
 8000c92:	400a      	ands	r2, r1
 8000c94:	651a      	str	r2, [r3, #80]	; 0x50

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000c96:	193b      	adds	r3, r7, r4
 8000c98:	2206      	movs	r2, #6
 8000c9a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c9c:	193b      	adds	r3, r7, r4
 8000c9e:	2280      	movs	r2, #128	; 0x80
 8000ca0:	0052      	lsls	r2, r2, #1
 8000ca2:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ca4:	193b      	adds	r3, r7, r4
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000caa:	193b      	adds	r3, r7, r4
 8000cac:	2210      	movs	r2, #16
 8000cae:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cb0:	193b      	adds	r3, r7, r4
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb6:	193b      	adds	r3, r7, r4
 8000cb8:	0018      	movs	r0, r3
 8000cba:	f001 fcd7 	bl	800266c <HAL_RCC_OscConfig>
 8000cbe:	1e03      	subs	r3, r0, #0
 8000cc0:	d001      	beq.n	8000cc6 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000cc2:	f000 fab7 	bl	8001234 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc6:	2118      	movs	r1, #24
 8000cc8:	187b      	adds	r3, r7, r1
 8000cca:	220f      	movs	r2, #15
 8000ccc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cce:	187b      	adds	r3, r7, r1
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cd4:	187b      	adds	r3, r7, r1
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cda:	187b      	adds	r3, r7, r1
 8000cdc:	2200      	movs	r2, #0
 8000cde:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ce0:	187b      	adds	r3, r7, r1
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ce6:	187b      	adds	r3, r7, r1
 8000ce8:	2100      	movs	r1, #0
 8000cea:	0018      	movs	r0, r3
 8000cec:	f002 f83a 	bl	8002d64 <HAL_RCC_ClockConfig>
 8000cf0:	1e03      	subs	r3, r0, #0
 8000cf2:	d001      	beq.n	8000cf8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000cf4:	f000 fa9e 	bl	8001234 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8000cf8:	003b      	movs	r3, r7
 8000cfa:	2222      	movs	r2, #34	; 0x22
 8000cfc:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000cfe:	003b      	movs	r3, r7
 8000d00:	2200      	movs	r2, #0
 8000d02:	609a      	str	r2, [r3, #8]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000d04:	003b      	movs	r3, r7
 8000d06:	2280      	movs	r2, #128	; 0x80
 8000d08:	0252      	lsls	r2, r2, #9
 8000d0a:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d0c:	003b      	movs	r3, r7
 8000d0e:	0018      	movs	r0, r3
 8000d10:	f002 fa4c 	bl	80031ac <HAL_RCCEx_PeriphCLKConfig>
 8000d14:	1e03      	subs	r3, r0, #0
 8000d16:	d001      	beq.n	8000d1c <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8000d18:	f000 fa8c 	bl	8001234 <Error_Handler>
  }
}
 8000d1c:	46c0      	nop			; (mov r8, r8)
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	b019      	add	sp, #100	; 0x64
 8000d22:	bd90      	pop	{r4, r7, pc}
 8000d24:	40007000 	.word	0x40007000
 8000d28:	ffffe7ff 	.word	0xffffe7ff
 8000d2c:	40021000 	.word	0x40021000

08000d30 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d36:	003b      	movs	r3, r7
 8000d38:	0018      	movs	r0, r3
 8000d3a:	2308      	movs	r3, #8
 8000d3c:	001a      	movs	r2, r3
 8000d3e:	2100      	movs	r1, #0
 8000d40:	f004 fbdc 	bl	80054fc <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000d44:	4b2a      	ldr	r3, [pc, #168]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d46:	4a2b      	ldr	r2, [pc, #172]	; (8000df4 <MX_ADC_Init+0xc4>)
 8000d48:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000d4a:	4b29      	ldr	r3, [pc, #164]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000d50:	4b27      	ldr	r3, [pc, #156]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d52:	22c0      	movs	r2, #192	; 0xc0
 8000d54:	0612      	lsls	r2, r2, #24
 8000d56:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000d58:	4b25      	ldr	r3, [pc, #148]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8000d5e:	4b24      	ldr	r3, [pc, #144]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d60:	2207      	movs	r2, #7
 8000d62:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000d64:	4b22      	ldr	r3, [pc, #136]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d66:	2201      	movs	r2, #1
 8000d68:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d6a:	4b21      	ldr	r3, [pc, #132]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000d70:	4b1f      	ldr	r3, [pc, #124]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d72:	2220      	movs	r2, #32
 8000d74:	2100      	movs	r1, #0
 8000d76:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000d78:	4b1d      	ldr	r3, [pc, #116]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d7a:	2221      	movs	r2, #33	; 0x21
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d80:	4b1b      	ldr	r3, [pc, #108]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d86:	4b1a      	ldr	r3, [pc, #104]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d88:	22c2      	movs	r2, #194	; 0xc2
 8000d8a:	32ff      	adds	r2, #255	; 0xff
 8000d8c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000d8e:	4b18      	ldr	r3, [pc, #96]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d90:	222c      	movs	r2, #44	; 0x2c
 8000d92:	2100      	movs	r1, #0
 8000d94:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d96:	4b16      	ldr	r3, [pc, #88]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d98:	2204      	movs	r2, #4
 8000d9a:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d9c:	4b14      	ldr	r3, [pc, #80]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000da2:	4b13      	ldr	r3, [pc, #76]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8000da8:	4b11      	ldr	r3, [pc, #68]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000dae:	4b10      	ldr	r3, [pc, #64]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000db4:	4b0e      	ldr	r3, [pc, #56]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000db6:	0018      	movs	r0, r3
 8000db8:	f000 fcf8 	bl	80017ac <HAL_ADC_Init>
 8000dbc:	1e03      	subs	r3, r0, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8000dc0:	f000 fa38 	bl	8001234 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000dc4:	003b      	movs	r3, r7
 8000dc6:	4a0c      	ldr	r2, [pc, #48]	; (8000df8 <MX_ADC_Init+0xc8>)
 8000dc8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000dca:	003b      	movs	r3, r7
 8000dcc:	2280      	movs	r2, #128	; 0x80
 8000dce:	0152      	lsls	r2, r2, #5
 8000dd0:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000dd2:	003a      	movs	r2, r7
 8000dd4:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <MX_ADC_Init+0xc0>)
 8000dd6:	0011      	movs	r1, r2
 8000dd8:	0018      	movs	r0, r3
 8000dda:	f000 ff97 	bl	8001d0c <HAL_ADC_ConfigChannel>
 8000dde:	1e03      	subs	r3, r0, #0
 8000de0:	d001      	beq.n	8000de6 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000de2:	f000 fa27 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000de6:	46c0      	nop			; (mov r8, r8)
 8000de8:	46bd      	mov	sp, r7
 8000dea:	b002      	add	sp, #8
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	200000c0 	.word	0x200000c0
 8000df4:	40012400 	.word	0x40012400
 8000df8:	24000200 	.word	0x24000200

08000dfc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b090      	sub	sp, #64	; 0x40
 8000e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000e02:	232c      	movs	r3, #44	; 0x2c
 8000e04:	18fb      	adds	r3, r7, r3
 8000e06:	0018      	movs	r0, r3
 8000e08:	2314      	movs	r3, #20
 8000e0a:	001a      	movs	r2, r3
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	f004 fb75 	bl	80054fc <memset>
  RTC_DateTypeDef sDate = {0};
 8000e12:	2328      	movs	r3, #40	; 0x28
 8000e14:	18fb      	adds	r3, r7, r3
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000e1a:	003b      	movs	r3, r7
 8000e1c:	0018      	movs	r0, r3
 8000e1e:	2328      	movs	r3, #40	; 0x28
 8000e20:	001a      	movs	r2, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	f004 fb6a 	bl	80054fc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000e28:	4b40      	ldr	r3, [pc, #256]	; (8000f2c <MX_RTC_Init+0x130>)
 8000e2a:	4a41      	ldr	r2, [pc, #260]	; (8000f30 <MX_RTC_Init+0x134>)
 8000e2c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000e2e:	4b3f      	ldr	r3, [pc, #252]	; (8000f2c <MX_RTC_Init+0x130>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000e34:	4b3d      	ldr	r3, [pc, #244]	; (8000f2c <MX_RTC_Init+0x130>)
 8000e36:	227f      	movs	r2, #127	; 0x7f
 8000e38:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000e3a:	4b3c      	ldr	r3, [pc, #240]	; (8000f2c <MX_RTC_Init+0x130>)
 8000e3c:	22ff      	movs	r2, #255	; 0xff
 8000e3e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e40:	4b3a      	ldr	r3, [pc, #232]	; (8000f2c <MX_RTC_Init+0x130>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000e46:	4b39      	ldr	r3, [pc, #228]	; (8000f2c <MX_RTC_Init+0x130>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e4c:	4b37      	ldr	r3, [pc, #220]	; (8000f2c <MX_RTC_Init+0x130>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e52:	4b36      	ldr	r3, [pc, #216]	; (8000f2c <MX_RTC_Init+0x130>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e58:	4b34      	ldr	r3, [pc, #208]	; (8000f2c <MX_RTC_Init+0x130>)
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	f002 fad2 	bl	8003404 <HAL_RTC_Init>
 8000e60:	1e03      	subs	r3, r0, #0
 8000e62:	d001      	beq.n	8000e68 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8000e64:	f000 f9e6 	bl	8001234 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x14;
 8000e68:	212c      	movs	r1, #44	; 0x2c
 8000e6a:	187b      	adds	r3, r7, r1
 8000e6c:	2214      	movs	r2, #20
 8000e6e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x28;
 8000e70:	187b      	adds	r3, r7, r1
 8000e72:	2228      	movs	r2, #40	; 0x28
 8000e74:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000e76:	187b      	adds	r3, r7, r1
 8000e78:	2200      	movs	r2, #0
 8000e7a:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e7c:	187b      	adds	r3, r7, r1
 8000e7e:	2200      	movs	r2, #0
 8000e80:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e82:	187b      	adds	r3, r7, r1
 8000e84:	2200      	movs	r2, #0
 8000e86:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000e88:	1879      	adds	r1, r7, r1
 8000e8a:	4b28      	ldr	r3, [pc, #160]	; (8000f2c <MX_RTC_Init+0x130>)
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f002 fb54 	bl	800353c <HAL_RTC_SetTime>
 8000e94:	1e03      	subs	r3, r0, #0
 8000e96:	d001      	beq.n	8000e9c <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8000e98:	f000 f9cc 	bl	8001234 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8000e9c:	2128      	movs	r1, #40	; 0x28
 8000e9e:	187b      	adds	r3, r7, r1
 8000ea0:	2203      	movs	r2, #3
 8000ea2:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JULY;
 8000ea4:	187b      	adds	r3, r7, r1
 8000ea6:	2207      	movs	r2, #7
 8000ea8:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x17;
 8000eaa:	187b      	adds	r3, r7, r1
 8000eac:	2217      	movs	r2, #23
 8000eae:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x24;
 8000eb0:	187b      	adds	r3, r7, r1
 8000eb2:	2224      	movs	r2, #36	; 0x24
 8000eb4:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000eb6:	1879      	adds	r1, r7, r1
 8000eb8:	4b1c      	ldr	r3, [pc, #112]	; (8000f2c <MX_RTC_Init+0x130>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	f002 fbe7 	bl	8003690 <HAL_RTC_SetDate>
 8000ec2:	1e03      	subs	r3, r0, #0
 8000ec4:	d001      	beq.n	8000eca <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8000ec6:	f000 f9b5 	bl	8001234 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000eca:	003b      	movs	r3, r7
 8000ecc:	2200      	movs	r2, #0
 8000ece:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000ed0:	003b      	movs	r3, r7
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000ed6:	003b      	movs	r3, r7
 8000ed8:	2200      	movs	r2, #0
 8000eda:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000edc:	003b      	movs	r3, r7
 8000ede:	2200      	movs	r2, #0
 8000ee0:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ee2:	003b      	movs	r3, r7
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000ee8:	003b      	movs	r3, r7
 8000eea:	2200      	movs	r2, #0
 8000eec:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000eee:	003b      	movs	r3, r7
 8000ef0:	4a10      	ldr	r2, [pc, #64]	; (8000f34 <MX_RTC_Init+0x138>)
 8000ef2:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_MINUTES;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000ef4:	003b      	movs	r3, r7
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000efa:	003b      	movs	r3, r7
 8000efc:	2200      	movs	r2, #0
 8000efe:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000f00:	003b      	movs	r3, r7
 8000f02:	2220      	movs	r2, #32
 8000f04:	2101      	movs	r1, #1
 8000f06:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000f08:	003b      	movs	r3, r7
 8000f0a:	2280      	movs	r2, #128	; 0x80
 8000f0c:	0052      	lsls	r2, r2, #1
 8000f0e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000f10:	0039      	movs	r1, r7
 8000f12:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <MX_RTC_Init+0x130>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	0018      	movs	r0, r3
 8000f18:	f002 fc4e 	bl	80037b8 <HAL_RTC_SetAlarm_IT>
 8000f1c:	1e03      	subs	r3, r0, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_RTC_Init+0x128>
  {
    Error_Handler();
 8000f20:	f000 f988 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000f24:	46c0      	nop			; (mov r8, r8)
 8000f26:	46bd      	mov	sp, r7
 8000f28:	b010      	add	sp, #64	; 0x40
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	2000011c 	.word	0x2000011c
 8000f30:	40002800 	.word	0x40002800
 8000f34:	80808000 	.word	0x80808000

08000f38 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f3e:	2310      	movs	r3, #16
 8000f40:	18fb      	adds	r3, r7, r3
 8000f42:	0018      	movs	r0, r3
 8000f44:	2308      	movs	r3, #8
 8000f46:	001a      	movs	r2, r3
 8000f48:	2100      	movs	r1, #0
 8000f4a:	f004 fad7 	bl	80054fc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f4e:	003b      	movs	r3, r7
 8000f50:	0018      	movs	r0, r3
 8000f52:	2310      	movs	r3, #16
 8000f54:	001a      	movs	r2, r3
 8000f56:	2100      	movs	r1, #0
 8000f58:	f004 fad0 	bl	80054fc <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f5c:	4b24      	ldr	r3, [pc, #144]	; (8000ff0 <MX_TIM2_Init+0xb8>)
 8000f5e:	2280      	movs	r2, #128	; 0x80
 8000f60:	05d2      	lsls	r2, r2, #23
 8000f62:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16;
 8000f64:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <MX_TIM2_Init+0xb8>)
 8000f66:	2210      	movs	r2, #16
 8000f68:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f6a:	4b21      	ldr	r3, [pc, #132]	; (8000ff0 <MX_TIM2_Init+0xb8>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2100;
 8000f70:	4b1f      	ldr	r3, [pc, #124]	; (8000ff0 <MX_TIM2_Init+0xb8>)
 8000f72:	4a20      	ldr	r2, [pc, #128]	; (8000ff4 <MX_TIM2_Init+0xbc>)
 8000f74:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f76:	4b1e      	ldr	r3, [pc, #120]	; (8000ff0 <MX_TIM2_Init+0xb8>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f7c:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <MX_TIM2_Init+0xb8>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000f82:	4b1b      	ldr	r3, [pc, #108]	; (8000ff0 <MX_TIM2_Init+0xb8>)
 8000f84:	0018      	movs	r0, r3
 8000f86:	f002 ff31 	bl	8003dec <HAL_TIM_PWM_Init>
 8000f8a:	1e03      	subs	r3, r0, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000f8e:	f000 f951 	bl	8001234 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f92:	2110      	movs	r1, #16
 8000f94:	187b      	adds	r3, r7, r1
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f9a:	187b      	adds	r3, r7, r1
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fa0:	187a      	adds	r2, r7, r1
 8000fa2:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <MX_TIM2_Init+0xb8>)
 8000fa4:	0011      	movs	r1, r2
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	f003 fcd0 	bl	800494c <HAL_TIMEx_MasterConfigSynchronization>
 8000fac:	1e03      	subs	r3, r0, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000fb0:	f000 f940 	bl	8001234 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fb4:	003b      	movs	r3, r7
 8000fb6:	2260      	movs	r2, #96	; 0x60
 8000fb8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000fba:	003b      	movs	r3, r7
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fc0:	003b      	movs	r3, r7
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fc6:	003b      	movs	r3, r7
 8000fc8:	2200      	movs	r2, #0
 8000fca:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fcc:	0039      	movs	r1, r7
 8000fce:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <MX_TIM2_Init+0xb8>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f003 f8f4 	bl	80041c0 <HAL_TIM_PWM_ConfigChannel>
 8000fd8:	1e03      	subs	r3, r0, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000fdc:	f000 f92a 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000fe0:	4b03      	ldr	r3, [pc, #12]	; (8000ff0 <MX_TIM2_Init+0xb8>)
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	f000 f9e4 	bl	80013b0 <HAL_TIM_MspPostInit>

}
 8000fe8:	46c0      	nop			; (mov r8, r8)
 8000fea:	46bd      	mov	sp, r7
 8000fec:	b006      	add	sp, #24
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20000140 	.word	0x20000140
 8000ff4:	00000834 	.word	0x00000834

08000ff8 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ffe:	2308      	movs	r3, #8
 8001000:	18fb      	adds	r3, r7, r3
 8001002:	0018      	movs	r0, r3
 8001004:	2310      	movs	r3, #16
 8001006:	001a      	movs	r2, r3
 8001008:	2100      	movs	r1, #0
 800100a:	f004 fa77 	bl	80054fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800100e:	003b      	movs	r3, r7
 8001010:	0018      	movs	r0, r3
 8001012:	2308      	movs	r3, #8
 8001014:	001a      	movs	r2, r3
 8001016:	2100      	movs	r1, #0
 8001018:	f004 fa70 	bl	80054fc <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 800101c:	4b1e      	ldr	r3, [pc, #120]	; (8001098 <MX_TIM21_Init+0xa0>)
 800101e:	4a1f      	ldr	r2, [pc, #124]	; (800109c <MX_TIM21_Init+0xa4>)
 8001020:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 31;
 8001022:	4b1d      	ldr	r3, [pc, #116]	; (8001098 <MX_TIM21_Init+0xa0>)
 8001024:	221f      	movs	r2, #31
 8001026:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001028:	4b1b      	ldr	r3, [pc, #108]	; (8001098 <MX_TIM21_Init+0xa0>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 49999;
 800102e:	4b1a      	ldr	r3, [pc, #104]	; (8001098 <MX_TIM21_Init+0xa0>)
 8001030:	4a1b      	ldr	r2, [pc, #108]	; (80010a0 <MX_TIM21_Init+0xa8>)
 8001032:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001034:	4b18      	ldr	r3, [pc, #96]	; (8001098 <MX_TIM21_Init+0xa0>)
 8001036:	2200      	movs	r2, #0
 8001038:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800103a:	4b17      	ldr	r3, [pc, #92]	; (8001098 <MX_TIM21_Init+0xa0>)
 800103c:	2200      	movs	r2, #0
 800103e:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8001040:	4b15      	ldr	r3, [pc, #84]	; (8001098 <MX_TIM21_Init+0xa0>)
 8001042:	0018      	movs	r0, r3
 8001044:	f002 fe27 	bl	8003c96 <HAL_TIM_Base_Init>
 8001048:	1e03      	subs	r3, r0, #0
 800104a:	d001      	beq.n	8001050 <MX_TIM21_Init+0x58>
  {
    Error_Handler();
 800104c:	f000 f8f2 	bl	8001234 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001050:	2108      	movs	r1, #8
 8001052:	187b      	adds	r3, r7, r1
 8001054:	2280      	movs	r2, #128	; 0x80
 8001056:	0152      	lsls	r2, r2, #5
 8001058:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 800105a:	187a      	adds	r2, r7, r1
 800105c:	4b0e      	ldr	r3, [pc, #56]	; (8001098 <MX_TIM21_Init+0xa0>)
 800105e:	0011      	movs	r1, r2
 8001060:	0018      	movs	r0, r3
 8001062:	f003 f973 	bl	800434c <HAL_TIM_ConfigClockSource>
 8001066:	1e03      	subs	r3, r0, #0
 8001068:	d001      	beq.n	800106e <MX_TIM21_Init+0x76>
  {
    Error_Handler();
 800106a:	f000 f8e3 	bl	8001234 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800106e:	003b      	movs	r3, r7
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001074:	003b      	movs	r3, r7
 8001076:	2200      	movs	r2, #0
 8001078:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 800107a:	003a      	movs	r2, r7
 800107c:	4b06      	ldr	r3, [pc, #24]	; (8001098 <MX_TIM21_Init+0xa0>)
 800107e:	0011      	movs	r1, r2
 8001080:	0018      	movs	r0, r3
 8001082:	f003 fc63 	bl	800494c <HAL_TIMEx_MasterConfigSynchronization>
 8001086:	1e03      	subs	r3, r0, #0
 8001088:	d001      	beq.n	800108e <MX_TIM21_Init+0x96>
  {
    Error_Handler();
 800108a:	f000 f8d3 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 800108e:	46c0      	nop			; (mov r8, r8)
 8001090:	46bd      	mov	sp, r7
 8001092:	b006      	add	sp, #24
 8001094:	bd80      	pop	{r7, pc}
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	20000180 	.word	0x20000180
 800109c:	40010800 	.word	0x40010800
 80010a0:	0000c34f 	.word	0x0000c34f

080010a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010a8:	4b14      	ldr	r3, [pc, #80]	; (80010fc <MX_USART2_UART_Init+0x58>)
 80010aa:	4a15      	ldr	r2, [pc, #84]	; (8001100 <MX_USART2_UART_Init+0x5c>)
 80010ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010ae:	4b13      	ldr	r3, [pc, #76]	; (80010fc <MX_USART2_UART_Init+0x58>)
 80010b0:	22e1      	movs	r2, #225	; 0xe1
 80010b2:	0252      	lsls	r2, r2, #9
 80010b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010b6:	4b11      	ldr	r3, [pc, #68]	; (80010fc <MX_USART2_UART_Init+0x58>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010bc:	4b0f      	ldr	r3, [pc, #60]	; (80010fc <MX_USART2_UART_Init+0x58>)
 80010be:	2200      	movs	r2, #0
 80010c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010c2:	4b0e      	ldr	r3, [pc, #56]	; (80010fc <MX_USART2_UART_Init+0x58>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010c8:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <MX_USART2_UART_Init+0x58>)
 80010ca:	220c      	movs	r2, #12
 80010cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ce:	4b0b      	ldr	r3, [pc, #44]	; (80010fc <MX_USART2_UART_Init+0x58>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d4:	4b09      	ldr	r3, [pc, #36]	; (80010fc <MX_USART2_UART_Init+0x58>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010da:	4b08      	ldr	r3, [pc, #32]	; (80010fc <MX_USART2_UART_Init+0x58>)
 80010dc:	2200      	movs	r2, #0
 80010de:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010e0:	4b06      	ldr	r3, [pc, #24]	; (80010fc <MX_USART2_UART_Init+0x58>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010e6:	4b05      	ldr	r3, [pc, #20]	; (80010fc <MX_USART2_UART_Init+0x58>)
 80010e8:	0018      	movs	r0, r3
 80010ea:	f003 fc7f 	bl	80049ec <HAL_UART_Init>
 80010ee:	1e03      	subs	r3, r0, #0
 80010f0:	d001      	beq.n	80010f6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010f2:	f000 f89f 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010f6:	46c0      	nop			; (mov r8, r8)
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	200001c0 	.word	0x200001c0
 8001100:	40004400 	.word	0x40004400

08001104 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001104:	b590      	push	{r4, r7, lr}
 8001106:	b089      	sub	sp, #36	; 0x24
 8001108:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110a:	240c      	movs	r4, #12
 800110c:	193b      	adds	r3, r7, r4
 800110e:	0018      	movs	r0, r3
 8001110:	2314      	movs	r3, #20
 8001112:	001a      	movs	r2, r3
 8001114:	2100      	movs	r1, #0
 8001116:	f004 f9f1 	bl	80054fc <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800111a:	4b43      	ldr	r3, [pc, #268]	; (8001228 <MX_GPIO_Init+0x124>)
 800111c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800111e:	4b42      	ldr	r3, [pc, #264]	; (8001228 <MX_GPIO_Init+0x124>)
 8001120:	2104      	movs	r1, #4
 8001122:	430a      	orrs	r2, r1
 8001124:	62da      	str	r2, [r3, #44]	; 0x2c
 8001126:	4b40      	ldr	r3, [pc, #256]	; (8001228 <MX_GPIO_Init+0x124>)
 8001128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800112a:	2204      	movs	r2, #4
 800112c:	4013      	ands	r3, r2
 800112e:	60bb      	str	r3, [r7, #8]
 8001130:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001132:	4b3d      	ldr	r3, [pc, #244]	; (8001228 <MX_GPIO_Init+0x124>)
 8001134:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001136:	4b3c      	ldr	r3, [pc, #240]	; (8001228 <MX_GPIO_Init+0x124>)
 8001138:	2101      	movs	r1, #1
 800113a:	430a      	orrs	r2, r1
 800113c:	62da      	str	r2, [r3, #44]	; 0x2c
 800113e:	4b3a      	ldr	r3, [pc, #232]	; (8001228 <MX_GPIO_Init+0x124>)
 8001140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001142:	2201      	movs	r2, #1
 8001144:	4013      	ands	r3, r2
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800114a:	4b37      	ldr	r3, [pc, #220]	; (8001228 <MX_GPIO_Init+0x124>)
 800114c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800114e:	4b36      	ldr	r3, [pc, #216]	; (8001228 <MX_GPIO_Init+0x124>)
 8001150:	2102      	movs	r1, #2
 8001152:	430a      	orrs	r2, r1
 8001154:	62da      	str	r2, [r3, #44]	; 0x2c
 8001156:	4b34      	ldr	r3, [pc, #208]	; (8001228 <MX_GPIO_Init+0x124>)
 8001158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800115a:	2202      	movs	r2, #2
 800115c:	4013      	ands	r3, r2
 800115e:	603b      	str	r3, [r7, #0]
 8001160:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001162:	23a0      	movs	r3, #160	; 0xa0
 8001164:	05db      	lsls	r3, r3, #23
 8001166:	2200      	movs	r2, #0
 8001168:	2180      	movs	r1, #128	; 0x80
 800116a:	0018      	movs	r0, r3
 800116c:	f001 f9db 	bl	8002526 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001170:	492e      	ldr	r1, [pc, #184]	; (800122c <MX_GPIO_Init+0x128>)
 8001172:	4b2f      	ldr	r3, [pc, #188]	; (8001230 <MX_GPIO_Init+0x12c>)
 8001174:	2200      	movs	r2, #0
 8001176:	0018      	movs	r0, r3
 8001178:	f001 f9d5 	bl	8002526 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800117c:	193b      	adds	r3, r7, r4
 800117e:	2280      	movs	r2, #128	; 0x80
 8001180:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001182:	193b      	adds	r3, r7, r4
 8001184:	2201      	movs	r2, #1
 8001186:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001188:	193b      	adds	r3, r7, r4
 800118a:	2202      	movs	r2, #2
 800118c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118e:	193b      	adds	r3, r7, r4
 8001190:	2200      	movs	r2, #0
 8001192:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001194:	193a      	adds	r2, r7, r4
 8001196:	23a0      	movs	r3, #160	; 0xa0
 8001198:	05db      	lsls	r3, r3, #23
 800119a:	0011      	movs	r1, r2
 800119c:	0018      	movs	r0, r3
 800119e:	f001 f837 	bl	8002210 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB15 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80011a2:	193b      	adds	r3, r7, r4
 80011a4:	4a21      	ldr	r2, [pc, #132]	; (800122c <MX_GPIO_Init+0x128>)
 80011a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a8:	193b      	adds	r3, r7, r4
 80011aa:	2201      	movs	r2, #1
 80011ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ae:	193b      	adds	r3, r7, r4
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b4:	193b      	adds	r3, r7, r4
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ba:	193b      	adds	r3, r7, r4
 80011bc:	4a1c      	ldr	r2, [pc, #112]	; (8001230 <MX_GPIO_Init+0x12c>)
 80011be:	0019      	movs	r1, r3
 80011c0:	0010      	movs	r0, r2
 80011c2:	f001 f825 	bl	8002210 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011c6:	193b      	adds	r3, r7, r4
 80011c8:	2280      	movs	r2, #128	; 0x80
 80011ca:	0092      	lsls	r2, r2, #2
 80011cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011ce:	193b      	adds	r3, r7, r4
 80011d0:	2284      	movs	r2, #132	; 0x84
 80011d2:	0392      	lsls	r2, r2, #14
 80011d4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	193b      	adds	r3, r7, r4
 80011d8:	2200      	movs	r2, #0
 80011da:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011dc:	193a      	adds	r2, r7, r4
 80011de:	23a0      	movs	r3, #160	; 0xa0
 80011e0:	05db      	lsls	r3, r3, #23
 80011e2:	0011      	movs	r1, r2
 80011e4:	0018      	movs	r0, r3
 80011e6:	f001 f813 	bl	8002210 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80011ea:	0021      	movs	r1, r4
 80011ec:	187b      	adds	r3, r7, r1
 80011ee:	2280      	movs	r2, #128	; 0x80
 80011f0:	0212      	lsls	r2, r2, #8
 80011f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80011f4:	187b      	adds	r3, r7, r1
 80011f6:	22c4      	movs	r2, #196	; 0xc4
 80011f8:	0392      	lsls	r2, r2, #14
 80011fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	187b      	adds	r3, r7, r1
 80011fe:	2200      	movs	r2, #0
 8001200:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001202:	187a      	adds	r2, r7, r1
 8001204:	23a0      	movs	r3, #160	; 0xa0
 8001206:	05db      	lsls	r3, r3, #23
 8001208:	0011      	movs	r1, r2
 800120a:	0018      	movs	r0, r3
 800120c:	f001 f800 	bl	8002210 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001210:	2200      	movs	r2, #0
 8001212:	2100      	movs	r1, #0
 8001214:	2007      	movs	r0, #7
 8001216:	f000 ffc9 	bl	80021ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800121a:	2007      	movs	r0, #7
 800121c:	f000 ffdb 	bl	80021d6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001220:	46c0      	nop			; (mov r8, r8)
 8001222:	46bd      	mov	sp, r7
 8001224:	b009      	add	sp, #36	; 0x24
 8001226:	bd90      	pop	{r4, r7, pc}
 8001228:	40021000 	.word	0x40021000
 800122c:	00008380 	.word	0x00008380
 8001230:	50000400 	.word	0x50000400

08001234 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001238:	b672      	cpsid	i
}
 800123a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800123c:	e7fe      	b.n	800123c <Error_Handler+0x8>
	...

08001240 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001244:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <HAL_MspInit+0x34>)
 8001246:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001248:	4b0a      	ldr	r3, [pc, #40]	; (8001274 <HAL_MspInit+0x34>)
 800124a:	2101      	movs	r1, #1
 800124c:	430a      	orrs	r2, r1
 800124e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001250:	4b08      	ldr	r3, [pc, #32]	; (8001274 <HAL_MspInit+0x34>)
 8001252:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001254:	4b07      	ldr	r3, [pc, #28]	; (8001274 <HAL_MspInit+0x34>)
 8001256:	2180      	movs	r1, #128	; 0x80
 8001258:	0549      	lsls	r1, r1, #21
 800125a:	430a      	orrs	r2, r1
 800125c:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800125e:	2200      	movs	r2, #0
 8001260:	2100      	movs	r1, #0
 8001262:	2004      	movs	r0, #4
 8001264:	f000 ffa2 	bl	80021ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001268:	2004      	movs	r0, #4
 800126a:	f000 ffb4 	bl	80021d6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800126e:	46c0      	nop			; (mov r8, r8)
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40021000 	.word	0x40021000

08001278 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001278:	b590      	push	{r4, r7, lr}
 800127a:	b089      	sub	sp, #36	; 0x24
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001280:	240c      	movs	r4, #12
 8001282:	193b      	adds	r3, r7, r4
 8001284:	0018      	movs	r0, r3
 8001286:	2314      	movs	r3, #20
 8001288:	001a      	movs	r2, r3
 800128a:	2100      	movs	r1, #0
 800128c:	f004 f936 	bl	80054fc <memset>
  if(hadc->Instance==ADC1)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a14      	ldr	r2, [pc, #80]	; (80012e8 <HAL_ADC_MspInit+0x70>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d121      	bne.n	80012de <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800129a:	4b14      	ldr	r3, [pc, #80]	; (80012ec <HAL_ADC_MspInit+0x74>)
 800129c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800129e:	4b13      	ldr	r3, [pc, #76]	; (80012ec <HAL_ADC_MspInit+0x74>)
 80012a0:	2180      	movs	r1, #128	; 0x80
 80012a2:	0089      	lsls	r1, r1, #2
 80012a4:	430a      	orrs	r2, r1
 80012a6:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a8:	4b10      	ldr	r3, [pc, #64]	; (80012ec <HAL_ADC_MspInit+0x74>)
 80012aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012ac:	4b0f      	ldr	r3, [pc, #60]	; (80012ec <HAL_ADC_MspInit+0x74>)
 80012ae:	2102      	movs	r1, #2
 80012b0:	430a      	orrs	r2, r1
 80012b2:	62da      	str	r2, [r3, #44]	; 0x2c
 80012b4:	4b0d      	ldr	r3, [pc, #52]	; (80012ec <HAL_ADC_MspInit+0x74>)
 80012b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b8:	2202      	movs	r2, #2
 80012ba:	4013      	ands	r3, r2
 80012bc:	60bb      	str	r3, [r7, #8]
 80012be:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012c0:	193b      	adds	r3, r7, r4
 80012c2:	2202      	movs	r2, #2
 80012c4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012c6:	193b      	adds	r3, r7, r4
 80012c8:	2203      	movs	r2, #3
 80012ca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	193b      	adds	r3, r7, r4
 80012ce:	2200      	movs	r2, #0
 80012d0:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d2:	193b      	adds	r3, r7, r4
 80012d4:	4a06      	ldr	r2, [pc, #24]	; (80012f0 <HAL_ADC_MspInit+0x78>)
 80012d6:	0019      	movs	r1, r3
 80012d8:	0010      	movs	r0, r2
 80012da:	f000 ff99 	bl	8002210 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012de:	46c0      	nop			; (mov r8, r8)
 80012e0:	46bd      	mov	sp, r7
 80012e2:	b009      	add	sp, #36	; 0x24
 80012e4:	bd90      	pop	{r4, r7, pc}
 80012e6:	46c0      	nop			; (mov r8, r8)
 80012e8:	40012400 	.word	0x40012400
 80012ec:	40021000 	.word	0x40021000
 80012f0:	50000400 	.word	0x50000400

080012f4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a0a      	ldr	r2, [pc, #40]	; (800132c <HAL_RTC_MspInit+0x38>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d10e      	bne.n	8001324 <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001306:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <HAL_RTC_MspInit+0x3c>)
 8001308:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800130a:	4b09      	ldr	r3, [pc, #36]	; (8001330 <HAL_RTC_MspInit+0x3c>)
 800130c:	2180      	movs	r1, #128	; 0x80
 800130e:	02c9      	lsls	r1, r1, #11
 8001310:	430a      	orrs	r2, r1
 8001312:	651a      	str	r2, [r3, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001314:	2200      	movs	r2, #0
 8001316:	2100      	movs	r1, #0
 8001318:	2002      	movs	r0, #2
 800131a:	f000 ff47 	bl	80021ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 800131e:	2002      	movs	r0, #2
 8001320:	f000 ff59 	bl	80021d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001324:	46c0      	nop			; (mov r8, r8)
 8001326:	46bd      	mov	sp, r7
 8001328:	b002      	add	sp, #8
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40002800 	.word	0x40002800
 8001330:	40021000 	.word	0x40021000

08001334 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	2380      	movs	r3, #128	; 0x80
 8001342:	05db      	lsls	r3, r3, #23
 8001344:	429a      	cmp	r2, r3
 8001346:	d10d      	bne.n	8001364 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001348:	4b08      	ldr	r3, [pc, #32]	; (800136c <HAL_TIM_PWM_MspInit+0x38>)
 800134a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800134c:	4b07      	ldr	r3, [pc, #28]	; (800136c <HAL_TIM_PWM_MspInit+0x38>)
 800134e:	2101      	movs	r1, #1
 8001350:	430a      	orrs	r2, r1
 8001352:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001354:	2200      	movs	r2, #0
 8001356:	2100      	movs	r1, #0
 8001358:	200f      	movs	r0, #15
 800135a:	f000 ff27 	bl	80021ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800135e:	200f      	movs	r0, #15
 8001360:	f000 ff39 	bl	80021d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001364:	46c0      	nop			; (mov r8, r8)
 8001366:	46bd      	mov	sp, r7
 8001368:	b002      	add	sp, #8
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40021000 	.word	0x40021000

08001370 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM21)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a0a      	ldr	r2, [pc, #40]	; (80013a8 <HAL_TIM_Base_MspInit+0x38>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d10d      	bne.n	800139e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM21_MspInit 0 */

  /* USER CODE END TIM21_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM21_CLK_ENABLE();
 8001382:	4b0a      	ldr	r3, [pc, #40]	; (80013ac <HAL_TIM_Base_MspInit+0x3c>)
 8001384:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001386:	4b09      	ldr	r3, [pc, #36]	; (80013ac <HAL_TIM_Base_MspInit+0x3c>)
 8001388:	2104      	movs	r1, #4
 800138a:	430a      	orrs	r2, r1
 800138c:	635a      	str	r2, [r3, #52]	; 0x34
    /* TIM21 interrupt Init */
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 800138e:	2200      	movs	r2, #0
 8001390:	2100      	movs	r1, #0
 8001392:	2014      	movs	r0, #20
 8001394:	f000 ff0a 	bl	80021ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8001398:	2014      	movs	r0, #20
 800139a:	f000 ff1c 	bl	80021d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }

}
 800139e:	46c0      	nop			; (mov r8, r8)
 80013a0:	46bd      	mov	sp, r7
 80013a2:	b002      	add	sp, #8
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	46c0      	nop			; (mov r8, r8)
 80013a8:	40010800 	.word	0x40010800
 80013ac:	40021000 	.word	0x40021000

080013b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b089      	sub	sp, #36	; 0x24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b8:	240c      	movs	r4, #12
 80013ba:	193b      	adds	r3, r7, r4
 80013bc:	0018      	movs	r0, r3
 80013be:	2314      	movs	r3, #20
 80013c0:	001a      	movs	r2, r3
 80013c2:	2100      	movs	r1, #0
 80013c4:	f004 f89a 	bl	80054fc <memset>
  if(htim->Instance==TIM2)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	2380      	movs	r3, #128	; 0x80
 80013ce:	05db      	lsls	r3, r3, #23
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d123      	bne.n	800141c <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d4:	4b13      	ldr	r3, [pc, #76]	; (8001424 <HAL_TIM_MspPostInit+0x74>)
 80013d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013d8:	4b12      	ldr	r3, [pc, #72]	; (8001424 <HAL_TIM_MspPostInit+0x74>)
 80013da:	2101      	movs	r1, #1
 80013dc:	430a      	orrs	r2, r1
 80013de:	62da      	str	r2, [r3, #44]	; 0x2c
 80013e0:	4b10      	ldr	r3, [pc, #64]	; (8001424 <HAL_TIM_MspPostInit+0x74>)
 80013e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013e4:	2201      	movs	r2, #1
 80013e6:	4013      	ands	r3, r2
 80013e8:	60bb      	str	r3, [r7, #8]
 80013ea:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA8     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80013ec:	193b      	adds	r3, r7, r4
 80013ee:	2280      	movs	r2, #128	; 0x80
 80013f0:	0052      	lsls	r2, r2, #1
 80013f2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f4:	0021      	movs	r1, r4
 80013f6:	187b      	adds	r3, r7, r1
 80013f8:	2202      	movs	r2, #2
 80013fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	187b      	adds	r3, r7, r1
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001402:	187b      	adds	r3, r7, r1
 8001404:	2200      	movs	r2, #0
 8001406:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8001408:	187b      	adds	r3, r7, r1
 800140a:	2205      	movs	r2, #5
 800140c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140e:	187a      	adds	r2, r7, r1
 8001410:	23a0      	movs	r3, #160	; 0xa0
 8001412:	05db      	lsls	r3, r3, #23
 8001414:	0011      	movs	r1, r2
 8001416:	0018      	movs	r0, r3
 8001418:	f000 fefa 	bl	8002210 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800141c:	46c0      	nop			; (mov r8, r8)
 800141e:	46bd      	mov	sp, r7
 8001420:	b009      	add	sp, #36	; 0x24
 8001422:	bd90      	pop	{r4, r7, pc}
 8001424:	40021000 	.word	0x40021000

08001428 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001428:	b590      	push	{r4, r7, lr}
 800142a:	b089      	sub	sp, #36	; 0x24
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001430:	240c      	movs	r4, #12
 8001432:	193b      	adds	r3, r7, r4
 8001434:	0018      	movs	r0, r3
 8001436:	2314      	movs	r3, #20
 8001438:	001a      	movs	r2, r3
 800143a:	2100      	movs	r1, #0
 800143c:	f004 f85e 	bl	80054fc <memset>
  if(huart->Instance==USART2)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a18      	ldr	r2, [pc, #96]	; (80014a8 <HAL_UART_MspInit+0x80>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d129      	bne.n	800149e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800144a:	4b18      	ldr	r3, [pc, #96]	; (80014ac <HAL_UART_MspInit+0x84>)
 800144c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800144e:	4b17      	ldr	r3, [pc, #92]	; (80014ac <HAL_UART_MspInit+0x84>)
 8001450:	2180      	movs	r1, #128	; 0x80
 8001452:	0289      	lsls	r1, r1, #10
 8001454:	430a      	orrs	r2, r1
 8001456:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001458:	4b14      	ldr	r3, [pc, #80]	; (80014ac <HAL_UART_MspInit+0x84>)
 800145a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800145c:	4b13      	ldr	r3, [pc, #76]	; (80014ac <HAL_UART_MspInit+0x84>)
 800145e:	2101      	movs	r1, #1
 8001460:	430a      	orrs	r2, r1
 8001462:	62da      	str	r2, [r3, #44]	; 0x2c
 8001464:	4b11      	ldr	r3, [pc, #68]	; (80014ac <HAL_UART_MspInit+0x84>)
 8001466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001468:	2201      	movs	r2, #1
 800146a:	4013      	ands	r3, r2
 800146c:	60bb      	str	r3, [r7, #8]
 800146e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001470:	0021      	movs	r1, r4
 8001472:	187b      	adds	r3, r7, r1
 8001474:	220c      	movs	r2, #12
 8001476:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001478:	187b      	adds	r3, r7, r1
 800147a:	2202      	movs	r2, #2
 800147c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	187b      	adds	r3, r7, r1
 8001480:	2200      	movs	r2, #0
 8001482:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001484:	187b      	adds	r3, r7, r1
 8001486:	2203      	movs	r2, #3
 8001488:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800148a:	187b      	adds	r3, r7, r1
 800148c:	2204      	movs	r2, #4
 800148e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001490:	187a      	adds	r2, r7, r1
 8001492:	23a0      	movs	r3, #160	; 0xa0
 8001494:	05db      	lsls	r3, r3, #23
 8001496:	0011      	movs	r1, r2
 8001498:	0018      	movs	r0, r3
 800149a:	f000 feb9 	bl	8002210 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	46bd      	mov	sp, r7
 80014a2:	b009      	add	sp, #36	; 0x24
 80014a4:	bd90      	pop	{r4, r7, pc}
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	40004400 	.word	0x40004400
 80014ac:	40021000 	.word	0x40021000

080014b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014b4:	e7fe      	b.n	80014b4 <NMI_Handler+0x4>

080014b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ba:	e7fe      	b.n	80014ba <HardFault_Handler+0x4>

080014bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80014c0:	46c0      	nop			; (mov r8, r8)
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ca:	46c0      	nop			; (mov r8, r8)
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014d4:	f000 f90e 	bl	80016f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d8:	46c0      	nop			; (mov r8, r8)
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
	...

080014e0 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80014e4:	4b03      	ldr	r3, [pc, #12]	; (80014f4 <RTC_IRQHandler+0x14>)
 80014e6:	0018      	movs	r0, r3
 80014e8:	f002 fac8 	bl	8003a7c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80014ec:	46c0      	nop			; (mov r8, r8)
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	2000011c 	.word	0x2000011c

080014f8 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80014fc:	46c0      	nop			; (mov r8, r8)
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001506:	2380      	movs	r3, #128	; 0x80
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	0018      	movs	r0, r3
 800150c:	f001 f828 	bl	8002560 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001510:	2380      	movs	r3, #128	; 0x80
 8001512:	021b      	lsls	r3, r3, #8
 8001514:	0018      	movs	r0, r3
 8001516:	f001 f823 	bl	8002560 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001524:	4b03      	ldr	r3, [pc, #12]	; (8001534 <TIM2_IRQHandler+0x14>)
 8001526:	0018      	movs	r0, r3
 8001528:	f002 fd62 	bl	8003ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800152c:	46c0      	nop			; (mov r8, r8)
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	46c0      	nop			; (mov r8, r8)
 8001534:	20000140 	.word	0x20000140

08001538 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 800153c:	4b03      	ldr	r3, [pc, #12]	; (800154c <TIM21_IRQHandler+0x14>)
 800153e:	0018      	movs	r0, r3
 8001540:	f002 fd56 	bl	8003ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8001544:	46c0      	nop			; (mov r8, r8)
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	20000180 	.word	0x20000180

08001550 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001558:	4a14      	ldr	r2, [pc, #80]	; (80015ac <_sbrk+0x5c>)
 800155a:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <_sbrk+0x60>)
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001564:	4b13      	ldr	r3, [pc, #76]	; (80015b4 <_sbrk+0x64>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d102      	bne.n	8001572 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800156c:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <_sbrk+0x64>)
 800156e:	4a12      	ldr	r2, [pc, #72]	; (80015b8 <_sbrk+0x68>)
 8001570:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001572:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <_sbrk+0x64>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	18d3      	adds	r3, r2, r3
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	429a      	cmp	r2, r3
 800157e:	d207      	bcs.n	8001590 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001580:	f003 ffc4 	bl	800550c <__errno>
 8001584:	0003      	movs	r3, r0
 8001586:	220c      	movs	r2, #12
 8001588:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800158a:	2301      	movs	r3, #1
 800158c:	425b      	negs	r3, r3
 800158e:	e009      	b.n	80015a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001590:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <_sbrk+0x64>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001596:	4b07      	ldr	r3, [pc, #28]	; (80015b4 <_sbrk+0x64>)
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	18d2      	adds	r2, r2, r3
 800159e:	4b05      	ldr	r3, [pc, #20]	; (80015b4 <_sbrk+0x64>)
 80015a0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80015a2:	68fb      	ldr	r3, [r7, #12]
}
 80015a4:	0018      	movs	r0, r3
 80015a6:	46bd      	mov	sp, r7
 80015a8:	b006      	add	sp, #24
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20002000 	.word	0x20002000
 80015b0:	00000400 	.word	0x00000400
 80015b4:	20000248 	.word	0x20000248
 80015b8:	20000398 	.word	0x20000398

080015bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015c0:	46c0      	nop			; (mov r8, r8)
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80015c8:	4813      	ldr	r0, [pc, #76]	; (8001618 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80015ca:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80015cc:	f7ff fff6 	bl	80015bc <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80015d0:	4812      	ldr	r0, [pc, #72]	; (800161c <LoopForever+0x6>)
    LDR R1, [R0]
 80015d2:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80015d4:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80015d6:	4a12      	ldr	r2, [pc, #72]	; (8001620 <LoopForever+0xa>)
    CMP R1, R2
 80015d8:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80015da:	d105      	bne.n	80015e8 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80015dc:	4811      	ldr	r0, [pc, #68]	; (8001624 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80015de:	4912      	ldr	r1, [pc, #72]	; (8001628 <LoopForever+0x12>)
    STR R1, [R0]
 80015e0:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80015e2:	4812      	ldr	r0, [pc, #72]	; (800162c <LoopForever+0x16>)
    LDR R1,=0x00000000
 80015e4:	4912      	ldr	r1, [pc, #72]	; (8001630 <LoopForever+0x1a>)
    STR R1, [R0]
 80015e6:	6001      	str	r1, [r0, #0]

080015e8 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015e8:	4812      	ldr	r0, [pc, #72]	; (8001634 <LoopForever+0x1e>)
  ldr r1, =_edata
 80015ea:	4913      	ldr	r1, [pc, #76]	; (8001638 <LoopForever+0x22>)
  ldr r2, =_sidata
 80015ec:	4a13      	ldr	r2, [pc, #76]	; (800163c <LoopForever+0x26>)
  movs r3, #0
 80015ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015f0:	e002      	b.n	80015f8 <LoopCopyDataInit>

080015f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015f6:	3304      	adds	r3, #4

080015f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015fc:	d3f9      	bcc.n	80015f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015fe:	4a10      	ldr	r2, [pc, #64]	; (8001640 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001600:	4c10      	ldr	r4, [pc, #64]	; (8001644 <LoopForever+0x2e>)
  movs r3, #0
 8001602:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001604:	e001      	b.n	800160a <LoopFillZerobss>

08001606 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001606:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001608:	3204      	adds	r2, #4

0800160a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800160a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800160c:	d3fb      	bcc.n	8001606 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800160e:	f003 ff83 	bl	8005518 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001612:	f7ff faff 	bl	8000c14 <main>

08001616 <LoopForever>:

LoopForever:
    b LoopForever
 8001616:	e7fe      	b.n	8001616 <LoopForever>
   ldr   r0, =_estack
 8001618:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 800161c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001620:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8001624:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8001628:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 800162c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001630:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8001634:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001638:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800163c:	08005f7c 	.word	0x08005f7c
  ldr r2, =_sbss
 8001640:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001644:	20000398 	.word	0x20000398

08001648 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001648:	e7fe      	b.n	8001648 <ADC1_IRQHandler>
	...

0800164c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001652:	1dfb      	adds	r3, r7, #7
 8001654:	2200      	movs	r2, #0
 8001656:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001658:	4b0b      	ldr	r3, [pc, #44]	; (8001688 <HAL_Init+0x3c>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4b0a      	ldr	r3, [pc, #40]	; (8001688 <HAL_Init+0x3c>)
 800165e:	2140      	movs	r1, #64	; 0x40
 8001660:	430a      	orrs	r2, r1
 8001662:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001664:	2003      	movs	r0, #3
 8001666:	f000 f811 	bl	800168c <HAL_InitTick>
 800166a:	1e03      	subs	r3, r0, #0
 800166c:	d003      	beq.n	8001676 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800166e:	1dfb      	adds	r3, r7, #7
 8001670:	2201      	movs	r2, #1
 8001672:	701a      	strb	r2, [r3, #0]
 8001674:	e001      	b.n	800167a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001676:	f7ff fde3 	bl	8001240 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800167a:	1dfb      	adds	r3, r7, #7
 800167c:	781b      	ldrb	r3, [r3, #0]
}
 800167e:	0018      	movs	r0, r3
 8001680:	46bd      	mov	sp, r7
 8001682:	b002      	add	sp, #8
 8001684:	bd80      	pop	{r7, pc}
 8001686:	46c0      	nop			; (mov r8, r8)
 8001688:	40022000 	.word	0x40022000

0800168c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800168c:	b590      	push	{r4, r7, lr}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001694:	4b14      	ldr	r3, [pc, #80]	; (80016e8 <HAL_InitTick+0x5c>)
 8001696:	681c      	ldr	r4, [r3, #0]
 8001698:	4b14      	ldr	r3, [pc, #80]	; (80016ec <HAL_InitTick+0x60>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	0019      	movs	r1, r3
 800169e:	23fa      	movs	r3, #250	; 0xfa
 80016a0:	0098      	lsls	r0, r3, #2
 80016a2:	f7fe fd43 	bl	800012c <__udivsi3>
 80016a6:	0003      	movs	r3, r0
 80016a8:	0019      	movs	r1, r3
 80016aa:	0020      	movs	r0, r4
 80016ac:	f7fe fd3e 	bl	800012c <__udivsi3>
 80016b0:	0003      	movs	r3, r0
 80016b2:	0018      	movs	r0, r3
 80016b4:	f000 fd9f 	bl	80021f6 <HAL_SYSTICK_Config>
 80016b8:	1e03      	subs	r3, r0, #0
 80016ba:	d001      	beq.n	80016c0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e00f      	b.n	80016e0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2b03      	cmp	r3, #3
 80016c4:	d80b      	bhi.n	80016de <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016c6:	6879      	ldr	r1, [r7, #4]
 80016c8:	2301      	movs	r3, #1
 80016ca:	425b      	negs	r3, r3
 80016cc:	2200      	movs	r2, #0
 80016ce:	0018      	movs	r0, r3
 80016d0:	f000 fd6c 	bl	80021ac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016d4:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <HAL_InitTick+0x64>)
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016da:	2300      	movs	r3, #0
 80016dc:	e000      	b.n	80016e0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
}
 80016e0:	0018      	movs	r0, r3
 80016e2:	46bd      	mov	sp, r7
 80016e4:	b003      	add	sp, #12
 80016e6:	bd90      	pop	{r4, r7, pc}
 80016e8:	20000004 	.word	0x20000004
 80016ec:	2000000c 	.word	0x2000000c
 80016f0:	20000008 	.word	0x20000008

080016f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016f8:	4b05      	ldr	r3, [pc, #20]	; (8001710 <HAL_IncTick+0x1c>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	001a      	movs	r2, r3
 80016fe:	4b05      	ldr	r3, [pc, #20]	; (8001714 <HAL_IncTick+0x20>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	18d2      	adds	r2, r2, r3
 8001704:	4b03      	ldr	r3, [pc, #12]	; (8001714 <HAL_IncTick+0x20>)
 8001706:	601a      	str	r2, [r3, #0]
}
 8001708:	46c0      	nop			; (mov r8, r8)
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	46c0      	nop			; (mov r8, r8)
 8001710:	2000000c 	.word	0x2000000c
 8001714:	2000024c 	.word	0x2000024c

08001718 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  return uwTick;
 800171c:	4b02      	ldr	r3, [pc, #8]	; (8001728 <HAL_GetTick+0x10>)
 800171e:	681b      	ldr	r3, [r3, #0]
}
 8001720:	0018      	movs	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	46c0      	nop			; (mov r8, r8)
 8001728:	2000024c 	.word	0x2000024c

0800172c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001734:	f7ff fff0 	bl	8001718 <HAL_GetTick>
 8001738:	0003      	movs	r3, r0
 800173a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	3301      	adds	r3, #1
 8001744:	d005      	beq.n	8001752 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001746:	4b0a      	ldr	r3, [pc, #40]	; (8001770 <HAL_Delay+0x44>)
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	001a      	movs	r2, r3
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	189b      	adds	r3, r3, r2
 8001750:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001752:	46c0      	nop			; (mov r8, r8)
 8001754:	f7ff ffe0 	bl	8001718 <HAL_GetTick>
 8001758:	0002      	movs	r2, r0
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	68fa      	ldr	r2, [r7, #12]
 8001760:	429a      	cmp	r2, r3
 8001762:	d8f7      	bhi.n	8001754 <HAL_Delay+0x28>
  {
  }
}
 8001764:	46c0      	nop			; (mov r8, r8)
 8001766:	46c0      	nop			; (mov r8, r8)
 8001768:	46bd      	mov	sp, r7
 800176a:	b004      	add	sp, #16
 800176c:	bd80      	pop	{r7, pc}
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	2000000c 	.word	0x2000000c

08001774 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001778:	4b04      	ldr	r3, [pc, #16]	; (800178c <HAL_SuspendTick+0x18>)
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	4b03      	ldr	r3, [pc, #12]	; (800178c <HAL_SuspendTick+0x18>)
 800177e:	2102      	movs	r1, #2
 8001780:	438a      	bics	r2, r1
 8001782:	601a      	str	r2, [r3, #0]
}
 8001784:	46c0      	nop			; (mov r8, r8)
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	46c0      	nop			; (mov r8, r8)
 800178c:	e000e010 	.word	0xe000e010

08001790 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001794:	4b04      	ldr	r3, [pc, #16]	; (80017a8 <HAL_ResumeTick+0x18>)
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	4b03      	ldr	r3, [pc, #12]	; (80017a8 <HAL_ResumeTick+0x18>)
 800179a:	2102      	movs	r1, #2
 800179c:	430a      	orrs	r2, r1
 800179e:	601a      	str	r2, [r3, #0]
}
 80017a0:	46c0      	nop			; (mov r8, r8)
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	e000e010 	.word	0xe000e010

080017ac <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e159      	b.n	8001a72 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d10a      	bne.n	80017dc <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2200      	movs	r2, #0
 80017ca:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2250      	movs	r2, #80	; 0x50
 80017d0:	2100      	movs	r1, #0
 80017d2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	0018      	movs	r0, r3
 80017d8:	f7ff fd4e 	bl	8001278 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017e0:	2210      	movs	r2, #16
 80017e2:	4013      	ands	r3, r2
 80017e4:	2b10      	cmp	r3, #16
 80017e6:	d005      	beq.n	80017f4 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	2204      	movs	r2, #4
 80017f0:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80017f2:	d00b      	beq.n	800180c <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017f8:	2210      	movs	r2, #16
 80017fa:	431a      	orrs	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2250      	movs	r2, #80	; 0x50
 8001804:	2100      	movs	r1, #0
 8001806:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e132      	b.n	8001a72 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001810:	4a9a      	ldr	r2, [pc, #616]	; (8001a7c <HAL_ADC_Init+0x2d0>)
 8001812:	4013      	ands	r3, r2
 8001814:	2202      	movs	r2, #2
 8001816:	431a      	orrs	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	2203      	movs	r2, #3
 8001824:	4013      	ands	r3, r2
 8001826:	2b01      	cmp	r3, #1
 8001828:	d108      	bne.n	800183c <HAL_ADC_Init+0x90>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2201      	movs	r2, #1
 8001832:	4013      	ands	r3, r2
 8001834:	2b01      	cmp	r3, #1
 8001836:	d101      	bne.n	800183c <HAL_ADC_Init+0x90>
 8001838:	2301      	movs	r3, #1
 800183a:	e000      	b.n	800183e <HAL_ADC_Init+0x92>
 800183c:	2300      	movs	r3, #0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d149      	bne.n	80018d6 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685a      	ldr	r2, [r3, #4]
 8001846:	23c0      	movs	r3, #192	; 0xc0
 8001848:	061b      	lsls	r3, r3, #24
 800184a:	429a      	cmp	r2, r3
 800184c:	d00b      	beq.n	8001866 <HAL_ADC_Init+0xba>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685a      	ldr	r2, [r3, #4]
 8001852:	2380      	movs	r3, #128	; 0x80
 8001854:	05db      	lsls	r3, r3, #23
 8001856:	429a      	cmp	r2, r3
 8001858:	d005      	beq.n	8001866 <HAL_ADC_Init+0xba>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685a      	ldr	r2, [r3, #4]
 800185e:	2380      	movs	r3, #128	; 0x80
 8001860:	061b      	lsls	r3, r3, #24
 8001862:	429a      	cmp	r2, r3
 8001864:	d111      	bne.n	800188a <HAL_ADC_Init+0xde>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	691a      	ldr	r2, [r3, #16]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	0092      	lsls	r2, r2, #2
 8001872:	0892      	lsrs	r2, r2, #2
 8001874:	611a      	str	r2, [r3, #16]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	6919      	ldr	r1, [r3, #16]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685a      	ldr	r2, [r3, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	430a      	orrs	r2, r1
 8001886:	611a      	str	r2, [r3, #16]
 8001888:	e014      	b.n	80018b4 <HAL_ADC_Init+0x108>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	691a      	ldr	r2, [r3, #16]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	0092      	lsls	r2, r2, #2
 8001896:	0892      	lsrs	r2, r2, #2
 8001898:	611a      	str	r2, [r3, #16]
 800189a:	4b79      	ldr	r3, [pc, #484]	; (8001a80 <HAL_ADC_Init+0x2d4>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	4b78      	ldr	r3, [pc, #480]	; (8001a80 <HAL_ADC_Init+0x2d4>)
 80018a0:	4978      	ldr	r1, [pc, #480]	; (8001a84 <HAL_ADC_Init+0x2d8>)
 80018a2:	400a      	ands	r2, r1
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	4b76      	ldr	r3, [pc, #472]	; (8001a80 <HAL_ADC_Init+0x2d4>)
 80018a8:	6819      	ldr	r1, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685a      	ldr	r2, [r3, #4]
 80018ae:	4b74      	ldr	r3, [pc, #464]	; (8001a80 <HAL_ADC_Init+0x2d4>)
 80018b0:	430a      	orrs	r2, r1
 80018b2:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	68da      	ldr	r2, [r3, #12]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2118      	movs	r1, #24
 80018c0:	438a      	bics	r2, r1
 80018c2:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	68d9      	ldr	r1, [r3, #12]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	689a      	ldr	r2, [r3, #8]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	430a      	orrs	r2, r1
 80018d4:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80018d6:	4b6a      	ldr	r3, [pc, #424]	; (8001a80 <HAL_ADC_Init+0x2d4>)
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	4b69      	ldr	r3, [pc, #420]	; (8001a80 <HAL_ADC_Init+0x2d4>)
 80018dc:	496a      	ldr	r1, [pc, #424]	; (8001a88 <HAL_ADC_Init+0x2dc>)
 80018de:	400a      	ands	r2, r1
 80018e0:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 80018e2:	4b67      	ldr	r3, [pc, #412]	; (8001a80 <HAL_ADC_Init+0x2d4>)
 80018e4:	6819      	ldr	r1, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018ea:	065a      	lsls	r2, r3, #25
 80018ec:	4b64      	ldr	r3, [pc, #400]	; (8001a80 <HAL_ADC_Init+0x2d4>)
 80018ee:	430a      	orrs	r2, r1
 80018f0:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	689a      	ldr	r2, [r3, #8]
 80018f8:	2380      	movs	r3, #128	; 0x80
 80018fa:	055b      	lsls	r3, r3, #21
 80018fc:	4013      	ands	r3, r2
 80018fe:	d108      	bne.n	8001912 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	689a      	ldr	r2, [r3, #8]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2180      	movs	r1, #128	; 0x80
 800190c:	0549      	lsls	r1, r1, #21
 800190e:	430a      	orrs	r2, r1
 8001910:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	495b      	ldr	r1, [pc, #364]	; (8001a8c <HAL_ADC_Init+0x2e0>)
 800191e:	400a      	ands	r2, r1
 8001920:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	68d9      	ldr	r1, [r3, #12]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	2b02      	cmp	r3, #2
 8001932:	d101      	bne.n	8001938 <HAL_ADC_Init+0x18c>
 8001934:	2304      	movs	r3, #4
 8001936:	e000      	b.n	800193a <HAL_ADC_Init+0x18e>
 8001938:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800193a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2020      	movs	r0, #32
 8001940:	5c1b      	ldrb	r3, [r3, r0]
 8001942:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001944:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	202c      	movs	r0, #44	; 0x2c
 800194a:	5c1b      	ldrb	r3, [r3, r0]
 800194c:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800194e:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001954:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	699b      	ldr	r3, [r3, #24]
 800195a:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 800195c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	69db      	ldr	r3, [r3, #28]
 8001962:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001964:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	430a      	orrs	r2, r1
 800196c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001972:	23c2      	movs	r3, #194	; 0xc2
 8001974:	33ff      	adds	r3, #255	; 0xff
 8001976:	429a      	cmp	r2, r3
 8001978:	d00b      	beq.n	8001992 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	68d9      	ldr	r1, [r3, #12]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001988:	431a      	orrs	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	430a      	orrs	r2, r1
 8001990:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2221      	movs	r2, #33	; 0x21
 8001996:	5c9b      	ldrb	r3, [r3, r2]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d11a      	bne.n	80019d2 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2220      	movs	r2, #32
 80019a0:	5c9b      	ldrb	r3, [r3, r2]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d109      	bne.n	80019ba <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	68da      	ldr	r2, [r3, #12]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2180      	movs	r1, #128	; 0x80
 80019b2:	0249      	lsls	r1, r1, #9
 80019b4:	430a      	orrs	r2, r1
 80019b6:	60da      	str	r2, [r3, #12]
 80019b8:	e00b      	b.n	80019d2 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019be:	2220      	movs	r2, #32
 80019c0:	431a      	orrs	r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ca:	2201      	movs	r2, #1
 80019cc:	431a      	orrs	r2, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d11f      	bne.n	8001a1a <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	691a      	ldr	r2, [r3, #16]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	492a      	ldr	r1, [pc, #168]	; (8001a90 <HAL_ADC_Init+0x2e4>)
 80019e6:	400a      	ands	r2, r1
 80019e8:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	6919      	ldr	r1, [r3, #16]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80019f8:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 80019fe:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	430a      	orrs	r2, r1
 8001a06:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	691a      	ldr	r2, [r3, #16]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2101      	movs	r1, #1
 8001a14:	430a      	orrs	r2, r1
 8001a16:	611a      	str	r2, [r3, #16]
 8001a18:	e00e      	b.n	8001a38 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	691b      	ldr	r3, [r3, #16]
 8001a20:	2201      	movs	r2, #1
 8001a22:	4013      	ands	r3, r2
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d107      	bne.n	8001a38 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	691a      	ldr	r2, [r3, #16]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2101      	movs	r1, #1
 8001a34:	438a      	bics	r2, r1
 8001a36:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	695a      	ldr	r2, [r3, #20]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2107      	movs	r1, #7
 8001a44:	438a      	bics	r2, r1
 8001a46:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	6959      	ldr	r1, [r3, #20]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	430a      	orrs	r2, r1
 8001a58:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a64:	2203      	movs	r2, #3
 8001a66:	4393      	bics	r3, r2
 8001a68:	2201      	movs	r2, #1
 8001a6a:	431a      	orrs	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	0018      	movs	r0, r3
 8001a74:	46bd      	mov	sp, r7
 8001a76:	b002      	add	sp, #8
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	46c0      	nop			; (mov r8, r8)
 8001a7c:	fffffefd 	.word	0xfffffefd
 8001a80:	40012708 	.word	0x40012708
 8001a84:	ffc3ffff 	.word	0xffc3ffff
 8001a88:	fdffffff 	.word	0xfdffffff
 8001a8c:	fffe0219 	.word	0xfffe0219
 8001a90:	fffffc03 	.word	0xfffffc03

08001a94 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001a94:	b590      	push	{r4, r7, lr}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a9c:	230f      	movs	r3, #15
 8001a9e:	18fb      	adds	r3, r7, r3
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	2204      	movs	r2, #4
 8001aac:	4013      	ands	r3, r2
 8001aae:	d138      	bne.n	8001b22 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2250      	movs	r2, #80	; 0x50
 8001ab4:	5c9b      	ldrb	r3, [r3, r2]
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d101      	bne.n	8001abe <HAL_ADC_Start+0x2a>
 8001aba:	2302      	movs	r3, #2
 8001abc:	e038      	b.n	8001b30 <HAL_ADC_Start+0x9c>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2250      	movs	r2, #80	; 0x50
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	69db      	ldr	r3, [r3, #28]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d007      	beq.n	8001ade <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001ace:	230f      	movs	r3, #15
 8001ad0:	18fc      	adds	r4, r7, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f000 f981 	bl	8001ddc <ADC_Enable>
 8001ada:	0003      	movs	r3, r0
 8001adc:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001ade:	230f      	movs	r3, #15
 8001ae0:	18fb      	adds	r3, r7, r3
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d120      	bne.n	8001b2a <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aec:	4a12      	ldr	r2, [pc, #72]	; (8001b38 <HAL_ADC_Start+0xa4>)
 8001aee:	4013      	ands	r3, r2
 8001af0:	2280      	movs	r2, #128	; 0x80
 8001af2:	0052      	lsls	r2, r2, #1
 8001af4:	431a      	orrs	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	659a      	str	r2, [r3, #88]	; 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2250      	movs	r2, #80	; 0x50
 8001b04:	2100      	movs	r1, #0
 8001b06:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	221c      	movs	r2, #28
 8001b0e:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	689a      	ldr	r2, [r3, #8]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2104      	movs	r1, #4
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	e003      	b.n	8001b2a <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001b22:	230f      	movs	r3, #15
 8001b24:	18fb      	adds	r3, r7, r3
 8001b26:	2202      	movs	r2, #2
 8001b28:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001b2a:	230f      	movs	r3, #15
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	781b      	ldrb	r3, [r3, #0]
}
 8001b30:	0018      	movs	r0, r3
 8001b32:	46bd      	mov	sp, r7
 8001b34:	b005      	add	sp, #20
 8001b36:	bd90      	pop	{r4, r7, pc}
 8001b38:	fffff0fe 	.word	0xfffff0fe

08001b3c <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001b3c:	b5b0      	push	{r4, r5, r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b44:	230f      	movs	r3, #15
 8001b46:	18fb      	adds	r3, r7, r3
 8001b48:	2200      	movs	r2, #0
 8001b4a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2250      	movs	r2, #80	; 0x50
 8001b50:	5c9b      	ldrb	r3, [r3, r2]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d101      	bne.n	8001b5a <HAL_ADC_Stop+0x1e>
 8001b56:	2302      	movs	r3, #2
 8001b58:	e029      	b.n	8001bae <HAL_ADC_Stop+0x72>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2250      	movs	r2, #80	; 0x50
 8001b5e:	2101      	movs	r1, #1
 8001b60:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001b62:	250f      	movs	r5, #15
 8001b64:	197c      	adds	r4, r7, r5
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	0018      	movs	r0, r3
 8001b6a:	f000 fa06 	bl	8001f7a <ADC_ConversionStop>
 8001b6e:	0003      	movs	r3, r0
 8001b70:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001b72:	197b      	adds	r3, r7, r5
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d112      	bne.n	8001ba0 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001b7a:	197c      	adds	r4, r7, r5
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	0018      	movs	r0, r3
 8001b80:	f000 f994 	bl	8001eac <ADC_Disable>
 8001b84:	0003      	movs	r3, r0
 8001b86:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001b88:	197b      	adds	r3, r7, r5
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d107      	bne.n	8001ba0 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b94:	4a08      	ldr	r2, [pc, #32]	; (8001bb8 <HAL_ADC_Stop+0x7c>)
 8001b96:	4013      	ands	r3, r2
 8001b98:	2201      	movs	r2, #1
 8001b9a:	431a      	orrs	r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2250      	movs	r2, #80	; 0x50
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001ba8:	230f      	movs	r3, #15
 8001baa:	18fb      	adds	r3, r7, r3
 8001bac:	781b      	ldrb	r3, [r3, #0]
}
 8001bae:	0018      	movs	r0, r3
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	b004      	add	sp, #16
 8001bb4:	bdb0      	pop	{r4, r5, r7, pc}
 8001bb6:	46c0      	nop			; (mov r8, r8)
 8001bb8:	fffffefe 	.word	0xfffffefe

08001bbc <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	695b      	ldr	r3, [r3, #20]
 8001bd2:	2b08      	cmp	r3, #8
 8001bd4:	d102      	bne.n	8001bdc <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001bd6:	2308      	movs	r3, #8
 8001bd8:	60fb      	str	r3, [r7, #12]
 8001bda:	e014      	b.n	8001c06 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	2201      	movs	r2, #1
 8001be4:	4013      	ands	r3, r2
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d10b      	bne.n	8001c02 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bee:	2220      	movs	r2, #32
 8001bf0:	431a      	orrs	r2, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2250      	movs	r2, #80	; 0x50
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e072      	b.n	8001ce8 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001c02:	230c      	movs	r3, #12
 8001c04:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001c06:	f7ff fd87 	bl	8001718 <HAL_GetTick>
 8001c0a:	0003      	movs	r3, r0
 8001c0c:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001c0e:	e01f      	b.n	8001c50 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	3301      	adds	r3, #1
 8001c14:	d01c      	beq.n	8001c50 <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d007      	beq.n	8001c2c <HAL_ADC_PollForConversion+0x70>
 8001c1c:	f7ff fd7c 	bl	8001718 <HAL_GetTick>
 8001c20:	0002      	movs	r2, r0
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	683a      	ldr	r2, [r7, #0]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d211      	bcs.n	8001c50 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	68fa      	ldr	r2, [r7, #12]
 8001c34:	4013      	ands	r3, r2
 8001c36:	d10b      	bne.n	8001c50 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c3c:	2204      	movs	r2, #4
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2250      	movs	r2, #80	; 0x50
 8001c48:	2100      	movs	r1, #0
 8001c4a:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e04b      	b.n	8001ce8 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d0d9      	beq.n	8001c10 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c60:	2280      	movs	r2, #128	; 0x80
 8001c62:	0092      	lsls	r2, r2, #2
 8001c64:	431a      	orrs	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	68da      	ldr	r2, [r3, #12]
 8001c70:	23c0      	movs	r3, #192	; 0xc0
 8001c72:	011b      	lsls	r3, r3, #4
 8001c74:	4013      	ands	r3, r2
 8001c76:	d12e      	bne.n	8001cd6 <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2220      	movs	r2, #32
 8001c7c:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d129      	bne.n	8001cd6 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2208      	movs	r2, #8
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	2b08      	cmp	r3, #8
 8001c8e:	d122      	bne.n	8001cd6 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	2204      	movs	r2, #4
 8001c98:	4013      	ands	r3, r2
 8001c9a:	d110      	bne.n	8001cbe <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	210c      	movs	r1, #12
 8001ca8:	438a      	bics	r2, r1
 8001caa:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cb0:	4a0f      	ldr	r2, [pc, #60]	; (8001cf0 <HAL_ADC_PollForConversion+0x134>)
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	655a      	str	r2, [r3, #84]	; 0x54
 8001cbc:	e00b      	b.n	8001cd6 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cc2:	2220      	movs	r2, #32
 8001cc4:	431a      	orrs	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cce:	2201      	movs	r2, #1
 8001cd0:	431a      	orrs	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d103      	bne.n	8001ce6 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	220c      	movs	r2, #12
 8001ce4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
}
 8001ce8:	0018      	movs	r0, r3
 8001cea:	46bd      	mov	sp, r7
 8001cec:	b004      	add	sp, #16
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	fffffefe 	.word	0xfffffefe

08001cf4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001d02:	0018      	movs	r0, r3
 8001d04:	46bd      	mov	sp, r7
 8001d06:	b002      	add	sp, #8
 8001d08:	bd80      	pop	{r7, pc}
	...

08001d0c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2250      	movs	r2, #80	; 0x50
 8001d1a:	5c9b      	ldrb	r3, [r3, r2]
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d101      	bne.n	8001d24 <HAL_ADC_ConfigChannel+0x18>
 8001d20:	2302      	movs	r3, #2
 8001d22:	e050      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0xba>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2250      	movs	r2, #80	; 0x50
 8001d28:	2101      	movs	r1, #1
 8001d2a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	2204      	movs	r2, #4
 8001d34:	4013      	ands	r3, r2
 8001d36:	d00b      	beq.n	8001d50 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d3c:	2220      	movs	r2, #32
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2250      	movs	r2, #80	; 0x50
 8001d48:	2100      	movs	r1, #0
 8001d4a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e03a      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0xba>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	4a1e      	ldr	r2, [pc, #120]	; (8001dd0 <HAL_ADC_ConfigChannel+0xc4>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d018      	beq.n	8001d8c <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	035b      	lsls	r3, r3, #13
 8001d66:	0b5a      	lsrs	r2, r3, #13
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	430a      	orrs	r2, r1
 8001d6e:	629a      	str	r2, [r3, #40]	; 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	2380      	movs	r3, #128	; 0x80
 8001d76:	029b      	lsls	r3, r3, #10
 8001d78:	4013      	ands	r3, r2
 8001d7a:	d01f      	beq.n	8001dbc <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8001d7c:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <HAL_ADC_ConfigChannel+0xc8>)
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	4b14      	ldr	r3, [pc, #80]	; (8001dd4 <HAL_ADC_ConfigChannel+0xc8>)
 8001d82:	2180      	movs	r1, #128	; 0x80
 8001d84:	03c9      	lsls	r1, r1, #15
 8001d86:	430a      	orrs	r2, r1
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	e017      	b.n	8001dbc <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	035b      	lsls	r3, r3, #13
 8001d98:	0b5b      	lsrs	r3, r3, #13
 8001d9a:	43d9      	mvns	r1, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	400a      	ands	r2, r1
 8001da2:	629a      	str	r2, [r3, #40]	; 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	2380      	movs	r3, #128	; 0x80
 8001daa:	029b      	lsls	r3, r3, #10
 8001dac:	4013      	ands	r3, r2
 8001dae:	d005      	beq.n	8001dbc <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8001db0:	4b08      	ldr	r3, [pc, #32]	; (8001dd4 <HAL_ADC_ConfigChannel+0xc8>)
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	4b07      	ldr	r3, [pc, #28]	; (8001dd4 <HAL_ADC_ConfigChannel+0xc8>)
 8001db6:	4908      	ldr	r1, [pc, #32]	; (8001dd8 <HAL_ADC_ConfigChannel+0xcc>)
 8001db8:	400a      	ands	r2, r1
 8001dba:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2250      	movs	r2, #80	; 0x50
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	b002      	add	sp, #8
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	46c0      	nop			; (mov r8, r8)
 8001dd0:	00001001 	.word	0x00001001
 8001dd4:	40012708 	.word	0x40012708
 8001dd8:	ffbfffff 	.word	0xffbfffff

08001ddc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001de4:	2300      	movs	r3, #0
 8001de6:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	2203      	movs	r2, #3
 8001df0:	4013      	ands	r3, r2
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d108      	bne.n	8001e08 <ADC_Enable+0x2c>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	4013      	ands	r3, r2
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d101      	bne.n	8001e08 <ADC_Enable+0x2c>
 8001e04:	2301      	movs	r3, #1
 8001e06:	e000      	b.n	8001e0a <ADC_Enable+0x2e>
 8001e08:	2300      	movs	r3, #0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d146      	bne.n	8001e9c <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	4a24      	ldr	r2, [pc, #144]	; (8001ea8 <ADC_Enable+0xcc>)
 8001e16:	4013      	ands	r3, r2
 8001e18:	d00d      	beq.n	8001e36 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e1e:	2210      	movs	r2, #16
 8001e20:	431a      	orrs	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	431a      	orrs	r2, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e033      	b.n	8001e9e <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	689a      	ldr	r2, [r3, #8]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2101      	movs	r1, #1
 8001e42:	430a      	orrs	r2, r1
 8001e44:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001e46:	2001      	movs	r0, #1
 8001e48:	f000 f8e4 	bl	8002014 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e4c:	f7ff fc64 	bl	8001718 <HAL_GetTick>
 8001e50:	0003      	movs	r3, r0
 8001e52:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001e54:	e01b      	b.n	8001e8e <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001e56:	f7ff fc5f 	bl	8001718 <HAL_GetTick>
 8001e5a:	0002      	movs	r2, r0
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b0a      	cmp	r3, #10
 8001e62:	d914      	bls.n	8001e8e <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d00d      	beq.n	8001e8e <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e76:	2210      	movs	r2, #16
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e82:	2201      	movs	r2, #1
 8001e84:	431a      	orrs	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e007      	b.n	8001e9e <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2201      	movs	r2, #1
 8001e96:	4013      	ands	r3, r2
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d1dc      	bne.n	8001e56 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	b004      	add	sp, #16
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	46c0      	nop			; (mov r8, r8)
 8001ea8:	80000017 	.word	0x80000017

08001eac <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	2203      	movs	r2, #3
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d108      	bne.n	8001ed8 <ADC_Disable+0x2c>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2201      	movs	r2, #1
 8001ece:	4013      	ands	r3, r2
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d101      	bne.n	8001ed8 <ADC_Disable+0x2c>
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e000      	b.n	8001eda <ADC_Disable+0x2e>
 8001ed8:	2300      	movs	r3, #0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d048      	beq.n	8001f70 <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	2205      	movs	r2, #5
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d110      	bne.n	8001f0e <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689a      	ldr	r2, [r3, #8]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2102      	movs	r1, #2
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	609a      	str	r2, [r3, #8]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2203      	movs	r2, #3
 8001f02:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f04:	f7ff fc08 	bl	8001718 <HAL_GetTick>
 8001f08:	0003      	movs	r3, r0
 8001f0a:	60fb      	str	r3, [r7, #12]

    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001f0c:	e029      	b.n	8001f62 <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f12:	2210      	movs	r2, #16
 8001f14:	431a      	orrs	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f1e:	2201      	movs	r2, #1
 8001f20:	431a      	orrs	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e023      	b.n	8001f72 <ADC_Disable+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f2a:	f7ff fbf5 	bl	8001718 <HAL_GetTick>
 8001f2e:	0002      	movs	r2, r0
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b0a      	cmp	r3, #10
 8001f36:	d914      	bls.n	8001f62 <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	4013      	ands	r3, r2
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d10d      	bne.n	8001f62 <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f4a:	2210      	movs	r2, #16
 8001f4c:	431a      	orrs	r2, r3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f56:	2201      	movs	r2, #1
 8001f58:	431a      	orrs	r2, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e007      	b.n	8001f72 <ADC_Disable+0xc6>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	2201      	movs	r2, #1
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d0dc      	beq.n	8001f2a <ADC_Disable+0x7e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	0018      	movs	r0, r3
 8001f74:	46bd      	mov	sp, r7
 8001f76:	b004      	add	sp, #16
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b084      	sub	sp, #16
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f82:	2300      	movs	r3, #0
 8001f84:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	2204      	movs	r2, #4
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d03a      	beq.n	8002008 <ADC_ConversionStop+0x8e>
  {

    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	2204      	movs	r2, #4
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	2b04      	cmp	r3, #4
 8001f9e:	d10d      	bne.n	8001fbc <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	2202      	movs	r2, #2
 8001fa8:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8001faa:	d107      	bne.n	8001fbc <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2110      	movs	r1, #16
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	609a      	str	r2, [r3, #8]
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fbc:	f7ff fbac 	bl	8001718 <HAL_GetTick>
 8001fc0:	0003      	movs	r3, r0
 8001fc2:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001fc4:	e01a      	b.n	8001ffc <ADC_ConversionStop+0x82>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001fc6:	f7ff fba7 	bl	8001718 <HAL_GetTick>
 8001fca:	0002      	movs	r2, r0
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	2b0a      	cmp	r3, #10
 8001fd2:	d913      	bls.n	8001ffc <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	2204      	movs	r2, #4
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d00d      	beq.n	8001ffc <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fe4:	2210      	movs	r2, #16
 8001fe6:	431a      	orrs	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e006      	b.n	800200a <ADC_ConversionStop+0x90>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	2204      	movs	r2, #4
 8002004:	4013      	ands	r3, r2
 8002006:	d1de      	bne.n	8001fc6 <ADC_ConversionStop+0x4c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002008:	2300      	movs	r3, #0
}
 800200a:	0018      	movs	r0, r3
 800200c:	46bd      	mov	sp, r7
 800200e:	b004      	add	sp, #16
 8002010:	bd80      	pop	{r7, pc}
	...

08002014 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800201c:	4b0b      	ldr	r3, [pc, #44]	; (800204c <ADC_DelayMicroSecond+0x38>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	490b      	ldr	r1, [pc, #44]	; (8002050 <ADC_DelayMicroSecond+0x3c>)
 8002022:	0018      	movs	r0, r3
 8002024:	f7fe f882 	bl	800012c <__udivsi3>
 8002028:	0003      	movs	r3, r0
 800202a:	001a      	movs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4353      	muls	r3, r2
 8002030:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8002032:	e002      	b.n	800203a <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	3b01      	subs	r3, #1
 8002038:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1f9      	bne.n	8002034 <ADC_DelayMicroSecond+0x20>
  }
}
 8002040:	46c0      	nop			; (mov r8, r8)
 8002042:	46c0      	nop			; (mov r8, r8)
 8002044:	46bd      	mov	sp, r7
 8002046:	b004      	add	sp, #16
 8002048:	bd80      	pop	{r7, pc}
 800204a:	46c0      	nop			; (mov r8, r8)
 800204c:	20000004 	.word	0x20000004
 8002050:	000f4240 	.word	0x000f4240

08002054 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	0002      	movs	r2, r0
 800205c:	1dfb      	adds	r3, r7, #7
 800205e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002060:	1dfb      	adds	r3, r7, #7
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	2b7f      	cmp	r3, #127	; 0x7f
 8002066:	d809      	bhi.n	800207c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002068:	1dfb      	adds	r3, r7, #7
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	001a      	movs	r2, r3
 800206e:	231f      	movs	r3, #31
 8002070:	401a      	ands	r2, r3
 8002072:	4b04      	ldr	r3, [pc, #16]	; (8002084 <__NVIC_EnableIRQ+0x30>)
 8002074:	2101      	movs	r1, #1
 8002076:	4091      	lsls	r1, r2
 8002078:	000a      	movs	r2, r1
 800207a:	601a      	str	r2, [r3, #0]
  }
}
 800207c:	46c0      	nop			; (mov r8, r8)
 800207e:	46bd      	mov	sp, r7
 8002080:	b002      	add	sp, #8
 8002082:	bd80      	pop	{r7, pc}
 8002084:	e000e100 	.word	0xe000e100

08002088 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002088:	b590      	push	{r4, r7, lr}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	0002      	movs	r2, r0
 8002090:	6039      	str	r1, [r7, #0]
 8002092:	1dfb      	adds	r3, r7, #7
 8002094:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002096:	1dfb      	adds	r3, r7, #7
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	2b7f      	cmp	r3, #127	; 0x7f
 800209c:	d828      	bhi.n	80020f0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800209e:	4a2f      	ldr	r2, [pc, #188]	; (800215c <__NVIC_SetPriority+0xd4>)
 80020a0:	1dfb      	adds	r3, r7, #7
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	b25b      	sxtb	r3, r3
 80020a6:	089b      	lsrs	r3, r3, #2
 80020a8:	33c0      	adds	r3, #192	; 0xc0
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	589b      	ldr	r3, [r3, r2]
 80020ae:	1dfa      	adds	r2, r7, #7
 80020b0:	7812      	ldrb	r2, [r2, #0]
 80020b2:	0011      	movs	r1, r2
 80020b4:	2203      	movs	r2, #3
 80020b6:	400a      	ands	r2, r1
 80020b8:	00d2      	lsls	r2, r2, #3
 80020ba:	21ff      	movs	r1, #255	; 0xff
 80020bc:	4091      	lsls	r1, r2
 80020be:	000a      	movs	r2, r1
 80020c0:	43d2      	mvns	r2, r2
 80020c2:	401a      	ands	r2, r3
 80020c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	019b      	lsls	r3, r3, #6
 80020ca:	22ff      	movs	r2, #255	; 0xff
 80020cc:	401a      	ands	r2, r3
 80020ce:	1dfb      	adds	r3, r7, #7
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	0018      	movs	r0, r3
 80020d4:	2303      	movs	r3, #3
 80020d6:	4003      	ands	r3, r0
 80020d8:	00db      	lsls	r3, r3, #3
 80020da:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020dc:	481f      	ldr	r0, [pc, #124]	; (800215c <__NVIC_SetPriority+0xd4>)
 80020de:	1dfb      	adds	r3, r7, #7
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	b25b      	sxtb	r3, r3
 80020e4:	089b      	lsrs	r3, r3, #2
 80020e6:	430a      	orrs	r2, r1
 80020e8:	33c0      	adds	r3, #192	; 0xc0
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80020ee:	e031      	b.n	8002154 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020f0:	4a1b      	ldr	r2, [pc, #108]	; (8002160 <__NVIC_SetPriority+0xd8>)
 80020f2:	1dfb      	adds	r3, r7, #7
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	0019      	movs	r1, r3
 80020f8:	230f      	movs	r3, #15
 80020fa:	400b      	ands	r3, r1
 80020fc:	3b08      	subs	r3, #8
 80020fe:	089b      	lsrs	r3, r3, #2
 8002100:	3306      	adds	r3, #6
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	18d3      	adds	r3, r2, r3
 8002106:	3304      	adds	r3, #4
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	1dfa      	adds	r2, r7, #7
 800210c:	7812      	ldrb	r2, [r2, #0]
 800210e:	0011      	movs	r1, r2
 8002110:	2203      	movs	r2, #3
 8002112:	400a      	ands	r2, r1
 8002114:	00d2      	lsls	r2, r2, #3
 8002116:	21ff      	movs	r1, #255	; 0xff
 8002118:	4091      	lsls	r1, r2
 800211a:	000a      	movs	r2, r1
 800211c:	43d2      	mvns	r2, r2
 800211e:	401a      	ands	r2, r3
 8002120:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	019b      	lsls	r3, r3, #6
 8002126:	22ff      	movs	r2, #255	; 0xff
 8002128:	401a      	ands	r2, r3
 800212a:	1dfb      	adds	r3, r7, #7
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	0018      	movs	r0, r3
 8002130:	2303      	movs	r3, #3
 8002132:	4003      	ands	r3, r0
 8002134:	00db      	lsls	r3, r3, #3
 8002136:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002138:	4809      	ldr	r0, [pc, #36]	; (8002160 <__NVIC_SetPriority+0xd8>)
 800213a:	1dfb      	adds	r3, r7, #7
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	001c      	movs	r4, r3
 8002140:	230f      	movs	r3, #15
 8002142:	4023      	ands	r3, r4
 8002144:	3b08      	subs	r3, #8
 8002146:	089b      	lsrs	r3, r3, #2
 8002148:	430a      	orrs	r2, r1
 800214a:	3306      	adds	r3, #6
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	18c3      	adds	r3, r0, r3
 8002150:	3304      	adds	r3, #4
 8002152:	601a      	str	r2, [r3, #0]
}
 8002154:	46c0      	nop			; (mov r8, r8)
 8002156:	46bd      	mov	sp, r7
 8002158:	b003      	add	sp, #12
 800215a:	bd90      	pop	{r4, r7, pc}
 800215c:	e000e100 	.word	0xe000e100
 8002160:	e000ed00 	.word	0xe000ed00

08002164 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	1e5a      	subs	r2, r3, #1
 8002170:	2380      	movs	r3, #128	; 0x80
 8002172:	045b      	lsls	r3, r3, #17
 8002174:	429a      	cmp	r2, r3
 8002176:	d301      	bcc.n	800217c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002178:	2301      	movs	r3, #1
 800217a:	e010      	b.n	800219e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800217c:	4b0a      	ldr	r3, [pc, #40]	; (80021a8 <SysTick_Config+0x44>)
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	3a01      	subs	r2, #1
 8002182:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002184:	2301      	movs	r3, #1
 8002186:	425b      	negs	r3, r3
 8002188:	2103      	movs	r1, #3
 800218a:	0018      	movs	r0, r3
 800218c:	f7ff ff7c 	bl	8002088 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002190:	4b05      	ldr	r3, [pc, #20]	; (80021a8 <SysTick_Config+0x44>)
 8002192:	2200      	movs	r2, #0
 8002194:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002196:	4b04      	ldr	r3, [pc, #16]	; (80021a8 <SysTick_Config+0x44>)
 8002198:	2207      	movs	r2, #7
 800219a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800219c:	2300      	movs	r3, #0
}
 800219e:	0018      	movs	r0, r3
 80021a0:	46bd      	mov	sp, r7
 80021a2:	b002      	add	sp, #8
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	46c0      	nop			; (mov r8, r8)
 80021a8:	e000e010 	.word	0xe000e010

080021ac <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60b9      	str	r1, [r7, #8]
 80021b4:	607a      	str	r2, [r7, #4]
 80021b6:	210f      	movs	r1, #15
 80021b8:	187b      	adds	r3, r7, r1
 80021ba:	1c02      	adds	r2, r0, #0
 80021bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	187b      	adds	r3, r7, r1
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	b25b      	sxtb	r3, r3
 80021c6:	0011      	movs	r1, r2
 80021c8:	0018      	movs	r0, r3
 80021ca:	f7ff ff5d 	bl	8002088 <__NVIC_SetPriority>
}
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	46bd      	mov	sp, r7
 80021d2:	b004      	add	sp, #16
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b082      	sub	sp, #8
 80021da:	af00      	add	r7, sp, #0
 80021dc:	0002      	movs	r2, r0
 80021de:	1dfb      	adds	r3, r7, #7
 80021e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021e2:	1dfb      	adds	r3, r7, #7
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	b25b      	sxtb	r3, r3
 80021e8:	0018      	movs	r0, r3
 80021ea:	f7ff ff33 	bl	8002054 <__NVIC_EnableIRQ>
}
 80021ee:	46c0      	nop			; (mov r8, r8)
 80021f0:	46bd      	mov	sp, r7
 80021f2:	b002      	add	sp, #8
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b082      	sub	sp, #8
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	0018      	movs	r0, r3
 8002202:	f7ff ffaf 	bl	8002164 <SysTick_Config>
 8002206:	0003      	movs	r3, r0
}
 8002208:	0018      	movs	r0, r3
 800220a:	46bd      	mov	sp, r7
 800220c:	b002      	add	sp, #8
 800220e:	bd80      	pop	{r7, pc}

08002210 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800221e:	2300      	movs	r3, #0
 8002220:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002222:	2300      	movs	r3, #0
 8002224:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002226:	e149      	b.n	80024bc <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2101      	movs	r1, #1
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	4091      	lsls	r1, r2
 8002232:	000a      	movs	r2, r1
 8002234:	4013      	ands	r3, r2
 8002236:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d100      	bne.n	8002240 <HAL_GPIO_Init+0x30>
 800223e:	e13a      	b.n	80024b6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	2203      	movs	r2, #3
 8002246:	4013      	ands	r3, r2
 8002248:	2b01      	cmp	r3, #1
 800224a:	d005      	beq.n	8002258 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2203      	movs	r2, #3
 8002252:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002254:	2b02      	cmp	r3, #2
 8002256:	d130      	bne.n	80022ba <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	2203      	movs	r2, #3
 8002264:	409a      	lsls	r2, r3
 8002266:	0013      	movs	r3, r2
 8002268:	43da      	mvns	r2, r3
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	4013      	ands	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	68da      	ldr	r2, [r3, #12]
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	409a      	lsls	r2, r3
 800227a:	0013      	movs	r3, r2
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	4313      	orrs	r3, r2
 8002280:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800228e:	2201      	movs	r2, #1
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	409a      	lsls	r2, r3
 8002294:	0013      	movs	r3, r2
 8002296:	43da      	mvns	r2, r3
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	4013      	ands	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	091b      	lsrs	r3, r3, #4
 80022a4:	2201      	movs	r2, #1
 80022a6:	401a      	ands	r2, r3
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	409a      	lsls	r2, r3
 80022ac:	0013      	movs	r3, r2
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2203      	movs	r2, #3
 80022c0:	4013      	ands	r3, r2
 80022c2:	2b03      	cmp	r3, #3
 80022c4:	d017      	beq.n	80022f6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	2203      	movs	r2, #3
 80022d2:	409a      	lsls	r2, r3
 80022d4:	0013      	movs	r3, r2
 80022d6:	43da      	mvns	r2, r3
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	4013      	ands	r3, r2
 80022dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	409a      	lsls	r2, r3
 80022e8:	0013      	movs	r3, r2
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	2203      	movs	r2, #3
 80022fc:	4013      	ands	r3, r2
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d123      	bne.n	800234a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	08da      	lsrs	r2, r3, #3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	3208      	adds	r2, #8
 800230a:	0092      	lsls	r2, r2, #2
 800230c:	58d3      	ldr	r3, [r2, r3]
 800230e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	2207      	movs	r2, #7
 8002314:	4013      	ands	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	220f      	movs	r2, #15
 800231a:	409a      	lsls	r2, r3
 800231c:	0013      	movs	r3, r2
 800231e:	43da      	mvns	r2, r3
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	4013      	ands	r3, r2
 8002324:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	691a      	ldr	r2, [r3, #16]
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	2107      	movs	r1, #7
 800232e:	400b      	ands	r3, r1
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	409a      	lsls	r2, r3
 8002334:	0013      	movs	r3, r2
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	4313      	orrs	r3, r2
 800233a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	08da      	lsrs	r2, r3, #3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3208      	adds	r2, #8
 8002344:	0092      	lsls	r2, r2, #2
 8002346:	6939      	ldr	r1, [r7, #16]
 8002348:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	2203      	movs	r2, #3
 8002356:	409a      	lsls	r2, r3
 8002358:	0013      	movs	r3, r2
 800235a:	43da      	mvns	r2, r3
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	4013      	ands	r3, r2
 8002360:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2203      	movs	r2, #3
 8002368:	401a      	ands	r2, r3
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	409a      	lsls	r2, r3
 8002370:	0013      	movs	r3, r2
 8002372:	693a      	ldr	r2, [r7, #16]
 8002374:	4313      	orrs	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	685a      	ldr	r2, [r3, #4]
 8002382:	23c0      	movs	r3, #192	; 0xc0
 8002384:	029b      	lsls	r3, r3, #10
 8002386:	4013      	ands	r3, r2
 8002388:	d100      	bne.n	800238c <HAL_GPIO_Init+0x17c>
 800238a:	e094      	b.n	80024b6 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800238c:	4b51      	ldr	r3, [pc, #324]	; (80024d4 <HAL_GPIO_Init+0x2c4>)
 800238e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002390:	4b50      	ldr	r3, [pc, #320]	; (80024d4 <HAL_GPIO_Init+0x2c4>)
 8002392:	2101      	movs	r1, #1
 8002394:	430a      	orrs	r2, r1
 8002396:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002398:	4a4f      	ldr	r2, [pc, #316]	; (80024d8 <HAL_GPIO_Init+0x2c8>)
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	089b      	lsrs	r3, r3, #2
 800239e:	3302      	adds	r3, #2
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	589b      	ldr	r3, [r3, r2]
 80023a4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	2203      	movs	r2, #3
 80023aa:	4013      	ands	r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	220f      	movs	r2, #15
 80023b0:	409a      	lsls	r2, r3
 80023b2:	0013      	movs	r3, r2
 80023b4:	43da      	mvns	r2, r3
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	4013      	ands	r3, r2
 80023ba:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	23a0      	movs	r3, #160	; 0xa0
 80023c0:	05db      	lsls	r3, r3, #23
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d013      	beq.n	80023ee <HAL_GPIO_Init+0x1de>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a44      	ldr	r2, [pc, #272]	; (80024dc <HAL_GPIO_Init+0x2cc>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d00d      	beq.n	80023ea <HAL_GPIO_Init+0x1da>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a43      	ldr	r2, [pc, #268]	; (80024e0 <HAL_GPIO_Init+0x2d0>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d007      	beq.n	80023e6 <HAL_GPIO_Init+0x1d6>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a42      	ldr	r2, [pc, #264]	; (80024e4 <HAL_GPIO_Init+0x2d4>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d101      	bne.n	80023e2 <HAL_GPIO_Init+0x1d2>
 80023de:	2305      	movs	r3, #5
 80023e0:	e006      	b.n	80023f0 <HAL_GPIO_Init+0x1e0>
 80023e2:	2306      	movs	r3, #6
 80023e4:	e004      	b.n	80023f0 <HAL_GPIO_Init+0x1e0>
 80023e6:	2302      	movs	r3, #2
 80023e8:	e002      	b.n	80023f0 <HAL_GPIO_Init+0x1e0>
 80023ea:	2301      	movs	r3, #1
 80023ec:	e000      	b.n	80023f0 <HAL_GPIO_Init+0x1e0>
 80023ee:	2300      	movs	r3, #0
 80023f0:	697a      	ldr	r2, [r7, #20]
 80023f2:	2103      	movs	r1, #3
 80023f4:	400a      	ands	r2, r1
 80023f6:	0092      	lsls	r2, r2, #2
 80023f8:	4093      	lsls	r3, r2
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002400:	4935      	ldr	r1, [pc, #212]	; (80024d8 <HAL_GPIO_Init+0x2c8>)
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	089b      	lsrs	r3, r3, #2
 8002406:	3302      	adds	r3, #2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800240e:	4b36      	ldr	r3, [pc, #216]	; (80024e8 <HAL_GPIO_Init+0x2d8>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	43da      	mvns	r2, r3
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	4013      	ands	r3, r2
 800241c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685a      	ldr	r2, [r3, #4]
 8002422:	2380      	movs	r3, #128	; 0x80
 8002424:	035b      	lsls	r3, r3, #13
 8002426:	4013      	ands	r3, r2
 8002428:	d003      	beq.n	8002432 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4313      	orrs	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002432:	4b2d      	ldr	r3, [pc, #180]	; (80024e8 <HAL_GPIO_Init+0x2d8>)
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002438:	4b2b      	ldr	r3, [pc, #172]	; (80024e8 <HAL_GPIO_Init+0x2d8>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	43da      	mvns	r2, r3
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	4013      	ands	r3, r2
 8002446:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	2380      	movs	r3, #128	; 0x80
 800244e:	039b      	lsls	r3, r3, #14
 8002450:	4013      	ands	r3, r2
 8002452:	d003      	beq.n	800245c <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8002454:	693a      	ldr	r2, [r7, #16]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	4313      	orrs	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800245c:	4b22      	ldr	r3, [pc, #136]	; (80024e8 <HAL_GPIO_Init+0x2d8>)
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002462:	4b21      	ldr	r3, [pc, #132]	; (80024e8 <HAL_GPIO_Init+0x2d8>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	43da      	mvns	r2, r3
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	4013      	ands	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	2380      	movs	r3, #128	; 0x80
 8002478:	029b      	lsls	r3, r3, #10
 800247a:	4013      	ands	r3, r2
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	4313      	orrs	r3, r2
 8002484:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002486:	4b18      	ldr	r3, [pc, #96]	; (80024e8 <HAL_GPIO_Init+0x2d8>)
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800248c:	4b16      	ldr	r3, [pc, #88]	; (80024e8 <HAL_GPIO_Init+0x2d8>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	43da      	mvns	r2, r3
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	4013      	ands	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	2380      	movs	r3, #128	; 0x80
 80024a2:	025b      	lsls	r3, r3, #9
 80024a4:	4013      	ands	r3, r2
 80024a6:	d003      	beq.n	80024b0 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80024b0:	4b0d      	ldr	r3, [pc, #52]	; (80024e8 <HAL_GPIO_Init+0x2d8>)
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	3301      	adds	r3, #1
 80024ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	40da      	lsrs	r2, r3
 80024c4:	1e13      	subs	r3, r2, #0
 80024c6:	d000      	beq.n	80024ca <HAL_GPIO_Init+0x2ba>
 80024c8:	e6ae      	b.n	8002228 <HAL_GPIO_Init+0x18>
  }
}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	46c0      	nop			; (mov r8, r8)
 80024ce:	46bd      	mov	sp, r7
 80024d0:	b006      	add	sp, #24
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40010000 	.word	0x40010000
 80024dc:	50000400 	.word	0x50000400
 80024e0:	50000800 	.word	0x50000800
 80024e4:	50001c00 	.word	0x50001c00
 80024e8:	40010400 	.word	0x40010400

080024ec <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	000a      	movs	r2, r1
 80024f6:	1cbb      	adds	r3, r7, #2
 80024f8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	691b      	ldr	r3, [r3, #16]
 80024fe:	1cba      	adds	r2, r7, #2
 8002500:	8812      	ldrh	r2, [r2, #0]
 8002502:	4013      	ands	r3, r2
 8002504:	d004      	beq.n	8002510 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002506:	230f      	movs	r3, #15
 8002508:	18fb      	adds	r3, r7, r3
 800250a:	2201      	movs	r2, #1
 800250c:	701a      	strb	r2, [r3, #0]
 800250e:	e003      	b.n	8002518 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002510:	230f      	movs	r3, #15
 8002512:	18fb      	adds	r3, r7, r3
 8002514:	2200      	movs	r2, #0
 8002516:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002518:	230f      	movs	r3, #15
 800251a:	18fb      	adds	r3, r7, r3
 800251c:	781b      	ldrb	r3, [r3, #0]
}
 800251e:	0018      	movs	r0, r3
 8002520:	46bd      	mov	sp, r7
 8002522:	b004      	add	sp, #16
 8002524:	bd80      	pop	{r7, pc}

08002526 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b082      	sub	sp, #8
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
 800252e:	0008      	movs	r0, r1
 8002530:	0011      	movs	r1, r2
 8002532:	1cbb      	adds	r3, r7, #2
 8002534:	1c02      	adds	r2, r0, #0
 8002536:	801a      	strh	r2, [r3, #0]
 8002538:	1c7b      	adds	r3, r7, #1
 800253a:	1c0a      	adds	r2, r1, #0
 800253c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800253e:	1c7b      	adds	r3, r7, #1
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d004      	beq.n	8002550 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002546:	1cbb      	adds	r3, r7, #2
 8002548:	881a      	ldrh	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800254e:	e003      	b.n	8002558 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002550:	1cbb      	adds	r3, r7, #2
 8002552:	881a      	ldrh	r2, [r3, #0]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002558:	46c0      	nop			; (mov r8, r8)
 800255a:	46bd      	mov	sp, r7
 800255c:	b002      	add	sp, #8
 800255e:	bd80      	pop	{r7, pc}

08002560 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	0002      	movs	r2, r0
 8002568:	1dbb      	adds	r3, r7, #6
 800256a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800256c:	4b09      	ldr	r3, [pc, #36]	; (8002594 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800256e:	695b      	ldr	r3, [r3, #20]
 8002570:	1dba      	adds	r2, r7, #6
 8002572:	8812      	ldrh	r2, [r2, #0]
 8002574:	4013      	ands	r3, r2
 8002576:	d008      	beq.n	800258a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002578:	4b06      	ldr	r3, [pc, #24]	; (8002594 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800257a:	1dba      	adds	r2, r7, #6
 800257c:	8812      	ldrh	r2, [r2, #0]
 800257e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002580:	1dbb      	adds	r3, r7, #6
 8002582:	881b      	ldrh	r3, [r3, #0]
 8002584:	0018      	movs	r0, r3
 8002586:	f7fe f8bb 	bl	8000700 <HAL_GPIO_EXTI_Callback>
  }
}
 800258a:	46c0      	nop			; (mov r8, r8)
 800258c:	46bd      	mov	sp, r7
 800258e:	b002      	add	sp, #8
 8002590:	bd80      	pop	{r7, pc}
 8002592:	46c0      	nop			; (mov r8, r8)
 8002594:	40010400 	.word	0x40010400

08002598 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 800259c:	4b04      	ldr	r3, [pc, #16]	; (80025b0 <HAL_PWR_EnableBkUpAccess+0x18>)
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	4b03      	ldr	r3, [pc, #12]	; (80025b0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80025a2:	2180      	movs	r1, #128	; 0x80
 80025a4:	0049      	lsls	r1, r1, #1
 80025a6:	430a      	orrs	r2, r1
 80025a8:	601a      	str	r2, [r3, #0]
}
 80025aa:	46c0      	nop			; (mov r8, r8)
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40007000 	.word	0x40007000

080025b4 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	000a      	movs	r2, r1
 80025be:	1cfb      	adds	r3, r7, #3
 80025c0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 80025c2:	2300      	movs	r3, #0
 80025c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 80025c6:	4b25      	ldr	r3, [pc, #148]	; (800265c <HAL_PWR_EnterSTOPMode+0xa8>)
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	2380      	movs	r3, #128	; 0x80
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	4013      	ands	r3, r2
 80025d0:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 80025d2:	4b23      	ldr	r3, [pc, #140]	; (8002660 <HAL_PWR_EnterSTOPMode+0xac>)
 80025d4:	6a1b      	ldr	r3, [r3, #32]
 80025d6:	2201      	movs	r2, #1
 80025d8:	4013      	ands	r3, r2
 80025da:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d008      	beq.n	80025f4 <HAL_PWR_EnterSTOPMode+0x40>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 80025e8:	4b1c      	ldr	r3, [pc, #112]	; (800265c <HAL_PWR_EnterSTOPMode+0xa8>)
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	4b1b      	ldr	r3, [pc, #108]	; (800265c <HAL_PWR_EnterSTOPMode+0xa8>)
 80025ee:	491d      	ldr	r1, [pc, #116]	; (8002664 <HAL_PWR_EnterSTOPMode+0xb0>)
 80025f0:	400a      	ands	r2, r1
 80025f2:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 80025f4:	4b19      	ldr	r3, [pc, #100]	; (800265c <HAL_PWR_EnterSTOPMode+0xa8>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	2203      	movs	r2, #3
 80025fe:	4393      	bics	r3, r2
 8002600:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4313      	orrs	r3, r2
 8002608:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 800260a:	4b14      	ldr	r3, [pc, #80]	; (800265c <HAL_PWR_EnterSTOPMode+0xa8>)
 800260c:	697a      	ldr	r2, [r7, #20]
 800260e:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8002610:	4b15      	ldr	r3, [pc, #84]	; (8002668 <HAL_PWR_EnterSTOPMode+0xb4>)
 8002612:	691a      	ldr	r2, [r3, #16]
 8002614:	4b14      	ldr	r3, [pc, #80]	; (8002668 <HAL_PWR_EnterSTOPMode+0xb4>)
 8002616:	2104      	movs	r1, #4
 8002618:	430a      	orrs	r2, r1
 800261a:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800261c:	1cfb      	adds	r3, r7, #3
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d101      	bne.n	8002628 <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002624:	bf30      	wfi
 8002626:	e002      	b.n	800262e <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002628:	bf40      	sev
    __WFE();
 800262a:	bf20      	wfe
    __WFE();
 800262c:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800262e:	4b0e      	ldr	r3, [pc, #56]	; (8002668 <HAL_PWR_EnterSTOPMode+0xb4>)
 8002630:	691a      	ldr	r2, [r3, #16]
 8002632:	4b0d      	ldr	r3, [pc, #52]	; (8002668 <HAL_PWR_EnterSTOPMode+0xb4>)
 8002634:	2104      	movs	r1, #4
 8002636:	438a      	bics	r2, r1
 8002638:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d009      	beq.n	8002654 <HAL_PWR_EnterSTOPMode+0xa0>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d006      	beq.n	8002654 <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8002646:	4b05      	ldr	r3, [pc, #20]	; (800265c <HAL_PWR_EnterSTOPMode+0xa8>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	4b04      	ldr	r3, [pc, #16]	; (800265c <HAL_PWR_EnterSTOPMode+0xa8>)
 800264c:	2180      	movs	r1, #128	; 0x80
 800264e:	0089      	lsls	r1, r1, #2
 8002650:	430a      	orrs	r2, r1
 8002652:	601a      	str	r2, [r3, #0]
  }
}
 8002654:	46c0      	nop			; (mov r8, r8)
 8002656:	46bd      	mov	sp, r7
 8002658:	b006      	add	sp, #24
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40007000 	.word	0x40007000
 8002660:	40010000 	.word	0x40010000
 8002664:	fffffdff 	.word	0xfffffdff
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800266c:	b5b0      	push	{r4, r5, r7, lr}
 800266e:	b08a      	sub	sp, #40	; 0x28
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d102      	bne.n	8002680 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	f000 fb6c 	bl	8002d58 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002680:	4bc8      	ldr	r3, [pc, #800]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	220c      	movs	r2, #12
 8002686:	4013      	ands	r3, r2
 8002688:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800268a:	4bc6      	ldr	r3, [pc, #792]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 800268c:	68da      	ldr	r2, [r3, #12]
 800268e:	2380      	movs	r3, #128	; 0x80
 8002690:	025b      	lsls	r3, r3, #9
 8002692:	4013      	ands	r3, r2
 8002694:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2201      	movs	r2, #1
 800269c:	4013      	ands	r3, r2
 800269e:	d100      	bne.n	80026a2 <HAL_RCC_OscConfig+0x36>
 80026a0:	e07d      	b.n	800279e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	2b08      	cmp	r3, #8
 80026a6:	d007      	beq.n	80026b8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	2b0c      	cmp	r3, #12
 80026ac:	d112      	bne.n	80026d4 <HAL_RCC_OscConfig+0x68>
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	2380      	movs	r3, #128	; 0x80
 80026b2:	025b      	lsls	r3, r3, #9
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d10d      	bne.n	80026d4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026b8:	4bba      	ldr	r3, [pc, #744]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	2380      	movs	r3, #128	; 0x80
 80026be:	029b      	lsls	r3, r3, #10
 80026c0:	4013      	ands	r3, r2
 80026c2:	d100      	bne.n	80026c6 <HAL_RCC_OscConfig+0x5a>
 80026c4:	e06a      	b.n	800279c <HAL_RCC_OscConfig+0x130>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d166      	bne.n	800279c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	f000 fb42 	bl	8002d58 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	2380      	movs	r3, #128	; 0x80
 80026da:	025b      	lsls	r3, r3, #9
 80026dc:	429a      	cmp	r2, r3
 80026de:	d107      	bne.n	80026f0 <HAL_RCC_OscConfig+0x84>
 80026e0:	4bb0      	ldr	r3, [pc, #704]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	4baf      	ldr	r3, [pc, #700]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80026e6:	2180      	movs	r1, #128	; 0x80
 80026e8:	0249      	lsls	r1, r1, #9
 80026ea:	430a      	orrs	r2, r1
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	e027      	b.n	8002740 <HAL_RCC_OscConfig+0xd4>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685a      	ldr	r2, [r3, #4]
 80026f4:	23a0      	movs	r3, #160	; 0xa0
 80026f6:	02db      	lsls	r3, r3, #11
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d10e      	bne.n	800271a <HAL_RCC_OscConfig+0xae>
 80026fc:	4ba9      	ldr	r3, [pc, #676]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	4ba8      	ldr	r3, [pc, #672]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002702:	2180      	movs	r1, #128	; 0x80
 8002704:	02c9      	lsls	r1, r1, #11
 8002706:	430a      	orrs	r2, r1
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	4ba6      	ldr	r3, [pc, #664]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	4ba5      	ldr	r3, [pc, #660]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002710:	2180      	movs	r1, #128	; 0x80
 8002712:	0249      	lsls	r1, r1, #9
 8002714:	430a      	orrs	r2, r1
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	e012      	b.n	8002740 <HAL_RCC_OscConfig+0xd4>
 800271a:	4ba2      	ldr	r3, [pc, #648]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	4ba1      	ldr	r3, [pc, #644]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002720:	49a1      	ldr	r1, [pc, #644]	; (80029a8 <HAL_RCC_OscConfig+0x33c>)
 8002722:	400a      	ands	r2, r1
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	4b9f      	ldr	r3, [pc, #636]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	2380      	movs	r3, #128	; 0x80
 800272c:	025b      	lsls	r3, r3, #9
 800272e:	4013      	ands	r3, r2
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	4b9b      	ldr	r3, [pc, #620]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	4b9a      	ldr	r3, [pc, #616]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 800273a:	499c      	ldr	r1, [pc, #624]	; (80029ac <HAL_RCC_OscConfig+0x340>)
 800273c:	400a      	ands	r2, r1
 800273e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d014      	beq.n	8002772 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002748:	f7fe ffe6 	bl	8001718 <HAL_GetTick>
 800274c:	0003      	movs	r3, r0
 800274e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002752:	f7fe ffe1 	bl	8001718 <HAL_GetTick>
 8002756:	0002      	movs	r2, r0
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b64      	cmp	r3, #100	; 0x64
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e2f9      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002764:	4b8f      	ldr	r3, [pc, #572]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	2380      	movs	r3, #128	; 0x80
 800276a:	029b      	lsls	r3, r3, #10
 800276c:	4013      	ands	r3, r2
 800276e:	d0f0      	beq.n	8002752 <HAL_RCC_OscConfig+0xe6>
 8002770:	e015      	b.n	800279e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002772:	f7fe ffd1 	bl	8001718 <HAL_GetTick>
 8002776:	0003      	movs	r3, r0
 8002778:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800277a:	e008      	b.n	800278e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800277c:	f7fe ffcc 	bl	8001718 <HAL_GetTick>
 8002780:	0002      	movs	r2, r0
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b64      	cmp	r3, #100	; 0x64
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e2e4      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800278e:	4b85      	ldr	r3, [pc, #532]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	2380      	movs	r3, #128	; 0x80
 8002794:	029b      	lsls	r3, r3, #10
 8002796:	4013      	ands	r3, r2
 8002798:	d1f0      	bne.n	800277c <HAL_RCC_OscConfig+0x110>
 800279a:	e000      	b.n	800279e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800279c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2202      	movs	r2, #2
 80027a4:	4013      	ands	r3, r2
 80027a6:	d100      	bne.n	80027aa <HAL_RCC_OscConfig+0x13e>
 80027a8:	e099      	b.n	80028de <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80027b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b2:	2220      	movs	r2, #32
 80027b4:	4013      	ands	r3, r2
 80027b6:	d009      	beq.n	80027cc <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80027b8:	4b7a      	ldr	r3, [pc, #488]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	4b79      	ldr	r3, [pc, #484]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80027be:	2120      	movs	r1, #32
 80027c0:	430a      	orrs	r2, r1
 80027c2:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80027c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c6:	2220      	movs	r2, #32
 80027c8:	4393      	bics	r3, r2
 80027ca:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	2b04      	cmp	r3, #4
 80027d0:	d005      	beq.n	80027de <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	2b0c      	cmp	r3, #12
 80027d6:	d13e      	bne.n	8002856 <HAL_RCC_OscConfig+0x1ea>
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d13b      	bne.n	8002856 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80027de:	4b71      	ldr	r3, [pc, #452]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2204      	movs	r2, #4
 80027e4:	4013      	ands	r3, r2
 80027e6:	d004      	beq.n	80027f2 <HAL_RCC_OscConfig+0x186>
 80027e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e2b2      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f2:	4b6c      	ldr	r3, [pc, #432]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	4a6e      	ldr	r2, [pc, #440]	; (80029b0 <HAL_RCC_OscConfig+0x344>)
 80027f8:	4013      	ands	r3, r2
 80027fa:	0019      	movs	r1, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	021a      	lsls	r2, r3, #8
 8002802:	4b68      	ldr	r3, [pc, #416]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002804:	430a      	orrs	r2, r1
 8002806:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002808:	4b66      	ldr	r3, [pc, #408]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2209      	movs	r2, #9
 800280e:	4393      	bics	r3, r2
 8002810:	0019      	movs	r1, r3
 8002812:	4b64      	ldr	r3, [pc, #400]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002814:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002816:	430a      	orrs	r2, r1
 8002818:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800281a:	f000 fbeb 	bl	8002ff4 <HAL_RCC_GetSysClockFreq>
 800281e:	0001      	movs	r1, r0
 8002820:	4b60      	ldr	r3, [pc, #384]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	091b      	lsrs	r3, r3, #4
 8002826:	220f      	movs	r2, #15
 8002828:	4013      	ands	r3, r2
 800282a:	4a62      	ldr	r2, [pc, #392]	; (80029b4 <HAL_RCC_OscConfig+0x348>)
 800282c:	5cd3      	ldrb	r3, [r2, r3]
 800282e:	000a      	movs	r2, r1
 8002830:	40da      	lsrs	r2, r3
 8002832:	4b61      	ldr	r3, [pc, #388]	; (80029b8 <HAL_RCC_OscConfig+0x34c>)
 8002834:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002836:	4b61      	ldr	r3, [pc, #388]	; (80029bc <HAL_RCC_OscConfig+0x350>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2513      	movs	r5, #19
 800283c:	197c      	adds	r4, r7, r5
 800283e:	0018      	movs	r0, r3
 8002840:	f7fe ff24 	bl	800168c <HAL_InitTick>
 8002844:	0003      	movs	r3, r0
 8002846:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002848:	197b      	adds	r3, r7, r5
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d046      	beq.n	80028de <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8002850:	197b      	adds	r3, r7, r5
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	e280      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002858:	2b00      	cmp	r3, #0
 800285a:	d027      	beq.n	80028ac <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800285c:	4b51      	ldr	r3, [pc, #324]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2209      	movs	r2, #9
 8002862:	4393      	bics	r3, r2
 8002864:	0019      	movs	r1, r3
 8002866:	4b4f      	ldr	r3, [pc, #316]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002868:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800286a:	430a      	orrs	r2, r1
 800286c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286e:	f7fe ff53 	bl	8001718 <HAL_GetTick>
 8002872:	0003      	movs	r3, r0
 8002874:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002878:	f7fe ff4e 	bl	8001718 <HAL_GetTick>
 800287c:	0002      	movs	r2, r0
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e266      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800288a:	4b46      	ldr	r3, [pc, #280]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2204      	movs	r2, #4
 8002890:	4013      	ands	r3, r2
 8002892:	d0f1      	beq.n	8002878 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002894:	4b43      	ldr	r3, [pc, #268]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	4a45      	ldr	r2, [pc, #276]	; (80029b0 <HAL_RCC_OscConfig+0x344>)
 800289a:	4013      	ands	r3, r2
 800289c:	0019      	movs	r1, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	021a      	lsls	r2, r3, #8
 80028a4:	4b3f      	ldr	r3, [pc, #252]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80028a6:	430a      	orrs	r2, r1
 80028a8:	605a      	str	r2, [r3, #4]
 80028aa:	e018      	b.n	80028de <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028ac:	4b3d      	ldr	r3, [pc, #244]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	4b3c      	ldr	r3, [pc, #240]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80028b2:	2101      	movs	r1, #1
 80028b4:	438a      	bics	r2, r1
 80028b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b8:	f7fe ff2e 	bl	8001718 <HAL_GetTick>
 80028bc:	0003      	movs	r3, r0
 80028be:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028c0:	e008      	b.n	80028d4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028c2:	f7fe ff29 	bl	8001718 <HAL_GetTick>
 80028c6:	0002      	movs	r2, r0
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e241      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028d4:	4b33      	ldr	r3, [pc, #204]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2204      	movs	r2, #4
 80028da:	4013      	ands	r3, r2
 80028dc:	d1f1      	bne.n	80028c2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2210      	movs	r2, #16
 80028e4:	4013      	ands	r3, r2
 80028e6:	d100      	bne.n	80028ea <HAL_RCC_OscConfig+0x27e>
 80028e8:	e0a1      	b.n	8002a2e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d140      	bne.n	8002972 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028f0:	4b2c      	ldr	r3, [pc, #176]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	2380      	movs	r3, #128	; 0x80
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	4013      	ands	r3, r2
 80028fa:	d005      	beq.n	8002908 <HAL_RCC_OscConfig+0x29c>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d101      	bne.n	8002908 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e227      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002908:	4b26      	ldr	r3, [pc, #152]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	4a2c      	ldr	r2, [pc, #176]	; (80029c0 <HAL_RCC_OscConfig+0x354>)
 800290e:	4013      	ands	r3, r2
 8002910:	0019      	movs	r1, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a1a      	ldr	r2, [r3, #32]
 8002916:	4b23      	ldr	r3, [pc, #140]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002918:	430a      	orrs	r2, r1
 800291a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800291c:	4b21      	ldr	r3, [pc, #132]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	021b      	lsls	r3, r3, #8
 8002922:	0a19      	lsrs	r1, r3, #8
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	69db      	ldr	r3, [r3, #28]
 8002928:	061a      	lsls	r2, r3, #24
 800292a:	4b1e      	ldr	r3, [pc, #120]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 800292c:	430a      	orrs	r2, r1
 800292e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a1b      	ldr	r3, [r3, #32]
 8002934:	0b5b      	lsrs	r3, r3, #13
 8002936:	3301      	adds	r3, #1
 8002938:	2280      	movs	r2, #128	; 0x80
 800293a:	0212      	lsls	r2, r2, #8
 800293c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800293e:	4b19      	ldr	r3, [pc, #100]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	091b      	lsrs	r3, r3, #4
 8002944:	210f      	movs	r1, #15
 8002946:	400b      	ands	r3, r1
 8002948:	491a      	ldr	r1, [pc, #104]	; (80029b4 <HAL_RCC_OscConfig+0x348>)
 800294a:	5ccb      	ldrb	r3, [r1, r3]
 800294c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800294e:	4b1a      	ldr	r3, [pc, #104]	; (80029b8 <HAL_RCC_OscConfig+0x34c>)
 8002950:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002952:	4b1a      	ldr	r3, [pc, #104]	; (80029bc <HAL_RCC_OscConfig+0x350>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2513      	movs	r5, #19
 8002958:	197c      	adds	r4, r7, r5
 800295a:	0018      	movs	r0, r3
 800295c:	f7fe fe96 	bl	800168c <HAL_InitTick>
 8002960:	0003      	movs	r3, r0
 8002962:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002964:	197b      	adds	r3, r7, r5
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d060      	beq.n	8002a2e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 800296c:	197b      	adds	r3, r7, r5
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	e1f2      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	699b      	ldr	r3, [r3, #24]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d03f      	beq.n	80029fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800297a:	4b0a      	ldr	r3, [pc, #40]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	4b09      	ldr	r3, [pc, #36]	; (80029a4 <HAL_RCC_OscConfig+0x338>)
 8002980:	2180      	movs	r1, #128	; 0x80
 8002982:	0049      	lsls	r1, r1, #1
 8002984:	430a      	orrs	r2, r1
 8002986:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002988:	f7fe fec6 	bl	8001718 <HAL_GetTick>
 800298c:	0003      	movs	r3, r0
 800298e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002990:	e018      	b.n	80029c4 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002992:	f7fe fec1 	bl	8001718 <HAL_GetTick>
 8002996:	0002      	movs	r2, r0
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b02      	cmp	r3, #2
 800299e:	d911      	bls.n	80029c4 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e1d9      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
 80029a4:	40021000 	.word	0x40021000
 80029a8:	fffeffff 	.word	0xfffeffff
 80029ac:	fffbffff 	.word	0xfffbffff
 80029b0:	ffffe0ff 	.word	0xffffe0ff
 80029b4:	08005ecc 	.word	0x08005ecc
 80029b8:	20000004 	.word	0x20000004
 80029bc:	20000008 	.word	0x20000008
 80029c0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80029c4:	4bc9      	ldr	r3, [pc, #804]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	2380      	movs	r3, #128	; 0x80
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4013      	ands	r3, r2
 80029ce:	d0e0      	beq.n	8002992 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029d0:	4bc6      	ldr	r3, [pc, #792]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	4ac6      	ldr	r2, [pc, #792]	; (8002cf0 <HAL_RCC_OscConfig+0x684>)
 80029d6:	4013      	ands	r3, r2
 80029d8:	0019      	movs	r1, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a1a      	ldr	r2, [r3, #32]
 80029de:	4bc3      	ldr	r3, [pc, #780]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 80029e0:	430a      	orrs	r2, r1
 80029e2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029e4:	4bc1      	ldr	r3, [pc, #772]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	021b      	lsls	r3, r3, #8
 80029ea:	0a19      	lsrs	r1, r3, #8
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	69db      	ldr	r3, [r3, #28]
 80029f0:	061a      	lsls	r2, r3, #24
 80029f2:	4bbe      	ldr	r3, [pc, #760]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 80029f4:	430a      	orrs	r2, r1
 80029f6:	605a      	str	r2, [r3, #4]
 80029f8:	e019      	b.n	8002a2e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80029fa:	4bbc      	ldr	r3, [pc, #752]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	4bbb      	ldr	r3, [pc, #748]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002a00:	49bc      	ldr	r1, [pc, #752]	; (8002cf4 <HAL_RCC_OscConfig+0x688>)
 8002a02:	400a      	ands	r2, r1
 8002a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a06:	f7fe fe87 	bl	8001718 <HAL_GetTick>
 8002a0a:	0003      	movs	r3, r0
 8002a0c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a10:	f7fe fe82 	bl	8001718 <HAL_GetTick>
 8002a14:	0002      	movs	r2, r0
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e19a      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002a22:	4bb2      	ldr	r3, [pc, #712]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	2380      	movs	r3, #128	; 0x80
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	d1f0      	bne.n	8002a10 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2208      	movs	r2, #8
 8002a34:	4013      	ands	r3, r2
 8002a36:	d036      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	695b      	ldr	r3, [r3, #20]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d019      	beq.n	8002a74 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a40:	4baa      	ldr	r3, [pc, #680]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002a42:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a44:	4ba9      	ldr	r3, [pc, #676]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002a46:	2101      	movs	r1, #1
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a4c:	f7fe fe64 	bl	8001718 <HAL_GetTick>
 8002a50:	0003      	movs	r3, r0
 8002a52:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a56:	f7fe fe5f 	bl	8001718 <HAL_GetTick>
 8002a5a:	0002      	movs	r2, r0
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e177      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a68:	4ba0      	ldr	r3, [pc, #640]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002a6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a6c:	2202      	movs	r2, #2
 8002a6e:	4013      	ands	r3, r2
 8002a70:	d0f1      	beq.n	8002a56 <HAL_RCC_OscConfig+0x3ea>
 8002a72:	e018      	b.n	8002aa6 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a74:	4b9d      	ldr	r3, [pc, #628]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002a76:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a78:	4b9c      	ldr	r3, [pc, #624]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	438a      	bics	r2, r1
 8002a7e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a80:	f7fe fe4a 	bl	8001718 <HAL_GetTick>
 8002a84:	0003      	movs	r3, r0
 8002a86:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a88:	e008      	b.n	8002a9c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a8a:	f7fe fe45 	bl	8001718 <HAL_GetTick>
 8002a8e:	0002      	movs	r2, r0
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d901      	bls.n	8002a9c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	e15d      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a9c:	4b93      	ldr	r3, [pc, #588]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002a9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002aa0:	2202      	movs	r2, #2
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d1f1      	bne.n	8002a8a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2204      	movs	r2, #4
 8002aac:	4013      	ands	r3, r2
 8002aae:	d100      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x446>
 8002ab0:	e0ae      	b.n	8002c10 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ab2:	2023      	movs	r0, #35	; 0x23
 8002ab4:	183b      	adds	r3, r7, r0
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aba:	4b8c      	ldr	r3, [pc, #560]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002abc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002abe:	2380      	movs	r3, #128	; 0x80
 8002ac0:	055b      	lsls	r3, r3, #21
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	d109      	bne.n	8002ada <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ac6:	4b89      	ldr	r3, [pc, #548]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002ac8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002aca:	4b88      	ldr	r3, [pc, #544]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002acc:	2180      	movs	r1, #128	; 0x80
 8002ace:	0549      	lsls	r1, r1, #21
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002ad4:	183b      	adds	r3, r7, r0
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ada:	4b87      	ldr	r3, [pc, #540]	; (8002cf8 <HAL_RCC_OscConfig+0x68c>)
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	2380      	movs	r3, #128	; 0x80
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	d11a      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ae6:	4b84      	ldr	r3, [pc, #528]	; (8002cf8 <HAL_RCC_OscConfig+0x68c>)
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	4b83      	ldr	r3, [pc, #524]	; (8002cf8 <HAL_RCC_OscConfig+0x68c>)
 8002aec:	2180      	movs	r1, #128	; 0x80
 8002aee:	0049      	lsls	r1, r1, #1
 8002af0:	430a      	orrs	r2, r1
 8002af2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002af4:	f7fe fe10 	bl	8001718 <HAL_GetTick>
 8002af8:	0003      	movs	r3, r0
 8002afa:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afc:	e008      	b.n	8002b10 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002afe:	f7fe fe0b 	bl	8001718 <HAL_GetTick>
 8002b02:	0002      	movs	r2, r0
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b64      	cmp	r3, #100	; 0x64
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e123      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b10:	4b79      	ldr	r3, [pc, #484]	; (8002cf8 <HAL_RCC_OscConfig+0x68c>)
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	2380      	movs	r3, #128	; 0x80
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	4013      	ands	r3, r2
 8002b1a:	d0f0      	beq.n	8002afe <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	2380      	movs	r3, #128	; 0x80
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d107      	bne.n	8002b38 <HAL_RCC_OscConfig+0x4cc>
 8002b28:	4b70      	ldr	r3, [pc, #448]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b2c:	4b6f      	ldr	r3, [pc, #444]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b2e:	2180      	movs	r1, #128	; 0x80
 8002b30:	0049      	lsls	r1, r1, #1
 8002b32:	430a      	orrs	r2, r1
 8002b34:	651a      	str	r2, [r3, #80]	; 0x50
 8002b36:	e031      	b.n	8002b9c <HAL_RCC_OscConfig+0x530>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d10c      	bne.n	8002b5a <HAL_RCC_OscConfig+0x4ee>
 8002b40:	4b6a      	ldr	r3, [pc, #424]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b42:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b44:	4b69      	ldr	r3, [pc, #420]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b46:	496b      	ldr	r1, [pc, #428]	; (8002cf4 <HAL_RCC_OscConfig+0x688>)
 8002b48:	400a      	ands	r2, r1
 8002b4a:	651a      	str	r2, [r3, #80]	; 0x50
 8002b4c:	4b67      	ldr	r3, [pc, #412]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b4e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b50:	4b66      	ldr	r3, [pc, #408]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b52:	496a      	ldr	r1, [pc, #424]	; (8002cfc <HAL_RCC_OscConfig+0x690>)
 8002b54:	400a      	ands	r2, r1
 8002b56:	651a      	str	r2, [r3, #80]	; 0x50
 8002b58:	e020      	b.n	8002b9c <HAL_RCC_OscConfig+0x530>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	23a0      	movs	r3, #160	; 0xa0
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d10e      	bne.n	8002b84 <HAL_RCC_OscConfig+0x518>
 8002b66:	4b61      	ldr	r3, [pc, #388]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b6a:	4b60      	ldr	r3, [pc, #384]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b6c:	2180      	movs	r1, #128	; 0x80
 8002b6e:	00c9      	lsls	r1, r1, #3
 8002b70:	430a      	orrs	r2, r1
 8002b72:	651a      	str	r2, [r3, #80]	; 0x50
 8002b74:	4b5d      	ldr	r3, [pc, #372]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b76:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b78:	4b5c      	ldr	r3, [pc, #368]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b7a:	2180      	movs	r1, #128	; 0x80
 8002b7c:	0049      	lsls	r1, r1, #1
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	651a      	str	r2, [r3, #80]	; 0x50
 8002b82:	e00b      	b.n	8002b9c <HAL_RCC_OscConfig+0x530>
 8002b84:	4b59      	ldr	r3, [pc, #356]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b88:	4b58      	ldr	r3, [pc, #352]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b8a:	495a      	ldr	r1, [pc, #360]	; (8002cf4 <HAL_RCC_OscConfig+0x688>)
 8002b8c:	400a      	ands	r2, r1
 8002b8e:	651a      	str	r2, [r3, #80]	; 0x50
 8002b90:	4b56      	ldr	r3, [pc, #344]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b92:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b94:	4b55      	ldr	r3, [pc, #340]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002b96:	4959      	ldr	r1, [pc, #356]	; (8002cfc <HAL_RCC_OscConfig+0x690>)
 8002b98:	400a      	ands	r2, r1
 8002b9a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d015      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba4:	f7fe fdb8 	bl	8001718 <HAL_GetTick>
 8002ba8:	0003      	movs	r3, r0
 8002baa:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bac:	e009      	b.n	8002bc2 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bae:	f7fe fdb3 	bl	8001718 <HAL_GetTick>
 8002bb2:	0002      	movs	r2, r0
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	4a51      	ldr	r2, [pc, #324]	; (8002d00 <HAL_RCC_OscConfig+0x694>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e0ca      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bc2:	4b4a      	ldr	r3, [pc, #296]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002bc4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bc6:	2380      	movs	r3, #128	; 0x80
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	4013      	ands	r3, r2
 8002bcc:	d0ef      	beq.n	8002bae <HAL_RCC_OscConfig+0x542>
 8002bce:	e014      	b.n	8002bfa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bd0:	f7fe fda2 	bl	8001718 <HAL_GetTick>
 8002bd4:	0003      	movs	r3, r0
 8002bd6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bd8:	e009      	b.n	8002bee <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bda:	f7fe fd9d 	bl	8001718 <HAL_GetTick>
 8002bde:	0002      	movs	r2, r0
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	4a46      	ldr	r2, [pc, #280]	; (8002d00 <HAL_RCC_OscConfig+0x694>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e0b4      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bee:	4b3f      	ldr	r3, [pc, #252]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002bf0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bf2:	2380      	movs	r3, #128	; 0x80
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	d1ef      	bne.n	8002bda <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002bfa:	2323      	movs	r3, #35	; 0x23
 8002bfc:	18fb      	adds	r3, r7, r3
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d105      	bne.n	8002c10 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c04:	4b39      	ldr	r3, [pc, #228]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002c06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c08:	4b38      	ldr	r3, [pc, #224]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002c0a:	493e      	ldr	r1, [pc, #248]	; (8002d04 <HAL_RCC_OscConfig+0x698>)
 8002c0c:	400a      	ands	r2, r1
 8002c0e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d100      	bne.n	8002c1a <HAL_RCC_OscConfig+0x5ae>
 8002c18:	e09d      	b.n	8002d56 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	2b0c      	cmp	r3, #12
 8002c1e:	d100      	bne.n	8002c22 <HAL_RCC_OscConfig+0x5b6>
 8002c20:	e076      	b.n	8002d10 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d145      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c2a:	4b30      	ldr	r3, [pc, #192]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	4b2f      	ldr	r3, [pc, #188]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002c30:	4935      	ldr	r1, [pc, #212]	; (8002d08 <HAL_RCC_OscConfig+0x69c>)
 8002c32:	400a      	ands	r2, r1
 8002c34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c36:	f7fe fd6f 	bl	8001718 <HAL_GetTick>
 8002c3a:	0003      	movs	r3, r0
 8002c3c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c40:	f7fe fd6a 	bl	8001718 <HAL_GetTick>
 8002c44:	0002      	movs	r2, r0
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e082      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002c52:	4b26      	ldr	r3, [pc, #152]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	2380      	movs	r3, #128	; 0x80
 8002c58:	049b      	lsls	r3, r3, #18
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d1f0      	bne.n	8002c40 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c5e:	4b23      	ldr	r3, [pc, #140]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	4a2a      	ldr	r2, [pc, #168]	; (8002d0c <HAL_RCC_OscConfig+0x6a0>)
 8002c64:	4013      	ands	r3, r2
 8002c66:	0019      	movs	r1, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c70:	431a      	orrs	r2, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c76:	431a      	orrs	r2, r3
 8002c78:	4b1c      	ldr	r3, [pc, #112]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c7e:	4b1b      	ldr	r3, [pc, #108]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	4b1a      	ldr	r3, [pc, #104]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002c84:	2180      	movs	r1, #128	; 0x80
 8002c86:	0449      	lsls	r1, r1, #17
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c8c:	f7fe fd44 	bl	8001718 <HAL_GetTick>
 8002c90:	0003      	movs	r3, r0
 8002c92:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002c94:	e008      	b.n	8002ca8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c96:	f7fe fd3f 	bl	8001718 <HAL_GetTick>
 8002c9a:	0002      	movs	r2, r0
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e057      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002ca8:	4b10      	ldr	r3, [pc, #64]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	2380      	movs	r3, #128	; 0x80
 8002cae:	049b      	lsls	r3, r3, #18
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	d0f0      	beq.n	8002c96 <HAL_RCC_OscConfig+0x62a>
 8002cb4:	e04f      	b.n	8002d56 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	4b0c      	ldr	r3, [pc, #48]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002cbc:	4912      	ldr	r1, [pc, #72]	; (8002d08 <HAL_RCC_OscConfig+0x69c>)
 8002cbe:	400a      	ands	r2, r1
 8002cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc2:	f7fe fd29 	bl	8001718 <HAL_GetTick>
 8002cc6:	0003      	movs	r3, r0
 8002cc8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002cca:	e008      	b.n	8002cde <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ccc:	f7fe fd24 	bl	8001718 <HAL_GetTick>
 8002cd0:	0002      	movs	r2, r0
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e03c      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002cde:	4b03      	ldr	r3, [pc, #12]	; (8002cec <HAL_RCC_OscConfig+0x680>)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	2380      	movs	r3, #128	; 0x80
 8002ce4:	049b      	lsls	r3, r3, #18
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	d1f0      	bne.n	8002ccc <HAL_RCC_OscConfig+0x660>
 8002cea:	e034      	b.n	8002d56 <HAL_RCC_OscConfig+0x6ea>
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	ffff1fff 	.word	0xffff1fff
 8002cf4:	fffffeff 	.word	0xfffffeff
 8002cf8:	40007000 	.word	0x40007000
 8002cfc:	fffffbff 	.word	0xfffffbff
 8002d00:	00001388 	.word	0x00001388
 8002d04:	efffffff 	.word	0xefffffff
 8002d08:	feffffff 	.word	0xfeffffff
 8002d0c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d101      	bne.n	8002d1c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e01d      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d1c:	4b10      	ldr	r3, [pc, #64]	; (8002d60 <HAL_RCC_OscConfig+0x6f4>)
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	2380      	movs	r3, #128	; 0x80
 8002d26:	025b      	lsls	r3, r3, #9
 8002d28:	401a      	ands	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d10f      	bne.n	8002d52 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	23f0      	movs	r3, #240	; 0xf0
 8002d36:	039b      	lsls	r3, r3, #14
 8002d38:	401a      	ands	r2, r3
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d107      	bne.n	8002d52 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	23c0      	movs	r3, #192	; 0xc0
 8002d46:	041b      	lsls	r3, r3, #16
 8002d48:	401a      	ands	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d001      	beq.n	8002d56 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e000      	b.n	8002d58 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	0018      	movs	r0, r3
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	b00a      	add	sp, #40	; 0x28
 8002d5e:	bdb0      	pop	{r4, r5, r7, pc}
 8002d60:	40021000 	.word	0x40021000

08002d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d64:	b5b0      	push	{r4, r5, r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d101      	bne.n	8002d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e128      	b.n	8002fca <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d78:	4b96      	ldr	r3, [pc, #600]	; (8002fd4 <HAL_RCC_ClockConfig+0x270>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	4013      	ands	r3, r2
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d91e      	bls.n	8002dc4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d86:	4b93      	ldr	r3, [pc, #588]	; (8002fd4 <HAL_RCC_ClockConfig+0x270>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	4393      	bics	r3, r2
 8002d8e:	0019      	movs	r1, r3
 8002d90:	4b90      	ldr	r3, [pc, #576]	; (8002fd4 <HAL_RCC_ClockConfig+0x270>)
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d98:	f7fe fcbe 	bl	8001718 <HAL_GetTick>
 8002d9c:	0003      	movs	r3, r0
 8002d9e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002da0:	e009      	b.n	8002db6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002da2:	f7fe fcb9 	bl	8001718 <HAL_GetTick>
 8002da6:	0002      	movs	r2, r0
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	4a8a      	ldr	r2, [pc, #552]	; (8002fd8 <HAL_RCC_ClockConfig+0x274>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e109      	b.n	8002fca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002db6:	4b87      	ldr	r3, [pc, #540]	; (8002fd4 <HAL_RCC_ClockConfig+0x270>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d1ee      	bne.n	8002da2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2202      	movs	r2, #2
 8002dca:	4013      	ands	r3, r2
 8002dcc:	d009      	beq.n	8002de2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dce:	4b83      	ldr	r3, [pc, #524]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	22f0      	movs	r2, #240	; 0xf0
 8002dd4:	4393      	bics	r3, r2
 8002dd6:	0019      	movs	r1, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	4b7f      	ldr	r3, [pc, #508]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002dde:	430a      	orrs	r2, r1
 8002de0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2201      	movs	r2, #1
 8002de8:	4013      	ands	r3, r2
 8002dea:	d100      	bne.n	8002dee <HAL_RCC_ClockConfig+0x8a>
 8002dec:	e089      	b.n	8002f02 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d107      	bne.n	8002e06 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002df6:	4b79      	ldr	r3, [pc, #484]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	2380      	movs	r3, #128	; 0x80
 8002dfc:	029b      	lsls	r3, r3, #10
 8002dfe:	4013      	ands	r3, r2
 8002e00:	d120      	bne.n	8002e44 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e0e1      	b.n	8002fca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	2b03      	cmp	r3, #3
 8002e0c:	d107      	bne.n	8002e1e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e0e:	4b73      	ldr	r3, [pc, #460]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	2380      	movs	r3, #128	; 0x80
 8002e14:	049b      	lsls	r3, r3, #18
 8002e16:	4013      	ands	r3, r2
 8002e18:	d114      	bne.n	8002e44 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e0d5      	b.n	8002fca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d106      	bne.n	8002e34 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e26:	4b6d      	ldr	r3, [pc, #436]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2204      	movs	r2, #4
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	d109      	bne.n	8002e44 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e0ca      	b.n	8002fca <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002e34:	4b69      	ldr	r3, [pc, #420]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	2380      	movs	r3, #128	; 0x80
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	d101      	bne.n	8002e44 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e0c2      	b.n	8002fca <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e44:	4b65      	ldr	r3, [pc, #404]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	2203      	movs	r2, #3
 8002e4a:	4393      	bics	r3, r2
 8002e4c:	0019      	movs	r1, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685a      	ldr	r2, [r3, #4]
 8002e52:	4b62      	ldr	r3, [pc, #392]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002e54:	430a      	orrs	r2, r1
 8002e56:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e58:	f7fe fc5e 	bl	8001718 <HAL_GetTick>
 8002e5c:	0003      	movs	r3, r0
 8002e5e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d111      	bne.n	8002e8c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e68:	e009      	b.n	8002e7e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e6a:	f7fe fc55 	bl	8001718 <HAL_GetTick>
 8002e6e:	0002      	movs	r2, r0
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	4a58      	ldr	r2, [pc, #352]	; (8002fd8 <HAL_RCC_ClockConfig+0x274>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e0a5      	b.n	8002fca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e7e:	4b57      	ldr	r3, [pc, #348]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	220c      	movs	r2, #12
 8002e84:	4013      	ands	r3, r2
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d1ef      	bne.n	8002e6a <HAL_RCC_ClockConfig+0x106>
 8002e8a:	e03a      	b.n	8002f02 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	2b03      	cmp	r3, #3
 8002e92:	d111      	bne.n	8002eb8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e94:	e009      	b.n	8002eaa <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e96:	f7fe fc3f 	bl	8001718 <HAL_GetTick>
 8002e9a:	0002      	movs	r2, r0
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	4a4d      	ldr	r2, [pc, #308]	; (8002fd8 <HAL_RCC_ClockConfig+0x274>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e08f      	b.n	8002fca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eaa:	4b4c      	ldr	r3, [pc, #304]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	220c      	movs	r2, #12
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	2b0c      	cmp	r3, #12
 8002eb4:	d1ef      	bne.n	8002e96 <HAL_RCC_ClockConfig+0x132>
 8002eb6:	e024      	b.n	8002f02 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d11b      	bne.n	8002ef8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ec0:	e009      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ec2:	f7fe fc29 	bl	8001718 <HAL_GetTick>
 8002ec6:	0002      	movs	r2, r0
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	4a42      	ldr	r2, [pc, #264]	; (8002fd8 <HAL_RCC_ClockConfig+0x274>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d901      	bls.n	8002ed6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e079      	b.n	8002fca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ed6:	4b41      	ldr	r3, [pc, #260]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	220c      	movs	r2, #12
 8002edc:	4013      	ands	r3, r2
 8002ede:	2b04      	cmp	r3, #4
 8002ee0:	d1ef      	bne.n	8002ec2 <HAL_RCC_ClockConfig+0x15e>
 8002ee2:	e00e      	b.n	8002f02 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ee4:	f7fe fc18 	bl	8001718 <HAL_GetTick>
 8002ee8:	0002      	movs	r2, r0
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	4a3a      	ldr	r2, [pc, #232]	; (8002fd8 <HAL_RCC_ClockConfig+0x274>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e068      	b.n	8002fca <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002ef8:	4b38      	ldr	r3, [pc, #224]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	220c      	movs	r2, #12
 8002efe:	4013      	ands	r3, r2
 8002f00:	d1f0      	bne.n	8002ee4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f02:	4b34      	ldr	r3, [pc, #208]	; (8002fd4 <HAL_RCC_ClockConfig+0x270>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2201      	movs	r2, #1
 8002f08:	4013      	ands	r3, r2
 8002f0a:	683a      	ldr	r2, [r7, #0]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d21e      	bcs.n	8002f4e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f10:	4b30      	ldr	r3, [pc, #192]	; (8002fd4 <HAL_RCC_ClockConfig+0x270>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2201      	movs	r2, #1
 8002f16:	4393      	bics	r3, r2
 8002f18:	0019      	movs	r1, r3
 8002f1a:	4b2e      	ldr	r3, [pc, #184]	; (8002fd4 <HAL_RCC_ClockConfig+0x270>)
 8002f1c:	683a      	ldr	r2, [r7, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f22:	f7fe fbf9 	bl	8001718 <HAL_GetTick>
 8002f26:	0003      	movs	r3, r0
 8002f28:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f2a:	e009      	b.n	8002f40 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f2c:	f7fe fbf4 	bl	8001718 <HAL_GetTick>
 8002f30:	0002      	movs	r2, r0
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	4a28      	ldr	r2, [pc, #160]	; (8002fd8 <HAL_RCC_ClockConfig+0x274>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e044      	b.n	8002fca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f40:	4b24      	ldr	r3, [pc, #144]	; (8002fd4 <HAL_RCC_ClockConfig+0x270>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2201      	movs	r2, #1
 8002f46:	4013      	ands	r3, r2
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d1ee      	bne.n	8002f2c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2204      	movs	r2, #4
 8002f54:	4013      	ands	r3, r2
 8002f56:	d009      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f58:	4b20      	ldr	r3, [pc, #128]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	4a20      	ldr	r2, [pc, #128]	; (8002fe0 <HAL_RCC_ClockConfig+0x27c>)
 8002f5e:	4013      	ands	r3, r2
 8002f60:	0019      	movs	r1, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	68da      	ldr	r2, [r3, #12]
 8002f66:	4b1d      	ldr	r3, [pc, #116]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2208      	movs	r2, #8
 8002f72:	4013      	ands	r3, r2
 8002f74:	d00a      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f76:	4b19      	ldr	r3, [pc, #100]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	4a1a      	ldr	r2, [pc, #104]	; (8002fe4 <HAL_RCC_ClockConfig+0x280>)
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	0019      	movs	r1, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	00da      	lsls	r2, r3, #3
 8002f86:	4b15      	ldr	r3, [pc, #84]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f8c:	f000 f832 	bl	8002ff4 <HAL_RCC_GetSysClockFreq>
 8002f90:	0001      	movs	r1, r0
 8002f92:	4b12      	ldr	r3, [pc, #72]	; (8002fdc <HAL_RCC_ClockConfig+0x278>)
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	091b      	lsrs	r3, r3, #4
 8002f98:	220f      	movs	r2, #15
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	4a12      	ldr	r2, [pc, #72]	; (8002fe8 <HAL_RCC_ClockConfig+0x284>)
 8002f9e:	5cd3      	ldrb	r3, [r2, r3]
 8002fa0:	000a      	movs	r2, r1
 8002fa2:	40da      	lsrs	r2, r3
 8002fa4:	4b11      	ldr	r3, [pc, #68]	; (8002fec <HAL_RCC_ClockConfig+0x288>)
 8002fa6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002fa8:	4b11      	ldr	r3, [pc, #68]	; (8002ff0 <HAL_RCC_ClockConfig+0x28c>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	250b      	movs	r5, #11
 8002fae:	197c      	adds	r4, r7, r5
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	f7fe fb6b 	bl	800168c <HAL_InitTick>
 8002fb6:	0003      	movs	r3, r0
 8002fb8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002fba:	197b      	adds	r3, r7, r5
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d002      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002fc2:	197b      	adds	r3, r7, r5
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	e000      	b.n	8002fca <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	0018      	movs	r0, r3
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	b004      	add	sp, #16
 8002fd0:	bdb0      	pop	{r4, r5, r7, pc}
 8002fd2:	46c0      	nop			; (mov r8, r8)
 8002fd4:	40022000 	.word	0x40022000
 8002fd8:	00001388 	.word	0x00001388
 8002fdc:	40021000 	.word	0x40021000
 8002fe0:	fffff8ff 	.word	0xfffff8ff
 8002fe4:	ffffc7ff 	.word	0xffffc7ff
 8002fe8:	08005ecc 	.word	0x08005ecc
 8002fec:	20000004 	.word	0x20000004
 8002ff0:	20000008 	.word	0x20000008

08002ff4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ff4:	b5b0      	push	{r4, r5, r7, lr}
 8002ff6:	b08e      	sub	sp, #56	; 0x38
 8002ff8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002ffa:	4b4c      	ldr	r3, [pc, #304]	; (800312c <HAL_RCC_GetSysClockFreq+0x138>)
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003000:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003002:	230c      	movs	r3, #12
 8003004:	4013      	ands	r3, r2
 8003006:	2b0c      	cmp	r3, #12
 8003008:	d014      	beq.n	8003034 <HAL_RCC_GetSysClockFreq+0x40>
 800300a:	d900      	bls.n	800300e <HAL_RCC_GetSysClockFreq+0x1a>
 800300c:	e07b      	b.n	8003106 <HAL_RCC_GetSysClockFreq+0x112>
 800300e:	2b04      	cmp	r3, #4
 8003010:	d002      	beq.n	8003018 <HAL_RCC_GetSysClockFreq+0x24>
 8003012:	2b08      	cmp	r3, #8
 8003014:	d00b      	beq.n	800302e <HAL_RCC_GetSysClockFreq+0x3a>
 8003016:	e076      	b.n	8003106 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003018:	4b44      	ldr	r3, [pc, #272]	; (800312c <HAL_RCC_GetSysClockFreq+0x138>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2210      	movs	r2, #16
 800301e:	4013      	ands	r3, r2
 8003020:	d002      	beq.n	8003028 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003022:	4b43      	ldr	r3, [pc, #268]	; (8003130 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003024:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003026:	e07c      	b.n	8003122 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003028:	4b42      	ldr	r3, [pc, #264]	; (8003134 <HAL_RCC_GetSysClockFreq+0x140>)
 800302a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800302c:	e079      	b.n	8003122 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800302e:	4b42      	ldr	r3, [pc, #264]	; (8003138 <HAL_RCC_GetSysClockFreq+0x144>)
 8003030:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003032:	e076      	b.n	8003122 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003036:	0c9a      	lsrs	r2, r3, #18
 8003038:	230f      	movs	r3, #15
 800303a:	401a      	ands	r2, r3
 800303c:	4b3f      	ldr	r3, [pc, #252]	; (800313c <HAL_RCC_GetSysClockFreq+0x148>)
 800303e:	5c9b      	ldrb	r3, [r3, r2]
 8003040:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003044:	0d9a      	lsrs	r2, r3, #22
 8003046:	2303      	movs	r3, #3
 8003048:	4013      	ands	r3, r2
 800304a:	3301      	adds	r3, #1
 800304c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800304e:	4b37      	ldr	r3, [pc, #220]	; (800312c <HAL_RCC_GetSysClockFreq+0x138>)
 8003050:	68da      	ldr	r2, [r3, #12]
 8003052:	2380      	movs	r3, #128	; 0x80
 8003054:	025b      	lsls	r3, r3, #9
 8003056:	4013      	ands	r3, r2
 8003058:	d01a      	beq.n	8003090 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800305a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800305c:	61bb      	str	r3, [r7, #24]
 800305e:	2300      	movs	r3, #0
 8003060:	61fb      	str	r3, [r7, #28]
 8003062:	4a35      	ldr	r2, [pc, #212]	; (8003138 <HAL_RCC_GetSysClockFreq+0x144>)
 8003064:	2300      	movs	r3, #0
 8003066:	69b8      	ldr	r0, [r7, #24]
 8003068:	69f9      	ldr	r1, [r7, #28]
 800306a:	f7fd f90b 	bl	8000284 <__aeabi_lmul>
 800306e:	0002      	movs	r2, r0
 8003070:	000b      	movs	r3, r1
 8003072:	0010      	movs	r0, r2
 8003074:	0019      	movs	r1, r3
 8003076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003078:	613b      	str	r3, [r7, #16]
 800307a:	2300      	movs	r3, #0
 800307c:	617b      	str	r3, [r7, #20]
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	f7fd f8df 	bl	8000244 <__aeabi_uldivmod>
 8003086:	0002      	movs	r2, r0
 8003088:	000b      	movs	r3, r1
 800308a:	0013      	movs	r3, r2
 800308c:	637b      	str	r3, [r7, #52]	; 0x34
 800308e:	e037      	b.n	8003100 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003090:	4b26      	ldr	r3, [pc, #152]	; (800312c <HAL_RCC_GetSysClockFreq+0x138>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2210      	movs	r2, #16
 8003096:	4013      	ands	r3, r2
 8003098:	d01a      	beq.n	80030d0 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800309a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800309c:	60bb      	str	r3, [r7, #8]
 800309e:	2300      	movs	r3, #0
 80030a0:	60fb      	str	r3, [r7, #12]
 80030a2:	4a23      	ldr	r2, [pc, #140]	; (8003130 <HAL_RCC_GetSysClockFreq+0x13c>)
 80030a4:	2300      	movs	r3, #0
 80030a6:	68b8      	ldr	r0, [r7, #8]
 80030a8:	68f9      	ldr	r1, [r7, #12]
 80030aa:	f7fd f8eb 	bl	8000284 <__aeabi_lmul>
 80030ae:	0002      	movs	r2, r0
 80030b0:	000b      	movs	r3, r1
 80030b2:	0010      	movs	r0, r2
 80030b4:	0019      	movs	r1, r3
 80030b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b8:	603b      	str	r3, [r7, #0]
 80030ba:	2300      	movs	r3, #0
 80030bc:	607b      	str	r3, [r7, #4]
 80030be:	683a      	ldr	r2, [r7, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f7fd f8bf 	bl	8000244 <__aeabi_uldivmod>
 80030c6:	0002      	movs	r2, r0
 80030c8:	000b      	movs	r3, r1
 80030ca:	0013      	movs	r3, r2
 80030cc:	637b      	str	r3, [r7, #52]	; 0x34
 80030ce:	e017      	b.n	8003100 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80030d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030d2:	0018      	movs	r0, r3
 80030d4:	2300      	movs	r3, #0
 80030d6:	0019      	movs	r1, r3
 80030d8:	4a16      	ldr	r2, [pc, #88]	; (8003134 <HAL_RCC_GetSysClockFreq+0x140>)
 80030da:	2300      	movs	r3, #0
 80030dc:	f7fd f8d2 	bl	8000284 <__aeabi_lmul>
 80030e0:	0002      	movs	r2, r0
 80030e2:	000b      	movs	r3, r1
 80030e4:	0010      	movs	r0, r2
 80030e6:	0019      	movs	r1, r3
 80030e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ea:	001c      	movs	r4, r3
 80030ec:	2300      	movs	r3, #0
 80030ee:	001d      	movs	r5, r3
 80030f0:	0022      	movs	r2, r4
 80030f2:	002b      	movs	r3, r5
 80030f4:	f7fd f8a6 	bl	8000244 <__aeabi_uldivmod>
 80030f8:	0002      	movs	r2, r0
 80030fa:	000b      	movs	r3, r1
 80030fc:	0013      	movs	r3, r2
 80030fe:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003100:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003102:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003104:	e00d      	b.n	8003122 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003106:	4b09      	ldr	r3, [pc, #36]	; (800312c <HAL_RCC_GetSysClockFreq+0x138>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	0b5b      	lsrs	r3, r3, #13
 800310c:	2207      	movs	r2, #7
 800310e:	4013      	ands	r3, r2
 8003110:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003112:	6a3b      	ldr	r3, [r7, #32]
 8003114:	3301      	adds	r3, #1
 8003116:	2280      	movs	r2, #128	; 0x80
 8003118:	0212      	lsls	r2, r2, #8
 800311a:	409a      	lsls	r2, r3
 800311c:	0013      	movs	r3, r2
 800311e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003120:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003124:	0018      	movs	r0, r3
 8003126:	46bd      	mov	sp, r7
 8003128:	b00e      	add	sp, #56	; 0x38
 800312a:	bdb0      	pop	{r4, r5, r7, pc}
 800312c:	40021000 	.word	0x40021000
 8003130:	003d0900 	.word	0x003d0900
 8003134:	00f42400 	.word	0x00f42400
 8003138:	007a1200 	.word	0x007a1200
 800313c:	08005ee4 	.word	0x08005ee4

08003140 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003144:	4b02      	ldr	r3, [pc, #8]	; (8003150 <HAL_RCC_GetHCLKFreq+0x10>)
 8003146:	681b      	ldr	r3, [r3, #0]
}
 8003148:	0018      	movs	r0, r3
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	46c0      	nop			; (mov r8, r8)
 8003150:	20000004 	.word	0x20000004

08003154 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003158:	f7ff fff2 	bl	8003140 <HAL_RCC_GetHCLKFreq>
 800315c:	0001      	movs	r1, r0
 800315e:	4b06      	ldr	r3, [pc, #24]	; (8003178 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	0a1b      	lsrs	r3, r3, #8
 8003164:	2207      	movs	r2, #7
 8003166:	4013      	ands	r3, r2
 8003168:	4a04      	ldr	r2, [pc, #16]	; (800317c <HAL_RCC_GetPCLK1Freq+0x28>)
 800316a:	5cd3      	ldrb	r3, [r2, r3]
 800316c:	40d9      	lsrs	r1, r3
 800316e:	000b      	movs	r3, r1
}
 8003170:	0018      	movs	r0, r3
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	46c0      	nop			; (mov r8, r8)
 8003178:	40021000 	.word	0x40021000
 800317c:	08005edc 	.word	0x08005edc

08003180 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003184:	f7ff ffdc 	bl	8003140 <HAL_RCC_GetHCLKFreq>
 8003188:	0001      	movs	r1, r0
 800318a:	4b06      	ldr	r3, [pc, #24]	; (80031a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	0adb      	lsrs	r3, r3, #11
 8003190:	2207      	movs	r2, #7
 8003192:	4013      	ands	r3, r2
 8003194:	4a04      	ldr	r2, [pc, #16]	; (80031a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003196:	5cd3      	ldrb	r3, [r2, r3]
 8003198:	40d9      	lsrs	r1, r3
 800319a:	000b      	movs	r3, r1
}
 800319c:	0018      	movs	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	40021000 	.word	0x40021000
 80031a8:	08005edc 	.word	0x08005edc

080031ac <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80031b4:	2017      	movs	r0, #23
 80031b6:	183b      	adds	r3, r7, r0
 80031b8:	2200      	movs	r2, #0
 80031ba:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2220      	movs	r2, #32
 80031c2:	4013      	ands	r3, r2
 80031c4:	d100      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80031c6:	e0c7      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031c8:	4b84      	ldr	r3, [pc, #528]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80031ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031cc:	2380      	movs	r3, #128	; 0x80
 80031ce:	055b      	lsls	r3, r3, #21
 80031d0:	4013      	ands	r3, r2
 80031d2:	d109      	bne.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031d4:	4b81      	ldr	r3, [pc, #516]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80031d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031d8:	4b80      	ldr	r3, [pc, #512]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80031da:	2180      	movs	r1, #128	; 0x80
 80031dc:	0549      	lsls	r1, r1, #21
 80031de:	430a      	orrs	r2, r1
 80031e0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80031e2:	183b      	adds	r3, r7, r0
 80031e4:	2201      	movs	r2, #1
 80031e6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031e8:	4b7d      	ldr	r3, [pc, #500]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	2380      	movs	r3, #128	; 0x80
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	4013      	ands	r3, r2
 80031f2:	d11a      	bne.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031f4:	4b7a      	ldr	r3, [pc, #488]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	4b79      	ldr	r3, [pc, #484]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80031fa:	2180      	movs	r1, #128	; 0x80
 80031fc:	0049      	lsls	r1, r1, #1
 80031fe:	430a      	orrs	r2, r1
 8003200:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003202:	f7fe fa89 	bl	8001718 <HAL_GetTick>
 8003206:	0003      	movs	r3, r0
 8003208:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800320a:	e008      	b.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800320c:	f7fe fa84 	bl	8001718 <HAL_GetTick>
 8003210:	0002      	movs	r2, r0
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	2b64      	cmp	r3, #100	; 0x64
 8003218:	d901      	bls.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e0d9      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800321e:	4b70      	ldr	r3, [pc, #448]	; (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	2380      	movs	r3, #128	; 0x80
 8003224:	005b      	lsls	r3, r3, #1
 8003226:	4013      	ands	r3, r2
 8003228:	d0f0      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800322a:	4b6c      	ldr	r3, [pc, #432]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	23c0      	movs	r3, #192	; 0xc0
 8003230:	039b      	lsls	r3, r3, #14
 8003232:	4013      	ands	r3, r2
 8003234:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	23c0      	movs	r3, #192	; 0xc0
 800323c:	039b      	lsls	r3, r3, #14
 800323e:	4013      	ands	r3, r2
 8003240:	68fa      	ldr	r2, [r7, #12]
 8003242:	429a      	cmp	r2, r3
 8003244:	d013      	beq.n	800326e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685a      	ldr	r2, [r3, #4]
 800324a:	23c0      	movs	r3, #192	; 0xc0
 800324c:	029b      	lsls	r3, r3, #10
 800324e:	401a      	ands	r2, r3
 8003250:	23c0      	movs	r3, #192	; 0xc0
 8003252:	029b      	lsls	r3, r3, #10
 8003254:	429a      	cmp	r2, r3
 8003256:	d10a      	bne.n	800326e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003258:	4b60      	ldr	r3, [pc, #384]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	2380      	movs	r3, #128	; 0x80
 800325e:	029b      	lsls	r3, r3, #10
 8003260:	401a      	ands	r2, r3
 8003262:	2380      	movs	r3, #128	; 0x80
 8003264:	029b      	lsls	r3, r3, #10
 8003266:	429a      	cmp	r2, r3
 8003268:	d101      	bne.n	800326e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e0b1      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800326e:	4b5b      	ldr	r3, [pc, #364]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003270:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003272:	23c0      	movs	r3, #192	; 0xc0
 8003274:	029b      	lsls	r3, r3, #10
 8003276:	4013      	ands	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d03b      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685a      	ldr	r2, [r3, #4]
 8003284:	23c0      	movs	r3, #192	; 0xc0
 8003286:	029b      	lsls	r3, r3, #10
 8003288:	4013      	ands	r3, r2
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	429a      	cmp	r2, r3
 800328e:	d033      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2220      	movs	r2, #32
 8003296:	4013      	ands	r3, r2
 8003298:	d02e      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800329a:	4b50      	ldr	r3, [pc, #320]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800329c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800329e:	4a51      	ldr	r2, [pc, #324]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80032a0:	4013      	ands	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80032a4:	4b4d      	ldr	r3, [pc, #308]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80032a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80032a8:	4b4c      	ldr	r3, [pc, #304]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80032aa:	2180      	movs	r1, #128	; 0x80
 80032ac:	0309      	lsls	r1, r1, #12
 80032ae:	430a      	orrs	r2, r1
 80032b0:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032b2:	4b4a      	ldr	r3, [pc, #296]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80032b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80032b6:	4b49      	ldr	r3, [pc, #292]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80032b8:	494b      	ldr	r1, [pc, #300]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80032ba:	400a      	ands	r2, r1
 80032bc:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80032be:	4b47      	ldr	r3, [pc, #284]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80032c0:	68fa      	ldr	r2, [r7, #12]
 80032c2:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	2380      	movs	r3, #128	; 0x80
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	4013      	ands	r3, r2
 80032cc:	d014      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ce:	f7fe fa23 	bl	8001718 <HAL_GetTick>
 80032d2:	0003      	movs	r3, r0
 80032d4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032d6:	e009      	b.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032d8:	f7fe fa1e 	bl	8001718 <HAL_GetTick>
 80032dc:	0002      	movs	r2, r0
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	4a42      	ldr	r2, [pc, #264]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d901      	bls.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e072      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032ec:	4b3b      	ldr	r3, [pc, #236]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80032ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80032f0:	2380      	movs	r3, #128	; 0x80
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	4013      	ands	r3, r2
 80032f6:	d0ef      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2220      	movs	r2, #32
 80032fe:	4013      	ands	r3, r2
 8003300:	d01f      	beq.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	23c0      	movs	r3, #192	; 0xc0
 8003308:	029b      	lsls	r3, r3, #10
 800330a:	401a      	ands	r2, r3
 800330c:	23c0      	movs	r3, #192	; 0xc0
 800330e:	029b      	lsls	r3, r3, #10
 8003310:	429a      	cmp	r2, r3
 8003312:	d10c      	bne.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8003314:	4b31      	ldr	r3, [pc, #196]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a35      	ldr	r2, [pc, #212]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800331a:	4013      	ands	r3, r2
 800331c:	0019      	movs	r1, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	23c0      	movs	r3, #192	; 0xc0
 8003324:	039b      	lsls	r3, r3, #14
 8003326:	401a      	ands	r2, r3
 8003328:	4b2c      	ldr	r3, [pc, #176]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800332a:	430a      	orrs	r2, r1
 800332c:	601a      	str	r2, [r3, #0]
 800332e:	4b2b      	ldr	r3, [pc, #172]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003330:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685a      	ldr	r2, [r3, #4]
 8003336:	23c0      	movs	r3, #192	; 0xc0
 8003338:	029b      	lsls	r3, r3, #10
 800333a:	401a      	ands	r2, r3
 800333c:	4b27      	ldr	r3, [pc, #156]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800333e:	430a      	orrs	r2, r1
 8003340:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003342:	2317      	movs	r3, #23
 8003344:	18fb      	adds	r3, r7, r3
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d105      	bne.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800334c:	4b23      	ldr	r3, [pc, #140]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800334e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003350:	4b22      	ldr	r3, [pc, #136]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003352:	4928      	ldr	r1, [pc, #160]	; (80033f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003354:	400a      	ands	r2, r1
 8003356:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2202      	movs	r2, #2
 800335e:	4013      	ands	r3, r2
 8003360:	d009      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003362:	4b1e      	ldr	r3, [pc, #120]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003366:	220c      	movs	r2, #12
 8003368:	4393      	bics	r3, r2
 800336a:	0019      	movs	r1, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689a      	ldr	r2, [r3, #8]
 8003370:	4b1a      	ldr	r3, [pc, #104]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003372:	430a      	orrs	r2, r1
 8003374:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2204      	movs	r2, #4
 800337c:	4013      	ands	r3, r2
 800337e:	d009      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003380:	4b16      	ldr	r3, [pc, #88]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003384:	4a1c      	ldr	r2, [pc, #112]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003386:	4013      	ands	r3, r2
 8003388:	0019      	movs	r1, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	4b13      	ldr	r3, [pc, #76]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003390:	430a      	orrs	r2, r1
 8003392:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2208      	movs	r2, #8
 800339a:	4013      	ands	r3, r2
 800339c:	d009      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800339e:	4b0f      	ldr	r3, [pc, #60]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80033a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033a2:	4a16      	ldr	r2, [pc, #88]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	0019      	movs	r1, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	691a      	ldr	r2, [r3, #16]
 80033ac:	4b0b      	ldr	r3, [pc, #44]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80033ae:	430a      	orrs	r2, r1
 80033b0:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2280      	movs	r2, #128	; 0x80
 80033b8:	4013      	ands	r3, r2
 80033ba:	d009      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80033bc:	4b07      	ldr	r3, [pc, #28]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80033be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033c0:	4a0f      	ldr	r2, [pc, #60]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80033c2:	4013      	ands	r3, r2
 80033c4:	0019      	movs	r1, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	695a      	ldr	r2, [r3, #20]
 80033ca:	4b04      	ldr	r3, [pc, #16]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80033cc:	430a      	orrs	r2, r1
 80033ce:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	0018      	movs	r0, r3
 80033d4:	46bd      	mov	sp, r7
 80033d6:	b006      	add	sp, #24
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	46c0      	nop			; (mov r8, r8)
 80033dc:	40021000 	.word	0x40021000
 80033e0:	40007000 	.word	0x40007000
 80033e4:	fffcffff 	.word	0xfffcffff
 80033e8:	fff7ffff 	.word	0xfff7ffff
 80033ec:	00001388 	.word	0x00001388
 80033f0:	ffcfffff 	.word	0xffcfffff
 80033f4:	efffffff 	.word	0xefffffff
 80033f8:	fffff3ff 	.word	0xfffff3ff
 80033fc:	ffffcfff 	.word	0xffffcfff
 8003400:	fff3ffff 	.word	0xfff3ffff

08003404 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003404:	b5b0      	push	{r4, r5, r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800340c:	230f      	movs	r3, #15
 800340e:	18fb      	adds	r3, r7, r3
 8003410:	2201      	movs	r2, #1
 8003412:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e088      	b.n	8003530 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2221      	movs	r2, #33	; 0x21
 8003422:	5c9b      	ldrb	r3, [r3, r2]
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d107      	bne.n	800343a <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2220      	movs	r2, #32
 800342e:	2100      	movs	r1, #0
 8003430:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	0018      	movs	r0, r3
 8003436:	f7fd ff5d 	bl	80012f4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2221      	movs	r2, #33	; 0x21
 800343e:	2102      	movs	r1, #2
 8003440:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	2210      	movs	r2, #16
 800344a:	4013      	ands	r3, r2
 800344c:	2b10      	cmp	r3, #16
 800344e:	d05f      	beq.n	8003510 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	22ca      	movs	r2, #202	; 0xca
 8003456:	625a      	str	r2, [r3, #36]	; 0x24
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2253      	movs	r2, #83	; 0x53
 800345e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003460:	250f      	movs	r5, #15
 8003462:	197c      	adds	r4, r7, r5
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	0018      	movs	r0, r3
 8003468:	f000 fb7e 	bl	8003b68 <RTC_EnterInitMode>
 800346c:	0003      	movs	r3, r0
 800346e:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8003470:	0028      	movs	r0, r5
 8003472:	183b      	adds	r3, r7, r0
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d12c      	bne.n	80034d4 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689a      	ldr	r2, [r3, #8]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	492c      	ldr	r1, [pc, #176]	; (8003538 <HAL_RTC_Init+0x134>)
 8003486:	400a      	ands	r2, r1
 8003488:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6899      	ldr	r1, [r3, #8]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685a      	ldr	r2, [r3, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	431a      	orrs	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	699b      	ldr	r3, [r3, #24]
 800349e:	431a      	orrs	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	68d2      	ldr	r2, [r2, #12]
 80034b0:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	6919      	ldr	r1, [r3, #16]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	041a      	lsls	r2, r3, #16
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	430a      	orrs	r2, r1
 80034c4:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80034c6:	183c      	adds	r4, r7, r0
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	0018      	movs	r0, r3
 80034cc:	f000 fb90 	bl	8003bf0 <RTC_ExitInitMode>
 80034d0:	0003      	movs	r3, r0
 80034d2:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80034d4:	230f      	movs	r3, #15
 80034d6:	18fb      	adds	r3, r7, r3
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d113      	bne.n	8003506 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2103      	movs	r1, #3
 80034ea:	438a      	bics	r2, r1
 80034ec:	64da      	str	r2, [r3, #76]	; 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	69da      	ldr	r2, [r3, #28]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	431a      	orrs	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	22ff      	movs	r2, #255	; 0xff
 800350c:	625a      	str	r2, [r3, #36]	; 0x24
 800350e:	e003      	b.n	8003518 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003510:	230f      	movs	r3, #15
 8003512:	18fb      	adds	r3, r7, r3
 8003514:	2200      	movs	r2, #0
 8003516:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8003518:	230f      	movs	r3, #15
 800351a:	18fb      	adds	r3, r7, r3
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d103      	bne.n	800352a <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2221      	movs	r2, #33	; 0x21
 8003526:	2101      	movs	r1, #1
 8003528:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800352a:	230f      	movs	r3, #15
 800352c:	18fb      	adds	r3, r7, r3
 800352e:	781b      	ldrb	r3, [r3, #0]
}
 8003530:	0018      	movs	r0, r3
 8003532:	46bd      	mov	sp, r7
 8003534:	b004      	add	sp, #16
 8003536:	bdb0      	pop	{r4, r5, r7, pc}
 8003538:	ff8fffbf 	.word	0xff8fffbf

0800353c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800353c:	b5b0      	push	{r4, r5, r7, lr}
 800353e:	b086      	sub	sp, #24
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003548:	2300      	movs	r3, #0
 800354a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2220      	movs	r2, #32
 8003550:	5c9b      	ldrb	r3, [r3, r2]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d101      	bne.n	800355a <HAL_RTC_SetTime+0x1e>
 8003556:	2302      	movs	r3, #2
 8003558:	e092      	b.n	8003680 <HAL_RTC_SetTime+0x144>
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2220      	movs	r2, #32
 800355e:	2101      	movs	r1, #1
 8003560:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2221      	movs	r2, #33	; 0x21
 8003566:	2102      	movs	r1, #2
 8003568:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d125      	bne.n	80035bc <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	2240      	movs	r2, #64	; 0x40
 8003578:	4013      	ands	r3, r2
 800357a:	d102      	bne.n	8003582 <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	2200      	movs	r2, #0
 8003580:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	0018      	movs	r0, r3
 8003588:	f000 fb5c 	bl	8003c44 <RTC_ByteToBcd2>
 800358c:	0003      	movs	r3, r0
 800358e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	785b      	ldrb	r3, [r3, #1]
 8003594:	0018      	movs	r0, r3
 8003596:	f000 fb55 	bl	8003c44 <RTC_ByteToBcd2>
 800359a:	0003      	movs	r3, r0
 800359c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800359e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	789b      	ldrb	r3, [r3, #2]
 80035a4:	0018      	movs	r0, r3
 80035a6:	f000 fb4d 	bl	8003c44 <RTC_ByteToBcd2>
 80035aa:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80035ac:	0022      	movs	r2, r4
 80035ae:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	78db      	ldrb	r3, [r3, #3]
 80035b4:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80035b6:	4313      	orrs	r3, r2
 80035b8:	617b      	str	r3, [r7, #20]
 80035ba:	e017      	b.n	80035ec <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	2240      	movs	r2, #64	; 0x40
 80035c4:	4013      	ands	r3, r2
 80035c6:	d102      	bne.n	80035ce <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	2200      	movs	r2, #0
 80035cc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	785b      	ldrb	r3, [r3, #1]
 80035d8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035da:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80035dc:	68ba      	ldr	r2, [r7, #8]
 80035de:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80035e0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	78db      	ldrb	r3, [r3, #3]
 80035e6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035e8:	4313      	orrs	r3, r2
 80035ea:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	22ca      	movs	r2, #202	; 0xca
 80035f2:	625a      	str	r2, [r3, #36]	; 0x24
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2253      	movs	r2, #83	; 0x53
 80035fa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80035fc:	2513      	movs	r5, #19
 80035fe:	197c      	adds	r4, r7, r5
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	0018      	movs	r0, r3
 8003604:	f000 fab0 	bl	8003b68 <RTC_EnterInitMode>
 8003608:	0003      	movs	r3, r0
 800360a:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800360c:	0028      	movs	r0, r5
 800360e:	183b      	adds	r3, r7, r0
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d120      	bne.n	8003658 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	697a      	ldr	r2, [r7, #20]
 800361c:	491a      	ldr	r1, [pc, #104]	; (8003688 <HAL_RTC_SetTime+0x14c>)
 800361e:	400a      	ands	r2, r1
 8003620:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4917      	ldr	r1, [pc, #92]	; (800368c <HAL_RTC_SetTime+0x150>)
 800362e:	400a      	ands	r2, r1
 8003630:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6899      	ldr	r1, [r3, #8]
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	68da      	ldr	r2, [r3, #12]
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	431a      	orrs	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800364a:	183c      	adds	r4, r7, r0
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	0018      	movs	r0, r3
 8003650:	f000 face 	bl	8003bf0 <RTC_ExitInitMode>
 8003654:	0003      	movs	r3, r0
 8003656:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8003658:	2313      	movs	r3, #19
 800365a:	18fb      	adds	r3, r7, r3
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d103      	bne.n	800366a <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2221      	movs	r2, #33	; 0x21
 8003666:	2101      	movs	r1, #1
 8003668:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	22ff      	movs	r2, #255	; 0xff
 8003670:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2220      	movs	r2, #32
 8003676:	2100      	movs	r1, #0
 8003678:	5499      	strb	r1, [r3, r2]

  return status;
 800367a:	2313      	movs	r3, #19
 800367c:	18fb      	adds	r3, r7, r3
 800367e:	781b      	ldrb	r3, [r3, #0]
}
 8003680:	0018      	movs	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	b006      	add	sp, #24
 8003686:	bdb0      	pop	{r4, r5, r7, pc}
 8003688:	007f7f7f 	.word	0x007f7f7f
 800368c:	fffbffff 	.word	0xfffbffff

08003690 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003690:	b5b0      	push	{r4, r5, r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800369c:	2300      	movs	r3, #0
 800369e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2220      	movs	r2, #32
 80036a4:	5c9b      	ldrb	r3, [r3, r2]
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d101      	bne.n	80036ae <HAL_RTC_SetDate+0x1e>
 80036aa:	2302      	movs	r3, #2
 80036ac:	e07e      	b.n	80037ac <HAL_RTC_SetDate+0x11c>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2220      	movs	r2, #32
 80036b2:	2101      	movs	r1, #1
 80036b4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2221      	movs	r2, #33	; 0x21
 80036ba:	2102      	movs	r1, #2
 80036bc:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d10e      	bne.n	80036e2 <HAL_RTC_SetDate+0x52>
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	785b      	ldrb	r3, [r3, #1]
 80036c8:	001a      	movs	r2, r3
 80036ca:	2310      	movs	r3, #16
 80036cc:	4013      	ands	r3, r2
 80036ce:	d008      	beq.n	80036e2 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	785b      	ldrb	r3, [r3, #1]
 80036d4:	2210      	movs	r2, #16
 80036d6:	4393      	bics	r3, r2
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	330a      	adds	r3, #10
 80036dc:	b2da      	uxtb	r2, r3
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d11c      	bne.n	8003722 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	78db      	ldrb	r3, [r3, #3]
 80036ec:	0018      	movs	r0, r3
 80036ee:	f000 faa9 	bl	8003c44 <RTC_ByteToBcd2>
 80036f2:	0003      	movs	r3, r0
 80036f4:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	785b      	ldrb	r3, [r3, #1]
 80036fa:	0018      	movs	r0, r3
 80036fc:	f000 faa2 	bl	8003c44 <RTC_ByteToBcd2>
 8003700:	0003      	movs	r3, r0
 8003702:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003704:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	789b      	ldrb	r3, [r3, #2]
 800370a:	0018      	movs	r0, r3
 800370c:	f000 fa9a 	bl	8003c44 <RTC_ByteToBcd2>
 8003710:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003712:	0022      	movs	r2, r4
 8003714:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800371c:	4313      	orrs	r3, r2
 800371e:	617b      	str	r3, [r7, #20]
 8003720:	e00e      	b.n	8003740 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	78db      	ldrb	r3, [r3, #3]
 8003726:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	785b      	ldrb	r3, [r3, #1]
 800372c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800372e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003730:	68ba      	ldr	r2, [r7, #8]
 8003732:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003734:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800373c:	4313      	orrs	r3, r2
 800373e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	22ca      	movs	r2, #202	; 0xca
 8003746:	625a      	str	r2, [r3, #36]	; 0x24
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2253      	movs	r2, #83	; 0x53
 800374e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003750:	2513      	movs	r5, #19
 8003752:	197c      	adds	r4, r7, r5
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	0018      	movs	r0, r3
 8003758:	f000 fa06 	bl	8003b68 <RTC_EnterInitMode>
 800375c:	0003      	movs	r3, r0
 800375e:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8003760:	0028      	movs	r0, r5
 8003762:	183b      	adds	r3, r7, r0
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10c      	bne.n	8003784 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	4910      	ldr	r1, [pc, #64]	; (80037b4 <HAL_RTC_SetDate+0x124>)
 8003772:	400a      	ands	r2, r1
 8003774:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003776:	183c      	adds	r4, r7, r0
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	0018      	movs	r0, r3
 800377c:	f000 fa38 	bl	8003bf0 <RTC_ExitInitMode>
 8003780:	0003      	movs	r3, r0
 8003782:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8003784:	2313      	movs	r3, #19
 8003786:	18fb      	adds	r3, r7, r3
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d103      	bne.n	8003796 <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2221      	movs	r2, #33	; 0x21
 8003792:	2101      	movs	r1, #1
 8003794:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	22ff      	movs	r2, #255	; 0xff
 800379c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2220      	movs	r2, #32
 80037a2:	2100      	movs	r1, #0
 80037a4:	5499      	strb	r1, [r3, r2]

  return status;
 80037a6:	2313      	movs	r3, #19
 80037a8:	18fb      	adds	r3, r7, r3
 80037aa:	781b      	ldrb	r3, [r3, #0]
}
 80037ac:	0018      	movs	r0, r3
 80037ae:	46bd      	mov	sp, r7
 80037b0:	b006      	add	sp, #24
 80037b2:	bdb0      	pop	{r4, r5, r7, pc}
 80037b4:	00ffff3f 	.word	0x00ffff3f

080037b8 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80037b8:	b590      	push	{r4, r7, lr}
 80037ba:	b089      	sub	sp, #36	; 0x24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80037c4:	4ba7      	ldr	r3, [pc, #668]	; (8003a64 <HAL_RTC_SetAlarm_IT+0x2ac>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	22fa      	movs	r2, #250	; 0xfa
 80037ca:	01d1      	lsls	r1, r2, #7
 80037cc:	0018      	movs	r0, r3
 80037ce:	f7fc fcad 	bl	800012c <__udivsi3>
 80037d2:	0003      	movs	r3, r0
 80037d4:	001a      	movs	r2, r3
 80037d6:	0013      	movs	r3, r2
 80037d8:	015b      	lsls	r3, r3, #5
 80037da:	1a9b      	subs	r3, r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	189b      	adds	r3, r3, r2
 80037e0:	00db      	lsls	r3, r3, #3
 80037e2:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80037e8:	2300      	movs	r3, #0
 80037ea:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2220      	movs	r2, #32
 80037f0:	5c9b      	ldrb	r3, [r3, r2]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d101      	bne.n	80037fa <HAL_RTC_SetAlarm_IT+0x42>
 80037f6:	2302      	movs	r3, #2
 80037f8:	e130      	b.n	8003a5c <HAL_RTC_SetAlarm_IT+0x2a4>
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2220      	movs	r2, #32
 80037fe:	2101      	movs	r1, #1
 8003800:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2221      	movs	r2, #33	; 0x21
 8003806:	2102      	movs	r1, #2
 8003808:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d136      	bne.n	800387e <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	2240      	movs	r2, #64	; 0x40
 8003818:	4013      	ands	r3, r2
 800381a:	d102      	bne.n	8003822 <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	2200      	movs	r2, #0
 8003820:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	0018      	movs	r0, r3
 8003828:	f000 fa0c 	bl	8003c44 <RTC_ByteToBcd2>
 800382c:	0003      	movs	r3, r0
 800382e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	785b      	ldrb	r3, [r3, #1]
 8003834:	0018      	movs	r0, r3
 8003836:	f000 fa05 	bl	8003c44 <RTC_ByteToBcd2>
 800383a:	0003      	movs	r3, r0
 800383c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800383e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	789b      	ldrb	r3, [r3, #2]
 8003844:	0018      	movs	r0, r3
 8003846:	f000 f9fd 	bl	8003c44 <RTC_ByteToBcd2>
 800384a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800384c:	0022      	movs	r2, r4
 800384e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	78db      	ldrb	r3, [r3, #3]
 8003854:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003856:	431a      	orrs	r2, r3
 8003858:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	2220      	movs	r2, #32
 800385e:	5c9b      	ldrb	r3, [r3, r2]
 8003860:	0018      	movs	r0, r3
 8003862:	f000 f9ef 	bl	8003c44 <RTC_ByteToBcd2>
 8003866:	0003      	movs	r3, r0
 8003868:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800386a:	0022      	movs	r2, r4
 800386c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8003872:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003878:	4313      	orrs	r3, r2
 800387a:	61fb      	str	r3, [r7, #28]
 800387c:	e022      	b.n	80038c4 <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	2240      	movs	r2, #64	; 0x40
 8003886:	4013      	ands	r3, r2
 8003888:	d102      	bne.n	8003890 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	2200      	movs	r2, #0
 800388e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	785b      	ldrb	r3, [r3, #1]
 800389a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800389c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80038a2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	78db      	ldrb	r3, [r3, #3]
 80038a8:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80038aa:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	2120      	movs	r1, #32
 80038b0:	5c5b      	ldrb	r3, [r3, r1]
 80038b2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80038b4:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80038ba:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80038c0:	4313      	orrs	r3, r2
 80038c2:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80038cc:	4313      	orrs	r3, r2
 80038ce:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	22ca      	movs	r2, #202	; 0xca
 80038d6:	625a      	str	r2, [r3, #36]	; 0x24
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2253      	movs	r2, #83	; 0x53
 80038de:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038e4:	2380      	movs	r3, #128	; 0x80
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d146      	bne.n	800397a <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	689a      	ldr	r2, [r3, #8]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	495c      	ldr	r1, [pc, #368]	; (8003a68 <HAL_RTC_SetAlarm_IT+0x2b0>)
 80038f8:	400a      	ands	r2, r1
 80038fa:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	22ff      	movs	r2, #255	; 0xff
 8003904:	401a      	ands	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4958      	ldr	r1, [pc, #352]	; (8003a6c <HAL_RTC_SetAlarm_IT+0x2b4>)
 800390c:	430a      	orrs	r2, r1
 800390e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	3b01      	subs	r3, #1
 8003914:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10d      	bne.n	8003938 <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	22ff      	movs	r2, #255	; 0xff
 8003922:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2221      	movs	r2, #33	; 0x21
 8003928:	2103      	movs	r1, #3
 800392a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2220      	movs	r2, #32
 8003930:	2100      	movs	r1, #0
 8003932:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e091      	b.n	8003a5c <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	2201      	movs	r2, #1
 8003940:	4013      	ands	r3, r2
 8003942:	d0e5      	beq.n	8003910 <HAL_RTC_SetAlarm_IT+0x158>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	69fa      	ldr	r2, [r7, #28]
 800394a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	689a      	ldr	r2, [r3, #8]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2180      	movs	r1, #128	; 0x80
 8003960:	0049      	lsls	r1, r1, #1
 8003962:	430a      	orrs	r2, r1
 8003964:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	689a      	ldr	r2, [r3, #8]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2180      	movs	r1, #128	; 0x80
 8003972:	0149      	lsls	r1, r1, #5
 8003974:	430a      	orrs	r2, r1
 8003976:	609a      	str	r2, [r3, #8]
 8003978:	e055      	b.n	8003a26 <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	689a      	ldr	r2, [r3, #8]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	493a      	ldr	r1, [pc, #232]	; (8003a70 <HAL_RTC_SetAlarm_IT+0x2b8>)
 8003986:	400a      	ands	r2, r1
 8003988:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	22ff      	movs	r2, #255	; 0xff
 8003992:	401a      	ands	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4936      	ldr	r1, [pc, #216]	; (8003a74 <HAL_RTC_SetAlarm_IT+0x2bc>)
 800399a:	430a      	orrs	r2, r1
 800399c:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800399e:	4b31      	ldr	r3, [pc, #196]	; (8003a64 <HAL_RTC_SetAlarm_IT+0x2ac>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	22fa      	movs	r2, #250	; 0xfa
 80039a4:	01d1      	lsls	r1, r2, #7
 80039a6:	0018      	movs	r0, r3
 80039a8:	f7fc fbc0 	bl	800012c <__udivsi3>
 80039ac:	0003      	movs	r3, r0
 80039ae:	001a      	movs	r2, r3
 80039b0:	0013      	movs	r3, r2
 80039b2:	015b      	lsls	r3, r3, #5
 80039b4:	1a9b      	subs	r3, r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	189b      	adds	r3, r3, r2
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	3b01      	subs	r3, #1
 80039c2:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d10d      	bne.n	80039e6 <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	22ff      	movs	r2, #255	; 0xff
 80039d0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2221      	movs	r2, #33	; 0x21
 80039d6:	2103      	movs	r1, #3
 80039d8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2220      	movs	r2, #32
 80039de:	2100      	movs	r1, #0
 80039e0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e03a      	b.n	8003a5c <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	2202      	movs	r2, #2
 80039ee:	4013      	ands	r3, r2
 80039f0:	d0e5      	beq.n	80039be <HAL_RTC_SetAlarm_IT+0x206>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	69fa      	ldr	r2, [r7, #28]
 80039f8:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	69ba      	ldr	r2, [r7, #24]
 8003a00:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2180      	movs	r1, #128	; 0x80
 8003a0e:	0089      	lsls	r1, r1, #2
 8003a10:	430a      	orrs	r2, r1
 8003a12:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2180      	movs	r1, #128	; 0x80
 8003a20:	0189      	lsls	r1, r1, #6
 8003a22:	430a      	orrs	r2, r1
 8003a24:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003a26:	4b14      	ldr	r3, [pc, #80]	; (8003a78 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	4b13      	ldr	r3, [pc, #76]	; (8003a78 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8003a2c:	2180      	movs	r1, #128	; 0x80
 8003a2e:	0289      	lsls	r1, r1, #10
 8003a30:	430a      	orrs	r2, r1
 8003a32:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8003a34:	4b10      	ldr	r3, [pc, #64]	; (8003a78 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8003a36:	689a      	ldr	r2, [r3, #8]
 8003a38:	4b0f      	ldr	r3, [pc, #60]	; (8003a78 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8003a3a:	2180      	movs	r1, #128	; 0x80
 8003a3c:	0289      	lsls	r1, r1, #10
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	22ff      	movs	r2, #255	; 0xff
 8003a48:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2221      	movs	r2, #33	; 0x21
 8003a4e:	2101      	movs	r1, #1
 8003a50:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2220      	movs	r2, #32
 8003a56:	2100      	movs	r1, #0
 8003a58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	b009      	add	sp, #36	; 0x24
 8003a62:	bd90      	pop	{r4, r7, pc}
 8003a64:	20000004 	.word	0x20000004
 8003a68:	fffffeff 	.word	0xfffffeff
 8003a6c:	fffffe7f 	.word	0xfffffe7f
 8003a70:	fffffdff 	.word	0xfffffdff
 8003a74:	fffffd7f 	.word	0xfffffd7f
 8003a78:	40010400 	.word	0x40010400

08003a7c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8003a84:	4b21      	ldr	r3, [pc, #132]	; (8003b0c <HAL_RTC_AlarmIRQHandler+0x90>)
 8003a86:	2280      	movs	r2, #128	; 0x80
 8003a88:	0292      	lsls	r2, r2, #10
 8003a8a:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	689a      	ldr	r2, [r3, #8]
 8003a92:	2380      	movs	r3, #128	; 0x80
 8003a94:	015b      	lsls	r3, r3, #5
 8003a96:	4013      	ands	r3, r2
 8003a98:	d014      	beq.n	8003ac4 <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68da      	ldr	r2, [r3, #12]
 8003aa0:	2380      	movs	r3, #128	; 0x80
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	d00d      	beq.n	8003ac4 <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	22ff      	movs	r2, #255	; 0xff
 8003ab0:	401a      	ands	r2, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4916      	ldr	r1, [pc, #88]	; (8003b10 <HAL_RTC_AlarmIRQHandler+0x94>)
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	0018      	movs	r0, r3
 8003ac0:	f7fc fe94 	bl	80007ec <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	689a      	ldr	r2, [r3, #8]
 8003aca:	2380      	movs	r3, #128	; 0x80
 8003acc:	019b      	lsls	r3, r3, #6
 8003ace:	4013      	ands	r3, r2
 8003ad0:	d014      	beq.n	8003afc <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68da      	ldr	r2, [r3, #12]
 8003ad8:	2380      	movs	r3, #128	; 0x80
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	4013      	ands	r3, r2
 8003ade:	d00d      	beq.n	8003afc <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	22ff      	movs	r2, #255	; 0xff
 8003ae8:	401a      	ands	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4909      	ldr	r1, [pc, #36]	; (8003b14 <HAL_RTC_AlarmIRQHandler+0x98>)
 8003af0:	430a      	orrs	r2, r1
 8003af2:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	0018      	movs	r0, r3
 8003af8:	f000 f8c5 	bl	8003c86 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2221      	movs	r2, #33	; 0x21
 8003b00:	2101      	movs	r1, #1
 8003b02:	5499      	strb	r1, [r3, r2]
}
 8003b04:	46c0      	nop			; (mov r8, r8)
 8003b06:	46bd      	mov	sp, r7
 8003b08:	b002      	add	sp, #8
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40010400 	.word	0x40010400
 8003b10:	fffffe7f 	.word	0xfffffe7f
 8003b14:	fffffd7f 	.word	0xfffffd7f

08003b18 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b20:	2300      	movs	r3, #0
 8003b22:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a0e      	ldr	r2, [pc, #56]	; (8003b64 <HAL_RTC_WaitForSynchro+0x4c>)
 8003b2a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b2c:	f7fd fdf4 	bl	8001718 <HAL_GetTick>
 8003b30:	0003      	movs	r3, r0
 8003b32:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003b34:	e00a      	b.n	8003b4c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003b36:	f7fd fdef 	bl	8001718 <HAL_GetTick>
 8003b3a:	0002      	movs	r2, r0
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	1ad2      	subs	r2, r2, r3
 8003b40:	23fa      	movs	r3, #250	; 0xfa
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d901      	bls.n	8003b4c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e006      	b.n	8003b5a <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	2220      	movs	r2, #32
 8003b54:	4013      	ands	r3, r2
 8003b56:	d0ee      	beq.n	8003b36 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	b004      	add	sp, #16
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	46c0      	nop			; (mov r8, r8)
 8003b64:	0001ff5f 	.word	0x0001ff5f

08003b68 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b70:	2300      	movs	r3, #0
 8003b72:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003b74:	230f      	movs	r3, #15
 8003b76:	18fb      	adds	r3, r7, r3
 8003b78:	2200      	movs	r2, #0
 8003b7a:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	2240      	movs	r2, #64	; 0x40
 8003b84:	4013      	ands	r3, r2
 8003b86:	d12c      	bne.n	8003be2 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68da      	ldr	r2, [r3, #12]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2180      	movs	r1, #128	; 0x80
 8003b94:	430a      	orrs	r2, r1
 8003b96:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b98:	f7fd fdbe 	bl	8001718 <HAL_GetTick>
 8003b9c:	0003      	movs	r3, r0
 8003b9e:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003ba0:	e014      	b.n	8003bcc <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003ba2:	f7fd fdb9 	bl	8001718 <HAL_GetTick>
 8003ba6:	0002      	movs	r2, r0
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	1ad2      	subs	r2, r2, r3
 8003bac:	200f      	movs	r0, #15
 8003bae:	183b      	adds	r3, r7, r0
 8003bb0:	1839      	adds	r1, r7, r0
 8003bb2:	7809      	ldrb	r1, [r1, #0]
 8003bb4:	7019      	strb	r1, [r3, #0]
 8003bb6:	23fa      	movs	r3, #250	; 0xfa
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d906      	bls.n	8003bcc <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2221      	movs	r2, #33	; 0x21
 8003bc2:	2104      	movs	r1, #4
 8003bc4:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8003bc6:	183b      	adds	r3, r7, r0
 8003bc8:	2201      	movs	r2, #1
 8003bca:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	2240      	movs	r2, #64	; 0x40
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	d104      	bne.n	8003be2 <RTC_EnterInitMode+0x7a>
 8003bd8:	230f      	movs	r3, #15
 8003bda:	18fb      	adds	r3, r7, r3
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d1df      	bne.n	8003ba2 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8003be2:	230f      	movs	r3, #15
 8003be4:	18fb      	adds	r3, r7, r3
 8003be6:	781b      	ldrb	r3, [r3, #0]
}
 8003be8:	0018      	movs	r0, r3
 8003bea:	46bd      	mov	sp, r7
 8003bec:	b004      	add	sp, #16
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003bf0:	b590      	push	{r4, r7, lr}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf8:	240f      	movs	r4, #15
 8003bfa:	193b      	adds	r3, r7, r4
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68da      	ldr	r2, [r3, #12]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2180      	movs	r1, #128	; 0x80
 8003c0c:	438a      	bics	r2, r1
 8003c0e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	2220      	movs	r2, #32
 8003c18:	4013      	ands	r3, r2
 8003c1a:	d10c      	bne.n	8003c36 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	0018      	movs	r0, r3
 8003c20:	f7ff ff7a 	bl	8003b18 <HAL_RTC_WaitForSynchro>
 8003c24:	1e03      	subs	r3, r0, #0
 8003c26:	d006      	beq.n	8003c36 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2221      	movs	r2, #33	; 0x21
 8003c2c:	2104      	movs	r1, #4
 8003c2e:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8003c30:	193b      	adds	r3, r7, r4
 8003c32:	2201      	movs	r2, #1
 8003c34:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8003c36:	230f      	movs	r3, #15
 8003c38:	18fb      	adds	r3, r7, r3
 8003c3a:	781b      	ldrb	r3, [r3, #0]
}
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	b005      	add	sp, #20
 8003c42:	bd90      	pop	{r4, r7, pc}

08003c44 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	0002      	movs	r2, r0
 8003c4c:	1dfb      	adds	r3, r7, #7
 8003c4e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003c50:	2300      	movs	r3, #0
 8003c52:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8003c54:	e007      	b.n	8003c66 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	3301      	adds	r3, #1
 8003c5a:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8003c5c:	1dfb      	adds	r3, r7, #7
 8003c5e:	1dfa      	adds	r2, r7, #7
 8003c60:	7812      	ldrb	r2, [r2, #0]
 8003c62:	3a0a      	subs	r2, #10
 8003c64:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8003c66:	1dfb      	adds	r3, r7, #7
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	2b09      	cmp	r3, #9
 8003c6c:	d8f3      	bhi.n	8003c56 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	011b      	lsls	r3, r3, #4
 8003c74:	b2da      	uxtb	r2, r3
 8003c76:	1dfb      	adds	r3, r7, #7
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	b2db      	uxtb	r3, r3
}
 8003c7e:	0018      	movs	r0, r3
 8003c80:	46bd      	mov	sp, r7
 8003c82:	b004      	add	sp, #16
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b082      	sub	sp, #8
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003c8e:	46c0      	nop			; (mov r8, r8)
 8003c90:	46bd      	mov	sp, r7
 8003c92:	b002      	add	sp, #8
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b082      	sub	sp, #8
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d101      	bne.n	8003ca8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e032      	b.n	8003d0e <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2239      	movs	r2, #57	; 0x39
 8003cac:	5c9b      	ldrb	r3, [r3, r2]
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d107      	bne.n	8003cc4 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2238      	movs	r2, #56	; 0x38
 8003cb8:	2100      	movs	r1, #0
 8003cba:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	0018      	movs	r0, r3
 8003cc0:	f7fd fb56 	bl	8001370 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2239      	movs	r2, #57	; 0x39
 8003cc8:	2102      	movs	r1, #2
 8003cca:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	3304      	adds	r3, #4
 8003cd4:	0019      	movs	r1, r3
 8003cd6:	0010      	movs	r0, r2
 8003cd8:	f000 fc2c 	bl	8004534 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	223e      	movs	r2, #62	; 0x3e
 8003ce0:	2101      	movs	r1, #1
 8003ce2:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	223a      	movs	r2, #58	; 0x3a
 8003ce8:	2101      	movs	r1, #1
 8003cea:	5499      	strb	r1, [r3, r2]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	223b      	movs	r2, #59	; 0x3b
 8003cf0:	2101      	movs	r1, #1
 8003cf2:	5499      	strb	r1, [r3, r2]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	223c      	movs	r2, #60	; 0x3c
 8003cf8:	2101      	movs	r1, #1
 8003cfa:	5499      	strb	r1, [r3, r2]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	223d      	movs	r2, #61	; 0x3d
 8003d00:	2101      	movs	r1, #1
 8003d02:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2239      	movs	r2, #57	; 0x39
 8003d08:	2101      	movs	r1, #1
 8003d0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	0018      	movs	r0, r3
 8003d10:	46bd      	mov	sp, r7
 8003d12:	b002      	add	sp, #8
 8003d14:	bd80      	pop	{r7, pc}
	...

08003d18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2239      	movs	r2, #57	; 0x39
 8003d24:	5c9b      	ldrb	r3, [r3, r2]
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d001      	beq.n	8003d30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e031      	b.n	8003d94 <HAL_TIM_Base_Start_IT+0x7c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2239      	movs	r2, #57	; 0x39
 8003d34:	2102      	movs	r1, #2
 8003d36:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	68da      	ldr	r2, [r3, #12]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2101      	movs	r1, #1
 8003d44:	430a      	orrs	r2, r1
 8003d46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	2380      	movs	r3, #128	; 0x80
 8003d4e:	05db      	lsls	r3, r3, #23
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d004      	beq.n	8003d5e <HAL_TIM_Base_Start_IT+0x46>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a10      	ldr	r2, [pc, #64]	; (8003d9c <HAL_TIM_Base_Start_IT+0x84>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d111      	bne.n	8003d82 <HAL_TIM_Base_Start_IT+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	2207      	movs	r2, #7
 8003d66:	4013      	ands	r3, r2
 8003d68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2b06      	cmp	r3, #6
 8003d6e:	d010      	beq.n	8003d92 <HAL_TIM_Base_Start_IT+0x7a>
    {
      __HAL_TIM_ENABLE(htim);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d80:	e007      	b.n	8003d92 <HAL_TIM_Base_Start_IT+0x7a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2101      	movs	r1, #1
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d92:	2300      	movs	r3, #0
}
 8003d94:	0018      	movs	r0, r3
 8003d96:	46bd      	mov	sp, r7
 8003d98:	b004      	add	sp, #16
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	40010800 	.word	0x40010800

08003da0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68da      	ldr	r2, [r3, #12]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2101      	movs	r1, #1
 8003db4:	438a      	bics	r2, r1
 8003db6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	4a0a      	ldr	r2, [pc, #40]	; (8003de8 <HAL_TIM_Base_Stop_IT+0x48>)
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	d107      	bne.n	8003dd4 <HAL_TIM_Base_Stop_IT+0x34>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2101      	movs	r1, #1
 8003dd0:	438a      	bics	r2, r1
 8003dd2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2239      	movs	r2, #57	; 0x39
 8003dd8:	2101      	movs	r1, #1
 8003dda:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	0018      	movs	r0, r3
 8003de0:	46bd      	mov	sp, r7
 8003de2:	b002      	add	sp, #8
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	46c0      	nop			; (mov r8, r8)
 8003de8:	00001111 	.word	0x00001111

08003dec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e032      	b.n	8003e64 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2239      	movs	r2, #57	; 0x39
 8003e02:	5c9b      	ldrb	r3, [r3, r2]
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d107      	bne.n	8003e1a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2238      	movs	r2, #56	; 0x38
 8003e0e:	2100      	movs	r1, #0
 8003e10:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	0018      	movs	r0, r3
 8003e16:	f7fd fa8d 	bl	8001334 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2239      	movs	r2, #57	; 0x39
 8003e1e:	2102      	movs	r1, #2
 8003e20:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	3304      	adds	r3, #4
 8003e2a:	0019      	movs	r1, r3
 8003e2c:	0010      	movs	r0, r2
 8003e2e:	f000 fb81 	bl	8004534 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	223e      	movs	r2, #62	; 0x3e
 8003e36:	2101      	movs	r1, #1
 8003e38:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	223a      	movs	r2, #58	; 0x3a
 8003e3e:	2101      	movs	r1, #1
 8003e40:	5499      	strb	r1, [r3, r2]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	223b      	movs	r2, #59	; 0x3b
 8003e46:	2101      	movs	r1, #1
 8003e48:	5499      	strb	r1, [r3, r2]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	223c      	movs	r2, #60	; 0x3c
 8003e4e:	2101      	movs	r1, #1
 8003e50:	5499      	strb	r1, [r3, r2]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	223d      	movs	r2, #61	; 0x3d
 8003e56:	2101      	movs	r1, #1
 8003e58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2239      	movs	r2, #57	; 0x39
 8003e5e:	2101      	movs	r1, #1
 8003e60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	0018      	movs	r0, r3
 8003e66:	46bd      	mov	sp, r7
 8003e68:	b002      	add	sp, #8
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d108      	bne.n	8003e8e <HAL_TIM_PWM_Start+0x22>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	223a      	movs	r2, #58	; 0x3a
 8003e80:	5c9b      	ldrb	r3, [r3, r2]
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	3b01      	subs	r3, #1
 8003e86:	1e5a      	subs	r2, r3, #1
 8003e88:	4193      	sbcs	r3, r2
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	e01f      	b.n	8003ece <HAL_TIM_PWM_Start+0x62>
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b04      	cmp	r3, #4
 8003e92:	d108      	bne.n	8003ea6 <HAL_TIM_PWM_Start+0x3a>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	223b      	movs	r2, #59	; 0x3b
 8003e98:	5c9b      	ldrb	r3, [r3, r2]
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	1e5a      	subs	r2, r3, #1
 8003ea0:	4193      	sbcs	r3, r2
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	e013      	b.n	8003ece <HAL_TIM_PWM_Start+0x62>
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	2b08      	cmp	r3, #8
 8003eaa:	d108      	bne.n	8003ebe <HAL_TIM_PWM_Start+0x52>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	223c      	movs	r2, #60	; 0x3c
 8003eb0:	5c9b      	ldrb	r3, [r3, r2]
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	1e5a      	subs	r2, r3, #1
 8003eb8:	4193      	sbcs	r3, r2
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	e007      	b.n	8003ece <HAL_TIM_PWM_Start+0x62>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	223d      	movs	r2, #61	; 0x3d
 8003ec2:	5c9b      	ldrb	r3, [r3, r2]
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	1e5a      	subs	r2, r3, #1
 8003eca:	4193      	sbcs	r3, r2
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d001      	beq.n	8003ed6 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e048      	b.n	8003f68 <HAL_TIM_PWM_Start+0xfc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d104      	bne.n	8003ee6 <HAL_TIM_PWM_Start+0x7a>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	223a      	movs	r2, #58	; 0x3a
 8003ee0:	2102      	movs	r1, #2
 8003ee2:	5499      	strb	r1, [r3, r2]
 8003ee4:	e013      	b.n	8003f0e <HAL_TIM_PWM_Start+0xa2>
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	2b04      	cmp	r3, #4
 8003eea:	d104      	bne.n	8003ef6 <HAL_TIM_PWM_Start+0x8a>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	223b      	movs	r2, #59	; 0x3b
 8003ef0:	2102      	movs	r1, #2
 8003ef2:	5499      	strb	r1, [r3, r2]
 8003ef4:	e00b      	b.n	8003f0e <HAL_TIM_PWM_Start+0xa2>
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	2b08      	cmp	r3, #8
 8003efa:	d104      	bne.n	8003f06 <HAL_TIM_PWM_Start+0x9a>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	223c      	movs	r2, #60	; 0x3c
 8003f00:	2102      	movs	r1, #2
 8003f02:	5499      	strb	r1, [r3, r2]
 8003f04:	e003      	b.n	8003f0e <HAL_TIM_PWM_Start+0xa2>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	223d      	movs	r2, #61	; 0x3d
 8003f0a:	2102      	movs	r1, #2
 8003f0c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	6839      	ldr	r1, [r7, #0]
 8003f14:	2201      	movs	r2, #1
 8003f16:	0018      	movs	r0, r3
 8003f18:	f000 fcf4 	bl	8004904 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	2380      	movs	r3, #128	; 0x80
 8003f22:	05db      	lsls	r3, r3, #23
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d004      	beq.n	8003f32 <HAL_TIM_PWM_Start+0xc6>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a10      	ldr	r2, [pc, #64]	; (8003f70 <HAL_TIM_PWM_Start+0x104>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d111      	bne.n	8003f56 <HAL_TIM_PWM_Start+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	2207      	movs	r2, #7
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2b06      	cmp	r3, #6
 8003f42:	d010      	beq.n	8003f66 <HAL_TIM_PWM_Start+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2101      	movs	r1, #1
 8003f50:	430a      	orrs	r2, r1
 8003f52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f54:	e007      	b.n	8003f66 <HAL_TIM_PWM_Start+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2101      	movs	r1, #1
 8003f62:	430a      	orrs	r2, r1
 8003f64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	0018      	movs	r0, r3
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	b004      	add	sp, #16
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	40010800 	.word	0x40010800

08003f74 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	6839      	ldr	r1, [r7, #0]
 8003f84:	2200      	movs	r2, #0
 8003f86:	0018      	movs	r0, r3
 8003f88:	f000 fcbc 	bl	8004904 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	6a1b      	ldr	r3, [r3, #32]
 8003f92:	4a16      	ldr	r2, [pc, #88]	; (8003fec <HAL_TIM_PWM_Stop+0x78>)
 8003f94:	4013      	ands	r3, r2
 8003f96:	d107      	bne.n	8003fa8 <HAL_TIM_PWM_Stop+0x34>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2101      	movs	r1, #1
 8003fa4:	438a      	bics	r2, r1
 8003fa6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d104      	bne.n	8003fb8 <HAL_TIM_PWM_Stop+0x44>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	223a      	movs	r2, #58	; 0x3a
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	5499      	strb	r1, [r3, r2]
 8003fb6:	e013      	b.n	8003fe0 <HAL_TIM_PWM_Stop+0x6c>
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d104      	bne.n	8003fc8 <HAL_TIM_PWM_Stop+0x54>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	223b      	movs	r2, #59	; 0x3b
 8003fc2:	2101      	movs	r1, #1
 8003fc4:	5499      	strb	r1, [r3, r2]
 8003fc6:	e00b      	b.n	8003fe0 <HAL_TIM_PWM_Stop+0x6c>
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	2b08      	cmp	r3, #8
 8003fcc:	d104      	bne.n	8003fd8 <HAL_TIM_PWM_Stop+0x64>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	223c      	movs	r2, #60	; 0x3c
 8003fd2:	2101      	movs	r1, #1
 8003fd4:	5499      	strb	r1, [r3, r2]
 8003fd6:	e003      	b.n	8003fe0 <HAL_TIM_PWM_Stop+0x6c>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	223d      	movs	r2, #61	; 0x3d
 8003fdc:	2101      	movs	r1, #1
 8003fde:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	0018      	movs	r0, r3
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	b002      	add	sp, #8
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	46c0      	nop			; (mov r8, r8)
 8003fec:	00001111 	.word	0x00001111

08003ff0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	2202      	movs	r2, #2
 8004000:	4013      	ands	r3, r2
 8004002:	2b02      	cmp	r3, #2
 8004004:	d124      	bne.n	8004050 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	2202      	movs	r2, #2
 800400e:	4013      	ands	r3, r2
 8004010:	2b02      	cmp	r3, #2
 8004012:	d11d      	bne.n	8004050 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2203      	movs	r2, #3
 800401a:	4252      	negs	r2, r2
 800401c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2201      	movs	r2, #1
 8004022:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	2203      	movs	r2, #3
 800402c:	4013      	ands	r3, r2
 800402e:	d004      	beq.n	800403a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	0018      	movs	r0, r3
 8004034:	f000 fa66 	bl	8004504 <HAL_TIM_IC_CaptureCallback>
 8004038:	e007      	b.n	800404a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	0018      	movs	r0, r3
 800403e:	f000 fa59 	bl	80044f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	0018      	movs	r0, r3
 8004046:	f000 fa65 	bl	8004514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	2204      	movs	r2, #4
 8004058:	4013      	ands	r3, r2
 800405a:	2b04      	cmp	r3, #4
 800405c:	d125      	bne.n	80040aa <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	2204      	movs	r2, #4
 8004066:	4013      	ands	r3, r2
 8004068:	2b04      	cmp	r3, #4
 800406a:	d11e      	bne.n	80040aa <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2205      	movs	r2, #5
 8004072:	4252      	negs	r2, r2
 8004074:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2202      	movs	r2, #2
 800407a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	699a      	ldr	r2, [r3, #24]
 8004082:	23c0      	movs	r3, #192	; 0xc0
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	4013      	ands	r3, r2
 8004088:	d004      	beq.n	8004094 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	0018      	movs	r0, r3
 800408e:	f000 fa39 	bl	8004504 <HAL_TIM_IC_CaptureCallback>
 8004092:	e007      	b.n	80040a4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	0018      	movs	r0, r3
 8004098:	f000 fa2c 	bl	80044f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	0018      	movs	r0, r3
 80040a0:	f000 fa38 	bl	8004514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	2208      	movs	r2, #8
 80040b2:	4013      	ands	r3, r2
 80040b4:	2b08      	cmp	r3, #8
 80040b6:	d124      	bne.n	8004102 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	2208      	movs	r2, #8
 80040c0:	4013      	ands	r3, r2
 80040c2:	2b08      	cmp	r3, #8
 80040c4:	d11d      	bne.n	8004102 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	2209      	movs	r2, #9
 80040cc:	4252      	negs	r2, r2
 80040ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2204      	movs	r2, #4
 80040d4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	69db      	ldr	r3, [r3, #28]
 80040dc:	2203      	movs	r2, #3
 80040de:	4013      	ands	r3, r2
 80040e0:	d004      	beq.n	80040ec <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	0018      	movs	r0, r3
 80040e6:	f000 fa0d 	bl	8004504 <HAL_TIM_IC_CaptureCallback>
 80040ea:	e007      	b.n	80040fc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	0018      	movs	r0, r3
 80040f0:	f000 fa00 	bl	80044f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	0018      	movs	r0, r3
 80040f8:	f000 fa0c 	bl	8004514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	691b      	ldr	r3, [r3, #16]
 8004108:	2210      	movs	r2, #16
 800410a:	4013      	ands	r3, r2
 800410c:	2b10      	cmp	r3, #16
 800410e:	d125      	bne.n	800415c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	2210      	movs	r2, #16
 8004118:	4013      	ands	r3, r2
 800411a:	2b10      	cmp	r3, #16
 800411c:	d11e      	bne.n	800415c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2211      	movs	r2, #17
 8004124:	4252      	negs	r2, r2
 8004126:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2208      	movs	r2, #8
 800412c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	69da      	ldr	r2, [r3, #28]
 8004134:	23c0      	movs	r3, #192	; 0xc0
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4013      	ands	r3, r2
 800413a:	d004      	beq.n	8004146 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	0018      	movs	r0, r3
 8004140:	f000 f9e0 	bl	8004504 <HAL_TIM_IC_CaptureCallback>
 8004144:	e007      	b.n	8004156 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	0018      	movs	r0, r3
 800414a:	f000 f9d3 	bl	80044f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	0018      	movs	r0, r3
 8004152:	f000 f9df 	bl	8004514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	2201      	movs	r2, #1
 8004164:	4013      	ands	r3, r2
 8004166:	2b01      	cmp	r3, #1
 8004168:	d10f      	bne.n	800418a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	2201      	movs	r2, #1
 8004172:	4013      	ands	r3, r2
 8004174:	2b01      	cmp	r3, #1
 8004176:	d108      	bne.n	800418a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2202      	movs	r2, #2
 800417e:	4252      	negs	r2, r2
 8004180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	0018      	movs	r0, r3
 8004186:	f7fc fb5f 	bl	8000848 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	691b      	ldr	r3, [r3, #16]
 8004190:	2240      	movs	r2, #64	; 0x40
 8004192:	4013      	ands	r3, r2
 8004194:	2b40      	cmp	r3, #64	; 0x40
 8004196:	d10f      	bne.n	80041b8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	2240      	movs	r2, #64	; 0x40
 80041a0:	4013      	ands	r3, r2
 80041a2:	2b40      	cmp	r3, #64	; 0x40
 80041a4:	d108      	bne.n	80041b8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2241      	movs	r2, #65	; 0x41
 80041ac:	4252      	negs	r2, r2
 80041ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	0018      	movs	r0, r3
 80041b4:	f000 f9b6 	bl	8004524 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041b8:	46c0      	nop			; (mov r8, r8)
 80041ba:	46bd      	mov	sp, r7
 80041bc:	b002      	add	sp, #8
 80041be:	bd80      	pop	{r7, pc}

080041c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041cc:	2317      	movs	r3, #23
 80041ce:	18fb      	adds	r3, r7, r3
 80041d0:	2200      	movs	r2, #0
 80041d2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2238      	movs	r2, #56	; 0x38
 80041d8:	5c9b      	ldrb	r3, [r3, r2]
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d101      	bne.n	80041e2 <HAL_TIM_PWM_ConfigChannel+0x22>
 80041de:	2302      	movs	r3, #2
 80041e0:	e0ad      	b.n	800433e <HAL_TIM_PWM_ConfigChannel+0x17e>
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2238      	movs	r2, #56	; 0x38
 80041e6:	2101      	movs	r1, #1
 80041e8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2b0c      	cmp	r3, #12
 80041ee:	d100      	bne.n	80041f2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80041f0:	e076      	b.n	80042e0 <HAL_TIM_PWM_ConfigChannel+0x120>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2b0c      	cmp	r3, #12
 80041f6:	d900      	bls.n	80041fa <HAL_TIM_PWM_ConfigChannel+0x3a>
 80041f8:	e095      	b.n	8004326 <HAL_TIM_PWM_ConfigChannel+0x166>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b08      	cmp	r3, #8
 80041fe:	d04e      	beq.n	800429e <HAL_TIM_PWM_ConfigChannel+0xde>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2b08      	cmp	r3, #8
 8004204:	d900      	bls.n	8004208 <HAL_TIM_PWM_ConfigChannel+0x48>
 8004206:	e08e      	b.n	8004326 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_TIM_PWM_ConfigChannel+0x56>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2b04      	cmp	r3, #4
 8004212:	d021      	beq.n	8004258 <HAL_TIM_PWM_ConfigChannel+0x98>
 8004214:	e087      	b.n	8004326 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68ba      	ldr	r2, [r7, #8]
 800421c:	0011      	movs	r1, r2
 800421e:	0018      	movs	r0, r3
 8004220:	f000 f9d2 	bl	80045c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699a      	ldr	r2, [r3, #24]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2108      	movs	r1, #8
 8004230:	430a      	orrs	r2, r1
 8004232:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	699a      	ldr	r2, [r3, #24]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2104      	movs	r1, #4
 8004240:	438a      	bics	r2, r1
 8004242:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	6999      	ldr	r1, [r3, #24]
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	68da      	ldr	r2, [r3, #12]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	430a      	orrs	r2, r1
 8004254:	619a      	str	r2, [r3, #24]
      break;
 8004256:	e06b      	b.n	8004330 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68ba      	ldr	r2, [r7, #8]
 800425e:	0011      	movs	r1, r2
 8004260:	0018      	movs	r0, r3
 8004262:	f000 f9ed 	bl	8004640 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	699a      	ldr	r2, [r3, #24]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2180      	movs	r1, #128	; 0x80
 8004272:	0109      	lsls	r1, r1, #4
 8004274:	430a      	orrs	r2, r1
 8004276:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	699a      	ldr	r2, [r3, #24]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4931      	ldr	r1, [pc, #196]	; (8004348 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004284:	400a      	ands	r2, r1
 8004286:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6999      	ldr	r1, [r3, #24]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	021a      	lsls	r2, r3, #8
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	430a      	orrs	r2, r1
 800429a:	619a      	str	r2, [r3, #24]
      break;
 800429c:	e048      	b.n	8004330 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68ba      	ldr	r2, [r7, #8]
 80042a4:	0011      	movs	r1, r2
 80042a6:	0018      	movs	r0, r3
 80042a8:	f000 fa0c 	bl	80046c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	69da      	ldr	r2, [r3, #28]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2108      	movs	r1, #8
 80042b8:	430a      	orrs	r2, r1
 80042ba:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	69da      	ldr	r2, [r3, #28]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2104      	movs	r1, #4
 80042c8:	438a      	bics	r2, r1
 80042ca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	69d9      	ldr	r1, [r3, #28]
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	68da      	ldr	r2, [r3, #12]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	430a      	orrs	r2, r1
 80042dc:	61da      	str	r2, [r3, #28]
      break;
 80042de:	e027      	b.n	8004330 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	68ba      	ldr	r2, [r7, #8]
 80042e6:	0011      	movs	r1, r2
 80042e8:	0018      	movs	r0, r3
 80042ea:	f000 fa2b 	bl	8004744 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	69da      	ldr	r2, [r3, #28]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2180      	movs	r1, #128	; 0x80
 80042fa:	0109      	lsls	r1, r1, #4
 80042fc:	430a      	orrs	r2, r1
 80042fe:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	69da      	ldr	r2, [r3, #28]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	490f      	ldr	r1, [pc, #60]	; (8004348 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800430c:	400a      	ands	r2, r1
 800430e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	69d9      	ldr	r1, [r3, #28]
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	68db      	ldr	r3, [r3, #12]
 800431a:	021a      	lsls	r2, r3, #8
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	430a      	orrs	r2, r1
 8004322:	61da      	str	r2, [r3, #28]
      break;
 8004324:	e004      	b.n	8004330 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004326:	2317      	movs	r3, #23
 8004328:	18fb      	adds	r3, r7, r3
 800432a:	2201      	movs	r2, #1
 800432c:	701a      	strb	r2, [r3, #0]
      break;
 800432e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2238      	movs	r2, #56	; 0x38
 8004334:	2100      	movs	r1, #0
 8004336:	5499      	strb	r1, [r3, r2]

  return status;
 8004338:	2317      	movs	r3, #23
 800433a:	18fb      	adds	r3, r7, r3
 800433c:	781b      	ldrb	r3, [r3, #0]
}
 800433e:	0018      	movs	r0, r3
 8004340:	46bd      	mov	sp, r7
 8004342:	b006      	add	sp, #24
 8004344:	bd80      	pop	{r7, pc}
 8004346:	46c0      	nop			; (mov r8, r8)
 8004348:	fffffbff 	.word	0xfffffbff

0800434c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004356:	230f      	movs	r3, #15
 8004358:	18fb      	adds	r3, r7, r3
 800435a:	2200      	movs	r2, #0
 800435c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2238      	movs	r2, #56	; 0x38
 8004362:	5c9b      	ldrb	r3, [r3, r2]
 8004364:	2b01      	cmp	r3, #1
 8004366:	d101      	bne.n	800436c <HAL_TIM_ConfigClockSource+0x20>
 8004368:	2302      	movs	r3, #2
 800436a:	e0bc      	b.n	80044e6 <HAL_TIM_ConfigClockSource+0x19a>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2238      	movs	r2, #56	; 0x38
 8004370:	2101      	movs	r1, #1
 8004372:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2239      	movs	r2, #57	; 0x39
 8004378:	2102      	movs	r1, #2
 800437a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	2277      	movs	r2, #119	; 0x77
 8004388:	4393      	bics	r3, r2
 800438a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	4a58      	ldr	r2, [pc, #352]	; (80044f0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004390:	4013      	ands	r3, r2
 8004392:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2280      	movs	r2, #128	; 0x80
 80043a2:	0192      	lsls	r2, r2, #6
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d040      	beq.n	800442a <HAL_TIM_ConfigClockSource+0xde>
 80043a8:	2280      	movs	r2, #128	; 0x80
 80043aa:	0192      	lsls	r2, r2, #6
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d900      	bls.n	80043b2 <HAL_TIM_ConfigClockSource+0x66>
 80043b0:	e088      	b.n	80044c4 <HAL_TIM_ConfigClockSource+0x178>
 80043b2:	2280      	movs	r2, #128	; 0x80
 80043b4:	0152      	lsls	r2, r2, #5
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d100      	bne.n	80043bc <HAL_TIM_ConfigClockSource+0x70>
 80043ba:	e088      	b.n	80044ce <HAL_TIM_ConfigClockSource+0x182>
 80043bc:	2280      	movs	r2, #128	; 0x80
 80043be:	0152      	lsls	r2, r2, #5
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d900      	bls.n	80043c6 <HAL_TIM_ConfigClockSource+0x7a>
 80043c4:	e07e      	b.n	80044c4 <HAL_TIM_ConfigClockSource+0x178>
 80043c6:	2b70      	cmp	r3, #112	; 0x70
 80043c8:	d018      	beq.n	80043fc <HAL_TIM_ConfigClockSource+0xb0>
 80043ca:	d900      	bls.n	80043ce <HAL_TIM_ConfigClockSource+0x82>
 80043cc:	e07a      	b.n	80044c4 <HAL_TIM_ConfigClockSource+0x178>
 80043ce:	2b60      	cmp	r3, #96	; 0x60
 80043d0:	d04f      	beq.n	8004472 <HAL_TIM_ConfigClockSource+0x126>
 80043d2:	d900      	bls.n	80043d6 <HAL_TIM_ConfigClockSource+0x8a>
 80043d4:	e076      	b.n	80044c4 <HAL_TIM_ConfigClockSource+0x178>
 80043d6:	2b50      	cmp	r3, #80	; 0x50
 80043d8:	d03b      	beq.n	8004452 <HAL_TIM_ConfigClockSource+0x106>
 80043da:	d900      	bls.n	80043de <HAL_TIM_ConfigClockSource+0x92>
 80043dc:	e072      	b.n	80044c4 <HAL_TIM_ConfigClockSource+0x178>
 80043de:	2b40      	cmp	r3, #64	; 0x40
 80043e0:	d057      	beq.n	8004492 <HAL_TIM_ConfigClockSource+0x146>
 80043e2:	d900      	bls.n	80043e6 <HAL_TIM_ConfigClockSource+0x9a>
 80043e4:	e06e      	b.n	80044c4 <HAL_TIM_ConfigClockSource+0x178>
 80043e6:	2b30      	cmp	r3, #48	; 0x30
 80043e8:	d063      	beq.n	80044b2 <HAL_TIM_ConfigClockSource+0x166>
 80043ea:	d86b      	bhi.n	80044c4 <HAL_TIM_ConfigClockSource+0x178>
 80043ec:	2b20      	cmp	r3, #32
 80043ee:	d060      	beq.n	80044b2 <HAL_TIM_ConfigClockSource+0x166>
 80043f0:	d868      	bhi.n	80044c4 <HAL_TIM_ConfigClockSource+0x178>
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d05d      	beq.n	80044b2 <HAL_TIM_ConfigClockSource+0x166>
 80043f6:	2b10      	cmp	r3, #16
 80043f8:	d05b      	beq.n	80044b2 <HAL_TIM_ConfigClockSource+0x166>
 80043fa:	e063      	b.n	80044c4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800440c:	f000 fa5a 	bl	80048c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	2277      	movs	r2, #119	; 0x77
 800441c:	4313      	orrs	r3, r2
 800441e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	68ba      	ldr	r2, [r7, #8]
 8004426:	609a      	str	r2, [r3, #8]
      break;
 8004428:	e052      	b.n	80044d0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800443a:	f000 fa43 	bl	80048c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	689a      	ldr	r2, [r3, #8]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2180      	movs	r1, #128	; 0x80
 800444a:	01c9      	lsls	r1, r1, #7
 800444c:	430a      	orrs	r2, r1
 800444e:	609a      	str	r2, [r3, #8]
      break;
 8004450:	e03e      	b.n	80044d0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800445e:	001a      	movs	r2, r3
 8004460:	f000 f9b6 	bl	80047d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2150      	movs	r1, #80	; 0x50
 800446a:	0018      	movs	r0, r3
 800446c:	f000 fa10 	bl	8004890 <TIM_ITRx_SetConfig>
      break;
 8004470:	e02e      	b.n	80044d0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800447e:	001a      	movs	r2, r3
 8004480:	f000 f9d4 	bl	800482c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2160      	movs	r1, #96	; 0x60
 800448a:	0018      	movs	r0, r3
 800448c:	f000 fa00 	bl	8004890 <TIM_ITRx_SetConfig>
      break;
 8004490:	e01e      	b.n	80044d0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800449e:	001a      	movs	r2, r3
 80044a0:	f000 f996 	bl	80047d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2140      	movs	r1, #64	; 0x40
 80044aa:	0018      	movs	r0, r3
 80044ac:	f000 f9f0 	bl	8004890 <TIM_ITRx_SetConfig>
      break;
 80044b0:	e00e      	b.n	80044d0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	0019      	movs	r1, r3
 80044bc:	0010      	movs	r0, r2
 80044be:	f000 f9e7 	bl	8004890 <TIM_ITRx_SetConfig>
      break;
 80044c2:	e005      	b.n	80044d0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80044c4:	230f      	movs	r3, #15
 80044c6:	18fb      	adds	r3, r7, r3
 80044c8:	2201      	movs	r2, #1
 80044ca:	701a      	strb	r2, [r3, #0]
      break;
 80044cc:	e000      	b.n	80044d0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80044ce:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2239      	movs	r2, #57	; 0x39
 80044d4:	2101      	movs	r1, #1
 80044d6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2238      	movs	r2, #56	; 0x38
 80044dc:	2100      	movs	r1, #0
 80044de:	5499      	strb	r1, [r3, r2]

  return status;
 80044e0:	230f      	movs	r3, #15
 80044e2:	18fb      	adds	r3, r7, r3
 80044e4:	781b      	ldrb	r3, [r3, #0]
}
 80044e6:	0018      	movs	r0, r3
 80044e8:	46bd      	mov	sp, r7
 80044ea:	b004      	add	sp, #16
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	46c0      	nop			; (mov r8, r8)
 80044f0:	ffff00ff 	.word	0xffff00ff

080044f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044fc:	46c0      	nop			; (mov r8, r8)
 80044fe:	46bd      	mov	sp, r7
 8004500:	b002      	add	sp, #8
 8004502:	bd80      	pop	{r7, pc}

08004504 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800450c:	46c0      	nop			; (mov r8, r8)
 800450e:	46bd      	mov	sp, r7
 8004510:	b002      	add	sp, #8
 8004512:	bd80      	pop	{r7, pc}

08004514 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800451c:	46c0      	nop			; (mov r8, r8)
 800451e:	46bd      	mov	sp, r7
 8004520:	b002      	add	sp, #8
 8004522:	bd80      	pop	{r7, pc}

08004524 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800452c:	46c0      	nop			; (mov r8, r8)
 800452e:	46bd      	mov	sp, r7
 8004530:	b002      	add	sp, #8
 8004532:	bd80      	pop	{r7, pc}

08004534 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	2380      	movs	r3, #128	; 0x80
 8004548:	05db      	lsls	r3, r3, #23
 800454a:	429a      	cmp	r2, r3
 800454c:	d003      	beq.n	8004556 <TIM_Base_SetConfig+0x22>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a1b      	ldr	r2, [pc, #108]	; (80045c0 <TIM_Base_SetConfig+0x8c>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d108      	bne.n	8004568 <TIM_Base_SetConfig+0x34>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2270      	movs	r2, #112	; 0x70
 800455a:	4393      	bics	r3, r2
 800455c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	4313      	orrs	r3, r2
 8004566:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	2380      	movs	r3, #128	; 0x80
 800456c:	05db      	lsls	r3, r3, #23
 800456e:	429a      	cmp	r2, r3
 8004570:	d003      	beq.n	800457a <TIM_Base_SetConfig+0x46>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a12      	ldr	r2, [pc, #72]	; (80045c0 <TIM_Base_SetConfig+0x8c>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d108      	bne.n	800458c <TIM_Base_SetConfig+0x58>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	4a11      	ldr	r2, [pc, #68]	; (80045c4 <TIM_Base_SetConfig+0x90>)
 800457e:	4013      	ands	r3, r2
 8004580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	4313      	orrs	r3, r2
 800458a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2280      	movs	r2, #128	; 0x80
 8004590:	4393      	bics	r3, r2
 8004592:	001a      	movs	r2, r3
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	4313      	orrs	r3, r2
 800459a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	68fa      	ldr	r2, [r7, #12]
 80045a0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	689a      	ldr	r2, [r3, #8]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2201      	movs	r2, #1
 80045b6:	615a      	str	r2, [r3, #20]
}
 80045b8:	46c0      	nop			; (mov r8, r8)
 80045ba:	46bd      	mov	sp, r7
 80045bc:	b004      	add	sp, #16
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	40010800 	.word	0x40010800
 80045c4:	fffffcff 	.word	0xfffffcff

080045c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b086      	sub	sp, #24
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6a1b      	ldr	r3, [r3, #32]
 80045d6:	2201      	movs	r2, #1
 80045d8:	4393      	bics	r3, r2
 80045da:	001a      	movs	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a1b      	ldr	r3, [r3, #32]
 80045e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	699b      	ldr	r3, [r3, #24]
 80045f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2270      	movs	r2, #112	; 0x70
 80045f6:	4393      	bics	r3, r2
 80045f8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2203      	movs	r2, #3
 80045fe:	4393      	bics	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	4313      	orrs	r3, r2
 800460a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	2202      	movs	r2, #2
 8004610:	4393      	bics	r3, r2
 8004612:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	697a      	ldr	r2, [r7, #20]
 800461a:	4313      	orrs	r3, r2
 800461c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	68fa      	ldr	r2, [r7, #12]
 8004628:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685a      	ldr	r2, [r3, #4]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	697a      	ldr	r2, [r7, #20]
 8004636:	621a      	str	r2, [r3, #32]
}
 8004638:	46c0      	nop			; (mov r8, r8)
 800463a:	46bd      	mov	sp, r7
 800463c:	b006      	add	sp, #24
 800463e:	bd80      	pop	{r7, pc}

08004640 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	2210      	movs	r2, #16
 8004650:	4393      	bics	r3, r2
 8004652:	001a      	movs	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6a1b      	ldr	r3, [r3, #32]
 800465c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	699b      	ldr	r3, [r3, #24]
 8004668:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	4a13      	ldr	r2, [pc, #76]	; (80046bc <TIM_OC2_SetConfig+0x7c>)
 800466e:	4013      	ands	r3, r2
 8004670:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	4a12      	ldr	r2, [pc, #72]	; (80046c0 <TIM_OC2_SetConfig+0x80>)
 8004676:	4013      	ands	r3, r2
 8004678:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	021b      	lsls	r3, r3, #8
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	4313      	orrs	r3, r2
 8004684:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	2220      	movs	r2, #32
 800468a:	4393      	bics	r3, r2
 800468c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	011b      	lsls	r3, r3, #4
 8004694:	697a      	ldr	r2, [r7, #20]
 8004696:	4313      	orrs	r3, r2
 8004698:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	693a      	ldr	r2, [r7, #16]
 800469e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68fa      	ldr	r2, [r7, #12]
 80046a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685a      	ldr	r2, [r3, #4]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	621a      	str	r2, [r3, #32]
}
 80046b4:	46c0      	nop			; (mov r8, r8)
 80046b6:	46bd      	mov	sp, r7
 80046b8:	b006      	add	sp, #24
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	ffff8fff 	.word	0xffff8fff
 80046c0:	fffffcff 	.word	0xfffffcff

080046c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	4a1a      	ldr	r2, [pc, #104]	; (800473c <TIM_OC3_SetConfig+0x78>)
 80046d4:	401a      	ands	r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6a1b      	ldr	r3, [r3, #32]
 80046de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	69db      	ldr	r3, [r3, #28]
 80046ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2270      	movs	r2, #112	; 0x70
 80046f0:	4393      	bics	r3, r2
 80046f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2203      	movs	r2, #3
 80046f8:	4393      	bics	r3, r2
 80046fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	4313      	orrs	r3, r2
 8004704:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	4a0d      	ldr	r2, [pc, #52]	; (8004740 <TIM_OC3_SetConfig+0x7c>)
 800470a:	4013      	ands	r3, r2
 800470c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	021b      	lsls	r3, r3, #8
 8004714:	697a      	ldr	r2, [r7, #20]
 8004716:	4313      	orrs	r3, r2
 8004718:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	693a      	ldr	r2, [r7, #16]
 800471e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	68fa      	ldr	r2, [r7, #12]
 8004724:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	685a      	ldr	r2, [r3, #4]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	697a      	ldr	r2, [r7, #20]
 8004732:	621a      	str	r2, [r3, #32]
}
 8004734:	46c0      	nop			; (mov r8, r8)
 8004736:	46bd      	mov	sp, r7
 8004738:	b006      	add	sp, #24
 800473a:	bd80      	pop	{r7, pc}
 800473c:	fffffeff 	.word	0xfffffeff
 8004740:	fffffdff 	.word	0xfffffdff

08004744 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b086      	sub	sp, #24
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a1b      	ldr	r3, [r3, #32]
 8004752:	4a1b      	ldr	r2, [pc, #108]	; (80047c0 <TIM_OC4_SetConfig+0x7c>)
 8004754:	401a      	ands	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	69db      	ldr	r3, [r3, #28]
 800476a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	4a15      	ldr	r2, [pc, #84]	; (80047c4 <TIM_OC4_SetConfig+0x80>)
 8004770:	4013      	ands	r3, r2
 8004772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	4a14      	ldr	r2, [pc, #80]	; (80047c8 <TIM_OC4_SetConfig+0x84>)
 8004778:	4013      	ands	r3, r2
 800477a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	021b      	lsls	r3, r3, #8
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	4313      	orrs	r3, r2
 8004786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	4a10      	ldr	r2, [pc, #64]	; (80047cc <TIM_OC4_SetConfig+0x88>)
 800478c:	4013      	ands	r3, r2
 800478e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	031b      	lsls	r3, r3, #12
 8004796:	697a      	ldr	r2, [r7, #20]
 8004798:	4313      	orrs	r3, r2
 800479a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	693a      	ldr	r2, [r7, #16]
 80047a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	697a      	ldr	r2, [r7, #20]
 80047b4:	621a      	str	r2, [r3, #32]
}
 80047b6:	46c0      	nop			; (mov r8, r8)
 80047b8:	46bd      	mov	sp, r7
 80047ba:	b006      	add	sp, #24
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	46c0      	nop			; (mov r8, r8)
 80047c0:	ffffefff 	.word	0xffffefff
 80047c4:	ffff8fff 	.word	0xffff8fff
 80047c8:	fffffcff 	.word	0xfffffcff
 80047cc:	ffffdfff 	.word	0xffffdfff

080047d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b086      	sub	sp, #24
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	60f8      	str	r0, [r7, #12]
 80047d8:	60b9      	str	r1, [r7, #8]
 80047da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6a1b      	ldr	r3, [r3, #32]
 80047e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6a1b      	ldr	r3, [r3, #32]
 80047e6:	2201      	movs	r2, #1
 80047e8:	4393      	bics	r3, r2
 80047ea:	001a      	movs	r2, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	22f0      	movs	r2, #240	; 0xf0
 80047fa:	4393      	bics	r3, r2
 80047fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	011b      	lsls	r3, r3, #4
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	4313      	orrs	r3, r2
 8004806:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	220a      	movs	r2, #10
 800480c:	4393      	bics	r3, r2
 800480e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	4313      	orrs	r3, r2
 8004816:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	693a      	ldr	r2, [r7, #16]
 800481c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	621a      	str	r2, [r3, #32]
}
 8004824:	46c0      	nop			; (mov r8, r8)
 8004826:	46bd      	mov	sp, r7
 8004828:	b006      	add	sp, #24
 800482a:	bd80      	pop	{r7, pc}

0800482c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b086      	sub	sp, #24
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6a1b      	ldr	r3, [r3, #32]
 800483c:	2210      	movs	r2, #16
 800483e:	4393      	bics	r3, r2
 8004840:	001a      	movs	r2, r3
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	4a0d      	ldr	r2, [pc, #52]	; (800488c <TIM_TI2_ConfigInputStage+0x60>)
 8004856:	4013      	ands	r3, r2
 8004858:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	031b      	lsls	r3, r3, #12
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	4313      	orrs	r3, r2
 8004862:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	22a0      	movs	r2, #160	; 0xa0
 8004868:	4393      	bics	r3, r2
 800486a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	011b      	lsls	r3, r3, #4
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	4313      	orrs	r3, r2
 8004874:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	697a      	ldr	r2, [r7, #20]
 800487a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	621a      	str	r2, [r3, #32]
}
 8004882:	46c0      	nop			; (mov r8, r8)
 8004884:	46bd      	mov	sp, r7
 8004886:	b006      	add	sp, #24
 8004888:	bd80      	pop	{r7, pc}
 800488a:	46c0      	nop			; (mov r8, r8)
 800488c:	ffff0fff 	.word	0xffff0fff

08004890 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2270      	movs	r2, #112	; 0x70
 80048a4:	4393      	bics	r3, r2
 80048a6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048a8:	683a      	ldr	r2, [r7, #0]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	2207      	movs	r2, #7
 80048b0:	4313      	orrs	r3, r2
 80048b2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	609a      	str	r2, [r3, #8]
}
 80048ba:	46c0      	nop			; (mov r8, r8)
 80048bc:	46bd      	mov	sp, r7
 80048be:	b004      	add	sp, #16
 80048c0:	bd80      	pop	{r7, pc}
	...

080048c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
 80048d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	4a09      	ldr	r2, [pc, #36]	; (8004900 <TIM_ETR_SetConfig+0x3c>)
 80048dc:	4013      	ands	r3, r2
 80048de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	021a      	lsls	r2, r3, #8
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	431a      	orrs	r2, r3
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	697a      	ldr	r2, [r7, #20]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	609a      	str	r2, [r3, #8]
}
 80048f8:	46c0      	nop			; (mov r8, r8)
 80048fa:	46bd      	mov	sp, r7
 80048fc:	b006      	add	sp, #24
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	ffff00ff 	.word	0xffff00ff

08004904 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b086      	sub	sp, #24
 8004908:	af00      	add	r7, sp, #0
 800490a:	60f8      	str	r0, [r7, #12]
 800490c:	60b9      	str	r1, [r7, #8]
 800490e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	221f      	movs	r2, #31
 8004914:	4013      	ands	r3, r2
 8004916:	2201      	movs	r2, #1
 8004918:	409a      	lsls	r2, r3
 800491a:	0013      	movs	r3, r2
 800491c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6a1b      	ldr	r3, [r3, #32]
 8004922:	697a      	ldr	r2, [r7, #20]
 8004924:	43d2      	mvns	r2, r2
 8004926:	401a      	ands	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6a1a      	ldr	r2, [r3, #32]
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	211f      	movs	r1, #31
 8004934:	400b      	ands	r3, r1
 8004936:	6879      	ldr	r1, [r7, #4]
 8004938:	4099      	lsls	r1, r3
 800493a:	000b      	movs	r3, r1
 800493c:	431a      	orrs	r2, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	621a      	str	r2, [r3, #32]
}
 8004942:	46c0      	nop			; (mov r8, r8)
 8004944:	46bd      	mov	sp, r7
 8004946:	b006      	add	sp, #24
 8004948:	bd80      	pop	{r7, pc}
	...

0800494c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2238      	movs	r2, #56	; 0x38
 800495a:	5c9b      	ldrb	r3, [r3, r2]
 800495c:	2b01      	cmp	r3, #1
 800495e:	d101      	bne.n	8004964 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004960:	2302      	movs	r3, #2
 8004962:	e03d      	b.n	80049e0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2238      	movs	r2, #56	; 0x38
 8004968:	2101      	movs	r1, #1
 800496a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2239      	movs	r2, #57	; 0x39
 8004970:	2102      	movs	r1, #2
 8004972:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2270      	movs	r2, #112	; 0x70
 8004988:	4393      	bics	r3, r2
 800498a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68fa      	ldr	r2, [r7, #12]
 8004992:	4313      	orrs	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	68fa      	ldr	r2, [r7, #12]
 800499c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	2380      	movs	r3, #128	; 0x80
 80049a4:	05db      	lsls	r3, r3, #23
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d004      	beq.n	80049b4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a0e      	ldr	r2, [pc, #56]	; (80049e8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d10c      	bne.n	80049ce <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	2280      	movs	r2, #128	; 0x80
 80049b8:	4393      	bics	r3, r2
 80049ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2239      	movs	r2, #57	; 0x39
 80049d2:	2101      	movs	r1, #1
 80049d4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2238      	movs	r2, #56	; 0x38
 80049da:	2100      	movs	r1, #0
 80049dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	0018      	movs	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	b004      	add	sp, #16
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	40010800 	.word	0x40010800

080049ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e044      	b.n	8004a88 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d107      	bne.n	8004a16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2278      	movs	r2, #120	; 0x78
 8004a0a:	2100      	movs	r1, #0
 8004a0c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	0018      	movs	r0, r3
 8004a12:	f7fc fd09 	bl	8001428 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2224      	movs	r2, #36	; 0x24
 8004a1a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	2101      	movs	r1, #1
 8004a28:	438a      	bics	r2, r1
 8004a2a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	0018      	movs	r0, r3
 8004a30:	f000 f8d0 	bl	8004bd4 <UART_SetConfig>
 8004a34:	0003      	movs	r3, r0
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d101      	bne.n	8004a3e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e024      	b.n	8004a88 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d003      	beq.n	8004a4e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	0018      	movs	r0, r3
 8004a4a:	f000 fb0d 	bl	8005068 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685a      	ldr	r2, [r3, #4]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	490d      	ldr	r1, [pc, #52]	; (8004a90 <HAL_UART_Init+0xa4>)
 8004a5a:	400a      	ands	r2, r1
 8004a5c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	689a      	ldr	r2, [r3, #8]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	212a      	movs	r1, #42	; 0x2a
 8004a6a:	438a      	bics	r2, r1
 8004a6c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2101      	movs	r1, #1
 8004a7a:	430a      	orrs	r2, r1
 8004a7c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	0018      	movs	r0, r3
 8004a82:	f000 fba5 	bl	80051d0 <UART_CheckIdleState>
 8004a86:	0003      	movs	r3, r0
}
 8004a88:	0018      	movs	r0, r3
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	b002      	add	sp, #8
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	ffffb7ff 	.word	0xffffb7ff

08004a94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b08a      	sub	sp, #40	; 0x28
 8004a98:	af02      	add	r7, sp, #8
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	603b      	str	r3, [r7, #0]
 8004aa0:	1dbb      	adds	r3, r7, #6
 8004aa2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004aa8:	2b20      	cmp	r3, #32
 8004aaa:	d000      	beq.n	8004aae <HAL_UART_Transmit+0x1a>
 8004aac:	e08c      	b.n	8004bc8 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d003      	beq.n	8004abc <HAL_UART_Transmit+0x28>
 8004ab4:	1dbb      	adds	r3, r7, #6
 8004ab6:	881b      	ldrh	r3, [r3, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d101      	bne.n	8004ac0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e084      	b.n	8004bca <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	689a      	ldr	r2, [r3, #8]
 8004ac4:	2380      	movs	r3, #128	; 0x80
 8004ac6:	015b      	lsls	r3, r3, #5
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d109      	bne.n	8004ae0 <HAL_UART_Transmit+0x4c>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d105      	bne.n	8004ae0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	4013      	ands	r3, r2
 8004ada:	d001      	beq.n	8004ae0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e074      	b.n	8004bca <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2284      	movs	r2, #132	; 0x84
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2221      	movs	r2, #33	; 0x21
 8004aec:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004aee:	f7fc fe13 	bl	8001718 <HAL_GetTick>
 8004af2:	0003      	movs	r3, r0
 8004af4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	1dba      	adds	r2, r7, #6
 8004afa:	2150      	movs	r1, #80	; 0x50
 8004afc:	8812      	ldrh	r2, [r2, #0]
 8004afe:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	1dba      	adds	r2, r7, #6
 8004b04:	2152      	movs	r1, #82	; 0x52
 8004b06:	8812      	ldrh	r2, [r2, #0]
 8004b08:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	689a      	ldr	r2, [r3, #8]
 8004b0e:	2380      	movs	r3, #128	; 0x80
 8004b10:	015b      	lsls	r3, r3, #5
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d108      	bne.n	8004b28 <HAL_UART_Transmit+0x94>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d104      	bne.n	8004b28 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	61bb      	str	r3, [r7, #24]
 8004b26:	e003      	b.n	8004b30 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b30:	e02f      	b.n	8004b92 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b32:	697a      	ldr	r2, [r7, #20]
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	0013      	movs	r3, r2
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	2180      	movs	r1, #128	; 0x80
 8004b40:	f000 fbee 	bl	8005320 <UART_WaitOnFlagUntilTimeout>
 8004b44:	1e03      	subs	r3, r0, #0
 8004b46:	d004      	beq.n	8004b52 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e03b      	b.n	8004bca <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d10b      	bne.n	8004b70 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	881b      	ldrh	r3, [r3, #0]
 8004b5c:	001a      	movs	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	05d2      	lsls	r2, r2, #23
 8004b64:	0dd2      	lsrs	r2, r2, #23
 8004b66:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	3302      	adds	r3, #2
 8004b6c:	61bb      	str	r3, [r7, #24]
 8004b6e:	e007      	b.n	8004b80 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	781a      	ldrb	r2, [r3, #0]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	3301      	adds	r3, #1
 8004b7e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2252      	movs	r2, #82	; 0x52
 8004b84:	5a9b      	ldrh	r3, [r3, r2]
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	b299      	uxth	r1, r3
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2252      	movs	r2, #82	; 0x52
 8004b90:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2252      	movs	r2, #82	; 0x52
 8004b96:	5a9b      	ldrh	r3, [r3, r2]
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1c9      	bne.n	8004b32 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	9300      	str	r3, [sp, #0]
 8004ba6:	0013      	movs	r3, r2
 8004ba8:	2200      	movs	r2, #0
 8004baa:	2140      	movs	r1, #64	; 0x40
 8004bac:	f000 fbb8 	bl	8005320 <UART_WaitOnFlagUntilTimeout>
 8004bb0:	1e03      	subs	r3, r0, #0
 8004bb2:	d004      	beq.n	8004bbe <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e005      	b.n	8004bca <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2220      	movs	r2, #32
 8004bc2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	e000      	b.n	8004bca <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8004bc8:	2302      	movs	r3, #2
  }
}
 8004bca:	0018      	movs	r0, r3
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	b008      	add	sp, #32
 8004bd0:	bd80      	pop	{r7, pc}
	...

08004bd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bd4:	b5b0      	push	{r4, r5, r7, lr}
 8004bd6:	b08e      	sub	sp, #56	; 0x38
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004bdc:	231a      	movs	r3, #26
 8004bde:	2218      	movs	r2, #24
 8004be0:	189b      	adds	r3, r3, r2
 8004be2:	19db      	adds	r3, r3, r7
 8004be4:	2200      	movs	r2, #0
 8004be6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	689a      	ldr	r2, [r3, #8]
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	431a      	orrs	r2, r3
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	695b      	ldr	r3, [r3, #20]
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	69db      	ldr	r3, [r3, #28]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4ab4      	ldr	r2, [pc, #720]	; (8004ed8 <UART_SetConfig+0x304>)
 8004c08:	4013      	ands	r3, r2
 8004c0a:	0019      	movs	r1, r3
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c12:	430a      	orrs	r2, r1
 8004c14:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	4aaf      	ldr	r2, [pc, #700]	; (8004edc <UART_SetConfig+0x308>)
 8004c1e:	4013      	ands	r3, r2
 8004c20:	0019      	movs	r1, r3
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	68da      	ldr	r2, [r3, #12]
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4aa9      	ldr	r2, [pc, #676]	; (8004ee0 <UART_SetConfig+0x30c>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d004      	beq.n	8004c48 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	6a1b      	ldr	r3, [r3, #32]
 8004c42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c44:	4313      	orrs	r3, r2
 8004c46:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	4aa5      	ldr	r2, [pc, #660]	; (8004ee4 <UART_SetConfig+0x310>)
 8004c50:	4013      	ands	r3, r2
 8004c52:	0019      	movs	r1, r3
 8004c54:	69fb      	ldr	r3, [r7, #28]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4aa1      	ldr	r2, [pc, #644]	; (8004ee8 <UART_SetConfig+0x314>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d131      	bne.n	8004ccc <UART_SetConfig+0xf8>
 8004c68:	4ba0      	ldr	r3, [pc, #640]	; (8004eec <UART_SetConfig+0x318>)
 8004c6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c6c:	220c      	movs	r2, #12
 8004c6e:	4013      	ands	r3, r2
 8004c70:	2b0c      	cmp	r3, #12
 8004c72:	d01d      	beq.n	8004cb0 <UART_SetConfig+0xdc>
 8004c74:	d823      	bhi.n	8004cbe <UART_SetConfig+0xea>
 8004c76:	2b08      	cmp	r3, #8
 8004c78:	d00c      	beq.n	8004c94 <UART_SetConfig+0xc0>
 8004c7a:	d820      	bhi.n	8004cbe <UART_SetConfig+0xea>
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d002      	beq.n	8004c86 <UART_SetConfig+0xb2>
 8004c80:	2b04      	cmp	r3, #4
 8004c82:	d00e      	beq.n	8004ca2 <UART_SetConfig+0xce>
 8004c84:	e01b      	b.n	8004cbe <UART_SetConfig+0xea>
 8004c86:	231b      	movs	r3, #27
 8004c88:	2218      	movs	r2, #24
 8004c8a:	189b      	adds	r3, r3, r2
 8004c8c:	19db      	adds	r3, r3, r7
 8004c8e:	2200      	movs	r2, #0
 8004c90:	701a      	strb	r2, [r3, #0]
 8004c92:	e065      	b.n	8004d60 <UART_SetConfig+0x18c>
 8004c94:	231b      	movs	r3, #27
 8004c96:	2218      	movs	r2, #24
 8004c98:	189b      	adds	r3, r3, r2
 8004c9a:	19db      	adds	r3, r3, r7
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	701a      	strb	r2, [r3, #0]
 8004ca0:	e05e      	b.n	8004d60 <UART_SetConfig+0x18c>
 8004ca2:	231b      	movs	r3, #27
 8004ca4:	2218      	movs	r2, #24
 8004ca6:	189b      	adds	r3, r3, r2
 8004ca8:	19db      	adds	r3, r3, r7
 8004caa:	2204      	movs	r2, #4
 8004cac:	701a      	strb	r2, [r3, #0]
 8004cae:	e057      	b.n	8004d60 <UART_SetConfig+0x18c>
 8004cb0:	231b      	movs	r3, #27
 8004cb2:	2218      	movs	r2, #24
 8004cb4:	189b      	adds	r3, r3, r2
 8004cb6:	19db      	adds	r3, r3, r7
 8004cb8:	2208      	movs	r2, #8
 8004cba:	701a      	strb	r2, [r3, #0]
 8004cbc:	e050      	b.n	8004d60 <UART_SetConfig+0x18c>
 8004cbe:	231b      	movs	r3, #27
 8004cc0:	2218      	movs	r2, #24
 8004cc2:	189b      	adds	r3, r3, r2
 8004cc4:	19db      	adds	r3, r3, r7
 8004cc6:	2210      	movs	r2, #16
 8004cc8:	701a      	strb	r2, [r3, #0]
 8004cca:	e049      	b.n	8004d60 <UART_SetConfig+0x18c>
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a83      	ldr	r2, [pc, #524]	; (8004ee0 <UART_SetConfig+0x30c>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d13e      	bne.n	8004d54 <UART_SetConfig+0x180>
 8004cd6:	4b85      	ldr	r3, [pc, #532]	; (8004eec <UART_SetConfig+0x318>)
 8004cd8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cda:	23c0      	movs	r3, #192	; 0xc0
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	4013      	ands	r3, r2
 8004ce0:	22c0      	movs	r2, #192	; 0xc0
 8004ce2:	0112      	lsls	r2, r2, #4
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d027      	beq.n	8004d38 <UART_SetConfig+0x164>
 8004ce8:	22c0      	movs	r2, #192	; 0xc0
 8004cea:	0112      	lsls	r2, r2, #4
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d82a      	bhi.n	8004d46 <UART_SetConfig+0x172>
 8004cf0:	2280      	movs	r2, #128	; 0x80
 8004cf2:	0112      	lsls	r2, r2, #4
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d011      	beq.n	8004d1c <UART_SetConfig+0x148>
 8004cf8:	2280      	movs	r2, #128	; 0x80
 8004cfa:	0112      	lsls	r2, r2, #4
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d822      	bhi.n	8004d46 <UART_SetConfig+0x172>
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d004      	beq.n	8004d0e <UART_SetConfig+0x13a>
 8004d04:	2280      	movs	r2, #128	; 0x80
 8004d06:	00d2      	lsls	r2, r2, #3
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d00e      	beq.n	8004d2a <UART_SetConfig+0x156>
 8004d0c:	e01b      	b.n	8004d46 <UART_SetConfig+0x172>
 8004d0e:	231b      	movs	r3, #27
 8004d10:	2218      	movs	r2, #24
 8004d12:	189b      	adds	r3, r3, r2
 8004d14:	19db      	adds	r3, r3, r7
 8004d16:	2200      	movs	r2, #0
 8004d18:	701a      	strb	r2, [r3, #0]
 8004d1a:	e021      	b.n	8004d60 <UART_SetConfig+0x18c>
 8004d1c:	231b      	movs	r3, #27
 8004d1e:	2218      	movs	r2, #24
 8004d20:	189b      	adds	r3, r3, r2
 8004d22:	19db      	adds	r3, r3, r7
 8004d24:	2202      	movs	r2, #2
 8004d26:	701a      	strb	r2, [r3, #0]
 8004d28:	e01a      	b.n	8004d60 <UART_SetConfig+0x18c>
 8004d2a:	231b      	movs	r3, #27
 8004d2c:	2218      	movs	r2, #24
 8004d2e:	189b      	adds	r3, r3, r2
 8004d30:	19db      	adds	r3, r3, r7
 8004d32:	2204      	movs	r2, #4
 8004d34:	701a      	strb	r2, [r3, #0]
 8004d36:	e013      	b.n	8004d60 <UART_SetConfig+0x18c>
 8004d38:	231b      	movs	r3, #27
 8004d3a:	2218      	movs	r2, #24
 8004d3c:	189b      	adds	r3, r3, r2
 8004d3e:	19db      	adds	r3, r3, r7
 8004d40:	2208      	movs	r2, #8
 8004d42:	701a      	strb	r2, [r3, #0]
 8004d44:	e00c      	b.n	8004d60 <UART_SetConfig+0x18c>
 8004d46:	231b      	movs	r3, #27
 8004d48:	2218      	movs	r2, #24
 8004d4a:	189b      	adds	r3, r3, r2
 8004d4c:	19db      	adds	r3, r3, r7
 8004d4e:	2210      	movs	r2, #16
 8004d50:	701a      	strb	r2, [r3, #0]
 8004d52:	e005      	b.n	8004d60 <UART_SetConfig+0x18c>
 8004d54:	231b      	movs	r3, #27
 8004d56:	2218      	movs	r2, #24
 8004d58:	189b      	adds	r3, r3, r2
 8004d5a:	19db      	adds	r3, r3, r7
 8004d5c:	2210      	movs	r2, #16
 8004d5e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004d60:	69fb      	ldr	r3, [r7, #28]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a5e      	ldr	r2, [pc, #376]	; (8004ee0 <UART_SetConfig+0x30c>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d000      	beq.n	8004d6c <UART_SetConfig+0x198>
 8004d6a:	e084      	b.n	8004e76 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004d6c:	231b      	movs	r3, #27
 8004d6e:	2218      	movs	r2, #24
 8004d70:	189b      	adds	r3, r3, r2
 8004d72:	19db      	adds	r3, r3, r7
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	2b08      	cmp	r3, #8
 8004d78:	d01d      	beq.n	8004db6 <UART_SetConfig+0x1e2>
 8004d7a:	dc20      	bgt.n	8004dbe <UART_SetConfig+0x1ea>
 8004d7c:	2b04      	cmp	r3, #4
 8004d7e:	d015      	beq.n	8004dac <UART_SetConfig+0x1d8>
 8004d80:	dc1d      	bgt.n	8004dbe <UART_SetConfig+0x1ea>
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d002      	beq.n	8004d8c <UART_SetConfig+0x1b8>
 8004d86:	2b02      	cmp	r3, #2
 8004d88:	d005      	beq.n	8004d96 <UART_SetConfig+0x1c2>
 8004d8a:	e018      	b.n	8004dbe <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d8c:	f7fe f9e2 	bl	8003154 <HAL_RCC_GetPCLK1Freq>
 8004d90:	0003      	movs	r3, r0
 8004d92:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004d94:	e01c      	b.n	8004dd0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d96:	4b55      	ldr	r3, [pc, #340]	; (8004eec <UART_SetConfig+0x318>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	2210      	movs	r2, #16
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	d002      	beq.n	8004da6 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004da0:	4b53      	ldr	r3, [pc, #332]	; (8004ef0 <UART_SetConfig+0x31c>)
 8004da2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004da4:	e014      	b.n	8004dd0 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8004da6:	4b53      	ldr	r3, [pc, #332]	; (8004ef4 <UART_SetConfig+0x320>)
 8004da8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004daa:	e011      	b.n	8004dd0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004dac:	f7fe f922 	bl	8002ff4 <HAL_RCC_GetSysClockFreq>
 8004db0:	0003      	movs	r3, r0
 8004db2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004db4:	e00c      	b.n	8004dd0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004db6:	2380      	movs	r3, #128	; 0x80
 8004db8:	021b      	lsls	r3, r3, #8
 8004dba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004dbc:	e008      	b.n	8004dd0 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004dc2:	231a      	movs	r3, #26
 8004dc4:	2218      	movs	r2, #24
 8004dc6:	189b      	adds	r3, r3, r2
 8004dc8:	19db      	adds	r3, r3, r7
 8004dca:	2201      	movs	r2, #1
 8004dcc:	701a      	strb	r2, [r3, #0]
        break;
 8004dce:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d100      	bne.n	8004dd8 <UART_SetConfig+0x204>
 8004dd6:	e12f      	b.n	8005038 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	685a      	ldr	r2, [r3, #4]
 8004ddc:	0013      	movs	r3, r2
 8004dde:	005b      	lsls	r3, r3, #1
 8004de0:	189b      	adds	r3, r3, r2
 8004de2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d305      	bcc.n	8004df4 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004dee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d906      	bls.n	8004e02 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8004df4:	231a      	movs	r3, #26
 8004df6:	2218      	movs	r2, #24
 8004df8:	189b      	adds	r3, r3, r2
 8004dfa:	19db      	adds	r3, r3, r7
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	701a      	strb	r2, [r3, #0]
 8004e00:	e11a      	b.n	8005038 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e04:	613b      	str	r3, [r7, #16]
 8004e06:	2300      	movs	r3, #0
 8004e08:	617b      	str	r3, [r7, #20]
 8004e0a:	6939      	ldr	r1, [r7, #16]
 8004e0c:	697a      	ldr	r2, [r7, #20]
 8004e0e:	000b      	movs	r3, r1
 8004e10:	0e1b      	lsrs	r3, r3, #24
 8004e12:	0010      	movs	r0, r2
 8004e14:	0205      	lsls	r5, r0, #8
 8004e16:	431d      	orrs	r5, r3
 8004e18:	000b      	movs	r3, r1
 8004e1a:	021c      	lsls	r4, r3, #8
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	085b      	lsrs	r3, r3, #1
 8004e22:	60bb      	str	r3, [r7, #8]
 8004e24:	2300      	movs	r3, #0
 8004e26:	60fb      	str	r3, [r7, #12]
 8004e28:	68b8      	ldr	r0, [r7, #8]
 8004e2a:	68f9      	ldr	r1, [r7, #12]
 8004e2c:	1900      	adds	r0, r0, r4
 8004e2e:	4169      	adcs	r1, r5
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	603b      	str	r3, [r7, #0]
 8004e36:	2300      	movs	r3, #0
 8004e38:	607b      	str	r3, [r7, #4]
 8004e3a:	683a      	ldr	r2, [r7, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f7fb fa01 	bl	8000244 <__aeabi_uldivmod>
 8004e42:	0002      	movs	r2, r0
 8004e44:	000b      	movs	r3, r1
 8004e46:	0013      	movs	r3, r2
 8004e48:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004e4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e4c:	23c0      	movs	r3, #192	; 0xc0
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d309      	bcc.n	8004e68 <UART_SetConfig+0x294>
 8004e54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e56:	2380      	movs	r3, #128	; 0x80
 8004e58:	035b      	lsls	r3, r3, #13
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d204      	bcs.n	8004e68 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e64:	60da      	str	r2, [r3, #12]
 8004e66:	e0e7      	b.n	8005038 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8004e68:	231a      	movs	r3, #26
 8004e6a:	2218      	movs	r2, #24
 8004e6c:	189b      	adds	r3, r3, r2
 8004e6e:	19db      	adds	r3, r3, r7
 8004e70:	2201      	movs	r2, #1
 8004e72:	701a      	strb	r2, [r3, #0]
 8004e74:	e0e0      	b.n	8005038 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e76:	69fb      	ldr	r3, [r7, #28]
 8004e78:	69da      	ldr	r2, [r3, #28]
 8004e7a:	2380      	movs	r3, #128	; 0x80
 8004e7c:	021b      	lsls	r3, r3, #8
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d000      	beq.n	8004e84 <UART_SetConfig+0x2b0>
 8004e82:	e082      	b.n	8004f8a <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8004e84:	231b      	movs	r3, #27
 8004e86:	2218      	movs	r2, #24
 8004e88:	189b      	adds	r3, r3, r2
 8004e8a:	19db      	adds	r3, r3, r7
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	2b08      	cmp	r3, #8
 8004e90:	d834      	bhi.n	8004efc <UART_SetConfig+0x328>
 8004e92:	009a      	lsls	r2, r3, #2
 8004e94:	4b18      	ldr	r3, [pc, #96]	; (8004ef8 <UART_SetConfig+0x324>)
 8004e96:	18d3      	adds	r3, r2, r3
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e9c:	f7fe f95a 	bl	8003154 <HAL_RCC_GetPCLK1Freq>
 8004ea0:	0003      	movs	r3, r0
 8004ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004ea4:	e033      	b.n	8004f0e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ea6:	f7fe f96b 	bl	8003180 <HAL_RCC_GetPCLK2Freq>
 8004eaa:	0003      	movs	r3, r0
 8004eac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004eae:	e02e      	b.n	8004f0e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004eb0:	4b0e      	ldr	r3, [pc, #56]	; (8004eec <UART_SetConfig+0x318>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2210      	movs	r2, #16
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	d002      	beq.n	8004ec0 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004eba:	4b0d      	ldr	r3, [pc, #52]	; (8004ef0 <UART_SetConfig+0x31c>)
 8004ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004ebe:	e026      	b.n	8004f0e <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8004ec0:	4b0c      	ldr	r3, [pc, #48]	; (8004ef4 <UART_SetConfig+0x320>)
 8004ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004ec4:	e023      	b.n	8004f0e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ec6:	f7fe f895 	bl	8002ff4 <HAL_RCC_GetSysClockFreq>
 8004eca:	0003      	movs	r3, r0
 8004ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004ece:	e01e      	b.n	8004f0e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ed0:	2380      	movs	r3, #128	; 0x80
 8004ed2:	021b      	lsls	r3, r3, #8
 8004ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004ed6:	e01a      	b.n	8004f0e <UART_SetConfig+0x33a>
 8004ed8:	efff69f3 	.word	0xefff69f3
 8004edc:	ffffcfff 	.word	0xffffcfff
 8004ee0:	40004800 	.word	0x40004800
 8004ee4:	fffff4ff 	.word	0xfffff4ff
 8004ee8:	40004400 	.word	0x40004400
 8004eec:	40021000 	.word	0x40021000
 8004ef0:	003d0900 	.word	0x003d0900
 8004ef4:	00f42400 	.word	0x00f42400
 8004ef8:	08005ef0 	.word	0x08005ef0
      default:
        pclk = 0U;
 8004efc:	2300      	movs	r3, #0
 8004efe:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004f00:	231a      	movs	r3, #26
 8004f02:	2218      	movs	r2, #24
 8004f04:	189b      	adds	r3, r3, r2
 8004f06:	19db      	adds	r3, r3, r7
 8004f08:	2201      	movs	r2, #1
 8004f0a:	701a      	strb	r2, [r3, #0]
        break;
 8004f0c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d100      	bne.n	8004f16 <UART_SetConfig+0x342>
 8004f14:	e090      	b.n	8005038 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f18:	005a      	lsls	r2, r3, #1
 8004f1a:	69fb      	ldr	r3, [r7, #28]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	085b      	lsrs	r3, r3, #1
 8004f20:	18d2      	adds	r2, r2, r3
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	0019      	movs	r1, r3
 8004f28:	0010      	movs	r0, r2
 8004f2a:	f7fb f8ff 	bl	800012c <__udivsi3>
 8004f2e:	0003      	movs	r3, r0
 8004f30:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f34:	2b0f      	cmp	r3, #15
 8004f36:	d921      	bls.n	8004f7c <UART_SetConfig+0x3a8>
 8004f38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f3a:	2380      	movs	r3, #128	; 0x80
 8004f3c:	025b      	lsls	r3, r3, #9
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d21c      	bcs.n	8004f7c <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f44:	b29a      	uxth	r2, r3
 8004f46:	200e      	movs	r0, #14
 8004f48:	2418      	movs	r4, #24
 8004f4a:	1903      	adds	r3, r0, r4
 8004f4c:	19db      	adds	r3, r3, r7
 8004f4e:	210f      	movs	r1, #15
 8004f50:	438a      	bics	r2, r1
 8004f52:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f56:	085b      	lsrs	r3, r3, #1
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	2207      	movs	r2, #7
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	b299      	uxth	r1, r3
 8004f60:	1903      	adds	r3, r0, r4
 8004f62:	19db      	adds	r3, r3, r7
 8004f64:	1902      	adds	r2, r0, r4
 8004f66:	19d2      	adds	r2, r2, r7
 8004f68:	8812      	ldrh	r2, [r2, #0]
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	1902      	adds	r2, r0, r4
 8004f74:	19d2      	adds	r2, r2, r7
 8004f76:	8812      	ldrh	r2, [r2, #0]
 8004f78:	60da      	str	r2, [r3, #12]
 8004f7a:	e05d      	b.n	8005038 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8004f7c:	231a      	movs	r3, #26
 8004f7e:	2218      	movs	r2, #24
 8004f80:	189b      	adds	r3, r3, r2
 8004f82:	19db      	adds	r3, r3, r7
 8004f84:	2201      	movs	r2, #1
 8004f86:	701a      	strb	r2, [r3, #0]
 8004f88:	e056      	b.n	8005038 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f8a:	231b      	movs	r3, #27
 8004f8c:	2218      	movs	r2, #24
 8004f8e:	189b      	adds	r3, r3, r2
 8004f90:	19db      	adds	r3, r3, r7
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	2b08      	cmp	r3, #8
 8004f96:	d822      	bhi.n	8004fde <UART_SetConfig+0x40a>
 8004f98:	009a      	lsls	r2, r3, #2
 8004f9a:	4b2f      	ldr	r3, [pc, #188]	; (8005058 <UART_SetConfig+0x484>)
 8004f9c:	18d3      	adds	r3, r2, r3
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fa2:	f7fe f8d7 	bl	8003154 <HAL_RCC_GetPCLK1Freq>
 8004fa6:	0003      	movs	r3, r0
 8004fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004faa:	e021      	b.n	8004ff0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fac:	f7fe f8e8 	bl	8003180 <HAL_RCC_GetPCLK2Freq>
 8004fb0:	0003      	movs	r3, r0
 8004fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004fb4:	e01c      	b.n	8004ff0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004fb6:	4b29      	ldr	r3, [pc, #164]	; (800505c <UART_SetConfig+0x488>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2210      	movs	r2, #16
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	d002      	beq.n	8004fc6 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004fc0:	4b27      	ldr	r3, [pc, #156]	; (8005060 <UART_SetConfig+0x48c>)
 8004fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004fc4:	e014      	b.n	8004ff0 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8004fc6:	4b27      	ldr	r3, [pc, #156]	; (8005064 <UART_SetConfig+0x490>)
 8004fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004fca:	e011      	b.n	8004ff0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fcc:	f7fe f812 	bl	8002ff4 <HAL_RCC_GetSysClockFreq>
 8004fd0:	0003      	movs	r3, r0
 8004fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004fd4:	e00c      	b.n	8004ff0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fd6:	2380      	movs	r3, #128	; 0x80
 8004fd8:	021b      	lsls	r3, r3, #8
 8004fda:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004fdc:	e008      	b.n	8004ff0 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004fe2:	231a      	movs	r3, #26
 8004fe4:	2218      	movs	r2, #24
 8004fe6:	189b      	adds	r3, r3, r2
 8004fe8:	19db      	adds	r3, r3, r7
 8004fea:	2201      	movs	r2, #1
 8004fec:	701a      	strb	r2, [r3, #0]
        break;
 8004fee:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d020      	beq.n	8005038 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004ff6:	69fb      	ldr	r3, [r7, #28]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	085a      	lsrs	r2, r3, #1
 8004ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ffe:	18d2      	adds	r2, r2, r3
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	0019      	movs	r1, r3
 8005006:	0010      	movs	r0, r2
 8005008:	f7fb f890 	bl	800012c <__udivsi3>
 800500c:	0003      	movs	r3, r0
 800500e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005012:	2b0f      	cmp	r3, #15
 8005014:	d90a      	bls.n	800502c <UART_SetConfig+0x458>
 8005016:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005018:	2380      	movs	r3, #128	; 0x80
 800501a:	025b      	lsls	r3, r3, #9
 800501c:	429a      	cmp	r2, r3
 800501e:	d205      	bcs.n	800502c <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005022:	b29a      	uxth	r2, r3
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	60da      	str	r2, [r3, #12]
 800502a:	e005      	b.n	8005038 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 800502c:	231a      	movs	r3, #26
 800502e:	2218      	movs	r2, #24
 8005030:	189b      	adds	r3, r3, r2
 8005032:	19db      	adds	r3, r3, r7
 8005034:	2201      	movs	r2, #1
 8005036:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	2200      	movs	r2, #0
 800503c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	2200      	movs	r2, #0
 8005042:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005044:	231a      	movs	r3, #26
 8005046:	2218      	movs	r2, #24
 8005048:	189b      	adds	r3, r3, r2
 800504a:	19db      	adds	r3, r3, r7
 800504c:	781b      	ldrb	r3, [r3, #0]
}
 800504e:	0018      	movs	r0, r3
 8005050:	46bd      	mov	sp, r7
 8005052:	b00e      	add	sp, #56	; 0x38
 8005054:	bdb0      	pop	{r4, r5, r7, pc}
 8005056:	46c0      	nop			; (mov r8, r8)
 8005058:	08005f14 	.word	0x08005f14
 800505c:	40021000 	.word	0x40021000
 8005060:	003d0900 	.word	0x003d0900
 8005064:	00f42400 	.word	0x00f42400

08005068 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b082      	sub	sp, #8
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005074:	2201      	movs	r2, #1
 8005076:	4013      	ands	r3, r2
 8005078:	d00b      	beq.n	8005092 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	4a4a      	ldr	r2, [pc, #296]	; (80051ac <UART_AdvFeatureConfig+0x144>)
 8005082:	4013      	ands	r3, r2
 8005084:	0019      	movs	r1, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	430a      	orrs	r2, r1
 8005090:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005096:	2202      	movs	r2, #2
 8005098:	4013      	ands	r3, r2
 800509a:	d00b      	beq.n	80050b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	4a43      	ldr	r2, [pc, #268]	; (80051b0 <UART_AdvFeatureConfig+0x148>)
 80050a4:	4013      	ands	r3, r2
 80050a6:	0019      	movs	r1, r3
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	430a      	orrs	r2, r1
 80050b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b8:	2204      	movs	r2, #4
 80050ba:	4013      	ands	r3, r2
 80050bc:	d00b      	beq.n	80050d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	4a3b      	ldr	r2, [pc, #236]	; (80051b4 <UART_AdvFeatureConfig+0x14c>)
 80050c6:	4013      	ands	r3, r2
 80050c8:	0019      	movs	r1, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050da:	2208      	movs	r2, #8
 80050dc:	4013      	ands	r3, r2
 80050de:	d00b      	beq.n	80050f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	4a34      	ldr	r2, [pc, #208]	; (80051b8 <UART_AdvFeatureConfig+0x150>)
 80050e8:	4013      	ands	r3, r2
 80050ea:	0019      	movs	r1, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	430a      	orrs	r2, r1
 80050f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050fc:	2210      	movs	r2, #16
 80050fe:	4013      	ands	r3, r2
 8005100:	d00b      	beq.n	800511a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	4a2c      	ldr	r2, [pc, #176]	; (80051bc <UART_AdvFeatureConfig+0x154>)
 800510a:	4013      	ands	r3, r2
 800510c:	0019      	movs	r1, r3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	430a      	orrs	r2, r1
 8005118:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511e:	2220      	movs	r2, #32
 8005120:	4013      	ands	r3, r2
 8005122:	d00b      	beq.n	800513c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	4a25      	ldr	r2, [pc, #148]	; (80051c0 <UART_AdvFeatureConfig+0x158>)
 800512c:	4013      	ands	r3, r2
 800512e:	0019      	movs	r1, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	430a      	orrs	r2, r1
 800513a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005140:	2240      	movs	r2, #64	; 0x40
 8005142:	4013      	ands	r3, r2
 8005144:	d01d      	beq.n	8005182 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	4a1d      	ldr	r2, [pc, #116]	; (80051c4 <UART_AdvFeatureConfig+0x15c>)
 800514e:	4013      	ands	r3, r2
 8005150:	0019      	movs	r1, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	430a      	orrs	r2, r1
 800515c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005162:	2380      	movs	r3, #128	; 0x80
 8005164:	035b      	lsls	r3, r3, #13
 8005166:	429a      	cmp	r2, r3
 8005168:	d10b      	bne.n	8005182 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	4a15      	ldr	r2, [pc, #84]	; (80051c8 <UART_AdvFeatureConfig+0x160>)
 8005172:	4013      	ands	r3, r2
 8005174:	0019      	movs	r1, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	430a      	orrs	r2, r1
 8005180:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005186:	2280      	movs	r2, #128	; 0x80
 8005188:	4013      	ands	r3, r2
 800518a:	d00b      	beq.n	80051a4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	4a0e      	ldr	r2, [pc, #56]	; (80051cc <UART_AdvFeatureConfig+0x164>)
 8005194:	4013      	ands	r3, r2
 8005196:	0019      	movs	r1, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	430a      	orrs	r2, r1
 80051a2:	605a      	str	r2, [r3, #4]
  }
}
 80051a4:	46c0      	nop			; (mov r8, r8)
 80051a6:	46bd      	mov	sp, r7
 80051a8:	b002      	add	sp, #8
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	fffdffff 	.word	0xfffdffff
 80051b0:	fffeffff 	.word	0xfffeffff
 80051b4:	fffbffff 	.word	0xfffbffff
 80051b8:	ffff7fff 	.word	0xffff7fff
 80051bc:	ffffefff 	.word	0xffffefff
 80051c0:	ffffdfff 	.word	0xffffdfff
 80051c4:	ffefffff 	.word	0xffefffff
 80051c8:	ff9fffff 	.word	0xff9fffff
 80051cc:	fff7ffff 	.word	0xfff7ffff

080051d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b092      	sub	sp, #72	; 0x48
 80051d4:	af02      	add	r7, sp, #8
 80051d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2284      	movs	r2, #132	; 0x84
 80051dc:	2100      	movs	r1, #0
 80051de:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80051e0:	f7fc fa9a 	bl	8001718 <HAL_GetTick>
 80051e4:	0003      	movs	r3, r0
 80051e6:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2208      	movs	r2, #8
 80051f0:	4013      	ands	r3, r2
 80051f2:	2b08      	cmp	r3, #8
 80051f4:	d12c      	bne.n	8005250 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051f8:	2280      	movs	r2, #128	; 0x80
 80051fa:	0391      	lsls	r1, r2, #14
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	4a46      	ldr	r2, [pc, #280]	; (8005318 <UART_CheckIdleState+0x148>)
 8005200:	9200      	str	r2, [sp, #0]
 8005202:	2200      	movs	r2, #0
 8005204:	f000 f88c 	bl	8005320 <UART_WaitOnFlagUntilTimeout>
 8005208:	1e03      	subs	r3, r0, #0
 800520a:	d021      	beq.n	8005250 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800520c:	f3ef 8310 	mrs	r3, PRIMASK
 8005210:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005214:	63bb      	str	r3, [r7, #56]	; 0x38
 8005216:	2301      	movs	r3, #1
 8005218:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800521a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521c:	f383 8810 	msr	PRIMASK, r3
}
 8005220:	46c0      	nop			; (mov r8, r8)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2180      	movs	r1, #128	; 0x80
 800522e:	438a      	bics	r2, r1
 8005230:	601a      	str	r2, [r3, #0]
 8005232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005234:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005238:	f383 8810 	msr	PRIMASK, r3
}
 800523c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2220      	movs	r2, #32
 8005242:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2278      	movs	r2, #120	; 0x78
 8005248:	2100      	movs	r1, #0
 800524a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800524c:	2303      	movs	r3, #3
 800524e:	e05f      	b.n	8005310 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2204      	movs	r2, #4
 8005258:	4013      	ands	r3, r2
 800525a:	2b04      	cmp	r3, #4
 800525c:	d146      	bne.n	80052ec <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800525e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005260:	2280      	movs	r2, #128	; 0x80
 8005262:	03d1      	lsls	r1, r2, #15
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	4a2c      	ldr	r2, [pc, #176]	; (8005318 <UART_CheckIdleState+0x148>)
 8005268:	9200      	str	r2, [sp, #0]
 800526a:	2200      	movs	r2, #0
 800526c:	f000 f858 	bl	8005320 <UART_WaitOnFlagUntilTimeout>
 8005270:	1e03      	subs	r3, r0, #0
 8005272:	d03b      	beq.n	80052ec <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005274:	f3ef 8310 	mrs	r3, PRIMASK
 8005278:	60fb      	str	r3, [r7, #12]
  return(result);
 800527a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800527c:	637b      	str	r3, [r7, #52]	; 0x34
 800527e:	2301      	movs	r3, #1
 8005280:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	f383 8810 	msr	PRIMASK, r3
}
 8005288:	46c0      	nop			; (mov r8, r8)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4921      	ldr	r1, [pc, #132]	; (800531c <UART_CheckIdleState+0x14c>)
 8005296:	400a      	ands	r2, r1
 8005298:	601a      	str	r2, [r3, #0]
 800529a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800529c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	f383 8810 	msr	PRIMASK, r3
}
 80052a4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052a6:	f3ef 8310 	mrs	r3, PRIMASK
 80052aa:	61bb      	str	r3, [r7, #24]
  return(result);
 80052ac:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052ae:	633b      	str	r3, [r7, #48]	; 0x30
 80052b0:	2301      	movs	r3, #1
 80052b2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	f383 8810 	msr	PRIMASK, r3
}
 80052ba:	46c0      	nop			; (mov r8, r8)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	689a      	ldr	r2, [r3, #8]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2101      	movs	r1, #1
 80052c8:	438a      	bics	r2, r1
 80052ca:	609a      	str	r2, [r3, #8]
 80052cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ce:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052d0:	6a3b      	ldr	r3, [r7, #32]
 80052d2:	f383 8810 	msr	PRIMASK, r3
}
 80052d6:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2280      	movs	r2, #128	; 0x80
 80052dc:	2120      	movs	r1, #32
 80052de:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2278      	movs	r2, #120	; 0x78
 80052e4:	2100      	movs	r1, #0
 80052e6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e011      	b.n	8005310 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2220      	movs	r2, #32
 80052f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2280      	movs	r2, #128	; 0x80
 80052f6:	2120      	movs	r1, #32
 80052f8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2278      	movs	r2, #120	; 0x78
 800530a:	2100      	movs	r1, #0
 800530c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	0018      	movs	r0, r3
 8005312:	46bd      	mov	sp, r7
 8005314:	b010      	add	sp, #64	; 0x40
 8005316:	bd80      	pop	{r7, pc}
 8005318:	01ffffff 	.word	0x01ffffff
 800531c:	fffffedf 	.word	0xfffffedf

08005320 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	603b      	str	r3, [r7, #0]
 800532c:	1dfb      	adds	r3, r7, #7
 800532e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005330:	e04b      	b.n	80053ca <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	3301      	adds	r3, #1
 8005336:	d048      	beq.n	80053ca <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005338:	f7fc f9ee 	bl	8001718 <HAL_GetTick>
 800533c:	0002      	movs	r2, r0
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	69ba      	ldr	r2, [r7, #24]
 8005344:	429a      	cmp	r2, r3
 8005346:	d302      	bcc.n	800534e <UART_WaitOnFlagUntilTimeout+0x2e>
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d101      	bne.n	8005352 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e04b      	b.n	80053ea <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2204      	movs	r2, #4
 800535a:	4013      	ands	r3, r2
 800535c:	d035      	beq.n	80053ca <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	69db      	ldr	r3, [r3, #28]
 8005364:	2208      	movs	r2, #8
 8005366:	4013      	ands	r3, r2
 8005368:	2b08      	cmp	r3, #8
 800536a:	d111      	bne.n	8005390 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2208      	movs	r2, #8
 8005372:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	0018      	movs	r0, r3
 8005378:	f000 f83c 	bl	80053f4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2284      	movs	r2, #132	; 0x84
 8005380:	2108      	movs	r1, #8
 8005382:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2278      	movs	r2, #120	; 0x78
 8005388:	2100      	movs	r1, #0
 800538a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e02c      	b.n	80053ea <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	69da      	ldr	r2, [r3, #28]
 8005396:	2380      	movs	r3, #128	; 0x80
 8005398:	011b      	lsls	r3, r3, #4
 800539a:	401a      	ands	r2, r3
 800539c:	2380      	movs	r3, #128	; 0x80
 800539e:	011b      	lsls	r3, r3, #4
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d112      	bne.n	80053ca <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2280      	movs	r2, #128	; 0x80
 80053aa:	0112      	lsls	r2, r2, #4
 80053ac:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	0018      	movs	r0, r3
 80053b2:	f000 f81f 	bl	80053f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2284      	movs	r2, #132	; 0x84
 80053ba:	2120      	movs	r1, #32
 80053bc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2278      	movs	r2, #120	; 0x78
 80053c2:	2100      	movs	r1, #0
 80053c4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e00f      	b.n	80053ea <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	69db      	ldr	r3, [r3, #28]
 80053d0:	68ba      	ldr	r2, [r7, #8]
 80053d2:	4013      	ands	r3, r2
 80053d4:	68ba      	ldr	r2, [r7, #8]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	425a      	negs	r2, r3
 80053da:	4153      	adcs	r3, r2
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	001a      	movs	r2, r3
 80053e0:	1dfb      	adds	r3, r7, #7
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d0a4      	beq.n	8005332 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	0018      	movs	r0, r3
 80053ec:	46bd      	mov	sp, r7
 80053ee:	b004      	add	sp, #16
 80053f0:	bd80      	pop	{r7, pc}
	...

080053f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b08e      	sub	sp, #56	; 0x38
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053fc:	f3ef 8310 	mrs	r3, PRIMASK
 8005400:	617b      	str	r3, [r7, #20]
  return(result);
 8005402:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005404:	637b      	str	r3, [r7, #52]	; 0x34
 8005406:	2301      	movs	r3, #1
 8005408:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	f383 8810 	msr	PRIMASK, r3
}
 8005410:	46c0      	nop			; (mov r8, r8)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4926      	ldr	r1, [pc, #152]	; (80054b8 <UART_EndRxTransfer+0xc4>)
 800541e:	400a      	ands	r2, r1
 8005420:	601a      	str	r2, [r3, #0]
 8005422:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005424:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	f383 8810 	msr	PRIMASK, r3
}
 800542c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800542e:	f3ef 8310 	mrs	r3, PRIMASK
 8005432:	623b      	str	r3, [r7, #32]
  return(result);
 8005434:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005436:	633b      	str	r3, [r7, #48]	; 0x30
 8005438:	2301      	movs	r3, #1
 800543a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800543c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800543e:	f383 8810 	msr	PRIMASK, r3
}
 8005442:	46c0      	nop			; (mov r8, r8)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	689a      	ldr	r2, [r3, #8]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2101      	movs	r1, #1
 8005450:	438a      	bics	r2, r1
 8005452:	609a      	str	r2, [r3, #8]
 8005454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005456:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800545a:	f383 8810 	msr	PRIMASK, r3
}
 800545e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005464:	2b01      	cmp	r3, #1
 8005466:	d118      	bne.n	800549a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005468:	f3ef 8310 	mrs	r3, PRIMASK
 800546c:	60bb      	str	r3, [r7, #8]
  return(result);
 800546e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005470:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005472:	2301      	movs	r3, #1
 8005474:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f383 8810 	msr	PRIMASK, r3
}
 800547c:	46c0      	nop			; (mov r8, r8)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2110      	movs	r1, #16
 800548a:	438a      	bics	r2, r1
 800548c:	601a      	str	r2, [r3, #0]
 800548e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005490:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	f383 8810 	msr	PRIMASK, r3
}
 8005498:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2280      	movs	r2, #128	; 0x80
 800549e:	2120      	movs	r1, #32
 80054a0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	669a      	str	r2, [r3, #104]	; 0x68
}
 80054ae:	46c0      	nop			; (mov r8, r8)
 80054b0:	46bd      	mov	sp, r7
 80054b2:	b00e      	add	sp, #56	; 0x38
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	46c0      	nop			; (mov r8, r8)
 80054b8:	fffffedf 	.word	0xfffffedf

080054bc <siprintf>:
 80054bc:	b40e      	push	{r1, r2, r3}
 80054be:	b500      	push	{lr}
 80054c0:	490b      	ldr	r1, [pc, #44]	; (80054f0 <siprintf+0x34>)
 80054c2:	b09c      	sub	sp, #112	; 0x70
 80054c4:	ab1d      	add	r3, sp, #116	; 0x74
 80054c6:	9002      	str	r0, [sp, #8]
 80054c8:	9006      	str	r0, [sp, #24]
 80054ca:	9107      	str	r1, [sp, #28]
 80054cc:	9104      	str	r1, [sp, #16]
 80054ce:	4809      	ldr	r0, [pc, #36]	; (80054f4 <siprintf+0x38>)
 80054d0:	4909      	ldr	r1, [pc, #36]	; (80054f8 <siprintf+0x3c>)
 80054d2:	cb04      	ldmia	r3!, {r2}
 80054d4:	9105      	str	r1, [sp, #20]
 80054d6:	6800      	ldr	r0, [r0, #0]
 80054d8:	a902      	add	r1, sp, #8
 80054da:	9301      	str	r3, [sp, #4]
 80054dc:	f000 f9a2 	bl	8005824 <_svfiprintf_r>
 80054e0:	2200      	movs	r2, #0
 80054e2:	9b02      	ldr	r3, [sp, #8]
 80054e4:	701a      	strb	r2, [r3, #0]
 80054e6:	b01c      	add	sp, #112	; 0x70
 80054e8:	bc08      	pop	{r3}
 80054ea:	b003      	add	sp, #12
 80054ec:	4718      	bx	r3
 80054ee:	46c0      	nop			; (mov r8, r8)
 80054f0:	7fffffff 	.word	0x7fffffff
 80054f4:	2000005c 	.word	0x2000005c
 80054f8:	ffff0208 	.word	0xffff0208

080054fc <memset>:
 80054fc:	0003      	movs	r3, r0
 80054fe:	1882      	adds	r2, r0, r2
 8005500:	4293      	cmp	r3, r2
 8005502:	d100      	bne.n	8005506 <memset+0xa>
 8005504:	4770      	bx	lr
 8005506:	7019      	strb	r1, [r3, #0]
 8005508:	3301      	adds	r3, #1
 800550a:	e7f9      	b.n	8005500 <memset+0x4>

0800550c <__errno>:
 800550c:	4b01      	ldr	r3, [pc, #4]	; (8005514 <__errno+0x8>)
 800550e:	6818      	ldr	r0, [r3, #0]
 8005510:	4770      	bx	lr
 8005512:	46c0      	nop			; (mov r8, r8)
 8005514:	2000005c 	.word	0x2000005c

08005518 <__libc_init_array>:
 8005518:	b570      	push	{r4, r5, r6, lr}
 800551a:	2600      	movs	r6, #0
 800551c:	4c0c      	ldr	r4, [pc, #48]	; (8005550 <__libc_init_array+0x38>)
 800551e:	4d0d      	ldr	r5, [pc, #52]	; (8005554 <__libc_init_array+0x3c>)
 8005520:	1b64      	subs	r4, r4, r5
 8005522:	10a4      	asrs	r4, r4, #2
 8005524:	42a6      	cmp	r6, r4
 8005526:	d109      	bne.n	800553c <__libc_init_array+0x24>
 8005528:	2600      	movs	r6, #0
 800552a:	f000 fc6d 	bl	8005e08 <_init>
 800552e:	4c0a      	ldr	r4, [pc, #40]	; (8005558 <__libc_init_array+0x40>)
 8005530:	4d0a      	ldr	r5, [pc, #40]	; (800555c <__libc_init_array+0x44>)
 8005532:	1b64      	subs	r4, r4, r5
 8005534:	10a4      	asrs	r4, r4, #2
 8005536:	42a6      	cmp	r6, r4
 8005538:	d105      	bne.n	8005546 <__libc_init_array+0x2e>
 800553a:	bd70      	pop	{r4, r5, r6, pc}
 800553c:	00b3      	lsls	r3, r6, #2
 800553e:	58eb      	ldr	r3, [r5, r3]
 8005540:	4798      	blx	r3
 8005542:	3601      	adds	r6, #1
 8005544:	e7ee      	b.n	8005524 <__libc_init_array+0xc>
 8005546:	00b3      	lsls	r3, r6, #2
 8005548:	58eb      	ldr	r3, [r5, r3]
 800554a:	4798      	blx	r3
 800554c:	3601      	adds	r6, #1
 800554e:	e7f2      	b.n	8005536 <__libc_init_array+0x1e>
 8005550:	08005f74 	.word	0x08005f74
 8005554:	08005f74 	.word	0x08005f74
 8005558:	08005f78 	.word	0x08005f78
 800555c:	08005f74 	.word	0x08005f74

08005560 <__retarget_lock_acquire_recursive>:
 8005560:	4770      	bx	lr

08005562 <__retarget_lock_release_recursive>:
 8005562:	4770      	bx	lr

08005564 <_free_r>:
 8005564:	b570      	push	{r4, r5, r6, lr}
 8005566:	0005      	movs	r5, r0
 8005568:	2900      	cmp	r1, #0
 800556a:	d010      	beq.n	800558e <_free_r+0x2a>
 800556c:	1f0c      	subs	r4, r1, #4
 800556e:	6823      	ldr	r3, [r4, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	da00      	bge.n	8005576 <_free_r+0x12>
 8005574:	18e4      	adds	r4, r4, r3
 8005576:	0028      	movs	r0, r5
 8005578:	f000 f8e2 	bl	8005740 <__malloc_lock>
 800557c:	4a1d      	ldr	r2, [pc, #116]	; (80055f4 <_free_r+0x90>)
 800557e:	6813      	ldr	r3, [r2, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d105      	bne.n	8005590 <_free_r+0x2c>
 8005584:	6063      	str	r3, [r4, #4]
 8005586:	6014      	str	r4, [r2, #0]
 8005588:	0028      	movs	r0, r5
 800558a:	f000 f8e1 	bl	8005750 <__malloc_unlock>
 800558e:	bd70      	pop	{r4, r5, r6, pc}
 8005590:	42a3      	cmp	r3, r4
 8005592:	d908      	bls.n	80055a6 <_free_r+0x42>
 8005594:	6820      	ldr	r0, [r4, #0]
 8005596:	1821      	adds	r1, r4, r0
 8005598:	428b      	cmp	r3, r1
 800559a:	d1f3      	bne.n	8005584 <_free_r+0x20>
 800559c:	6819      	ldr	r1, [r3, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	1809      	adds	r1, r1, r0
 80055a2:	6021      	str	r1, [r4, #0]
 80055a4:	e7ee      	b.n	8005584 <_free_r+0x20>
 80055a6:	001a      	movs	r2, r3
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d001      	beq.n	80055b2 <_free_r+0x4e>
 80055ae:	42a3      	cmp	r3, r4
 80055b0:	d9f9      	bls.n	80055a6 <_free_r+0x42>
 80055b2:	6811      	ldr	r1, [r2, #0]
 80055b4:	1850      	adds	r0, r2, r1
 80055b6:	42a0      	cmp	r0, r4
 80055b8:	d10b      	bne.n	80055d2 <_free_r+0x6e>
 80055ba:	6820      	ldr	r0, [r4, #0]
 80055bc:	1809      	adds	r1, r1, r0
 80055be:	1850      	adds	r0, r2, r1
 80055c0:	6011      	str	r1, [r2, #0]
 80055c2:	4283      	cmp	r3, r0
 80055c4:	d1e0      	bne.n	8005588 <_free_r+0x24>
 80055c6:	6818      	ldr	r0, [r3, #0]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	1841      	adds	r1, r0, r1
 80055cc:	6011      	str	r1, [r2, #0]
 80055ce:	6053      	str	r3, [r2, #4]
 80055d0:	e7da      	b.n	8005588 <_free_r+0x24>
 80055d2:	42a0      	cmp	r0, r4
 80055d4:	d902      	bls.n	80055dc <_free_r+0x78>
 80055d6:	230c      	movs	r3, #12
 80055d8:	602b      	str	r3, [r5, #0]
 80055da:	e7d5      	b.n	8005588 <_free_r+0x24>
 80055dc:	6820      	ldr	r0, [r4, #0]
 80055de:	1821      	adds	r1, r4, r0
 80055e0:	428b      	cmp	r3, r1
 80055e2:	d103      	bne.n	80055ec <_free_r+0x88>
 80055e4:	6819      	ldr	r1, [r3, #0]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	1809      	adds	r1, r1, r0
 80055ea:	6021      	str	r1, [r4, #0]
 80055ec:	6063      	str	r3, [r4, #4]
 80055ee:	6054      	str	r4, [r2, #4]
 80055f0:	e7ca      	b.n	8005588 <_free_r+0x24>
 80055f2:	46c0      	nop			; (mov r8, r8)
 80055f4:	20000390 	.word	0x20000390

080055f8 <sbrk_aligned>:
 80055f8:	b570      	push	{r4, r5, r6, lr}
 80055fa:	4e0f      	ldr	r6, [pc, #60]	; (8005638 <sbrk_aligned+0x40>)
 80055fc:	000d      	movs	r5, r1
 80055fe:	6831      	ldr	r1, [r6, #0]
 8005600:	0004      	movs	r4, r0
 8005602:	2900      	cmp	r1, #0
 8005604:	d102      	bne.n	800560c <sbrk_aligned+0x14>
 8005606:	f000 fba1 	bl	8005d4c <_sbrk_r>
 800560a:	6030      	str	r0, [r6, #0]
 800560c:	0029      	movs	r1, r5
 800560e:	0020      	movs	r0, r4
 8005610:	f000 fb9c 	bl	8005d4c <_sbrk_r>
 8005614:	1c43      	adds	r3, r0, #1
 8005616:	d00a      	beq.n	800562e <sbrk_aligned+0x36>
 8005618:	2303      	movs	r3, #3
 800561a:	1cc5      	adds	r5, r0, #3
 800561c:	439d      	bics	r5, r3
 800561e:	42a8      	cmp	r0, r5
 8005620:	d007      	beq.n	8005632 <sbrk_aligned+0x3a>
 8005622:	1a29      	subs	r1, r5, r0
 8005624:	0020      	movs	r0, r4
 8005626:	f000 fb91 	bl	8005d4c <_sbrk_r>
 800562a:	3001      	adds	r0, #1
 800562c:	d101      	bne.n	8005632 <sbrk_aligned+0x3a>
 800562e:	2501      	movs	r5, #1
 8005630:	426d      	negs	r5, r5
 8005632:	0028      	movs	r0, r5
 8005634:	bd70      	pop	{r4, r5, r6, pc}
 8005636:	46c0      	nop			; (mov r8, r8)
 8005638:	20000394 	.word	0x20000394

0800563c <_malloc_r>:
 800563c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800563e:	2203      	movs	r2, #3
 8005640:	1ccb      	adds	r3, r1, #3
 8005642:	4393      	bics	r3, r2
 8005644:	3308      	adds	r3, #8
 8005646:	0006      	movs	r6, r0
 8005648:	001f      	movs	r7, r3
 800564a:	2b0c      	cmp	r3, #12
 800564c:	d238      	bcs.n	80056c0 <_malloc_r+0x84>
 800564e:	270c      	movs	r7, #12
 8005650:	42b9      	cmp	r1, r7
 8005652:	d837      	bhi.n	80056c4 <_malloc_r+0x88>
 8005654:	0030      	movs	r0, r6
 8005656:	f000 f873 	bl	8005740 <__malloc_lock>
 800565a:	4b38      	ldr	r3, [pc, #224]	; (800573c <_malloc_r+0x100>)
 800565c:	9300      	str	r3, [sp, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	001c      	movs	r4, r3
 8005662:	2c00      	cmp	r4, #0
 8005664:	d133      	bne.n	80056ce <_malloc_r+0x92>
 8005666:	0039      	movs	r1, r7
 8005668:	0030      	movs	r0, r6
 800566a:	f7ff ffc5 	bl	80055f8 <sbrk_aligned>
 800566e:	0004      	movs	r4, r0
 8005670:	1c43      	adds	r3, r0, #1
 8005672:	d15e      	bne.n	8005732 <_malloc_r+0xf6>
 8005674:	9b00      	ldr	r3, [sp, #0]
 8005676:	681c      	ldr	r4, [r3, #0]
 8005678:	0025      	movs	r5, r4
 800567a:	2d00      	cmp	r5, #0
 800567c:	d14e      	bne.n	800571c <_malloc_r+0xe0>
 800567e:	2c00      	cmp	r4, #0
 8005680:	d051      	beq.n	8005726 <_malloc_r+0xea>
 8005682:	6823      	ldr	r3, [r4, #0]
 8005684:	0029      	movs	r1, r5
 8005686:	18e3      	adds	r3, r4, r3
 8005688:	0030      	movs	r0, r6
 800568a:	9301      	str	r3, [sp, #4]
 800568c:	f000 fb5e 	bl	8005d4c <_sbrk_r>
 8005690:	9b01      	ldr	r3, [sp, #4]
 8005692:	4283      	cmp	r3, r0
 8005694:	d147      	bne.n	8005726 <_malloc_r+0xea>
 8005696:	6823      	ldr	r3, [r4, #0]
 8005698:	0030      	movs	r0, r6
 800569a:	1aff      	subs	r7, r7, r3
 800569c:	0039      	movs	r1, r7
 800569e:	f7ff ffab 	bl	80055f8 <sbrk_aligned>
 80056a2:	3001      	adds	r0, #1
 80056a4:	d03f      	beq.n	8005726 <_malloc_r+0xea>
 80056a6:	6823      	ldr	r3, [r4, #0]
 80056a8:	19db      	adds	r3, r3, r7
 80056aa:	6023      	str	r3, [r4, #0]
 80056ac:	9b00      	ldr	r3, [sp, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d040      	beq.n	8005736 <_malloc_r+0xfa>
 80056b4:	685a      	ldr	r2, [r3, #4]
 80056b6:	42a2      	cmp	r2, r4
 80056b8:	d133      	bne.n	8005722 <_malloc_r+0xe6>
 80056ba:	2200      	movs	r2, #0
 80056bc:	605a      	str	r2, [r3, #4]
 80056be:	e014      	b.n	80056ea <_malloc_r+0xae>
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	dac5      	bge.n	8005650 <_malloc_r+0x14>
 80056c4:	230c      	movs	r3, #12
 80056c6:	2500      	movs	r5, #0
 80056c8:	6033      	str	r3, [r6, #0]
 80056ca:	0028      	movs	r0, r5
 80056cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80056ce:	6821      	ldr	r1, [r4, #0]
 80056d0:	1bc9      	subs	r1, r1, r7
 80056d2:	d420      	bmi.n	8005716 <_malloc_r+0xda>
 80056d4:	290b      	cmp	r1, #11
 80056d6:	d918      	bls.n	800570a <_malloc_r+0xce>
 80056d8:	19e2      	adds	r2, r4, r7
 80056da:	6027      	str	r7, [r4, #0]
 80056dc:	42a3      	cmp	r3, r4
 80056de:	d112      	bne.n	8005706 <_malloc_r+0xca>
 80056e0:	9b00      	ldr	r3, [sp, #0]
 80056e2:	601a      	str	r2, [r3, #0]
 80056e4:	6863      	ldr	r3, [r4, #4]
 80056e6:	6011      	str	r1, [r2, #0]
 80056e8:	6053      	str	r3, [r2, #4]
 80056ea:	0030      	movs	r0, r6
 80056ec:	0025      	movs	r5, r4
 80056ee:	f000 f82f 	bl	8005750 <__malloc_unlock>
 80056f2:	2207      	movs	r2, #7
 80056f4:	350b      	adds	r5, #11
 80056f6:	1d23      	adds	r3, r4, #4
 80056f8:	4395      	bics	r5, r2
 80056fa:	1aea      	subs	r2, r5, r3
 80056fc:	429d      	cmp	r5, r3
 80056fe:	d0e4      	beq.n	80056ca <_malloc_r+0x8e>
 8005700:	1b5b      	subs	r3, r3, r5
 8005702:	50a3      	str	r3, [r4, r2]
 8005704:	e7e1      	b.n	80056ca <_malloc_r+0x8e>
 8005706:	605a      	str	r2, [r3, #4]
 8005708:	e7ec      	b.n	80056e4 <_malloc_r+0xa8>
 800570a:	6862      	ldr	r2, [r4, #4]
 800570c:	42a3      	cmp	r3, r4
 800570e:	d1d5      	bne.n	80056bc <_malloc_r+0x80>
 8005710:	9b00      	ldr	r3, [sp, #0]
 8005712:	601a      	str	r2, [r3, #0]
 8005714:	e7e9      	b.n	80056ea <_malloc_r+0xae>
 8005716:	0023      	movs	r3, r4
 8005718:	6864      	ldr	r4, [r4, #4]
 800571a:	e7a2      	b.n	8005662 <_malloc_r+0x26>
 800571c:	002c      	movs	r4, r5
 800571e:	686d      	ldr	r5, [r5, #4]
 8005720:	e7ab      	b.n	800567a <_malloc_r+0x3e>
 8005722:	0013      	movs	r3, r2
 8005724:	e7c4      	b.n	80056b0 <_malloc_r+0x74>
 8005726:	230c      	movs	r3, #12
 8005728:	0030      	movs	r0, r6
 800572a:	6033      	str	r3, [r6, #0]
 800572c:	f000 f810 	bl	8005750 <__malloc_unlock>
 8005730:	e7cb      	b.n	80056ca <_malloc_r+0x8e>
 8005732:	6027      	str	r7, [r4, #0]
 8005734:	e7d9      	b.n	80056ea <_malloc_r+0xae>
 8005736:	605b      	str	r3, [r3, #4]
 8005738:	deff      	udf	#255	; 0xff
 800573a:	46c0      	nop			; (mov r8, r8)
 800573c:	20000390 	.word	0x20000390

08005740 <__malloc_lock>:
 8005740:	b510      	push	{r4, lr}
 8005742:	4802      	ldr	r0, [pc, #8]	; (800574c <__malloc_lock+0xc>)
 8005744:	f7ff ff0c 	bl	8005560 <__retarget_lock_acquire_recursive>
 8005748:	bd10      	pop	{r4, pc}
 800574a:	46c0      	nop			; (mov r8, r8)
 800574c:	2000038c 	.word	0x2000038c

08005750 <__malloc_unlock>:
 8005750:	b510      	push	{r4, lr}
 8005752:	4802      	ldr	r0, [pc, #8]	; (800575c <__malloc_unlock+0xc>)
 8005754:	f7ff ff05 	bl	8005562 <__retarget_lock_release_recursive>
 8005758:	bd10      	pop	{r4, pc}
 800575a:	46c0      	nop			; (mov r8, r8)
 800575c:	2000038c 	.word	0x2000038c

08005760 <__ssputs_r>:
 8005760:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005762:	b085      	sub	sp, #20
 8005764:	9301      	str	r3, [sp, #4]
 8005766:	9203      	str	r2, [sp, #12]
 8005768:	688e      	ldr	r6, [r1, #8]
 800576a:	9a01      	ldr	r2, [sp, #4]
 800576c:	0007      	movs	r7, r0
 800576e:	000c      	movs	r4, r1
 8005770:	680b      	ldr	r3, [r1, #0]
 8005772:	4296      	cmp	r6, r2
 8005774:	d831      	bhi.n	80057da <__ssputs_r+0x7a>
 8005776:	898a      	ldrh	r2, [r1, #12]
 8005778:	2190      	movs	r1, #144	; 0x90
 800577a:	00c9      	lsls	r1, r1, #3
 800577c:	420a      	tst	r2, r1
 800577e:	d029      	beq.n	80057d4 <__ssputs_r+0x74>
 8005780:	2003      	movs	r0, #3
 8005782:	6921      	ldr	r1, [r4, #16]
 8005784:	1a5b      	subs	r3, r3, r1
 8005786:	9302      	str	r3, [sp, #8]
 8005788:	6963      	ldr	r3, [r4, #20]
 800578a:	4343      	muls	r3, r0
 800578c:	0fdd      	lsrs	r5, r3, #31
 800578e:	18ed      	adds	r5, r5, r3
 8005790:	9b01      	ldr	r3, [sp, #4]
 8005792:	9802      	ldr	r0, [sp, #8]
 8005794:	3301      	adds	r3, #1
 8005796:	181b      	adds	r3, r3, r0
 8005798:	106d      	asrs	r5, r5, #1
 800579a:	42ab      	cmp	r3, r5
 800579c:	d900      	bls.n	80057a0 <__ssputs_r+0x40>
 800579e:	001d      	movs	r5, r3
 80057a0:	0552      	lsls	r2, r2, #21
 80057a2:	d529      	bpl.n	80057f8 <__ssputs_r+0x98>
 80057a4:	0029      	movs	r1, r5
 80057a6:	0038      	movs	r0, r7
 80057a8:	f7ff ff48 	bl	800563c <_malloc_r>
 80057ac:	1e06      	subs	r6, r0, #0
 80057ae:	d02d      	beq.n	800580c <__ssputs_r+0xac>
 80057b0:	9a02      	ldr	r2, [sp, #8]
 80057b2:	6921      	ldr	r1, [r4, #16]
 80057b4:	f000 fae7 	bl	8005d86 <memcpy>
 80057b8:	89a2      	ldrh	r2, [r4, #12]
 80057ba:	4b19      	ldr	r3, [pc, #100]	; (8005820 <__ssputs_r+0xc0>)
 80057bc:	401a      	ands	r2, r3
 80057be:	2380      	movs	r3, #128	; 0x80
 80057c0:	4313      	orrs	r3, r2
 80057c2:	81a3      	strh	r3, [r4, #12]
 80057c4:	9b02      	ldr	r3, [sp, #8]
 80057c6:	6126      	str	r6, [r4, #16]
 80057c8:	18f6      	adds	r6, r6, r3
 80057ca:	6026      	str	r6, [r4, #0]
 80057cc:	6165      	str	r5, [r4, #20]
 80057ce:	9e01      	ldr	r6, [sp, #4]
 80057d0:	1aed      	subs	r5, r5, r3
 80057d2:	60a5      	str	r5, [r4, #8]
 80057d4:	9b01      	ldr	r3, [sp, #4]
 80057d6:	429e      	cmp	r6, r3
 80057d8:	d900      	bls.n	80057dc <__ssputs_r+0x7c>
 80057da:	9e01      	ldr	r6, [sp, #4]
 80057dc:	0032      	movs	r2, r6
 80057de:	9903      	ldr	r1, [sp, #12]
 80057e0:	6820      	ldr	r0, [r4, #0]
 80057e2:	f000 fa9f 	bl	8005d24 <memmove>
 80057e6:	2000      	movs	r0, #0
 80057e8:	68a3      	ldr	r3, [r4, #8]
 80057ea:	1b9b      	subs	r3, r3, r6
 80057ec:	60a3      	str	r3, [r4, #8]
 80057ee:	6823      	ldr	r3, [r4, #0]
 80057f0:	199b      	adds	r3, r3, r6
 80057f2:	6023      	str	r3, [r4, #0]
 80057f4:	b005      	add	sp, #20
 80057f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057f8:	002a      	movs	r2, r5
 80057fa:	0038      	movs	r0, r7
 80057fc:	f000 facc 	bl	8005d98 <_realloc_r>
 8005800:	1e06      	subs	r6, r0, #0
 8005802:	d1df      	bne.n	80057c4 <__ssputs_r+0x64>
 8005804:	0038      	movs	r0, r7
 8005806:	6921      	ldr	r1, [r4, #16]
 8005808:	f7ff feac 	bl	8005564 <_free_r>
 800580c:	230c      	movs	r3, #12
 800580e:	2001      	movs	r0, #1
 8005810:	603b      	str	r3, [r7, #0]
 8005812:	89a2      	ldrh	r2, [r4, #12]
 8005814:	3334      	adds	r3, #52	; 0x34
 8005816:	4313      	orrs	r3, r2
 8005818:	81a3      	strh	r3, [r4, #12]
 800581a:	4240      	negs	r0, r0
 800581c:	e7ea      	b.n	80057f4 <__ssputs_r+0x94>
 800581e:	46c0      	nop			; (mov r8, r8)
 8005820:	fffffb7f 	.word	0xfffffb7f

08005824 <_svfiprintf_r>:
 8005824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005826:	b0a1      	sub	sp, #132	; 0x84
 8005828:	9003      	str	r0, [sp, #12]
 800582a:	001d      	movs	r5, r3
 800582c:	898b      	ldrh	r3, [r1, #12]
 800582e:	000f      	movs	r7, r1
 8005830:	0016      	movs	r6, r2
 8005832:	061b      	lsls	r3, r3, #24
 8005834:	d511      	bpl.n	800585a <_svfiprintf_r+0x36>
 8005836:	690b      	ldr	r3, [r1, #16]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d10e      	bne.n	800585a <_svfiprintf_r+0x36>
 800583c:	2140      	movs	r1, #64	; 0x40
 800583e:	f7ff fefd 	bl	800563c <_malloc_r>
 8005842:	6038      	str	r0, [r7, #0]
 8005844:	6138      	str	r0, [r7, #16]
 8005846:	2800      	cmp	r0, #0
 8005848:	d105      	bne.n	8005856 <_svfiprintf_r+0x32>
 800584a:	230c      	movs	r3, #12
 800584c:	9a03      	ldr	r2, [sp, #12]
 800584e:	3801      	subs	r0, #1
 8005850:	6013      	str	r3, [r2, #0]
 8005852:	b021      	add	sp, #132	; 0x84
 8005854:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005856:	2340      	movs	r3, #64	; 0x40
 8005858:	617b      	str	r3, [r7, #20]
 800585a:	2300      	movs	r3, #0
 800585c:	ac08      	add	r4, sp, #32
 800585e:	6163      	str	r3, [r4, #20]
 8005860:	3320      	adds	r3, #32
 8005862:	7663      	strb	r3, [r4, #25]
 8005864:	3310      	adds	r3, #16
 8005866:	76a3      	strb	r3, [r4, #26]
 8005868:	9507      	str	r5, [sp, #28]
 800586a:	0035      	movs	r5, r6
 800586c:	782b      	ldrb	r3, [r5, #0]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <_svfiprintf_r+0x52>
 8005872:	2b25      	cmp	r3, #37	; 0x25
 8005874:	d148      	bne.n	8005908 <_svfiprintf_r+0xe4>
 8005876:	1bab      	subs	r3, r5, r6
 8005878:	9305      	str	r3, [sp, #20]
 800587a:	42b5      	cmp	r5, r6
 800587c:	d00b      	beq.n	8005896 <_svfiprintf_r+0x72>
 800587e:	0032      	movs	r2, r6
 8005880:	0039      	movs	r1, r7
 8005882:	9803      	ldr	r0, [sp, #12]
 8005884:	f7ff ff6c 	bl	8005760 <__ssputs_r>
 8005888:	3001      	adds	r0, #1
 800588a:	d100      	bne.n	800588e <_svfiprintf_r+0x6a>
 800588c:	e0af      	b.n	80059ee <_svfiprintf_r+0x1ca>
 800588e:	6963      	ldr	r3, [r4, #20]
 8005890:	9a05      	ldr	r2, [sp, #20]
 8005892:	189b      	adds	r3, r3, r2
 8005894:	6163      	str	r3, [r4, #20]
 8005896:	782b      	ldrb	r3, [r5, #0]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d100      	bne.n	800589e <_svfiprintf_r+0x7a>
 800589c:	e0a7      	b.n	80059ee <_svfiprintf_r+0x1ca>
 800589e:	2201      	movs	r2, #1
 80058a0:	2300      	movs	r3, #0
 80058a2:	4252      	negs	r2, r2
 80058a4:	6062      	str	r2, [r4, #4]
 80058a6:	a904      	add	r1, sp, #16
 80058a8:	3254      	adds	r2, #84	; 0x54
 80058aa:	1852      	adds	r2, r2, r1
 80058ac:	1c6e      	adds	r6, r5, #1
 80058ae:	6023      	str	r3, [r4, #0]
 80058b0:	60e3      	str	r3, [r4, #12]
 80058b2:	60a3      	str	r3, [r4, #8]
 80058b4:	7013      	strb	r3, [r2, #0]
 80058b6:	65a3      	str	r3, [r4, #88]	; 0x58
 80058b8:	4b55      	ldr	r3, [pc, #340]	; (8005a10 <_svfiprintf_r+0x1ec>)
 80058ba:	2205      	movs	r2, #5
 80058bc:	0018      	movs	r0, r3
 80058be:	7831      	ldrb	r1, [r6, #0]
 80058c0:	9305      	str	r3, [sp, #20]
 80058c2:	f000 fa55 	bl	8005d70 <memchr>
 80058c6:	1c75      	adds	r5, r6, #1
 80058c8:	2800      	cmp	r0, #0
 80058ca:	d11f      	bne.n	800590c <_svfiprintf_r+0xe8>
 80058cc:	6822      	ldr	r2, [r4, #0]
 80058ce:	06d3      	lsls	r3, r2, #27
 80058d0:	d504      	bpl.n	80058dc <_svfiprintf_r+0xb8>
 80058d2:	2353      	movs	r3, #83	; 0x53
 80058d4:	a904      	add	r1, sp, #16
 80058d6:	185b      	adds	r3, r3, r1
 80058d8:	2120      	movs	r1, #32
 80058da:	7019      	strb	r1, [r3, #0]
 80058dc:	0713      	lsls	r3, r2, #28
 80058de:	d504      	bpl.n	80058ea <_svfiprintf_r+0xc6>
 80058e0:	2353      	movs	r3, #83	; 0x53
 80058e2:	a904      	add	r1, sp, #16
 80058e4:	185b      	adds	r3, r3, r1
 80058e6:	212b      	movs	r1, #43	; 0x2b
 80058e8:	7019      	strb	r1, [r3, #0]
 80058ea:	7833      	ldrb	r3, [r6, #0]
 80058ec:	2b2a      	cmp	r3, #42	; 0x2a
 80058ee:	d016      	beq.n	800591e <_svfiprintf_r+0xfa>
 80058f0:	0035      	movs	r5, r6
 80058f2:	2100      	movs	r1, #0
 80058f4:	200a      	movs	r0, #10
 80058f6:	68e3      	ldr	r3, [r4, #12]
 80058f8:	782a      	ldrb	r2, [r5, #0]
 80058fa:	1c6e      	adds	r6, r5, #1
 80058fc:	3a30      	subs	r2, #48	; 0x30
 80058fe:	2a09      	cmp	r2, #9
 8005900:	d94e      	bls.n	80059a0 <_svfiprintf_r+0x17c>
 8005902:	2900      	cmp	r1, #0
 8005904:	d111      	bne.n	800592a <_svfiprintf_r+0x106>
 8005906:	e017      	b.n	8005938 <_svfiprintf_r+0x114>
 8005908:	3501      	adds	r5, #1
 800590a:	e7af      	b.n	800586c <_svfiprintf_r+0x48>
 800590c:	9b05      	ldr	r3, [sp, #20]
 800590e:	6822      	ldr	r2, [r4, #0]
 8005910:	1ac0      	subs	r0, r0, r3
 8005912:	2301      	movs	r3, #1
 8005914:	4083      	lsls	r3, r0
 8005916:	4313      	orrs	r3, r2
 8005918:	002e      	movs	r6, r5
 800591a:	6023      	str	r3, [r4, #0]
 800591c:	e7cc      	b.n	80058b8 <_svfiprintf_r+0x94>
 800591e:	9b07      	ldr	r3, [sp, #28]
 8005920:	1d19      	adds	r1, r3, #4
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	9107      	str	r1, [sp, #28]
 8005926:	2b00      	cmp	r3, #0
 8005928:	db01      	blt.n	800592e <_svfiprintf_r+0x10a>
 800592a:	930b      	str	r3, [sp, #44]	; 0x2c
 800592c:	e004      	b.n	8005938 <_svfiprintf_r+0x114>
 800592e:	425b      	negs	r3, r3
 8005930:	60e3      	str	r3, [r4, #12]
 8005932:	2302      	movs	r3, #2
 8005934:	4313      	orrs	r3, r2
 8005936:	6023      	str	r3, [r4, #0]
 8005938:	782b      	ldrb	r3, [r5, #0]
 800593a:	2b2e      	cmp	r3, #46	; 0x2e
 800593c:	d10a      	bne.n	8005954 <_svfiprintf_r+0x130>
 800593e:	786b      	ldrb	r3, [r5, #1]
 8005940:	2b2a      	cmp	r3, #42	; 0x2a
 8005942:	d135      	bne.n	80059b0 <_svfiprintf_r+0x18c>
 8005944:	9b07      	ldr	r3, [sp, #28]
 8005946:	3502      	adds	r5, #2
 8005948:	1d1a      	adds	r2, r3, #4
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	9207      	str	r2, [sp, #28]
 800594e:	2b00      	cmp	r3, #0
 8005950:	db2b      	blt.n	80059aa <_svfiprintf_r+0x186>
 8005952:	9309      	str	r3, [sp, #36]	; 0x24
 8005954:	4e2f      	ldr	r6, [pc, #188]	; (8005a14 <_svfiprintf_r+0x1f0>)
 8005956:	2203      	movs	r2, #3
 8005958:	0030      	movs	r0, r6
 800595a:	7829      	ldrb	r1, [r5, #0]
 800595c:	f000 fa08 	bl	8005d70 <memchr>
 8005960:	2800      	cmp	r0, #0
 8005962:	d006      	beq.n	8005972 <_svfiprintf_r+0x14e>
 8005964:	2340      	movs	r3, #64	; 0x40
 8005966:	1b80      	subs	r0, r0, r6
 8005968:	4083      	lsls	r3, r0
 800596a:	6822      	ldr	r2, [r4, #0]
 800596c:	3501      	adds	r5, #1
 800596e:	4313      	orrs	r3, r2
 8005970:	6023      	str	r3, [r4, #0]
 8005972:	7829      	ldrb	r1, [r5, #0]
 8005974:	2206      	movs	r2, #6
 8005976:	4828      	ldr	r0, [pc, #160]	; (8005a18 <_svfiprintf_r+0x1f4>)
 8005978:	1c6e      	adds	r6, r5, #1
 800597a:	7621      	strb	r1, [r4, #24]
 800597c:	f000 f9f8 	bl	8005d70 <memchr>
 8005980:	2800      	cmp	r0, #0
 8005982:	d03c      	beq.n	80059fe <_svfiprintf_r+0x1da>
 8005984:	4b25      	ldr	r3, [pc, #148]	; (8005a1c <_svfiprintf_r+0x1f8>)
 8005986:	2b00      	cmp	r3, #0
 8005988:	d125      	bne.n	80059d6 <_svfiprintf_r+0x1b2>
 800598a:	2207      	movs	r2, #7
 800598c:	9b07      	ldr	r3, [sp, #28]
 800598e:	3307      	adds	r3, #7
 8005990:	4393      	bics	r3, r2
 8005992:	3308      	adds	r3, #8
 8005994:	9307      	str	r3, [sp, #28]
 8005996:	6963      	ldr	r3, [r4, #20]
 8005998:	9a04      	ldr	r2, [sp, #16]
 800599a:	189b      	adds	r3, r3, r2
 800599c:	6163      	str	r3, [r4, #20]
 800599e:	e764      	b.n	800586a <_svfiprintf_r+0x46>
 80059a0:	4343      	muls	r3, r0
 80059a2:	0035      	movs	r5, r6
 80059a4:	2101      	movs	r1, #1
 80059a6:	189b      	adds	r3, r3, r2
 80059a8:	e7a6      	b.n	80058f8 <_svfiprintf_r+0xd4>
 80059aa:	2301      	movs	r3, #1
 80059ac:	425b      	negs	r3, r3
 80059ae:	e7d0      	b.n	8005952 <_svfiprintf_r+0x12e>
 80059b0:	2300      	movs	r3, #0
 80059b2:	200a      	movs	r0, #10
 80059b4:	001a      	movs	r2, r3
 80059b6:	3501      	adds	r5, #1
 80059b8:	6063      	str	r3, [r4, #4]
 80059ba:	7829      	ldrb	r1, [r5, #0]
 80059bc:	1c6e      	adds	r6, r5, #1
 80059be:	3930      	subs	r1, #48	; 0x30
 80059c0:	2909      	cmp	r1, #9
 80059c2:	d903      	bls.n	80059cc <_svfiprintf_r+0x1a8>
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d0c5      	beq.n	8005954 <_svfiprintf_r+0x130>
 80059c8:	9209      	str	r2, [sp, #36]	; 0x24
 80059ca:	e7c3      	b.n	8005954 <_svfiprintf_r+0x130>
 80059cc:	4342      	muls	r2, r0
 80059ce:	0035      	movs	r5, r6
 80059d0:	2301      	movs	r3, #1
 80059d2:	1852      	adds	r2, r2, r1
 80059d4:	e7f1      	b.n	80059ba <_svfiprintf_r+0x196>
 80059d6:	aa07      	add	r2, sp, #28
 80059d8:	9200      	str	r2, [sp, #0]
 80059da:	0021      	movs	r1, r4
 80059dc:	003a      	movs	r2, r7
 80059de:	4b10      	ldr	r3, [pc, #64]	; (8005a20 <_svfiprintf_r+0x1fc>)
 80059e0:	9803      	ldr	r0, [sp, #12]
 80059e2:	e000      	b.n	80059e6 <_svfiprintf_r+0x1c2>
 80059e4:	bf00      	nop
 80059e6:	9004      	str	r0, [sp, #16]
 80059e8:	9b04      	ldr	r3, [sp, #16]
 80059ea:	3301      	adds	r3, #1
 80059ec:	d1d3      	bne.n	8005996 <_svfiprintf_r+0x172>
 80059ee:	89bb      	ldrh	r3, [r7, #12]
 80059f0:	980d      	ldr	r0, [sp, #52]	; 0x34
 80059f2:	065b      	lsls	r3, r3, #25
 80059f4:	d400      	bmi.n	80059f8 <_svfiprintf_r+0x1d4>
 80059f6:	e72c      	b.n	8005852 <_svfiprintf_r+0x2e>
 80059f8:	2001      	movs	r0, #1
 80059fa:	4240      	negs	r0, r0
 80059fc:	e729      	b.n	8005852 <_svfiprintf_r+0x2e>
 80059fe:	aa07      	add	r2, sp, #28
 8005a00:	9200      	str	r2, [sp, #0]
 8005a02:	0021      	movs	r1, r4
 8005a04:	003a      	movs	r2, r7
 8005a06:	4b06      	ldr	r3, [pc, #24]	; (8005a20 <_svfiprintf_r+0x1fc>)
 8005a08:	9803      	ldr	r0, [sp, #12]
 8005a0a:	f000 f87b 	bl	8005b04 <_printf_i>
 8005a0e:	e7ea      	b.n	80059e6 <_svfiprintf_r+0x1c2>
 8005a10:	08005f38 	.word	0x08005f38
 8005a14:	08005f3e 	.word	0x08005f3e
 8005a18:	08005f42 	.word	0x08005f42
 8005a1c:	00000000 	.word	0x00000000
 8005a20:	08005761 	.word	0x08005761

08005a24 <_printf_common>:
 8005a24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a26:	0016      	movs	r6, r2
 8005a28:	9301      	str	r3, [sp, #4]
 8005a2a:	688a      	ldr	r2, [r1, #8]
 8005a2c:	690b      	ldr	r3, [r1, #16]
 8005a2e:	000c      	movs	r4, r1
 8005a30:	9000      	str	r0, [sp, #0]
 8005a32:	4293      	cmp	r3, r2
 8005a34:	da00      	bge.n	8005a38 <_printf_common+0x14>
 8005a36:	0013      	movs	r3, r2
 8005a38:	0022      	movs	r2, r4
 8005a3a:	6033      	str	r3, [r6, #0]
 8005a3c:	3243      	adds	r2, #67	; 0x43
 8005a3e:	7812      	ldrb	r2, [r2, #0]
 8005a40:	2a00      	cmp	r2, #0
 8005a42:	d001      	beq.n	8005a48 <_printf_common+0x24>
 8005a44:	3301      	adds	r3, #1
 8005a46:	6033      	str	r3, [r6, #0]
 8005a48:	6823      	ldr	r3, [r4, #0]
 8005a4a:	069b      	lsls	r3, r3, #26
 8005a4c:	d502      	bpl.n	8005a54 <_printf_common+0x30>
 8005a4e:	6833      	ldr	r3, [r6, #0]
 8005a50:	3302      	adds	r3, #2
 8005a52:	6033      	str	r3, [r6, #0]
 8005a54:	6822      	ldr	r2, [r4, #0]
 8005a56:	2306      	movs	r3, #6
 8005a58:	0015      	movs	r5, r2
 8005a5a:	401d      	ands	r5, r3
 8005a5c:	421a      	tst	r2, r3
 8005a5e:	d027      	beq.n	8005ab0 <_printf_common+0x8c>
 8005a60:	0023      	movs	r3, r4
 8005a62:	3343      	adds	r3, #67	; 0x43
 8005a64:	781b      	ldrb	r3, [r3, #0]
 8005a66:	1e5a      	subs	r2, r3, #1
 8005a68:	4193      	sbcs	r3, r2
 8005a6a:	6822      	ldr	r2, [r4, #0]
 8005a6c:	0692      	lsls	r2, r2, #26
 8005a6e:	d430      	bmi.n	8005ad2 <_printf_common+0xae>
 8005a70:	0022      	movs	r2, r4
 8005a72:	9901      	ldr	r1, [sp, #4]
 8005a74:	9800      	ldr	r0, [sp, #0]
 8005a76:	9d08      	ldr	r5, [sp, #32]
 8005a78:	3243      	adds	r2, #67	; 0x43
 8005a7a:	47a8      	blx	r5
 8005a7c:	3001      	adds	r0, #1
 8005a7e:	d025      	beq.n	8005acc <_printf_common+0xa8>
 8005a80:	2206      	movs	r2, #6
 8005a82:	6823      	ldr	r3, [r4, #0]
 8005a84:	2500      	movs	r5, #0
 8005a86:	4013      	ands	r3, r2
 8005a88:	2b04      	cmp	r3, #4
 8005a8a:	d105      	bne.n	8005a98 <_printf_common+0x74>
 8005a8c:	6833      	ldr	r3, [r6, #0]
 8005a8e:	68e5      	ldr	r5, [r4, #12]
 8005a90:	1aed      	subs	r5, r5, r3
 8005a92:	43eb      	mvns	r3, r5
 8005a94:	17db      	asrs	r3, r3, #31
 8005a96:	401d      	ands	r5, r3
 8005a98:	68a3      	ldr	r3, [r4, #8]
 8005a9a:	6922      	ldr	r2, [r4, #16]
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	dd01      	ble.n	8005aa4 <_printf_common+0x80>
 8005aa0:	1a9b      	subs	r3, r3, r2
 8005aa2:	18ed      	adds	r5, r5, r3
 8005aa4:	2600      	movs	r6, #0
 8005aa6:	42b5      	cmp	r5, r6
 8005aa8:	d120      	bne.n	8005aec <_printf_common+0xc8>
 8005aaa:	2000      	movs	r0, #0
 8005aac:	e010      	b.n	8005ad0 <_printf_common+0xac>
 8005aae:	3501      	adds	r5, #1
 8005ab0:	68e3      	ldr	r3, [r4, #12]
 8005ab2:	6832      	ldr	r2, [r6, #0]
 8005ab4:	1a9b      	subs	r3, r3, r2
 8005ab6:	42ab      	cmp	r3, r5
 8005ab8:	ddd2      	ble.n	8005a60 <_printf_common+0x3c>
 8005aba:	0022      	movs	r2, r4
 8005abc:	2301      	movs	r3, #1
 8005abe:	9901      	ldr	r1, [sp, #4]
 8005ac0:	9800      	ldr	r0, [sp, #0]
 8005ac2:	9f08      	ldr	r7, [sp, #32]
 8005ac4:	3219      	adds	r2, #25
 8005ac6:	47b8      	blx	r7
 8005ac8:	3001      	adds	r0, #1
 8005aca:	d1f0      	bne.n	8005aae <_printf_common+0x8a>
 8005acc:	2001      	movs	r0, #1
 8005ace:	4240      	negs	r0, r0
 8005ad0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005ad2:	2030      	movs	r0, #48	; 0x30
 8005ad4:	18e1      	adds	r1, r4, r3
 8005ad6:	3143      	adds	r1, #67	; 0x43
 8005ad8:	7008      	strb	r0, [r1, #0]
 8005ada:	0021      	movs	r1, r4
 8005adc:	1c5a      	adds	r2, r3, #1
 8005ade:	3145      	adds	r1, #69	; 0x45
 8005ae0:	7809      	ldrb	r1, [r1, #0]
 8005ae2:	18a2      	adds	r2, r4, r2
 8005ae4:	3243      	adds	r2, #67	; 0x43
 8005ae6:	3302      	adds	r3, #2
 8005ae8:	7011      	strb	r1, [r2, #0]
 8005aea:	e7c1      	b.n	8005a70 <_printf_common+0x4c>
 8005aec:	0022      	movs	r2, r4
 8005aee:	2301      	movs	r3, #1
 8005af0:	9901      	ldr	r1, [sp, #4]
 8005af2:	9800      	ldr	r0, [sp, #0]
 8005af4:	9f08      	ldr	r7, [sp, #32]
 8005af6:	321a      	adds	r2, #26
 8005af8:	47b8      	blx	r7
 8005afa:	3001      	adds	r0, #1
 8005afc:	d0e6      	beq.n	8005acc <_printf_common+0xa8>
 8005afe:	3601      	adds	r6, #1
 8005b00:	e7d1      	b.n	8005aa6 <_printf_common+0x82>
	...

08005b04 <_printf_i>:
 8005b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b06:	b08b      	sub	sp, #44	; 0x2c
 8005b08:	9206      	str	r2, [sp, #24]
 8005b0a:	000a      	movs	r2, r1
 8005b0c:	3243      	adds	r2, #67	; 0x43
 8005b0e:	9307      	str	r3, [sp, #28]
 8005b10:	9005      	str	r0, [sp, #20]
 8005b12:	9204      	str	r2, [sp, #16]
 8005b14:	7e0a      	ldrb	r2, [r1, #24]
 8005b16:	000c      	movs	r4, r1
 8005b18:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005b1a:	2a78      	cmp	r2, #120	; 0x78
 8005b1c:	d809      	bhi.n	8005b32 <_printf_i+0x2e>
 8005b1e:	2a62      	cmp	r2, #98	; 0x62
 8005b20:	d80b      	bhi.n	8005b3a <_printf_i+0x36>
 8005b22:	2a00      	cmp	r2, #0
 8005b24:	d100      	bne.n	8005b28 <_printf_i+0x24>
 8005b26:	e0be      	b.n	8005ca6 <_printf_i+0x1a2>
 8005b28:	497c      	ldr	r1, [pc, #496]	; (8005d1c <_printf_i+0x218>)
 8005b2a:	9103      	str	r1, [sp, #12]
 8005b2c:	2a58      	cmp	r2, #88	; 0x58
 8005b2e:	d100      	bne.n	8005b32 <_printf_i+0x2e>
 8005b30:	e093      	b.n	8005c5a <_printf_i+0x156>
 8005b32:	0026      	movs	r6, r4
 8005b34:	3642      	adds	r6, #66	; 0x42
 8005b36:	7032      	strb	r2, [r6, #0]
 8005b38:	e022      	b.n	8005b80 <_printf_i+0x7c>
 8005b3a:	0010      	movs	r0, r2
 8005b3c:	3863      	subs	r0, #99	; 0x63
 8005b3e:	2815      	cmp	r0, #21
 8005b40:	d8f7      	bhi.n	8005b32 <_printf_i+0x2e>
 8005b42:	f7fa fae9 	bl	8000118 <__gnu_thumb1_case_shi>
 8005b46:	0016      	.short	0x0016
 8005b48:	fff6001f 	.word	0xfff6001f
 8005b4c:	fff6fff6 	.word	0xfff6fff6
 8005b50:	001ffff6 	.word	0x001ffff6
 8005b54:	fff6fff6 	.word	0xfff6fff6
 8005b58:	fff6fff6 	.word	0xfff6fff6
 8005b5c:	003600a3 	.word	0x003600a3
 8005b60:	fff60083 	.word	0xfff60083
 8005b64:	00b4fff6 	.word	0x00b4fff6
 8005b68:	0036fff6 	.word	0x0036fff6
 8005b6c:	fff6fff6 	.word	0xfff6fff6
 8005b70:	0087      	.short	0x0087
 8005b72:	0026      	movs	r6, r4
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	3642      	adds	r6, #66	; 0x42
 8005b78:	1d11      	adds	r1, r2, #4
 8005b7a:	6019      	str	r1, [r3, #0]
 8005b7c:	6813      	ldr	r3, [r2, #0]
 8005b7e:	7033      	strb	r3, [r6, #0]
 8005b80:	2301      	movs	r3, #1
 8005b82:	e0a2      	b.n	8005cca <_printf_i+0x1c6>
 8005b84:	6818      	ldr	r0, [r3, #0]
 8005b86:	6809      	ldr	r1, [r1, #0]
 8005b88:	1d02      	adds	r2, r0, #4
 8005b8a:	060d      	lsls	r5, r1, #24
 8005b8c:	d50b      	bpl.n	8005ba6 <_printf_i+0xa2>
 8005b8e:	6805      	ldr	r5, [r0, #0]
 8005b90:	601a      	str	r2, [r3, #0]
 8005b92:	2d00      	cmp	r5, #0
 8005b94:	da03      	bge.n	8005b9e <_printf_i+0x9a>
 8005b96:	232d      	movs	r3, #45	; 0x2d
 8005b98:	9a04      	ldr	r2, [sp, #16]
 8005b9a:	426d      	negs	r5, r5
 8005b9c:	7013      	strb	r3, [r2, #0]
 8005b9e:	4b5f      	ldr	r3, [pc, #380]	; (8005d1c <_printf_i+0x218>)
 8005ba0:	270a      	movs	r7, #10
 8005ba2:	9303      	str	r3, [sp, #12]
 8005ba4:	e01b      	b.n	8005bde <_printf_i+0xda>
 8005ba6:	6805      	ldr	r5, [r0, #0]
 8005ba8:	601a      	str	r2, [r3, #0]
 8005baa:	0649      	lsls	r1, r1, #25
 8005bac:	d5f1      	bpl.n	8005b92 <_printf_i+0x8e>
 8005bae:	b22d      	sxth	r5, r5
 8005bb0:	e7ef      	b.n	8005b92 <_printf_i+0x8e>
 8005bb2:	680d      	ldr	r5, [r1, #0]
 8005bb4:	6819      	ldr	r1, [r3, #0]
 8005bb6:	1d08      	adds	r0, r1, #4
 8005bb8:	6018      	str	r0, [r3, #0]
 8005bba:	062e      	lsls	r6, r5, #24
 8005bbc:	d501      	bpl.n	8005bc2 <_printf_i+0xbe>
 8005bbe:	680d      	ldr	r5, [r1, #0]
 8005bc0:	e003      	b.n	8005bca <_printf_i+0xc6>
 8005bc2:	066d      	lsls	r5, r5, #25
 8005bc4:	d5fb      	bpl.n	8005bbe <_printf_i+0xba>
 8005bc6:	680d      	ldr	r5, [r1, #0]
 8005bc8:	b2ad      	uxth	r5, r5
 8005bca:	4b54      	ldr	r3, [pc, #336]	; (8005d1c <_printf_i+0x218>)
 8005bcc:	2708      	movs	r7, #8
 8005bce:	9303      	str	r3, [sp, #12]
 8005bd0:	2a6f      	cmp	r2, #111	; 0x6f
 8005bd2:	d000      	beq.n	8005bd6 <_printf_i+0xd2>
 8005bd4:	3702      	adds	r7, #2
 8005bd6:	0023      	movs	r3, r4
 8005bd8:	2200      	movs	r2, #0
 8005bda:	3343      	adds	r3, #67	; 0x43
 8005bdc:	701a      	strb	r2, [r3, #0]
 8005bde:	6863      	ldr	r3, [r4, #4]
 8005be0:	60a3      	str	r3, [r4, #8]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	db03      	blt.n	8005bee <_printf_i+0xea>
 8005be6:	2104      	movs	r1, #4
 8005be8:	6822      	ldr	r2, [r4, #0]
 8005bea:	438a      	bics	r2, r1
 8005bec:	6022      	str	r2, [r4, #0]
 8005bee:	2d00      	cmp	r5, #0
 8005bf0:	d102      	bne.n	8005bf8 <_printf_i+0xf4>
 8005bf2:	9e04      	ldr	r6, [sp, #16]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00c      	beq.n	8005c12 <_printf_i+0x10e>
 8005bf8:	9e04      	ldr	r6, [sp, #16]
 8005bfa:	0028      	movs	r0, r5
 8005bfc:	0039      	movs	r1, r7
 8005bfe:	f7fa fb1b 	bl	8000238 <__aeabi_uidivmod>
 8005c02:	9b03      	ldr	r3, [sp, #12]
 8005c04:	3e01      	subs	r6, #1
 8005c06:	5c5b      	ldrb	r3, [r3, r1]
 8005c08:	7033      	strb	r3, [r6, #0]
 8005c0a:	002b      	movs	r3, r5
 8005c0c:	0005      	movs	r5, r0
 8005c0e:	429f      	cmp	r7, r3
 8005c10:	d9f3      	bls.n	8005bfa <_printf_i+0xf6>
 8005c12:	2f08      	cmp	r7, #8
 8005c14:	d109      	bne.n	8005c2a <_printf_i+0x126>
 8005c16:	6823      	ldr	r3, [r4, #0]
 8005c18:	07db      	lsls	r3, r3, #31
 8005c1a:	d506      	bpl.n	8005c2a <_printf_i+0x126>
 8005c1c:	6862      	ldr	r2, [r4, #4]
 8005c1e:	6923      	ldr	r3, [r4, #16]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	dc02      	bgt.n	8005c2a <_printf_i+0x126>
 8005c24:	2330      	movs	r3, #48	; 0x30
 8005c26:	3e01      	subs	r6, #1
 8005c28:	7033      	strb	r3, [r6, #0]
 8005c2a:	9b04      	ldr	r3, [sp, #16]
 8005c2c:	1b9b      	subs	r3, r3, r6
 8005c2e:	6123      	str	r3, [r4, #16]
 8005c30:	9b07      	ldr	r3, [sp, #28]
 8005c32:	0021      	movs	r1, r4
 8005c34:	9300      	str	r3, [sp, #0]
 8005c36:	9805      	ldr	r0, [sp, #20]
 8005c38:	9b06      	ldr	r3, [sp, #24]
 8005c3a:	aa09      	add	r2, sp, #36	; 0x24
 8005c3c:	f7ff fef2 	bl	8005a24 <_printf_common>
 8005c40:	3001      	adds	r0, #1
 8005c42:	d147      	bne.n	8005cd4 <_printf_i+0x1d0>
 8005c44:	2001      	movs	r0, #1
 8005c46:	4240      	negs	r0, r0
 8005c48:	b00b      	add	sp, #44	; 0x2c
 8005c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c4c:	2220      	movs	r2, #32
 8005c4e:	6809      	ldr	r1, [r1, #0]
 8005c50:	430a      	orrs	r2, r1
 8005c52:	6022      	str	r2, [r4, #0]
 8005c54:	2278      	movs	r2, #120	; 0x78
 8005c56:	4932      	ldr	r1, [pc, #200]	; (8005d20 <_printf_i+0x21c>)
 8005c58:	9103      	str	r1, [sp, #12]
 8005c5a:	0021      	movs	r1, r4
 8005c5c:	3145      	adds	r1, #69	; 0x45
 8005c5e:	700a      	strb	r2, [r1, #0]
 8005c60:	6819      	ldr	r1, [r3, #0]
 8005c62:	6822      	ldr	r2, [r4, #0]
 8005c64:	c920      	ldmia	r1!, {r5}
 8005c66:	0610      	lsls	r0, r2, #24
 8005c68:	d402      	bmi.n	8005c70 <_printf_i+0x16c>
 8005c6a:	0650      	lsls	r0, r2, #25
 8005c6c:	d500      	bpl.n	8005c70 <_printf_i+0x16c>
 8005c6e:	b2ad      	uxth	r5, r5
 8005c70:	6019      	str	r1, [r3, #0]
 8005c72:	07d3      	lsls	r3, r2, #31
 8005c74:	d502      	bpl.n	8005c7c <_printf_i+0x178>
 8005c76:	2320      	movs	r3, #32
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	6023      	str	r3, [r4, #0]
 8005c7c:	2710      	movs	r7, #16
 8005c7e:	2d00      	cmp	r5, #0
 8005c80:	d1a9      	bne.n	8005bd6 <_printf_i+0xd2>
 8005c82:	2220      	movs	r2, #32
 8005c84:	6823      	ldr	r3, [r4, #0]
 8005c86:	4393      	bics	r3, r2
 8005c88:	6023      	str	r3, [r4, #0]
 8005c8a:	e7a4      	b.n	8005bd6 <_printf_i+0xd2>
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	680d      	ldr	r5, [r1, #0]
 8005c90:	1d10      	adds	r0, r2, #4
 8005c92:	6949      	ldr	r1, [r1, #20]
 8005c94:	6018      	str	r0, [r3, #0]
 8005c96:	6813      	ldr	r3, [r2, #0]
 8005c98:	062e      	lsls	r6, r5, #24
 8005c9a:	d501      	bpl.n	8005ca0 <_printf_i+0x19c>
 8005c9c:	6019      	str	r1, [r3, #0]
 8005c9e:	e002      	b.n	8005ca6 <_printf_i+0x1a2>
 8005ca0:	066d      	lsls	r5, r5, #25
 8005ca2:	d5fb      	bpl.n	8005c9c <_printf_i+0x198>
 8005ca4:	8019      	strh	r1, [r3, #0]
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	9e04      	ldr	r6, [sp, #16]
 8005caa:	6123      	str	r3, [r4, #16]
 8005cac:	e7c0      	b.n	8005c30 <_printf_i+0x12c>
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	1d11      	adds	r1, r2, #4
 8005cb2:	6019      	str	r1, [r3, #0]
 8005cb4:	6816      	ldr	r6, [r2, #0]
 8005cb6:	2100      	movs	r1, #0
 8005cb8:	0030      	movs	r0, r6
 8005cba:	6862      	ldr	r2, [r4, #4]
 8005cbc:	f000 f858 	bl	8005d70 <memchr>
 8005cc0:	2800      	cmp	r0, #0
 8005cc2:	d001      	beq.n	8005cc8 <_printf_i+0x1c4>
 8005cc4:	1b80      	subs	r0, r0, r6
 8005cc6:	6060      	str	r0, [r4, #4]
 8005cc8:	6863      	ldr	r3, [r4, #4]
 8005cca:	6123      	str	r3, [r4, #16]
 8005ccc:	2300      	movs	r3, #0
 8005cce:	9a04      	ldr	r2, [sp, #16]
 8005cd0:	7013      	strb	r3, [r2, #0]
 8005cd2:	e7ad      	b.n	8005c30 <_printf_i+0x12c>
 8005cd4:	0032      	movs	r2, r6
 8005cd6:	6923      	ldr	r3, [r4, #16]
 8005cd8:	9906      	ldr	r1, [sp, #24]
 8005cda:	9805      	ldr	r0, [sp, #20]
 8005cdc:	9d07      	ldr	r5, [sp, #28]
 8005cde:	47a8      	blx	r5
 8005ce0:	3001      	adds	r0, #1
 8005ce2:	d0af      	beq.n	8005c44 <_printf_i+0x140>
 8005ce4:	6823      	ldr	r3, [r4, #0]
 8005ce6:	079b      	lsls	r3, r3, #30
 8005ce8:	d415      	bmi.n	8005d16 <_printf_i+0x212>
 8005cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cec:	68e0      	ldr	r0, [r4, #12]
 8005cee:	4298      	cmp	r0, r3
 8005cf0:	daaa      	bge.n	8005c48 <_printf_i+0x144>
 8005cf2:	0018      	movs	r0, r3
 8005cf4:	e7a8      	b.n	8005c48 <_printf_i+0x144>
 8005cf6:	0022      	movs	r2, r4
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	9906      	ldr	r1, [sp, #24]
 8005cfc:	9805      	ldr	r0, [sp, #20]
 8005cfe:	9e07      	ldr	r6, [sp, #28]
 8005d00:	3219      	adds	r2, #25
 8005d02:	47b0      	blx	r6
 8005d04:	3001      	adds	r0, #1
 8005d06:	d09d      	beq.n	8005c44 <_printf_i+0x140>
 8005d08:	3501      	adds	r5, #1
 8005d0a:	68e3      	ldr	r3, [r4, #12]
 8005d0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d0e:	1a9b      	subs	r3, r3, r2
 8005d10:	42ab      	cmp	r3, r5
 8005d12:	dcf0      	bgt.n	8005cf6 <_printf_i+0x1f2>
 8005d14:	e7e9      	b.n	8005cea <_printf_i+0x1e6>
 8005d16:	2500      	movs	r5, #0
 8005d18:	e7f7      	b.n	8005d0a <_printf_i+0x206>
 8005d1a:	46c0      	nop			; (mov r8, r8)
 8005d1c:	08005f49 	.word	0x08005f49
 8005d20:	08005f5a 	.word	0x08005f5a

08005d24 <memmove>:
 8005d24:	b510      	push	{r4, lr}
 8005d26:	4288      	cmp	r0, r1
 8005d28:	d902      	bls.n	8005d30 <memmove+0xc>
 8005d2a:	188b      	adds	r3, r1, r2
 8005d2c:	4298      	cmp	r0, r3
 8005d2e:	d303      	bcc.n	8005d38 <memmove+0x14>
 8005d30:	2300      	movs	r3, #0
 8005d32:	e007      	b.n	8005d44 <memmove+0x20>
 8005d34:	5c8b      	ldrb	r3, [r1, r2]
 8005d36:	5483      	strb	r3, [r0, r2]
 8005d38:	3a01      	subs	r2, #1
 8005d3a:	d2fb      	bcs.n	8005d34 <memmove+0x10>
 8005d3c:	bd10      	pop	{r4, pc}
 8005d3e:	5ccc      	ldrb	r4, [r1, r3]
 8005d40:	54c4      	strb	r4, [r0, r3]
 8005d42:	3301      	adds	r3, #1
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d1fa      	bne.n	8005d3e <memmove+0x1a>
 8005d48:	e7f8      	b.n	8005d3c <memmove+0x18>
	...

08005d4c <_sbrk_r>:
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	b570      	push	{r4, r5, r6, lr}
 8005d50:	4d06      	ldr	r5, [pc, #24]	; (8005d6c <_sbrk_r+0x20>)
 8005d52:	0004      	movs	r4, r0
 8005d54:	0008      	movs	r0, r1
 8005d56:	602b      	str	r3, [r5, #0]
 8005d58:	f7fb fbfa 	bl	8001550 <_sbrk>
 8005d5c:	1c43      	adds	r3, r0, #1
 8005d5e:	d103      	bne.n	8005d68 <_sbrk_r+0x1c>
 8005d60:	682b      	ldr	r3, [r5, #0]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d000      	beq.n	8005d68 <_sbrk_r+0x1c>
 8005d66:	6023      	str	r3, [r4, #0]
 8005d68:	bd70      	pop	{r4, r5, r6, pc}
 8005d6a:	46c0      	nop			; (mov r8, r8)
 8005d6c:	20000388 	.word	0x20000388

08005d70 <memchr>:
 8005d70:	b2c9      	uxtb	r1, r1
 8005d72:	1882      	adds	r2, r0, r2
 8005d74:	4290      	cmp	r0, r2
 8005d76:	d101      	bne.n	8005d7c <memchr+0xc>
 8005d78:	2000      	movs	r0, #0
 8005d7a:	4770      	bx	lr
 8005d7c:	7803      	ldrb	r3, [r0, #0]
 8005d7e:	428b      	cmp	r3, r1
 8005d80:	d0fb      	beq.n	8005d7a <memchr+0xa>
 8005d82:	3001      	adds	r0, #1
 8005d84:	e7f6      	b.n	8005d74 <memchr+0x4>

08005d86 <memcpy>:
 8005d86:	2300      	movs	r3, #0
 8005d88:	b510      	push	{r4, lr}
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d100      	bne.n	8005d90 <memcpy+0xa>
 8005d8e:	bd10      	pop	{r4, pc}
 8005d90:	5ccc      	ldrb	r4, [r1, r3]
 8005d92:	54c4      	strb	r4, [r0, r3]
 8005d94:	3301      	adds	r3, #1
 8005d96:	e7f8      	b.n	8005d8a <memcpy+0x4>

08005d98 <_realloc_r>:
 8005d98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d9a:	0007      	movs	r7, r0
 8005d9c:	000e      	movs	r6, r1
 8005d9e:	0014      	movs	r4, r2
 8005da0:	2900      	cmp	r1, #0
 8005da2:	d105      	bne.n	8005db0 <_realloc_r+0x18>
 8005da4:	0011      	movs	r1, r2
 8005da6:	f7ff fc49 	bl	800563c <_malloc_r>
 8005daa:	0005      	movs	r5, r0
 8005dac:	0028      	movs	r0, r5
 8005dae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005db0:	2a00      	cmp	r2, #0
 8005db2:	d103      	bne.n	8005dbc <_realloc_r+0x24>
 8005db4:	f7ff fbd6 	bl	8005564 <_free_r>
 8005db8:	0025      	movs	r5, r4
 8005dba:	e7f7      	b.n	8005dac <_realloc_r+0x14>
 8005dbc:	f000 f81b 	bl	8005df6 <_malloc_usable_size_r>
 8005dc0:	9001      	str	r0, [sp, #4]
 8005dc2:	4284      	cmp	r4, r0
 8005dc4:	d803      	bhi.n	8005dce <_realloc_r+0x36>
 8005dc6:	0035      	movs	r5, r6
 8005dc8:	0843      	lsrs	r3, r0, #1
 8005dca:	42a3      	cmp	r3, r4
 8005dcc:	d3ee      	bcc.n	8005dac <_realloc_r+0x14>
 8005dce:	0021      	movs	r1, r4
 8005dd0:	0038      	movs	r0, r7
 8005dd2:	f7ff fc33 	bl	800563c <_malloc_r>
 8005dd6:	1e05      	subs	r5, r0, #0
 8005dd8:	d0e8      	beq.n	8005dac <_realloc_r+0x14>
 8005dda:	9b01      	ldr	r3, [sp, #4]
 8005ddc:	0022      	movs	r2, r4
 8005dde:	429c      	cmp	r4, r3
 8005de0:	d900      	bls.n	8005de4 <_realloc_r+0x4c>
 8005de2:	001a      	movs	r2, r3
 8005de4:	0031      	movs	r1, r6
 8005de6:	0028      	movs	r0, r5
 8005de8:	f7ff ffcd 	bl	8005d86 <memcpy>
 8005dec:	0031      	movs	r1, r6
 8005dee:	0038      	movs	r0, r7
 8005df0:	f7ff fbb8 	bl	8005564 <_free_r>
 8005df4:	e7da      	b.n	8005dac <_realloc_r+0x14>

08005df6 <_malloc_usable_size_r>:
 8005df6:	1f0b      	subs	r3, r1, #4
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	1f18      	subs	r0, r3, #4
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	da01      	bge.n	8005e04 <_malloc_usable_size_r+0xe>
 8005e00:	580b      	ldr	r3, [r1, r0]
 8005e02:	18c0      	adds	r0, r0, r3
 8005e04:	4770      	bx	lr
	...

08005e08 <_init>:
 8005e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e0a:	46c0      	nop			; (mov r8, r8)
 8005e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e0e:	bc08      	pop	{r3}
 8005e10:	469e      	mov	lr, r3
 8005e12:	4770      	bx	lr

08005e14 <_fini>:
 8005e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e16:	46c0      	nop			; (mov r8, r8)
 8005e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e1a:	bc08      	pop	{r3}
 8005e1c:	469e      	mov	lr, r3
 8005e1e:	4770      	bx	lr
